
half_mouse2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014994  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  08014b78  08014b78  00024b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015120  08015120  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08015120  08015120  00025120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015128  08015128  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015128  08015128  00025128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801512c  0801512c  0002512c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08015130  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c410  200001dc  0801530c  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000c5ec  0801530c  0003c5ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c67  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000510a  00000000  00000000  00052e73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  00057f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001988  00000000  00000000  00059b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000271b3  00000000  00000000  0005b518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000292bf  00000000  00000000  000826cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9e6d  00000000  00000000  000ab98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001957f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085ec  00000000  00000000  00195848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014b5c 	.word	0x08014b5c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08014b5c 	.word	0x08014b5c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <reset_distance>:
float fusion_speedL,fusion_speedR;
float straight_alpha;
//float E_speedR0,E_speedL0;
//float E_accelerationR,E_accelerationL;

void reset_distance(void) {
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

	E_distanceL = 0;
 8000fa0:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <reset_distance+0x54>)
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
	E_distanceR = 0;
 8000fa8:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <reset_distance+0x58>)
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
	E_lpf_distanceL = 0;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <reset_distance+0x5c>)
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
	E_lpf_distanceR = 0;
 8000fb8:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <reset_distance+0x60>)
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
	G_hpf_distanceL = 0;
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <reset_distance+0x64>)
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
	G_hpf_distanceR = 0;
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <reset_distance+0x68>)
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
	fusion_distanceL=0;
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <reset_distance+0x6c>)
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
	fusion_distanceR=0;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <reset_distance+0x70>)
 8000fda:	f04f 0200 	mov.w	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
	straight_alpha=0.65;
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <reset_distance+0x74>)
 8000fe2:	4a0c      	ldr	r2, [pc, #48]	; (8001014 <reset_distance+0x78>)
 8000fe4:	601a      	str	r2, [r3, #0]

}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	20000200 	.word	0x20000200
 8000ff4:	20000204 	.word	0x20000204
 8000ff8:	20000210 	.word	0x20000210
 8000ffc:	20000214 	.word	0x20000214
 8001000:	20000220 	.word	0x20000220
 8001004:	20000224 	.word	0x20000224
 8001008:	20000230 	.word	0x20000230
 800100c:	20000234 	.word	0x20000234
 8001010:	20000240 	.word	0x20000240
 8001014:	3f266666 	.word	0x3f266666

08001018 <reset_speed>:

void reset_speed(void) {
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0

	G_hpf_speedL=0;
 800101c:	4b0b      	ldr	r3, [pc, #44]	; (800104c <reset_speed+0x34>)
 800101e:	f04f 0200 	mov.w	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
	G_hpf_speedR=0;
 8001024:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <reset_speed+0x38>)
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
	fusion_speedL=0;
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <reset_speed+0x3c>)
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
	fusion_speedR=0;
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <reset_speed+0x40>)
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
	straight_alpha=0.65;
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <reset_speed+0x44>)
 800103e:	4a08      	ldr	r2, [pc, #32]	; (8001060 <reset_speed+0x48>)
 8001040:	601a      	str	r2, [r3, #0]

}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	20000228 	.word	0x20000228
 8001050:	2000022c 	.word	0x2000022c
 8001054:	20000238 	.word	0x20000238
 8001058:	2000023c 	.word	0x2000023c
 800105c:	20000240 	.word	0x20000240
 8001060:	3f266666 	.word	0x3f266666
 8001064:	00000000 	.word	0x00000000

08001068 <interupt_calEncoder>:

void interupt_calEncoder(void) {
 8001068:	b5b0      	push	{r4, r5, r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
	float angle_R,angle_L;
	angle_R=encoder_R-encoder_R0;
 800106e:	4bd0      	ldr	r3, [pc, #832]	; (80013b0 <interupt_calEncoder+0x348>)
 8001070:	ed93 7a00 	vldr	s14, [r3]
 8001074:	4bcf      	ldr	r3, [pc, #828]	; (80013b4 <interupt_calEncoder+0x34c>)
 8001076:	edd3 7a00 	vldr	s15, [r3]
 800107a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107e:	edc7 7a01 	vstr	s15, [r7, #4]
	if(angle_R>180){angle_R=angle_R-360;}
 8001082:	edd7 7a01 	vldr	s15, [r7, #4]
 8001086:	ed9f 7acc 	vldr	s14, [pc, #816]	; 80013b8 <interupt_calEncoder+0x350>
 800108a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001092:	dd07      	ble.n	80010a4 <interupt_calEncoder+0x3c>
 8001094:	edd7 7a01 	vldr	s15, [r7, #4]
 8001098:	ed9f 7ac8 	vldr	s14, [pc, #800]	; 80013bc <interupt_calEncoder+0x354>
 800109c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010a0:	edc7 7a01 	vstr	s15, [r7, #4]
	if(angle_R<-180){angle_R=angle_R+360;}
 80010a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80010a8:	ed9f 7ac5 	vldr	s14, [pc, #788]	; 80013c0 <interupt_calEncoder+0x358>
 80010ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b4:	d507      	bpl.n	80010c6 <interupt_calEncoder+0x5e>
 80010b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80010ba:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 80013bc <interupt_calEncoder+0x354>
 80010be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010c2:	edc7 7a01 	vstr	s15, [r7, #4]
	angle_L=-(encoder_L-encoder_L0);
 80010c6:	4bbf      	ldr	r3, [pc, #764]	; (80013c4 <interupt_calEncoder+0x35c>)
 80010c8:	ed93 7a00 	vldr	s14, [r3]
 80010cc:	4bbe      	ldr	r3, [pc, #760]	; (80013c8 <interupt_calEncoder+0x360>)
 80010ce:	edd3 7a00 	vldr	s15, [r3]
 80010d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d6:	eef1 7a67 	vneg.f32	s15, s15
 80010da:	edc7 7a00 	vstr	s15, [r7]
	if(angle_L>180){angle_L=angle_L-360;}
 80010de:	edd7 7a00 	vldr	s15, [r7]
 80010e2:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80013b8 <interupt_calEncoder+0x350>
 80010e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	dd07      	ble.n	8001100 <interupt_calEncoder+0x98>
 80010f0:	edd7 7a00 	vldr	s15, [r7]
 80010f4:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 80013bc <interupt_calEncoder+0x354>
 80010f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010fc:	edc7 7a00 	vstr	s15, [r7]
	if(angle_L<-180){angle_L=angle_L+360;}
 8001100:	edd7 7a00 	vldr	s15, [r7]
 8001104:	ed9f 7aae 	vldr	s14, [pc, #696]	; 80013c0 <interupt_calEncoder+0x358>
 8001108:	eef4 7ac7 	vcmpe.f32	s15, s14
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	d507      	bpl.n	8001122 <interupt_calEncoder+0xba>
 8001112:	edd7 7a00 	vldr	s15, [r7]
 8001116:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80013bc <interupt_calEncoder+0x354>
 800111a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800111e:	edc7 7a00 	vstr	s15, [r7]

	//E_speedR0 = E_speedR;
	//E_speedL0 = E_speedL;
	//one_countL = pl_count_encoderL();
	//one_countR = pl_count_encoderR();
	E_speedL = (angle_L) * pi / 180 * TIRE_DIAMETER_L /2 * 1000  / INTERRUPT_TIME;
 8001122:	6838      	ldr	r0, [r7, #0]
 8001124:	f7ff fa38 	bl	8000598 <__aeabi_f2d>
 8001128:	a391      	add	r3, pc, #580	; (adr r3, 8001370 <interupt_calEncoder+0x308>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff fa8b 	bl	8000648 <__aeabi_dmul>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4ba3      	ldr	r3, [pc, #652]	; (80013cc <interupt_calEncoder+0x364>)
 8001140:	f7ff fbac 	bl	800089c <__aeabi_ddiv>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	a38a      	add	r3, pc, #552	; (adr r3, 8001378 <interupt_calEncoder+0x310>)
 800114e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001152:	f7ff fa79 	bl	8000648 <__aeabi_dmul>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	4610      	mov	r0, r2
 800115c:	4619      	mov	r1, r3
 800115e:	a388      	add	r3, pc, #544	; (adr r3, 8001380 <interupt_calEncoder+0x318>)
 8001160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001164:	f7ff fa70 	bl	8000648 <__aeabi_dmul>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4610      	mov	r0, r2
 800116e:	4619      	mov	r1, r3
 8001170:	a385      	add	r3, pc, #532	; (adr r3, 8001388 <interupt_calEncoder+0x320>)
 8001172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001176:	f7ff fa67 	bl	8000648 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	a383      	add	r3, pc, #524	; (adr r3, 8001390 <interupt_calEncoder+0x328>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff fb88 	bl	800089c <__aeabi_ddiv>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	4b8d      	ldr	r3, [pc, #564]	; (80013d0 <interupt_calEncoder+0x368>)
 800119a:	f7ff fa55 	bl	8000648 <__aeabi_dmul>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	a37c      	add	r3, pc, #496	; (adr r3, 8001398 <interupt_calEncoder+0x330>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7ff fb76 	bl	800089c <__aeabi_ddiv>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011c0:	f7ff fb6c 	bl	800089c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	4b80      	ldr	r3, [pc, #512]	; (80013d4 <interupt_calEncoder+0x36c>)
 80011d2:	f7ff fa39 	bl	8000648 <__aeabi_dmul>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	a370      	add	r3, pc, #448	; (adr r3, 80013a0 <interupt_calEncoder+0x338>)
 80011e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e4:	f7ff fb5a 	bl	800089c <__aeabi_ddiv>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4610      	mov	r0, r2
 80011ee:	4619      	mov	r1, r3
 80011f0:	f7ff fd02 	bl	8000bf8 <__aeabi_d2f>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4a78      	ldr	r2, [pc, #480]	; (80013d8 <interupt_calEncoder+0x370>)
 80011f8:	6013      	str	r3, [r2, #0]
	E_speedR = (angle_R) * pi / 180 * TIRE_DIAMETER_R /2 * 1000 / INTERRUPT_TIME;
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff f9cc 	bl	8000598 <__aeabi_f2d>
 8001200:	a35b      	add	r3, pc, #364	; (adr r3, 8001370 <interupt_calEncoder+0x308>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff fa1f 	bl	8000648 <__aeabi_dmul>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4610      	mov	r0, r2
 8001210:	4619      	mov	r1, r3
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b6d      	ldr	r3, [pc, #436]	; (80013cc <interupt_calEncoder+0x364>)
 8001218:	f7ff fb40 	bl	800089c <__aeabi_ddiv>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	4610      	mov	r0, r2
 8001222:	4619      	mov	r1, r3
 8001224:	a354      	add	r3, pc, #336	; (adr r3, 8001378 <interupt_calEncoder+0x310>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff fa0d 	bl	8000648 <__aeabi_dmul>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	a352      	add	r3, pc, #328	; (adr r3, 8001380 <interupt_calEncoder+0x318>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	f7ff fa04 	bl	8000648 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4610      	mov	r0, r2
 8001246:	4619      	mov	r1, r3
 8001248:	a34f      	add	r3, pc, #316	; (adr r3, 8001388 <interupt_calEncoder+0x320>)
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	f7ff f9fb 	bl	8000648 <__aeabi_dmul>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	a34d      	add	r3, pc, #308	; (adr r3, 8001390 <interupt_calEncoder+0x328>)
 800125c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001260:	f7ff fb1c 	bl	800089c <__aeabi_ddiv>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4610      	mov	r0, r2
 800126a:	4619      	mov	r1, r3
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	4b57      	ldr	r3, [pc, #348]	; (80013d0 <interupt_calEncoder+0x368>)
 8001272:	f7ff f9e9 	bl	8000648 <__aeabi_dmul>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	a34a      	add	r3, pc, #296	; (adr r3, 80013a8 <interupt_calEncoder+0x340>)
 8001280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001284:	f7ff fb0a 	bl	800089c <__aeabi_ddiv>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4610      	mov	r0, r2
 800128e:	4619      	mov	r1, r3
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	f7ff fb00 	bl	800089c <__aeabi_ddiv>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	4b4a      	ldr	r3, [pc, #296]	; (80013d4 <interupt_calEncoder+0x36c>)
 80012aa:	f7ff f9cd 	bl	8000648 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	a33a      	add	r3, pc, #232	; (adr r3, 80013a0 <interupt_calEncoder+0x338>)
 80012b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012bc:	f7ff faee 	bl	800089c <__aeabi_ddiv>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4610      	mov	r0, r2
 80012c6:	4619      	mov	r1, r3
 80012c8:	f7ff fc96 	bl	8000bf8 <__aeabi_d2f>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4a43      	ldr	r2, [pc, #268]	; (80013dc <interupt_calEncoder+0x374>)
 80012d0:	6013      	str	r3, [r2, #0]
	E_distanceL += E_speedL * INTERRUPT_TIME;
 80012d2:	4b43      	ldr	r3, [pc, #268]	; (80013e0 <interupt_calEncoder+0x378>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f95e 	bl	8000598 <__aeabi_f2d>
 80012dc:	4604      	mov	r4, r0
 80012de:	460d      	mov	r5, r1
 80012e0:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <interupt_calEncoder+0x370>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f957 	bl	8000598 <__aeabi_f2d>
 80012ea:	a32d      	add	r3, pc, #180	; (adr r3, 80013a0 <interupt_calEncoder+0x338>)
 80012ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f0:	f7ff f9aa 	bl	8000648 <__aeabi_dmul>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	4620      	mov	r0, r4
 80012fa:	4629      	mov	r1, r5
 80012fc:	f7fe ffee 	bl	80002dc <__adddf3>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4610      	mov	r0, r2
 8001306:	4619      	mov	r1, r3
 8001308:	f7ff fc76 	bl	8000bf8 <__aeabi_d2f>
 800130c:	4603      	mov	r3, r0
 800130e:	4a34      	ldr	r2, [pc, #208]	; (80013e0 <interupt_calEncoder+0x378>)
 8001310:	6013      	str	r3, [r2, #0]
	E_distanceR += E_speedR * INTERRUPT_TIME;
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <interupt_calEncoder+0x37c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f93e 	bl	8000598 <__aeabi_f2d>
 800131c:	4604      	mov	r4, r0
 800131e:	460d      	mov	r5, r1
 8001320:	4b2e      	ldr	r3, [pc, #184]	; (80013dc <interupt_calEncoder+0x374>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff f937 	bl	8000598 <__aeabi_f2d>
 800132a:	a31d      	add	r3, pc, #116	; (adr r3, 80013a0 <interupt_calEncoder+0x338>)
 800132c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001330:	f7ff f98a 	bl	8000648 <__aeabi_dmul>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	4620      	mov	r0, r4
 800133a:	4629      	mov	r1, r5
 800133c:	f7fe ffce 	bl	80002dc <__adddf3>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	f7ff fc56 	bl	8000bf8 <__aeabi_d2f>
 800134c:	4603      	mov	r3, r0
 800134e:	4a25      	ldr	r2, [pc, #148]	; (80013e4 <interupt_calEncoder+0x37c>)
 8001350:	6013      	str	r3, [r2, #0]

	encoder_L0=encoder_L;
 8001352:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <interupt_calEncoder+0x35c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a1c      	ldr	r2, [pc, #112]	; (80013c8 <interupt_calEncoder+0x360>)
 8001358:	6013      	str	r3, [r2, #0]
	encoder_R0=encoder_R;
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <interupt_calEncoder+0x348>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a15      	ldr	r2, [pc, #84]	; (80013b4 <interupt_calEncoder+0x34c>)
 8001360:	6013      	str	r3, [r2, #0]

}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bdb0      	pop	{r4, r5, r7, pc}
 800136a:	bf00      	nop
 800136c:	f3af 8000 	nop.w
 8001370:	54411744 	.word	0x54411744
 8001374:	400921fb 	.word	0x400921fb
 8001378:	4e70a65b 	.word	0x4e70a65b
 800137c:	3f882f36 	.word	0x3f882f36
 8001380:	a858793e 	.word	0xa858793e
 8001384:	3ff1cd35 	.word	0x3ff1cd35
 8001388:	00000000 	.word	0x00000000
 800138c:	4078c000 	.word	0x4078c000
 8001390:	147ae148 	.word	0x147ae148
 8001394:	4078fbae 	.word	0x4078fbae
 8001398:	0a3d70a4 	.word	0x0a3d70a4
 800139c:	4078efd7 	.word	0x4078efd7
 80013a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80013a4:	3f50624d 	.word	0x3f50624d
 80013a8:	5c28f5c3 	.word	0x5c28f5c3
 80013ac:	40792a8f 	.word	0x40792a8f
 80013b0:	200006b8 	.word	0x200006b8
 80013b4:	200001f8 	.word	0x200001f8
 80013b8:	43340000 	.word	0x43340000
 80013bc:	43b40000 	.word	0x43b40000
 80013c0:	c3340000 	.word	0xc3340000
 80013c4:	200006bc 	.word	0x200006bc
 80013c8:	200001fc 	.word	0x200001fc
 80013cc:	40668000 	.word	0x40668000
 80013d0:	40790000 	.word	0x40790000
 80013d4:	408f4000 	.word	0x408f4000
 80013d8:	20000208 	.word	0x20000208
 80013dc:	2000020c 	.word	0x2000020c
 80013e0:	20000200 	.word	0x20000200
 80013e4:	20000204 	.word	0x20000204

080013e8 <interupt_calFusion>:


void interupt_calFusion(void) {
 80013e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013ec:	af00      	add	r7, sp, #0


	E_lpf_speedL = straight_alpha * E_lpf_speedL + (1 - straight_alpha) * E_speedL;
 80013ee:	4bca      	ldr	r3, [pc, #808]	; (8001718 <interupt_calFusion+0x330>)
 80013f0:	ed93 7a00 	vldr	s14, [r3]
 80013f4:	4bc9      	ldr	r3, [pc, #804]	; (800171c <interupt_calFusion+0x334>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fe:	4bc6      	ldr	r3, [pc, #792]	; (8001718 <interupt_calFusion+0x330>)
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001408:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800140c:	4bc4      	ldr	r3, [pc, #784]	; (8001720 <interupt_calFusion+0x338>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001416:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141a:	4bc0      	ldr	r3, [pc, #768]	; (800171c <interupt_calFusion+0x334>)
 800141c:	edc3 7a00 	vstr	s15, [r3]
	E_lpf_speedR = straight_alpha * E_lpf_speedR + (1 - straight_alpha) * E_speedR;
 8001420:	4bbd      	ldr	r3, [pc, #756]	; (8001718 <interupt_calFusion+0x330>)
 8001422:	ed93 7a00 	vldr	s14, [r3]
 8001426:	4bbf      	ldr	r3, [pc, #764]	; (8001724 <interupt_calFusion+0x33c>)
 8001428:	edd3 7a00 	vldr	s15, [r3]
 800142c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001430:	4bb9      	ldr	r3, [pc, #740]	; (8001718 <interupt_calFusion+0x330>)
 8001432:	edd3 7a00 	vldr	s15, [r3]
 8001436:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800143a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800143e:	4bba      	ldr	r3, [pc, #744]	; (8001728 <interupt_calFusion+0x340>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144c:	4bb5      	ldr	r3, [pc, #724]	; (8001724 <interupt_calFusion+0x33c>)
 800144e:	edc3 7a00 	vstr	s15, [r3]
	E_lpf_distanceL += E_lpf_speedL * INTERRUPT_TIME;
 8001452:	4bb6      	ldr	r3, [pc, #728]	; (800172c <interupt_calFusion+0x344>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff f89e 	bl	8000598 <__aeabi_f2d>
 800145c:	4604      	mov	r4, r0
 800145e:	460d      	mov	r5, r1
 8001460:	4bae      	ldr	r3, [pc, #696]	; (800171c <interupt_calFusion+0x334>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f897 	bl	8000598 <__aeabi_f2d>
 800146a:	a3a9      	add	r3, pc, #676	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	f7ff f8ea 	bl	8000648 <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4620      	mov	r0, r4
 800147a:	4629      	mov	r1, r5
 800147c:	f7fe ff2e 	bl	80002dc <__adddf3>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4619      	mov	r1, r3
 8001488:	f7ff fbb6 	bl	8000bf8 <__aeabi_d2f>
 800148c:	4603      	mov	r3, r0
 800148e:	4aa7      	ldr	r2, [pc, #668]	; (800172c <interupt_calFusion+0x344>)
 8001490:	6013      	str	r3, [r2, #0]
	E_lpf_distanceR += E_lpf_speedR * INTERRUPT_TIME;
 8001492:	4ba7      	ldr	r3, [pc, #668]	; (8001730 <interupt_calFusion+0x348>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f87e 	bl	8000598 <__aeabi_f2d>
 800149c:	4604      	mov	r4, r0
 800149e:	460d      	mov	r5, r1
 80014a0:	4ba0      	ldr	r3, [pc, #640]	; (8001724 <interupt_calFusion+0x33c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f877 	bl	8000598 <__aeabi_f2d>
 80014aa:	a399      	add	r3, pc, #612	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 80014ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b0:	f7ff f8ca 	bl	8000648 <__aeabi_dmul>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4620      	mov	r0, r4
 80014ba:	4629      	mov	r1, r5
 80014bc:	f7fe ff0e 	bl	80002dc <__adddf3>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fb96 	bl	8000bf8 <__aeabi_d2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4a98      	ldr	r2, [pc, #608]	; (8001730 <interupt_calFusion+0x348>)
 80014d0:	6013      	str	r3, [r2, #0]


	G_hpf_speedL = straight_alpha * (G_hpf_speedL + INTERRUPT_TIME * gf_accel);
 80014d2:	4b91      	ldr	r3, [pc, #580]	; (8001718 <interupt_calFusion+0x330>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f85e 	bl	8000598 <__aeabi_f2d>
 80014dc:	4604      	mov	r4, r0
 80014de:	460d      	mov	r5, r1
 80014e0:	4b94      	ldr	r3, [pc, #592]	; (8001734 <interupt_calFusion+0x34c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff f857 	bl	8000598 <__aeabi_f2d>
 80014ea:	4680      	mov	r8, r0
 80014ec:	4689      	mov	r9, r1
 80014ee:	4b92      	ldr	r3, [pc, #584]	; (8001738 <interupt_calFusion+0x350>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f850 	bl	8000598 <__aeabi_f2d>
 80014f8:	a385      	add	r3, pc, #532	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	f7ff f8a3 	bl	8000648 <__aeabi_dmul>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4640      	mov	r0, r8
 8001508:	4649      	mov	r1, r9
 800150a:	f7fe fee7 	bl	80002dc <__adddf3>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4620      	mov	r0, r4
 8001514:	4629      	mov	r1, r5
 8001516:	f7ff f897 	bl	8000648 <__aeabi_dmul>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4610      	mov	r0, r2
 8001520:	4619      	mov	r1, r3
 8001522:	f7ff fb69 	bl	8000bf8 <__aeabi_d2f>
 8001526:	4603      	mov	r3, r0
 8001528:	4a82      	ldr	r2, [pc, #520]	; (8001734 <interupt_calFusion+0x34c>)
 800152a:	6013      	str	r3, [r2, #0]
	G_hpf_speedR = straight_alpha * (G_hpf_speedL + INTERRUPT_TIME * gf_accel);
 800152c:	4b7a      	ldr	r3, [pc, #488]	; (8001718 <interupt_calFusion+0x330>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff f831 	bl	8000598 <__aeabi_f2d>
 8001536:	4604      	mov	r4, r0
 8001538:	460d      	mov	r5, r1
 800153a:	4b7e      	ldr	r3, [pc, #504]	; (8001734 <interupt_calFusion+0x34c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff f82a 	bl	8000598 <__aeabi_f2d>
 8001544:	4680      	mov	r8, r0
 8001546:	4689      	mov	r9, r1
 8001548:	4b7b      	ldr	r3, [pc, #492]	; (8001738 <interupt_calFusion+0x350>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff f823 	bl	8000598 <__aeabi_f2d>
 8001552:	a36f      	add	r3, pc, #444	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7ff f876 	bl	8000648 <__aeabi_dmul>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4640      	mov	r0, r8
 8001562:	4649      	mov	r1, r9
 8001564:	f7fe feba 	bl	80002dc <__adddf3>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	4620      	mov	r0, r4
 800156e:	4629      	mov	r1, r5
 8001570:	f7ff f86a 	bl	8000648 <__aeabi_dmul>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f7ff fb3c 	bl	8000bf8 <__aeabi_d2f>
 8001580:	4603      	mov	r3, r0
 8001582:	4a6e      	ldr	r2, [pc, #440]	; (800173c <interupt_calFusion+0x354>)
 8001584:	6013      	str	r3, [r2, #0]
	G_hpf_distanceL += G_hpf_speedL * INTERRUPT_TIME;
 8001586:	4b6e      	ldr	r3, [pc, #440]	; (8001740 <interupt_calFusion+0x358>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff f804 	bl	8000598 <__aeabi_f2d>
 8001590:	4604      	mov	r4, r0
 8001592:	460d      	mov	r5, r1
 8001594:	4b67      	ldr	r3, [pc, #412]	; (8001734 <interupt_calFusion+0x34c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7fe fffd 	bl	8000598 <__aeabi_f2d>
 800159e:	a35c      	add	r3, pc, #368	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff f850 	bl	8000648 <__aeabi_dmul>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	4620      	mov	r0, r4
 80015ae:	4629      	mov	r1, r5
 80015b0:	f7fe fe94 	bl	80002dc <__adddf3>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff fb1c 	bl	8000bf8 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	4a5f      	ldr	r2, [pc, #380]	; (8001740 <interupt_calFusion+0x358>)
 80015c4:	6013      	str	r3, [r2, #0]
	G_hpf_distanceR += G_hpf_speedR * INTERRUPT_TIME;
 80015c6:	4b5f      	ldr	r3, [pc, #380]	; (8001744 <interupt_calFusion+0x35c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ffe4 	bl	8000598 <__aeabi_f2d>
 80015d0:	4604      	mov	r4, r0
 80015d2:	460d      	mov	r5, r1
 80015d4:	4b59      	ldr	r3, [pc, #356]	; (800173c <interupt_calFusion+0x354>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7fe ffdd 	bl	8000598 <__aeabi_f2d>
 80015de:	a34c      	add	r3, pc, #304	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 80015e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e4:	f7ff f830 	bl	8000648 <__aeabi_dmul>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4620      	mov	r0, r4
 80015ee:	4629      	mov	r1, r5
 80015f0:	f7fe fe74 	bl	80002dc <__adddf3>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	f7ff fafc 	bl	8000bf8 <__aeabi_d2f>
 8001600:	4603      	mov	r3, r0
 8001602:	4a50      	ldr	r2, [pc, #320]	; (8001744 <interupt_calFusion+0x35c>)
 8001604:	6013      	str	r3, [r2, #0]


	fusion_speedL = straight_alpha * (fusion_speedL + INTERRUPT_TIME * gf_accel) + (1 - straight_alpha) * E_speedL;
 8001606:	4b44      	ldr	r3, [pc, #272]	; (8001718 <interupt_calFusion+0x330>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ffc4 	bl	8000598 <__aeabi_f2d>
 8001610:	4604      	mov	r4, r0
 8001612:	460d      	mov	r5, r1
 8001614:	4b4c      	ldr	r3, [pc, #304]	; (8001748 <interupt_calFusion+0x360>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ffbd 	bl	8000598 <__aeabi_f2d>
 800161e:	4680      	mov	r8, r0
 8001620:	4689      	mov	r9, r1
 8001622:	4b45      	ldr	r3, [pc, #276]	; (8001738 <interupt_calFusion+0x350>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ffb6 	bl	8000598 <__aeabi_f2d>
 800162c:	a338      	add	r3, pc, #224	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f7ff f809 	bl	8000648 <__aeabi_dmul>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4640      	mov	r0, r8
 800163c:	4649      	mov	r1, r9
 800163e:	f7fe fe4d 	bl	80002dc <__adddf3>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4620      	mov	r0, r4
 8001648:	4629      	mov	r1, r5
 800164a:	f7fe fffd 	bl	8000648 <__aeabi_dmul>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4614      	mov	r4, r2
 8001654:	461d      	mov	r5, r3
 8001656:	4b30      	ldr	r3, [pc, #192]	; (8001718 <interupt_calFusion+0x330>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001660:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001664:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <interupt_calFusion+0x338>)
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166e:	ee17 0a90 	vmov	r0, s15
 8001672:	f7fe ff91 	bl	8000598 <__aeabi_f2d>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4620      	mov	r0, r4
 800167c:	4629      	mov	r1, r5
 800167e:	f7fe fe2d 	bl	80002dc <__adddf3>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	f7ff fab5 	bl	8000bf8 <__aeabi_d2f>
 800168e:	4603      	mov	r3, r0
 8001690:	4a2d      	ldr	r2, [pc, #180]	; (8001748 <interupt_calFusion+0x360>)
 8001692:	6013      	str	r3, [r2, #0]
	fusion_speedR = straight_alpha * (fusion_speedL + INTERRUPT_TIME * gf_accel) + (1 - straight_alpha) * E_speedR;
 8001694:	4b20      	ldr	r3, [pc, #128]	; (8001718 <interupt_calFusion+0x330>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff7d 	bl	8000598 <__aeabi_f2d>
 800169e:	4604      	mov	r4, r0
 80016a0:	460d      	mov	r5, r1
 80016a2:	4b29      	ldr	r3, [pc, #164]	; (8001748 <interupt_calFusion+0x360>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff76 	bl	8000598 <__aeabi_f2d>
 80016ac:	4680      	mov	r8, r0
 80016ae:	4689      	mov	r9, r1
 80016b0:	4b21      	ldr	r3, [pc, #132]	; (8001738 <interupt_calFusion+0x350>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe ff6f 	bl	8000598 <__aeabi_f2d>
 80016ba:	a315      	add	r3, pc, #84	; (adr r3, 8001710 <interupt_calFusion+0x328>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	f7fe ffc2 	bl	8000648 <__aeabi_dmul>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4640      	mov	r0, r8
 80016ca:	4649      	mov	r1, r9
 80016cc:	f7fe fe06 	bl	80002dc <__adddf3>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4620      	mov	r0, r4
 80016d6:	4629      	mov	r1, r5
 80016d8:	f7fe ffb6 	bl	8000648 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4614      	mov	r4, r2
 80016e2:	461d      	mov	r5, r3
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <interupt_calFusion+0x330>)
 80016e6:	edd3 7a00 	vldr	s15, [r3]
 80016ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <interupt_calFusion+0x340>)
 80016f4:	edd3 7a00 	vldr	s15, [r3]
 80016f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016fc:	ee17 0a90 	vmov	r0, s15
 8001700:	f7fe ff4a 	bl	8000598 <__aeabi_f2d>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4620      	mov	r0, r4
 800170a:	4629      	mov	r1, r5
 800170c:	e01e      	b.n	800174c <interupt_calFusion+0x364>
 800170e:	bf00      	nop
 8001710:	d2f1a9fc 	.word	0xd2f1a9fc
 8001714:	3f50624d 	.word	0x3f50624d
 8001718:	20000240 	.word	0x20000240
 800171c:	20000218 	.word	0x20000218
 8001720:	20000208 	.word	0x20000208
 8001724:	2000021c 	.word	0x2000021c
 8001728:	2000020c 	.word	0x2000020c
 800172c:	20000210 	.word	0x20000210
 8001730:	20000214 	.word	0x20000214
 8001734:	20000228 	.word	0x20000228
 8001738:	20000260 	.word	0x20000260
 800173c:	2000022c 	.word	0x2000022c
 8001740:	20000220 	.word	0x20000220
 8001744:	20000224 	.word	0x20000224
 8001748:	20000238 	.word	0x20000238
 800174c:	f7fe fdc6 	bl	80002dc <__adddf3>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff fa4e 	bl	8000bf8 <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
 800175e:	4a24      	ldr	r2, [pc, #144]	; (80017f0 <interupt_calFusion+0x408>)
 8001760:	6013      	str	r3, [r2, #0]
	fusion_distanceL += fusion_speedL * INTERRUPT_TIME;
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <interupt_calFusion+0x40c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe ff16 	bl	8000598 <__aeabi_f2d>
 800176c:	4604      	mov	r4, r0
 800176e:	460d      	mov	r5, r1
 8001770:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <interupt_calFusion+0x410>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe ff0f 	bl	8000598 <__aeabi_f2d>
 800177a:	a31b      	add	r3, pc, #108	; (adr r3, 80017e8 <interupt_calFusion+0x400>)
 800177c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001780:	f7fe ff62 	bl	8000648 <__aeabi_dmul>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4620      	mov	r0, r4
 800178a:	4629      	mov	r1, r5
 800178c:	f7fe fda6 	bl	80002dc <__adddf3>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	f7ff fa2e 	bl	8000bf8 <__aeabi_d2f>
 800179c:	4603      	mov	r3, r0
 800179e:	4a15      	ldr	r2, [pc, #84]	; (80017f4 <interupt_calFusion+0x40c>)
 80017a0:	6013      	str	r3, [r2, #0]
	fusion_distanceR += fusion_speedR * INTERRUPT_TIME;
 80017a2:	4b16      	ldr	r3, [pc, #88]	; (80017fc <interupt_calFusion+0x414>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7fe fef6 	bl	8000598 <__aeabi_f2d>
 80017ac:	4604      	mov	r4, r0
 80017ae:	460d      	mov	r5, r1
 80017b0:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <interupt_calFusion+0x408>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7fe feef 	bl	8000598 <__aeabi_f2d>
 80017ba:	a30b      	add	r3, pc, #44	; (adr r3, 80017e8 <interupt_calFusion+0x400>)
 80017bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c0:	f7fe ff42 	bl	8000648 <__aeabi_dmul>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4620      	mov	r0, r4
 80017ca:	4629      	mov	r1, r5
 80017cc:	f7fe fd86 	bl	80002dc <__adddf3>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff fa0e 	bl	8000bf8 <__aeabi_d2f>
 80017dc:	4603      	mov	r3, r0
 80017de:	4a07      	ldr	r2, [pc, #28]	; (80017fc <interupt_calFusion+0x414>)
 80017e0:	6013      	str	r3, [r2, #0]

}
 80017e2:	bf00      	nop
 80017e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80017e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017ec:	3f50624d 	.word	0x3f50624d
 80017f0:	2000023c 	.word	0x2000023c
 80017f4:	20000230 	.word	0x20000230
 80017f8:	20000238 	.word	0x20000238
 80017fc:	20000234 	.word	0x20000234

08001800 <reset_gyro>:
float accelY_offset;

float angle_speed_ave[10];


void reset_gyro(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
	int s = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	607b      	str	r3, [r7, #4]
	angle = 0;
 800180a:	4b3c      	ldr	r3, [pc, #240]	; (80018fc <reset_gyro+0xfc>)
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
	omegaZ_offset=0;
 8001812:	4b3b      	ldr	r3, [pc, #236]	; (8001900 <reset_gyro+0x100>)
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	601a      	str	r2, [r3, #0]

	for (s = 1; s <= 1000; s++) {
 800181a:	2301      	movs	r3, #1
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	e026      	b.n	800186e <reset_gyro+0x6e>
		//ICM20602_DataUpdate();
		omegaZ_offset += gyro.omega_z;
 8001820:	4b38      	ldr	r3, [pc, #224]	; (8001904 <reset_gyro+0x104>)
 8001822:	ed93 7a02 	vldr	s14, [r3, #8]
 8001826:	4b36      	ldr	r3, [pc, #216]	; (8001900 <reset_gyro+0x100>)
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001830:	4b33      	ldr	r3, [pc, #204]	; (8001900 <reset_gyro+0x100>)
 8001832:	edc3 7a00 	vstr	s15, [r3]
		omegaX_offset += gyro.omega_x;
 8001836:	4b33      	ldr	r3, [pc, #204]	; (8001904 <reset_gyro+0x104>)
 8001838:	ed93 7a00 	vldr	s14, [r3]
 800183c:	4b32      	ldr	r3, [pc, #200]	; (8001908 <reset_gyro+0x108>)
 800183e:	edd3 7a00 	vldr	s15, [r3]
 8001842:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001846:	4b30      	ldr	r3, [pc, #192]	; (8001908 <reset_gyro+0x108>)
 8001848:	edc3 7a00 	vstr	s15, [r3]
		accelY_offset += gyro.accel_y;
 800184c:	4b2d      	ldr	r3, [pc, #180]	; (8001904 <reset_gyro+0x104>)
 800184e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001852:	4b2e      	ldr	r3, [pc, #184]	; (800190c <reset_gyro+0x10c>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185c:	4b2b      	ldr	r3, [pc, #172]	; (800190c <reset_gyro+0x10c>)
 800185e:	edc3 7a00 	vstr	s15, [r3]
		wait_ms_NoReset(1);
 8001862:	2001      	movs	r0, #1
 8001864:	f005 fd30 	bl	80072c8 <wait_ms_NoReset>
	for (s = 1; s <= 1000; s++) {
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3301      	adds	r3, #1
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001874:	ddd4      	ble.n	8001820 <reset_gyro+0x20>
	}
	omegaZ_offset = omegaZ_offset / 1000;
 8001876:	4b22      	ldr	r3, [pc, #136]	; (8001900 <reset_gyro+0x100>)
 8001878:	ed93 7a00 	vldr	s14, [r3]
 800187c:	eddf 6a24 	vldr	s13, [pc, #144]	; 8001910 <reset_gyro+0x110>
 8001880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001884:	4b1e      	ldr	r3, [pc, #120]	; (8001900 <reset_gyro+0x100>)
 8001886:	edc3 7a00 	vstr	s15, [r3]
	omegaX_offset = omegaX_offset / 1000;
 800188a:	4b1f      	ldr	r3, [pc, #124]	; (8001908 <reset_gyro+0x108>)
 800188c:	ed93 7a00 	vldr	s14, [r3]
 8001890:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8001910 <reset_gyro+0x110>
 8001894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001898:	4b1b      	ldr	r3, [pc, #108]	; (8001908 <reset_gyro+0x108>)
 800189a:	edc3 7a00 	vstr	s15, [r3]
	accelY_offset = accelY_offset / 1000;
 800189e:	4b1b      	ldr	r3, [pc, #108]	; (800190c <reset_gyro+0x10c>)
 80018a0:	ed93 7a00 	vldr	s14, [r3]
 80018a4:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001910 <reset_gyro+0x110>
 80018a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ac:	4b17      	ldr	r3, [pc, #92]	; (800190c <reset_gyro+0x10c>)
 80018ae:	edc3 7a00 	vstr	s15, [r3]
	//
	//printf("%f,%f\n",gyro.omega_z,omegaZ_offset);

	angle = 0;
 80018b2:	4b12      	ldr	r3, [pc, #72]	; (80018fc <reset_gyro+0xfc>)
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
	anglex = 0;
 80018ba:	4b16      	ldr	r3, [pc, #88]	; (8001914 <reset_gyro+0x114>)
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
	gf_speed = 0;
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <reset_gyro+0x118>)
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
	gf_distance = 0;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <reset_gyro+0x11c>)
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
	for (s = 0; s < 10; s++) {
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	e009      	b.n	80018ec <reset_gyro+0xec>
		angle_speed_ave[s] = 0;
 80018d8:	4a11      	ldr	r2, [pc, #68]	; (8001920 <reset_gyro+0x120>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
	for (s = 0; s < 10; s++) {
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3301      	adds	r3, #1
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b09      	cmp	r3, #9
 80018f0:	ddf2      	ble.n	80018d8 <reset_gyro+0xd8>
	}
}
 80018f2:	bf00      	nop
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000244 	.word	0x20000244
 8001900:	20000268 	.word	0x20000268
 8001904:	200006c4 	.word	0x200006c4
 8001908:	20000264 	.word	0x20000264
 800190c:	2000026c 	.word	0x2000026c
 8001910:	447a0000 	.word	0x447a0000
 8001914:	2000024c 	.word	0x2000024c
 8001918:	20000258 	.word	0x20000258
 800191c:	2000025c 	.word	0x2000025c
 8001920:	20000270 	.word	0x20000270
 8001924:	00000000 	.word	0x00000000

08001928 <interrupt_calGyro>:

void interrupt_calGyro(void) {
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
	int j = 9;
 800192e:	2309      	movs	r3, #9
 8001930:	607b      	str	r3, [r7, #4]
	//angle_speed0 = angle_speed;

	for (j = 9; j >= 1; j--) {
 8001932:	2309      	movs	r3, #9
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	e00d      	b.n	8001954 <interrupt_calGyro+0x2c>
		angle_speed_ave[j] = angle_speed_ave[j - 1];
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3b01      	subs	r3, #1
 800193c:	4aa6      	ldr	r2, [pc, #664]	; (8001bd8 <interrupt_calGyro+0x2b0>)
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	4413      	add	r3, r2
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	49a4      	ldr	r1, [pc, #656]	; (8001bd8 <interrupt_calGyro+0x2b0>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	440b      	add	r3, r1
 800194c:	601a      	str	r2, [r3, #0]
	for (j = 9; j >= 1; j--) {
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	3b01      	subs	r3, #1
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	dcee      	bgt.n	8001938 <interrupt_calGyro+0x10>
	}
	angle_speed_ave[0] = (gyro.omega_z - omegaZ_offset)*GYRO_COEFFICIENT;//*0.9525321206299 ;//* 90 / 96*3690/3600*(3600-17)/3600;
 800195a:	4ba0      	ldr	r3, [pc, #640]	; (8001bdc <interrupt_calGyro+0x2b4>)
 800195c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001960:	4b9f      	ldr	r3, [pc, #636]	; (8001be0 <interrupt_calGyro+0x2b8>)
 8001962:	edd3 7a00 	vldr	s15, [r3]
 8001966:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196a:	ee17 0a90 	vmov	r0, s15
 800196e:	f7fe fe13 	bl	8000598 <__aeabi_f2d>
 8001972:	a387      	add	r3, pc, #540	; (adr r3, 8001b90 <interrupt_calGyro+0x268>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	f7fe fe66 	bl	8000648 <__aeabi_dmul>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	a384      	add	r3, pc, #528	; (adr r3, 8001b98 <interrupt_calGyro+0x270>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	f7fe fe5d 	bl	8000648 <__aeabi_dmul>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4610      	mov	r0, r2
 8001994:	4619      	mov	r1, r3
 8001996:	a382      	add	r3, pc, #520	; (adr r3, 8001ba0 <interrupt_calGyro+0x278>)
 8001998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199c:	f7fe ff7e 	bl	800089c <__aeabi_ddiv>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	f7ff f926 	bl	8000bf8 <__aeabi_d2f>
 80019ac:	4603      	mov	r3, r0
 80019ae:	4a8a      	ldr	r2, [pc, #552]	; (8001bd8 <interrupt_calGyro+0x2b0>)
 80019b0:	6013      	str	r3, [r2, #0]

	/*angle_speed = ((angle_speed_ave[0] + angle_speed_ave[1] + angle_speed_ave[2]
			+ angle_speed_ave[3] + angle_speed_ave[4] + angle_speed_ave[5]
			+ angle_speed_ave[6] + angle_speed_ave[7] + angle_speed_ave[8]
			+ angle_speed_ave[9]) / 10);*/
	angle_speed = angle_speed_ave[0];
 80019b2:	4b89      	ldr	r3, [pc, #548]	; (8001bd8 <interrupt_calGyro+0x2b0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a8b      	ldr	r2, [pc, #556]	; (8001be4 <interrupt_calGyro+0x2bc>)
 80019b8:	6013      	str	r3, [r2, #0]
	//angle_speed=(gyro.omega_z-omegaZ_offset)*90/94;//deg/sec
	angle_speedx=gyro.omega_x;
 80019ba:	4b88      	ldr	r3, [pc, #544]	; (8001bdc <interrupt_calGyro+0x2b4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a8a      	ldr	r2, [pc, #552]	; (8001be8 <interrupt_calGyro+0x2c0>)
 80019c0:	6013      	str	r3, [r2, #0]
	angle_speedx_set=(gyro.omega_x - omegaX_offset);
 80019c2:	4b86      	ldr	r3, [pc, #536]	; (8001bdc <interrupt_calGyro+0x2b4>)
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	4b88      	ldr	r3, [pc, #544]	; (8001bec <interrupt_calGyro+0x2c4>)
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019d2:	4b87      	ldr	r3, [pc, #540]	; (8001bf0 <interrupt_calGyro+0x2c8>)
 80019d4:	edc3 7a00 	vstr	s15, [r3]
	angle += 0.001 * angle_speed; //deg
 80019d8:	4b86      	ldr	r3, [pc, #536]	; (8001bf4 <interrupt_calGyro+0x2cc>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fddb 	bl	8000598 <__aeabi_f2d>
 80019e2:	4604      	mov	r4, r0
 80019e4:	460d      	mov	r5, r1
 80019e6:	4b7f      	ldr	r3, [pc, #508]	; (8001be4 <interrupt_calGyro+0x2bc>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fdd4 	bl	8000598 <__aeabi_f2d>
 80019f0:	a36d      	add	r3, pc, #436	; (adr r3, 8001ba8 <interrupt_calGyro+0x280>)
 80019f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f6:	f7fe fe27 	bl	8000648 <__aeabi_dmul>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4620      	mov	r0, r4
 8001a00:	4629      	mov	r1, r5
 8001a02:	f7fe fc6b 	bl	80002dc <__adddf3>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f7ff f8f3 	bl	8000bf8 <__aeabi_d2f>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4a77      	ldr	r2, [pc, #476]	; (8001bf4 <interrupt_calGyro+0x2cc>)
 8001a16:	6013      	str	r3, [r2, #0]
	anglex += 0.001 * (gyro.omega_x - omegaX_offset); //deg
 8001a18:	4b77      	ldr	r3, [pc, #476]	; (8001bf8 <interrupt_calGyro+0x2d0>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fdbb 	bl	8000598 <__aeabi_f2d>
 8001a22:	4604      	mov	r4, r0
 8001a24:	460d      	mov	r5, r1
 8001a26:	4b6d      	ldr	r3, [pc, #436]	; (8001bdc <interrupt_calGyro+0x2b4>)
 8001a28:	ed93 7a00 	vldr	s14, [r3]
 8001a2c:	4b6f      	ldr	r3, [pc, #444]	; (8001bec <interrupt_calGyro+0x2c4>)
 8001a2e:	edd3 7a00 	vldr	s15, [r3]
 8001a32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a36:	ee17 0a90 	vmov	r0, s15
 8001a3a:	f7fe fdad 	bl	8000598 <__aeabi_f2d>
 8001a3e:	a35a      	add	r3, pc, #360	; (adr r3, 8001ba8 <interrupt_calGyro+0x280>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe fe00 	bl	8000648 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	4629      	mov	r1, r5
 8001a50:	f7fe fc44 	bl	80002dc <__adddf3>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	f7ff f8cc 	bl	8000bf8 <__aeabi_d2f>
 8001a60:	4603      	mov	r3, r0
 8001a62:	4a65      	ldr	r2, [pc, #404]	; (8001bf8 <interrupt_calGyro+0x2d0>)
 8001a64:	6013      	str	r3, [r2, #0]
	//angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2
//+0.12*0.02*angle_speed*angle_speed
	gf_accel = (gyro.accel_y - accelY_offset)*ACCEL_COEFFICIENT*1000*GRAVITATION;
 8001a66:	4b5d      	ldr	r3, [pc, #372]	; (8001bdc <interrupt_calGyro+0x2b4>)
 8001a68:	ed93 7a04 	vldr	s14, [r3, #16]
 8001a6c:	4b63      	ldr	r3, [pc, #396]	; (8001bfc <interrupt_calGyro+0x2d4>)
 8001a6e:	edd3 7a00 	vldr	s15, [r3]
 8001a72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a76:	ee17 0a90 	vmov	r0, s15
 8001a7a:	f7fe fd8d 	bl	8000598 <__aeabi_f2d>
 8001a7e:	a34c      	add	r3, pc, #304	; (adr r3, 8001bb0 <interrupt_calGyro+0x288>)
 8001a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a84:	f7fe fde0 	bl	8000648 <__aeabi_dmul>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	a349      	add	r3, pc, #292	; (adr r3, 8001bb8 <interrupt_calGyro+0x290>)
 8001a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a96:	f7fe fdd7 	bl	8000648 <__aeabi_dmul>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	a347      	add	r3, pc, #284	; (adr r3, 8001bc0 <interrupt_calGyro+0x298>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fef8 	bl	800089c <__aeabi_ddiv>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f04f 0200 	mov.w	r2, #0
 8001ab8:	4b51      	ldr	r3, [pc, #324]	; (8001c00 <interrupt_calGyro+0x2d8>)
 8001aba:	f7fe fdc5 	bl	8000648 <__aeabi_dmul>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	a340      	add	r3, pc, #256	; (adr r3, 8001bc8 <interrupt_calGyro+0x2a0>)
 8001ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001acc:	f7fe fee6 	bl	800089c <__aeabi_ddiv>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4610      	mov	r0, r2
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b49      	ldr	r3, [pc, #292]	; (8001c04 <interrupt_calGyro+0x2dc>)
 8001ade:	f7fe fdb3 	bl	8000648 <__aeabi_dmul>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4619      	mov	r1, r3
 8001aea:	a339      	add	r3, pc, #228	; (adr r3, 8001bd0 <interrupt_calGyro+0x2a8>)
 8001aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af0:	f7fe fdaa 	bl	8000648 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	f7ff f87c 	bl	8000bf8 <__aeabi_d2f>
 8001b00:	4603      	mov	r3, r0
 8001b02:	4a41      	ldr	r2, [pc, #260]	; (8001c08 <interrupt_calGyro+0x2e0>)
 8001b04:	6013      	str	r3, [r2, #0]
	gf_speed += gf_accel * INTERRUPT_TIME;
 8001b06:	4b41      	ldr	r3, [pc, #260]	; (8001c0c <interrupt_calGyro+0x2e4>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fd44 	bl	8000598 <__aeabi_f2d>
 8001b10:	4604      	mov	r4, r0
 8001b12:	460d      	mov	r5, r1
 8001b14:	4b3c      	ldr	r3, [pc, #240]	; (8001c08 <interrupt_calGyro+0x2e0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fd3d 	bl	8000598 <__aeabi_f2d>
 8001b1e:	a322      	add	r3, pc, #136	; (adr r3, 8001ba8 <interrupt_calGyro+0x280>)
 8001b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b24:	f7fe fd90 	bl	8000648 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4620      	mov	r0, r4
 8001b2e:	4629      	mov	r1, r5
 8001b30:	f7fe fbd4 	bl	80002dc <__adddf3>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4610      	mov	r0, r2
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f7ff f85c 	bl	8000bf8 <__aeabi_d2f>
 8001b40:	4603      	mov	r3, r0
 8001b42:	4a32      	ldr	r2, [pc, #200]	; (8001c0c <interrupt_calGyro+0x2e4>)
 8001b44:	6013      	str	r3, [r2, #0]
	gf_distance += gf_speed * INTERRUPT_TIME;
 8001b46:	4b32      	ldr	r3, [pc, #200]	; (8001c10 <interrupt_calGyro+0x2e8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fd24 	bl	8000598 <__aeabi_f2d>
 8001b50:	4604      	mov	r4, r0
 8001b52:	460d      	mov	r5, r1
 8001b54:	4b2d      	ldr	r3, [pc, #180]	; (8001c0c <interrupt_calGyro+0x2e4>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe fd1d 	bl	8000598 <__aeabi_f2d>
 8001b5e:	a312      	add	r3, pc, #72	; (adr r3, 8001ba8 <interrupt_calGyro+0x280>)
 8001b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b64:	f7fe fd70 	bl	8000648 <__aeabi_dmul>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	4629      	mov	r1, r5
 8001b70:	f7fe fbb4 	bl	80002dc <__adddf3>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	f7ff f83c 	bl	8000bf8 <__aeabi_d2f>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4a23      	ldr	r2, [pc, #140]	; (8001c10 <interrupt_calGyro+0x2e8>)
 8001b84:	6013      	str	r3, [r2, #0]




}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	70a3d70a 	.word	0x70a3d70a
 8001b94:	3fef0a3d 	.word	0x3fef0a3d
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	40acd400 	.word	0x40acd400
 8001ba0:	00000000 	.word	0x00000000
 8001ba4:	40ac2000 	.word	0x40ac2000
 8001ba8:	d2f1a9fc 	.word	0xd2f1a9fc
 8001bac:	3f50624d 	.word	0x3f50624d
 8001bb0:	0fcf80dc 	.word	0x0fcf80dc
 8001bb4:	3ff0a423 	.word	0x3ff0a423
 8001bb8:	00000000 	.word	0x00000000
 8001bbc:	4078c000 	.word	0x4078c000
 8001bc0:	00000000 	.word	0x00000000
 8001bc4:	4077d000 	.word	0x4077d000
 8001bc8:	00000000 	.word	0x00000000
 8001bcc:	407a7000 	.word	0x407a7000
 8001bd0:	3a92a305 	.word	0x3a92a305
 8001bd4:	40239d01 	.word	0x40239d01
 8001bd8:	20000270 	.word	0x20000270
 8001bdc:	200006c4 	.word	0x200006c4
 8001be0:	20000268 	.word	0x20000268
 8001be4:	20000248 	.word	0x20000248
 8001be8:	20000250 	.word	0x20000250
 8001bec:	20000264 	.word	0x20000264
 8001bf0:	20000254 	.word	0x20000254
 8001bf4:	20000244 	.word	0x20000244
 8001bf8:	2000024c 	.word	0x2000024c
 8001bfc:	2000026c 	.word	0x2000026c
 8001c00:	40790000 	.word	0x40790000
 8001c04:	408f4000 	.word	0x408f4000
 8001c08:	20000260 	.word	0x20000260
 8001c0c:	20000258 	.word	0x20000258
 8001c10:	2000025c 	.word	0x2000025c
 8001c14:	00000000 	.word	0x00000000

08001c18 <battcheak>:
/*******************************************************************/
/*					(battcheak)	*/
/*******************************************************************/
/*								*/
/*******************************************************************/
void battcheak(void){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
int i;
	for(i = 0;i <= 20-1;i++){
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
 8001c22:	e00f      	b.n	8001c44 <battcheak+0x2c>
		g_V_battery[i]=pl_getbatt();
 8001c24:	f005 f920 	bl	8006e68 <pl_getbatt>
 8001c28:	eef0 7a40 	vmov.f32	s15, s0
 8001c2c:	4a34      	ldr	r2, [pc, #208]	; (8001d00 <battcheak+0xe8>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	edc3 7a00 	vstr	s15, [r3]
		wait_ms(10);
 8001c38:	200a      	movs	r0, #10
 8001c3a:	f005 fb01 	bl	8007240 <wait_ms>
	for(i = 0;i <= 20-1;i++){
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	3301      	adds	r3, #1
 8001c42:	607b      	str	r3, [r7, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b13      	cmp	r3, #19
 8001c48:	ddec      	ble.n	8001c24 <battcheak+0xc>
	}

	g_V_battery_mean=0;
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <battcheak+0xec>)
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
	for(i = 0;i <= 20-1;i++){
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
 8001c56:	e010      	b.n	8001c7a <battcheak+0x62>
	g_V_battery_mean+=g_V_battery[i];
 8001c58:	4a29      	ldr	r2, [pc, #164]	; (8001d00 <battcheak+0xe8>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	ed93 7a00 	vldr	s14, [r3]
 8001c64:	4b27      	ldr	r3, [pc, #156]	; (8001d04 <battcheak+0xec>)
 8001c66:	edd3 7a00 	vldr	s15, [r3]
 8001c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6e:	4b25      	ldr	r3, [pc, #148]	; (8001d04 <battcheak+0xec>)
 8001c70:	edc3 7a00 	vstr	s15, [r3]
	for(i = 0;i <= 20-1;i++){
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3301      	adds	r3, #1
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b13      	cmp	r3, #19
 8001c7e:	ddeb      	ble.n	8001c58 <battcheak+0x40>
	}
	g_V_battery_mean/=20;
 8001c80:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <battcheak+0xec>)
 8001c82:	ed93 7a00 	vldr	s14, [r3]
 8001c86:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001c8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <battcheak+0xec>)
 8001c90:	edc3 7a00 	vstr	s15, [r3]
	printf("BATT=%f\n",g_V_battery_mean);
 8001c94:	4b1b      	ldr	r3, [pc, #108]	; (8001d04 <battcheak+0xec>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc7d 	bl	8000598 <__aeabi_f2d>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4819      	ldr	r0, [pc, #100]	; (8001d08 <battcheak+0xf0>)
 8001ca4:	f010 fc42 	bl	801252c <iprintf>
	//printf("%f",g_V_battery_mean);
	if(g_V_battery_mean <= BATTLIMIT){
 8001ca8:	4b16      	ldr	r3, [pc, #88]	; (8001d04 <battcheak+0xec>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fc73 	bl	8000598 <__aeabi_f2d>
 8001cb2:	a311      	add	r3, pc, #68	; (adr r3, 8001cf8 <battcheak+0xe0>)
 8001cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb8:	f7fe ff42 	bl	8000b40 <__aeabi_dcmple>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d100      	bne.n	8001cc4 <battcheak+0xac>
		pl_r_blue_LED(OFF);
		pl_l_blue_LED(OFF);
		wait_ms(500);
		}
	}
}
 8001cc2:	e014      	b.n	8001cee <battcheak+0xd6>
		pl_r_blue_LED(ON);
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	f004 fd4f 	bl	8006768 <pl_r_blue_LED>
		pl_l_blue_LED(ON);
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f004 fd5e 	bl	800678c <pl_l_blue_LED>
		wait_ms(500);
 8001cd0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cd4:	f005 fab4 	bl	8007240 <wait_ms>
		pl_r_blue_LED(OFF);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f004 fd45 	bl	8006768 <pl_r_blue_LED>
		pl_l_blue_LED(OFF);
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f004 fd54 	bl	800678c <pl_l_blue_LED>
		wait_ms(500);
 8001ce4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ce8:	f005 faaa 	bl	8007240 <wait_ms>
		pl_r_blue_LED(ON);
 8001cec:	e7ea      	b.n	8001cc4 <battcheak+0xac>
}
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	f3af 8000 	nop.w
 8001cf8:	9999999a 	.word	0x9999999a
 8001cfc:	400d9999 	.word	0x400d9999
 8001d00:	20000464 	.word	0x20000464
 8001d04:	200004b4 	.word	0x200004b4
 8001d08:	08014b78 	.word	0x08014b78

08001d0c <interupt_calSensor>:
/*******************************************************************/
/*	()			(interupt_calSensor)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void interupt_calSensor(void){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
	int j;

	pl_interupt_getSensor();
 8001d12:	f005 fa47 	bl	80071a4 <pl_interupt_getSensor>

	for (j = 19; j >= 1; j--) {
 8001d16:	2313      	movs	r3, #19
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	e037      	b.n	8001d8c <interupt_calSensor+0x80>
		//g_V_battery[j] = g_V_battery[j - 1];
		g_sensor[0][j] = g_sensor[0][j - 1];
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	4a61      	ldr	r2, [pc, #388]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d22:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d26:	4960      	ldr	r1, [pc, #384]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[1][j] = g_sensor[1][j - 1];
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	3b01      	subs	r3, #1
 8001d32:	4a5d      	ldr	r2, [pc, #372]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d34:	3314      	adds	r3, #20
 8001d36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d3a:	495b      	ldr	r1, [pc, #364]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3314      	adds	r3, #20
 8001d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[2][j] = g_sensor[2][j - 1];
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	4a57      	ldr	r2, [pc, #348]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d4a:	3328      	adds	r3, #40	; 0x28
 8001d4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d50:	4955      	ldr	r1, [pc, #340]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3328      	adds	r3, #40	; 0x28
 8001d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[3][j] = g_sensor[3][j - 1];
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	4a52      	ldr	r2, [pc, #328]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d60:	333c      	adds	r3, #60	; 0x3c
 8001d62:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d66:	4950      	ldr	r1, [pc, #320]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	333c      	adds	r3, #60	; 0x3c
 8001d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[4][j] = g_sensor[4][j - 1];
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	4a4c      	ldr	r2, [pc, #304]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d76:	3350      	adds	r3, #80	; 0x50
 8001d78:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d7c:	494a      	ldr	r1, [pc, #296]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3350      	adds	r3, #80	; 0x50
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (j = 19; j >= 1; j--) {
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	dcc4      	bgt.n	8001d1c <interupt_calSensor+0x10>
	}
	//g_V_battery[0] = g_V_batt;
	g_sensor[0][0] = g_sensor_on[0] - g_sensor_off[0];
 8001d92:	4b46      	ldr	r3, [pc, #280]	; (8001eac <interupt_calSensor+0x1a0>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	461a      	mov	r2, r3
 8001d98:	4b45      	ldr	r3, [pc, #276]	; (8001eb0 <interupt_calSensor+0x1a4>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	4a42      	ldr	r2, [pc, #264]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001da0:	6013      	str	r3, [r2, #0]
	g_sensor[1][0] = g_sensor_on[1] - g_sensor_off[1];
 8001da2:	4b42      	ldr	r3, [pc, #264]	; (8001eac <interupt_calSensor+0x1a0>)
 8001da4:	885b      	ldrh	r3, [r3, #2]
 8001da6:	461a      	mov	r2, r3
 8001da8:	4b41      	ldr	r3, [pc, #260]	; (8001eb0 <interupt_calSensor+0x1a4>)
 8001daa:	885b      	ldrh	r3, [r3, #2]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	4a3e      	ldr	r2, [pc, #248]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001db0:	6513      	str	r3, [r2, #80]	; 0x50
	g_sensor[2][0] = g_sensor_on[2] - g_sensor_off[2];
 8001db2:	4b3e      	ldr	r3, [pc, #248]	; (8001eac <interupt_calSensor+0x1a0>)
 8001db4:	889b      	ldrh	r3, [r3, #4]
 8001db6:	461a      	mov	r2, r3
 8001db8:	4b3d      	ldr	r3, [pc, #244]	; (8001eb0 <interupt_calSensor+0x1a4>)
 8001dba:	889b      	ldrh	r3, [r3, #4]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	4a3a      	ldr	r2, [pc, #232]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001dc0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	g_sensor[3][0] = g_sensor_on[3] - g_sensor_off[3];
 8001dc4:	4b39      	ldr	r3, [pc, #228]	; (8001eac <interupt_calSensor+0x1a0>)
 8001dc6:	88db      	ldrh	r3, [r3, #6]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b39      	ldr	r3, [pc, #228]	; (8001eb0 <interupt_calSensor+0x1a4>)
 8001dcc:	88db      	ldrh	r3, [r3, #6]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	4a35      	ldr	r2, [pc, #212]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001dd2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
	g_sensor[4][0] = g_sensor_on[4] - g_sensor_off[4];
 8001dd6:	4b35      	ldr	r3, [pc, #212]	; (8001eac <interupt_calSensor+0x1a0>)
 8001dd8:	891b      	ldrh	r3, [r3, #8]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	4b34      	ldr	r3, [pc, #208]	; (8001eb0 <interupt_calSensor+0x1a4>)
 8001dde:	891b      	ldrh	r3, [r3, #8]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	4a31      	ldr	r2, [pc, #196]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001de4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

	for (j = 0; j <= 4; j++) {
 8001de8:	2300      	movs	r3, #0
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	e053      	b.n	8001e96 <interupt_calSensor+0x18a>
		g_sensor_diff[j]=g_sensor[j][0]-g_sensor[j][11];
 8001dee:	492e      	ldr	r1, [pc, #184]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	440b      	add	r3, r1
 8001dfc:	6819      	ldr	r1, [r3, #0]
 8001dfe:	482a      	ldr	r0, [pc, #168]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	011b      	lsls	r3, r3, #4
 8001e0a:	4403      	add	r3, r0
 8001e0c:	332c      	adds	r3, #44	; 0x2c
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	1aca      	subs	r2, r1, r3
 8001e12:	4928      	ldr	r1, [pc, #160]	; (8001eb4 <interupt_calSensor+0x1a8>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor_diff_wallcut[j]=g_sensor[j][0]-g_sensor[j][3];
 8001e1a:	4923      	ldr	r1, [pc, #140]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	440b      	add	r3, r1
 8001e28:	6819      	ldr	r1, [r3, #0]
 8001e2a:	481f      	ldr	r0, [pc, #124]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	4413      	add	r3, r2
 8001e34:	011b      	lsls	r3, r3, #4
 8001e36:	4403      	add	r3, r0
 8001e38:	330c      	adds	r3, #12
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	1aca      	subs	r2, r1, r3
 8001e3e:	491e      	ldr	r1, [pc, #120]	; (8001eb8 <interupt_calSensor+0x1ac>)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor_mean[j] = (g_sensor[j][0] + g_sensor[j][1] + g_sensor[j][2]) / 3;
 8001e46:	4918      	ldr	r1, [pc, #96]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	440b      	add	r3, r1
 8001e54:	6819      	ldr	r1, [r3, #0]
 8001e56:	4814      	ldr	r0, [pc, #80]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	011b      	lsls	r3, r3, #4
 8001e62:	4403      	add	r3, r0
 8001e64:	3304      	adds	r3, #4
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4419      	add	r1, r3
 8001e6a:	480f      	ldr	r0, [pc, #60]	; (8001ea8 <interupt_calSensor+0x19c>)
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	011b      	lsls	r3, r3, #4
 8001e76:	4403      	add	r3, r0
 8001e78:	3308      	adds	r3, #8
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	440b      	add	r3, r1
 8001e7e:	4a0f      	ldr	r2, [pc, #60]	; (8001ebc <interupt_calSensor+0x1b0>)
 8001e80:	fb82 1203 	smull	r1, r2, r2, r3
 8001e84:	17db      	asrs	r3, r3, #31
 8001e86:	1ad2      	subs	r2, r2, r3
 8001e88:	490d      	ldr	r1, [pc, #52]	; (8001ec0 <interupt_calSensor+0x1b4>)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (j = 0; j <= 4; j++) {
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3301      	adds	r3, #1
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	dda8      	ble.n	8001dee <interupt_calSensor+0xe2>
//	}
//	g_V_battery_mean/=20;



}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000298 	.word	0x20000298
 8001eac:	200006ec 	.word	0x200006ec
 8001eb0:	200006f8 	.word	0x200006f8
 8001eb4:	20000428 	.word	0x20000428
 8001eb8:	2000043c 	.word	0x2000043c
 8001ebc:	55555556 	.word	0x55555556
 8001ec0:	20000450 	.word	0x20000450

08001ec4 <Control_mode_Init>:

uint8_t noGoalPillarMode;

float g_V_L,g_V_R;

void Control_mode_Init(void){
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0

	modeacc = 0;
 8001ec8:	4b08      	ldr	r3, [pc, #32]	; (8001eec <Control_mode_Init+0x28>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
	g_MotorEnd_flag=0;
 8001ece:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <Control_mode_Init+0x2c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	701a      	strb	r2, [r3, #0]
	mollifier_timer=0;
 8001ed4:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <Control_mode_Init+0x30>)
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
	noGoalPillarMode=0;
 8001edc:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <Control_mode_Init+0x34>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	701a      	strb	r2, [r3, #0]

}
 8001ee2:	bf00      	nop
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	20000508 	.word	0x20000508
 8001ef0:	200007e5 	.word	0x200007e5
 8001ef4:	200007e0 	.word	0x200007e0
 8001ef8:	20000509 	.word	0x20000509

08001efc <get_duty>:


void get_duty(float V_L, float V_R,int *duty_L,int *duty_R) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	ed87 0a03 	vstr	s0, [r7, #12]
 8001f06:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
//
// BATT_MEAN
	if (V_L >= 0) {
 8001f0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1a:	db14      	blt.n	8001f46 <get_duty+0x4a>
		pl_L_DriveMotor_mode(MOTOR_FRONT);
 8001f1c:	2001      	movs	r0, #1
 8001f1e:	f004 fed9 	bl	8006cd4 <pl_L_DriveMotor_mode>
		*duty_L = (int) (V_L / g_V_battery_mean * MAXMOTOR);
 8001f22:	4b39      	ldr	r3, [pc, #228]	; (8002008 <get_duty+0x10c>)
 8001f24:	ed93 7a00 	vldr	s14, [r3]
 8001f28:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f30:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800200c <get_duty+0x110>
 8001f34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f3c:	ee17 2a90 	vmov	r2, s15
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	e015      	b.n	8001f72 <get_duty+0x76>
	}
	else{
		pl_L_DriveMotor_mode(MOTOR_BACK);
 8001f46:	2002      	movs	r0, #2
 8001f48:	f004 fec4 	bl	8006cd4 <pl_L_DriveMotor_mode>
	    *duty_L = (int) (-V_L / g_V_battery_mean * MAXMOTOR);
 8001f4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f50:	eef1 6a67 	vneg.f32	s13, s15
 8001f54:	4b2c      	ldr	r3, [pc, #176]	; (8002008 <get_duty+0x10c>)
 8001f56:	ed93 7a00 	vldr	s14, [r3]
 8001f5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f5e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 800200c <get_duty+0x110>
 8001f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f6a:	ee17 2a90 	vmov	r2, s15
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	601a      	str	r2, [r3, #0]
	}
	if (V_R >= 0) {
 8001f72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7e:	db14      	blt.n	8001faa <get_duty+0xae>
		pl_R_DriveMotor_mode(MOTOR_FRONT);
 8001f80:	2001      	movs	r0, #1
 8001f82:	f004 fecf 	bl	8006d24 <pl_R_DriveMotor_mode>
		*duty_R = (int) (V_R / g_V_battery_mean * MAXMOTOR);
 8001f86:	4b20      	ldr	r3, [pc, #128]	; (8002008 <get_duty+0x10c>)
 8001f88:	ed93 7a00 	vldr	s14, [r3]
 8001f8c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f94:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800200c <get_duty+0x110>
 8001f98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa0:	ee17 2a90 	vmov	r2, s15
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	e015      	b.n	8001fd6 <get_duty+0xda>
	}
	else{
		pl_R_DriveMotor_mode(MOTOR_BACK);
 8001faa:	2002      	movs	r0, #2
 8001fac:	f004 feba 	bl	8006d24 <pl_R_DriveMotor_mode>
	    *duty_R = (int) (-V_R / g_V_battery_mean * MAXMOTOR);
 8001fb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fb4:	eef1 6a67 	vneg.f32	s13, s15
 8001fb8:	4b13      	ldr	r3, [pc, #76]	; (8002008 <get_duty+0x10c>)
 8001fba:	ed93 7a00 	vldr	s14, [r3]
 8001fbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fc2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800200c <get_duty+0x110>
 8001fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fce:	ee17 2a90 	vmov	r2, s15
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	601a      	str	r2, [r3, #0]
	}

	//XX
	if (*duty_L >= (int)(MAXMOTOR*MAX_DUTY_RATIO)) {
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f240 628c 	movw	r2, #1676	; 0x68c
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	dd03      	ble.n	8001fea <get_duty+0xee>
		*duty_L = (int)(MAXMOTOR*MAX_DUTY_RATIO);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f240 628d 	movw	r2, #1677	; 0x68d
 8001fe8:	601a      	str	r2, [r3, #0]
//		pl_r_blue_LED(ON);
	}
	if (*duty_R >= (int)(MAXMOTOR*MAX_DUTY_RATIO)) {
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f240 628c 	movw	r2, #1676	; 0x68c
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	dd03      	ble.n	8001ffe <get_duty+0x102>
		*duty_R = (int)(MAXMOTOR*MAX_DUTY_RATIO);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	f240 628d 	movw	r2, #1677	; 0x68d
 8001ffc:	601a      	str	r2, [r3, #0]
//		pl_l_blue_LED(ON);
	}

}
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200004b4 	.word	0x200004b4
 800200c:	44d1e000 	.word	0x44d1e000

08002010 <interupt_DriveMotor>:



void interupt_DriveMotor(void){
 8002010:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002014:	b08c      	sub	sp, #48	; 0x30
 8002016:	af02      	add	r7, sp, #8
	int duty_L=0, duty_R=0;
 8002018:	2300      	movs	r3, #0
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]
	float V_L=0, V_R=0;
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	627b      	str	r3, [r7, #36]	; 0x24
 8002026:	f04f 0300 	mov.w	r3, #0
 800202a:	623b      	str	r3, [r7, #32]
	float PID_all_L,PID_all_R,PID_s,PID_t;
	float PID_w=0;
 800202c:	f04f 0300 	mov.w	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
	float feedforward_straight=0,feedforward_turning=0;
 8002032:	f04f 0300 	mov.w	r3, #0
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	f04f 0300 	mov.w	r3, #0
 800203c:	607b      	str	r3, [r7, #4]

//	interrupt_WallCut();

	if (modeacc == 0) {
 800203e:	4bd2      	ldr	r3, [pc, #840]	; (8002388 <interupt_DriveMotor+0x378>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d108      	bne.n	8002058 <interupt_DriveMotor+0x48>
		g_acc_flag=4;
 8002046:	4bd1      	ldr	r3, [pc, #836]	; (800238c <interupt_DriveMotor+0x37c>)
 8002048:	2204      	movs	r2, #4
 800204a:	701a      	strb	r2, [r3, #0]
		g_WallControl_mode=0;
 800204c:	4bd0      	ldr	r3, [pc, #832]	; (8002390 <interupt_DriveMotor+0x380>)
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
		g_wallCut_mode=0;
 8002052:	4bd0      	ldr	r3, [pc, #832]	; (8002394 <interupt_DriveMotor+0x384>)
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]

	}
	if (modeacc == 1) {
 8002058:	4bcb      	ldr	r3, [pc, #812]	; (8002388 <interupt_DriveMotor+0x378>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b01      	cmp	r3, #1
 800205e:	f040 828b 	bne.w	8002578 <interupt_DriveMotor+0x568>
		g_MotorTimCount++;
 8002062:	4bcd      	ldr	r3, [pc, #820]	; (8002398 <interupt_DriveMotor+0x388>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	3301      	adds	r3, #1
 8002068:	4acb      	ldr	r2, [pc, #812]	; (8002398 <interupt_DriveMotor+0x388>)
 800206a:	6013      	str	r3, [r2, #0]
		straight.displacement += straight.velocity*INTERRUPT_TIME + straight.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 800206c:	4bcb      	ldr	r3, [pc, #812]	; (800239c <interupt_DriveMotor+0x38c>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4618      	mov	r0, r3
 8002072:	f7fe fa91 	bl	8000598 <__aeabi_f2d>
 8002076:	4604      	mov	r4, r0
 8002078:	460d      	mov	r5, r1
 800207a:	4bc8      	ldr	r3, [pc, #800]	; (800239c <interupt_DriveMotor+0x38c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe fa8a 	bl	8000598 <__aeabi_f2d>
 8002084:	a3bc      	add	r3, pc, #752	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 8002086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208a:	f7fe fadd 	bl	8000648 <__aeabi_dmul>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4690      	mov	r8, r2
 8002094:	4699      	mov	r9, r3
 8002096:	4bc1      	ldr	r3, [pc, #772]	; (800239c <interupt_DriveMotor+0x38c>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa7c 	bl	8000598 <__aeabi_f2d>
 80020a0:	a3b5      	add	r3, pc, #724	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 80020a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a6:	f7fe facf 	bl	8000648 <__aeabi_dmul>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4610      	mov	r0, r2
 80020b0:	4619      	mov	r1, r3
 80020b2:	a3b1      	add	r3, pc, #708	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 80020b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b8:	f7fe fac6 	bl	8000648 <__aeabi_dmul>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4610      	mov	r0, r2
 80020c2:	4619      	mov	r1, r3
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020cc:	f7fe fbe6 	bl	800089c <__aeabi_ddiv>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4640      	mov	r0, r8
 80020d6:	4649      	mov	r1, r9
 80020d8:	f7fe f900 	bl	80002dc <__adddf3>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4620      	mov	r0, r4
 80020e2:	4629      	mov	r1, r5
 80020e4:	f7fe f8fa 	bl	80002dc <__adddf3>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4610      	mov	r0, r2
 80020ee:	4619      	mov	r1, r3
 80020f0:	f7fe fd82 	bl	8000bf8 <__aeabi_d2f>
 80020f4:	4603      	mov	r3, r0
 80020f6:	4aa9      	ldr	r2, [pc, #676]	; (800239c <interupt_DriveMotor+0x38c>)
 80020f8:	6093      	str	r3, [r2, #8]
		straight.velocity += straight.acceleration*INTERRUPT_TIME;
 80020fa:	4ba8      	ldr	r3, [pc, #672]	; (800239c <interupt_DriveMotor+0x38c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe fa4a 	bl	8000598 <__aeabi_f2d>
 8002104:	4604      	mov	r4, r0
 8002106:	460d      	mov	r5, r1
 8002108:	4ba4      	ldr	r3, [pc, #656]	; (800239c <interupt_DriveMotor+0x38c>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe fa43 	bl	8000598 <__aeabi_f2d>
 8002112:	a399      	add	r3, pc, #612	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 8002114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002118:	f7fe fa96 	bl	8000648 <__aeabi_dmul>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4620      	mov	r0, r4
 8002122:	4629      	mov	r1, r5
 8002124:	f7fe f8da 	bl	80002dc <__adddf3>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	f7fe fd62 	bl	8000bf8 <__aeabi_d2f>
 8002134:	4603      	mov	r3, r0
 8002136:	4a99      	ldr	r2, [pc, #612]	; (800239c <interupt_DriveMotor+0x38c>)
 8002138:	6013      	str	r3, [r2, #0]
		turning.displacement += turning.velocity*INTERRUPT_TIME + turning.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 800213a:	4b99      	ldr	r3, [pc, #612]	; (80023a0 <interupt_DriveMotor+0x390>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	4618      	mov	r0, r3
 8002140:	f7fe fa2a 	bl	8000598 <__aeabi_f2d>
 8002144:	4604      	mov	r4, r0
 8002146:	460d      	mov	r5, r1
 8002148:	4b95      	ldr	r3, [pc, #596]	; (80023a0 <interupt_DriveMotor+0x390>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f7fe fa23 	bl	8000598 <__aeabi_f2d>
 8002152:	a389      	add	r3, pc, #548	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 8002154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002158:	f7fe fa76 	bl	8000648 <__aeabi_dmul>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	4690      	mov	r8, r2
 8002162:	4699      	mov	r9, r3
 8002164:	4b8e      	ldr	r3, [pc, #568]	; (80023a0 <interupt_DriveMotor+0x390>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe fa15 	bl	8000598 <__aeabi_f2d>
 800216e:	a382      	add	r3, pc, #520	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 8002170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002174:	f7fe fa68 	bl	8000648 <__aeabi_dmul>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4610      	mov	r0, r2
 800217e:	4619      	mov	r1, r3
 8002180:	a37d      	add	r3, pc, #500	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 8002182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002186:	f7fe fa5f 	bl	8000648 <__aeabi_dmul>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4610      	mov	r0, r2
 8002190:	4619      	mov	r1, r3
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800219a:	f7fe fb7f 	bl	800089c <__aeabi_ddiv>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	4640      	mov	r0, r8
 80021a4:	4649      	mov	r1, r9
 80021a6:	f7fe f899 	bl	80002dc <__adddf3>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4620      	mov	r0, r4
 80021b0:	4629      	mov	r1, r5
 80021b2:	f7fe f893 	bl	80002dc <__adddf3>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	4610      	mov	r0, r2
 80021bc:	4619      	mov	r1, r3
 80021be:	f7fe fd1b 	bl	8000bf8 <__aeabi_d2f>
 80021c2:	4603      	mov	r3, r0
 80021c4:	4a76      	ldr	r2, [pc, #472]	; (80023a0 <interupt_DriveMotor+0x390>)
 80021c6:	6093      	str	r3, [r2, #8]
		turning.velocity += turning.acceleration*INTERRUPT_TIME;
 80021c8:	4b75      	ldr	r3, [pc, #468]	; (80023a0 <interupt_DriveMotor+0x390>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe f9e3 	bl	8000598 <__aeabi_f2d>
 80021d2:	4604      	mov	r4, r0
 80021d4:	460d      	mov	r5, r1
 80021d6:	4b72      	ldr	r3, [pc, #456]	; (80023a0 <interupt_DriveMotor+0x390>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe f9dc 	bl	8000598 <__aeabi_f2d>
 80021e0:	a365      	add	r3, pc, #404	; (adr r3, 8002378 <interupt_DriveMotor+0x368>)
 80021e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e6:	f7fe fa2f 	bl	8000648 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4620      	mov	r0, r4
 80021f0:	4629      	mov	r1, r5
 80021f2:	f7fe f873 	bl	80002dc <__adddf3>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4610      	mov	r0, r2
 80021fc:	4619      	mov	r1, r3
 80021fe:	f7fe fcfb 	bl	8000bf8 <__aeabi_d2f>
 8002202:	4603      	mov	r3, r0
 8002204:	4a66      	ldr	r2, [pc, #408]	; (80023a0 <interupt_DriveMotor+0x390>)
 8002206:	6013      	str	r3, [r2, #0]
		cal_table(Trapezoid_straight,&straight);
 8002208:	4b66      	ldr	r3, [pc, #408]	; (80023a4 <interupt_DriveMotor+0x394>)
 800220a:	4a64      	ldr	r2, [pc, #400]	; (800239c <interupt_DriveMotor+0x38c>)
 800220c:	9201      	str	r2, [sp, #4]
 800220e:	691a      	ldr	r2, [r3, #16]
 8002210:	9200      	str	r2, [sp, #0]
 8002212:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002214:	f005 fa12 	bl	800763c <cal_table>
		EncoderGyro_PID(&PID_s,&PID_t,straight.velocity,turning.velocity);
 8002218:	4b60      	ldr	r3, [pc, #384]	; (800239c <interupt_DriveMotor+0x38c>)
 800221a:	edd3 7a00 	vldr	s15, [r3]
 800221e:	4b60      	ldr	r3, [pc, #384]	; (80023a0 <interupt_DriveMotor+0x390>)
 8002220:	ed93 7a00 	vldr	s14, [r3]
 8002224:	f107 020c 	add.w	r2, r7, #12
 8002228:	f107 0310 	add.w	r3, r7, #16
 800222c:	eef0 0a47 	vmov.f32	s1, s14
 8002230:	eeb0 0a67 	vmov.f32	s0, s15
 8002234:	4611      	mov	r1, r2
 8002236:	4618      	mov	r0, r3
 8002238:	f002 fb9c 	bl	8004974 <EncoderGyro_PID>
		feedforward_const_accel(&feedforward_straight,(E_lpf_speedL+E_lpf_speedR)/2,
 800223c:	4b5a      	ldr	r3, [pc, #360]	; (80023a8 <interupt_DriveMotor+0x398>)
 800223e:	ed93 7a00 	vldr	s14, [r3]
 8002242:	4b5a      	ldr	r3, [pc, #360]	; (80023ac <interupt_DriveMotor+0x39c>)
 8002244:	edd3 7a00 	vldr	s15, [r3]
 8002248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800224c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002250:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002254:	4b51      	ldr	r3, [pc, #324]	; (800239c <interupt_DriveMotor+0x38c>)
 8002256:	edd3 7a01 	vldr	s15, [r3, #4]
 800225a:	4b55      	ldr	r3, [pc, #340]	; (80023b0 <interupt_DriveMotor+0x3a0>)
 800225c:	edd3 6a00 	vldr	s13, [r3]
 8002260:	4b4f      	ldr	r3, [pc, #316]	; (80023a0 <interupt_DriveMotor+0x390>)
 8002262:	ed93 6a01 	vldr	s12, [r3, #4]
 8002266:	1d3a      	adds	r2, r7, #4
 8002268:	f107 0308 	add.w	r3, r7, #8
 800226c:	eef0 1a46 	vmov.f32	s3, s12
 8002270:	eeb0 1a66 	vmov.f32	s2, s13
 8002274:	4611      	mov	r1, r2
 8002276:	eef0 0a67 	vmov.f32	s1, s15
 800227a:	eeb0 0a47 	vmov.f32	s0, s14
 800227e:	4618      	mov	r0, r3
 8002280:	f002 f8d2 	bl	8004428 <feedforward_const_accel>
				straight.acceleration,&feedforward_turning,
					angle_speed,turning.acceleration);
		PID_w = calWallConrol();
 8002284:	f002 fd60 	bl	8004d48 <calWallConrol>
 8002288:	ed87 0a07 	vstr	s0, [r7, #28]
		V_L = PID_s-PID_t-PID_w+feedforward_straight-feedforward_turning;
 800228c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002290:	edd7 7a03 	vldr	s15, [r7, #12]
 8002294:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002298:	edd7 7a07 	vldr	s15, [r7, #28]
 800229c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80022a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80022ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022b0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		V_R = PID_s+PID_t+PID_w+feedforward_straight+feedforward_turning;
 80022b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80022b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80022bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80022c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80022cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80022d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d8:	edc7 7a08 	vstr	s15, [r7, #32]
		if(PID_s+feedforward_straight>g_V_battery_mean*MAX_DUTY_RATIO_ST){
 80022dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80022e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80022e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e8:	ee17 0a90 	vmov	r0, s15
 80022ec:	f7fe f954 	bl	8000598 <__aeabi_f2d>
 80022f0:	4604      	mov	r4, r0
 80022f2:	460d      	mov	r5, r1
 80022f4:	4b2f      	ldr	r3, [pc, #188]	; (80023b4 <interupt_DriveMotor+0x3a4>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe f94d 	bl	8000598 <__aeabi_f2d>
 80022fe:	a320      	add	r3, pc, #128	; (adr r3, 8002380 <interupt_DriveMotor+0x370>)
 8002300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002304:	f7fe f9a0 	bl	8000648 <__aeabi_dmul>
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	4620      	mov	r0, r4
 800230e:	4629      	mov	r1, r5
 8002310:	f7fe fc2a 	bl	8000b68 <__aeabi_dcmpgt>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 808c 	beq.w	8002434 <interupt_DriveMotor+0x424>
			V_L+=g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 800231c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800231e:	f7fe f93b 	bl	8000598 <__aeabi_f2d>
 8002322:	4604      	mov	r4, r0
 8002324:	460d      	mov	r5, r1
 8002326:	4b23      	ldr	r3, [pc, #140]	; (80023b4 <interupt_DriveMotor+0x3a4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe f934 	bl	8000598 <__aeabi_f2d>
 8002330:	a313      	add	r3, pc, #76	; (adr r3, 8002380 <interupt_DriveMotor+0x370>)
 8002332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002336:	f7fe f987 	bl	8000648 <__aeabi_dmul>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4690      	mov	r8, r2
 8002340:	4699      	mov	r9, r3
 8002342:	ed97 7a04 	vldr	s14, [r7, #16]
 8002346:	edd7 7a02 	vldr	s15, [r7, #8]
 800234a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800234e:	ee17 0a90 	vmov	r0, s15
 8002352:	f7fe f921 	bl	8000598 <__aeabi_f2d>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	4640      	mov	r0, r8
 800235c:	4649      	mov	r1, r9
 800235e:	f7fd ffbb 	bl	80002d8 <__aeabi_dsub>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4620      	mov	r0, r4
 8002368:	4629      	mov	r1, r5
 800236a:	f7fd ffb7 	bl	80002dc <__adddf3>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	4610      	mov	r0, r2
 8002374:	e020      	b.n	80023b8 <interupt_DriveMotor+0x3a8>
 8002376:	bf00      	nop
 8002378:	d2f1a9fc 	.word	0xd2f1a9fc
 800237c:	3f50624d 	.word	0x3f50624d
 8002380:	d916872b 	.word	0xd916872b
 8002384:	3feff7ce 	.word	0x3feff7ce
 8002388:	20000508 	.word	0x20000508
 800238c:	200007e4 	.word	0x200007e4
 8002390:	20000570 	.word	0x20000570
 8002394:	20000572 	.word	0x20000572
 8002398:	20000504 	.word	0x20000504
 800239c:	200004b8 	.word	0x200004b8
 80023a0:	200004c4 	.word	0x200004c4
 80023a4:	200004d0 	.word	0x200004d0
 80023a8:	20000218 	.word	0x20000218
 80023ac:	2000021c 	.word	0x2000021c
 80023b0:	20000248 	.word	0x20000248
 80023b4:	200004b4 	.word	0x200004b4
 80023b8:	4619      	mov	r1, r3
 80023ba:	f7fe fc1d 	bl	8000bf8 <__aeabi_d2f>
 80023be:	4603      	mov	r3, r0
 80023c0:	627b      	str	r3, [r7, #36]	; 0x24
			V_R+=g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 80023c2:	6a38      	ldr	r0, [r7, #32]
 80023c4:	f7fe f8e8 	bl	8000598 <__aeabi_f2d>
 80023c8:	4604      	mov	r4, r0
 80023ca:	460d      	mov	r5, r1
 80023cc:	4b18      	ldr	r3, [pc, #96]	; (8002430 <interupt_DriveMotor+0x420>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe f8e1 	bl	8000598 <__aeabi_f2d>
 80023d6:	a314      	add	r3, pc, #80	; (adr r3, 8002428 <interupt_DriveMotor+0x418>)
 80023d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023dc:	f7fe f934 	bl	8000648 <__aeabi_dmul>
 80023e0:	4602      	mov	r2, r0
 80023e2:	460b      	mov	r3, r1
 80023e4:	4690      	mov	r8, r2
 80023e6:	4699      	mov	r9, r3
 80023e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80023ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80023f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023f4:	ee17 0a90 	vmov	r0, s15
 80023f8:	f7fe f8ce 	bl	8000598 <__aeabi_f2d>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4640      	mov	r0, r8
 8002402:	4649      	mov	r1, r9
 8002404:	f7fd ff68 	bl	80002d8 <__aeabi_dsub>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	4620      	mov	r0, r4
 800240e:	4629      	mov	r1, r5
 8002410:	f7fd ff64 	bl	80002dc <__adddf3>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4610      	mov	r0, r2
 800241a:	4619      	mov	r1, r3
 800241c:	f7fe fbec 	bl	8000bf8 <__aeabi_d2f>
 8002420:	4603      	mov	r3, r0
 8002422:	623b      	str	r3, [r7, #32]
 8002424:	e096      	b.n	8002554 <interupt_DriveMotor+0x544>
 8002426:	bf00      	nop
 8002428:	d916872b 	.word	0xd916872b
 800242c:	3feff7ce 	.word	0x3feff7ce
 8002430:	200004b4 	.word	0x200004b4
		}else if(PID_s+feedforward_straight<-g_V_battery_mean*MAX_DUTY_RATIO_ST){
 8002434:	ed97 7a04 	vldr	s14, [r7, #16]
 8002438:	edd7 7a02 	vldr	s15, [r7, #8]
 800243c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002440:	ee17 0a90 	vmov	r0, s15
 8002444:	f7fe f8a8 	bl	8000598 <__aeabi_f2d>
 8002448:	4604      	mov	r4, r0
 800244a:	460d      	mov	r5, r1
 800244c:	4bd2      	ldr	r3, [pc, #840]	; (8002798 <interupt_DriveMotor+0x788>)
 800244e:	edd3 7a00 	vldr	s15, [r3]
 8002452:	eef1 7a67 	vneg.f32	s15, s15
 8002456:	ee17 3a90 	vmov	r3, s15
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe f89c 	bl	8000598 <__aeabi_f2d>
 8002460:	a3c9      	add	r3, pc, #804	; (adr r3, 8002788 <interupt_DriveMotor+0x778>)
 8002462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002466:	f7fe f8ef 	bl	8000648 <__aeabi_dmul>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4620      	mov	r0, r4
 8002470:	4629      	mov	r1, r5
 8002472:	f7fe fb5b 	bl	8000b2c <__aeabi_dcmplt>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d06b      	beq.n	8002554 <interupt_DriveMotor+0x544>
			V_L+=-g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 800247c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800247e:	f7fe f88b 	bl	8000598 <__aeabi_f2d>
 8002482:	4604      	mov	r4, r0
 8002484:	460d      	mov	r5, r1
 8002486:	4bc4      	ldr	r3, [pc, #784]	; (8002798 <interupt_DriveMotor+0x788>)
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	eef1 7a67 	vneg.f32	s15, s15
 8002490:	ee17 3a90 	vmov	r3, s15
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe f87f 	bl	8000598 <__aeabi_f2d>
 800249a:	a3bb      	add	r3, pc, #748	; (adr r3, 8002788 <interupt_DriveMotor+0x778>)
 800249c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a0:	f7fe f8d2 	bl	8000648 <__aeabi_dmul>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4690      	mov	r8, r2
 80024aa:	4699      	mov	r9, r3
 80024ac:	ed97 7a04 	vldr	s14, [r7, #16]
 80024b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80024b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024b8:	ee17 0a90 	vmov	r0, s15
 80024bc:	f7fe f86c 	bl	8000598 <__aeabi_f2d>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4640      	mov	r0, r8
 80024c6:	4649      	mov	r1, r9
 80024c8:	f7fd ff06 	bl	80002d8 <__aeabi_dsub>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4620      	mov	r0, r4
 80024d2:	4629      	mov	r1, r5
 80024d4:	f7fd ff02 	bl	80002dc <__adddf3>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4610      	mov	r0, r2
 80024de:	4619      	mov	r1, r3
 80024e0:	f7fe fb8a 	bl	8000bf8 <__aeabi_d2f>
 80024e4:	4603      	mov	r3, r0
 80024e6:	627b      	str	r3, [r7, #36]	; 0x24
			V_R+=-g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 80024e8:	6a38      	ldr	r0, [r7, #32]
 80024ea:	f7fe f855 	bl	8000598 <__aeabi_f2d>
 80024ee:	4604      	mov	r4, r0
 80024f0:	460d      	mov	r5, r1
 80024f2:	4ba9      	ldr	r3, [pc, #676]	; (8002798 <interupt_DriveMotor+0x788>)
 80024f4:	edd3 7a00 	vldr	s15, [r3]
 80024f8:	eef1 7a67 	vneg.f32	s15, s15
 80024fc:	ee17 3a90 	vmov	r3, s15
 8002500:	4618      	mov	r0, r3
 8002502:	f7fe f849 	bl	8000598 <__aeabi_f2d>
 8002506:	a3a0      	add	r3, pc, #640	; (adr r3, 8002788 <interupt_DriveMotor+0x778>)
 8002508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250c:	f7fe f89c 	bl	8000648 <__aeabi_dmul>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4690      	mov	r8, r2
 8002516:	4699      	mov	r9, r3
 8002518:	ed97 7a04 	vldr	s14, [r7, #16]
 800251c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002524:	ee17 0a90 	vmov	r0, s15
 8002528:	f7fe f836 	bl	8000598 <__aeabi_f2d>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4640      	mov	r0, r8
 8002532:	4649      	mov	r1, r9
 8002534:	f7fd fed0 	bl	80002d8 <__aeabi_dsub>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4620      	mov	r0, r4
 800253e:	4629      	mov	r1, r5
 8002540:	f7fd fecc 	bl	80002dc <__adddf3>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4610      	mov	r0, r2
 800254a:	4619      	mov	r1, r3
 800254c:	f7fe fb54 	bl	8000bf8 <__aeabi_d2f>
 8002550:	4603      	mov	r3, r0
 8002552:	623b      	str	r3, [r7, #32]
		}
		get_duty(V_L, V_R,&duty_L,&duty_R);
 8002554:	f107 0214 	add.w	r2, r7, #20
 8002558:	f107 0318 	add.w	r3, r7, #24
 800255c:	4611      	mov	r1, r2
 800255e:	4618      	mov	r0, r3
 8002560:	edd7 0a08 	vldr	s1, [r7, #32]
 8002564:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002568:	f7ff fcc8 	bl	8001efc <get_duty>
		pl_DriveMotor_duty(duty_L,duty_R);
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	4611      	mov	r1, r2
 8002572:	4618      	mov	r0, r3
 8002574:	f004 fc18 	bl	8006da8 <pl_DriveMotor_duty>
	}
	if (modeacc == 2 || modeacc == 4) {//
 8002578:	4b88      	ldr	r3, [pc, #544]	; (800279c <interupt_DriveMotor+0x78c>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d004      	beq.n	800258a <interupt_DriveMotor+0x57a>
 8002580:	4b86      	ldr	r3, [pc, #536]	; (800279c <interupt_DriveMotor+0x78c>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b04      	cmp	r3, #4
 8002586:	f040 824f 	bne.w	8002a28 <interupt_DriveMotor+0xa18>
		g_MotorTimCount++;
 800258a:	4b85      	ldr	r3, [pc, #532]	; (80027a0 <interupt_DriveMotor+0x790>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	3301      	adds	r3, #1
 8002590:	4a83      	ldr	r2, [pc, #524]	; (80027a0 <interupt_DriveMotor+0x790>)
 8002592:	6013      	str	r3, [r2, #0]
		straight.displacement += straight.velocity*INTERRUPT_TIME + straight.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8002594:	4b83      	ldr	r3, [pc, #524]	; (80027a4 <interupt_DriveMotor+0x794>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fd fffd 	bl	8000598 <__aeabi_f2d>
 800259e:	4604      	mov	r4, r0
 80025a0:	460d      	mov	r5, r1
 80025a2:	4b80      	ldr	r3, [pc, #512]	; (80027a4 <interupt_DriveMotor+0x794>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd fff6 	bl	8000598 <__aeabi_f2d>
 80025ac:	a378      	add	r3, pc, #480	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 80025ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b2:	f7fe f849 	bl	8000648 <__aeabi_dmul>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	4690      	mov	r8, r2
 80025bc:	4699      	mov	r9, r3
 80025be:	4b79      	ldr	r3, [pc, #484]	; (80027a4 <interupt_DriveMotor+0x794>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd ffe8 	bl	8000598 <__aeabi_f2d>
 80025c8:	a371      	add	r3, pc, #452	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 80025ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ce:	f7fe f83b 	bl	8000648 <__aeabi_dmul>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4610      	mov	r0, r2
 80025d8:	4619      	mov	r1, r3
 80025da:	a36d      	add	r3, pc, #436	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	f7fe f832 	bl	8000648 <__aeabi_dmul>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	4610      	mov	r0, r2
 80025ea:	4619      	mov	r1, r3
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025f4:	f7fe f952 	bl	800089c <__aeabi_ddiv>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4640      	mov	r0, r8
 80025fe:	4649      	mov	r1, r9
 8002600:	f7fd fe6c 	bl	80002dc <__adddf3>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4620      	mov	r0, r4
 800260a:	4629      	mov	r1, r5
 800260c:	f7fd fe66 	bl	80002dc <__adddf3>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	f7fe faee 	bl	8000bf8 <__aeabi_d2f>
 800261c:	4603      	mov	r3, r0
 800261e:	4a61      	ldr	r2, [pc, #388]	; (80027a4 <interupt_DriveMotor+0x794>)
 8002620:	6093      	str	r3, [r2, #8]
		straight.velocity += straight.acceleration*INTERRUPT_TIME;
 8002622:	4b60      	ldr	r3, [pc, #384]	; (80027a4 <interupt_DriveMotor+0x794>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7fd ffb6 	bl	8000598 <__aeabi_f2d>
 800262c:	4604      	mov	r4, r0
 800262e:	460d      	mov	r5, r1
 8002630:	4b5c      	ldr	r3, [pc, #368]	; (80027a4 <interupt_DriveMotor+0x794>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fd ffaf 	bl	8000598 <__aeabi_f2d>
 800263a:	a355      	add	r3, pc, #340	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 800263c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002640:	f7fe f802 	bl	8000648 <__aeabi_dmul>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4620      	mov	r0, r4
 800264a:	4629      	mov	r1, r5
 800264c:	f7fd fe46 	bl	80002dc <__adddf3>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
 8002654:	4610      	mov	r0, r2
 8002656:	4619      	mov	r1, r3
 8002658:	f7fe face 	bl	8000bf8 <__aeabi_d2f>
 800265c:	4603      	mov	r3, r0
 800265e:	4a51      	ldr	r2, [pc, #324]	; (80027a4 <interupt_DriveMotor+0x794>)
 8002660:	6013      	str	r3, [r2, #0]
		turning.displacement += turning.velocity*INTERRUPT_TIME + turning.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8002662:	4b51      	ldr	r3, [pc, #324]	; (80027a8 <interupt_DriveMotor+0x798>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fd ff96 	bl	8000598 <__aeabi_f2d>
 800266c:	4604      	mov	r4, r0
 800266e:	460d      	mov	r5, r1
 8002670:	4b4d      	ldr	r3, [pc, #308]	; (80027a8 <interupt_DriveMotor+0x798>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7fd ff8f 	bl	8000598 <__aeabi_f2d>
 800267a:	a345      	add	r3, pc, #276	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	f7fd ffe2 	bl	8000648 <__aeabi_dmul>
 8002684:	4602      	mov	r2, r0
 8002686:	460b      	mov	r3, r1
 8002688:	4690      	mov	r8, r2
 800268a:	4699      	mov	r9, r3
 800268c:	4b46      	ldr	r3, [pc, #280]	; (80027a8 <interupt_DriveMotor+0x798>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	4618      	mov	r0, r3
 8002692:	f7fd ff81 	bl	8000598 <__aeabi_f2d>
 8002696:	a33e      	add	r3, pc, #248	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 8002698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269c:	f7fd ffd4 	bl	8000648 <__aeabi_dmul>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4610      	mov	r0, r2
 80026a6:	4619      	mov	r1, r3
 80026a8:	a339      	add	r3, pc, #228	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	f7fd ffcb 	bl	8000648 <__aeabi_dmul>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f04f 0200 	mov.w	r2, #0
 80026be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026c2:	f7fe f8eb 	bl	800089c <__aeabi_ddiv>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4640      	mov	r0, r8
 80026cc:	4649      	mov	r1, r9
 80026ce:	f7fd fe05 	bl	80002dc <__adddf3>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4620      	mov	r0, r4
 80026d8:	4629      	mov	r1, r5
 80026da:	f7fd fdff 	bl	80002dc <__adddf3>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	4610      	mov	r0, r2
 80026e4:	4619      	mov	r1, r3
 80026e6:	f7fe fa87 	bl	8000bf8 <__aeabi_d2f>
 80026ea:	4603      	mov	r3, r0
 80026ec:	4a2e      	ldr	r2, [pc, #184]	; (80027a8 <interupt_DriveMotor+0x798>)
 80026ee:	6093      	str	r3, [r2, #8]
		turning.velocity += turning.acceleration*INTERRUPT_TIME;
 80026f0:	4b2d      	ldr	r3, [pc, #180]	; (80027a8 <interupt_DriveMotor+0x798>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fd ff4f 	bl	8000598 <__aeabi_f2d>
 80026fa:	4604      	mov	r4, r0
 80026fc:	460d      	mov	r5, r1
 80026fe:	4b2a      	ldr	r3, [pc, #168]	; (80027a8 <interupt_DriveMotor+0x798>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	4618      	mov	r0, r3
 8002704:	f7fd ff48 	bl	8000598 <__aeabi_f2d>
 8002708:	a321      	add	r3, pc, #132	; (adr r3, 8002790 <interupt_DriveMotor+0x780>)
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	f7fd ff9b 	bl	8000648 <__aeabi_dmul>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4620      	mov	r0, r4
 8002718:	4629      	mov	r1, r5
 800271a:	f7fd fddf 	bl	80002dc <__adddf3>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f7fe fa67 	bl	8000bf8 <__aeabi_d2f>
 800272a:	4603      	mov	r3, r0
 800272c:	4a1e      	ldr	r2, [pc, #120]	; (80027a8 <interupt_DriveMotor+0x798>)
 800272e:	6013      	str	r3, [r2, #0]
		cal_table(Trapezoid_turning,&turning);
 8002730:	4b1e      	ldr	r3, [pc, #120]	; (80027ac <interupt_DriveMotor+0x79c>)
 8002732:	4a1d      	ldr	r2, [pc, #116]	; (80027a8 <interupt_DriveMotor+0x798>)
 8002734:	9201      	str	r2, [sp, #4]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	9200      	str	r2, [sp, #0]
 800273a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800273c:	f004 ff7e 	bl	800763c <cal_table>
		EncoderGyro_PID(&PID_s,&PID_t,straight.velocity,turning.velocity);
 8002740:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <interupt_DriveMotor+0x794>)
 8002742:	edd3 7a00 	vldr	s15, [r3]
 8002746:	4b18      	ldr	r3, [pc, #96]	; (80027a8 <interupt_DriveMotor+0x798>)
 8002748:	ed93 7a00 	vldr	s14, [r3]
 800274c:	f107 020c 	add.w	r2, r7, #12
 8002750:	f107 0310 	add.w	r3, r7, #16
 8002754:	eef0 0a47 	vmov.f32	s1, s14
 8002758:	eeb0 0a67 	vmov.f32	s0, s15
 800275c:	4611      	mov	r1, r2
 800275e:	4618      	mov	r0, r3
 8002760:	f002 f908 	bl	8004974 <EncoderGyro_PID>
		//feedforward_const_accel(&feedforward_straight,&feedforward_turning);

		V_L = PID_s-PID_t+feedforward_straight-feedforward_turning;
 8002764:	ed97 7a04 	vldr	s14, [r7, #16]
 8002768:	edd7 7a03 	vldr	s15, [r7, #12]
 800276c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002770:	edd7 7a02 	vldr	s15, [r7, #8]
 8002774:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002778:	edd7 7a01 	vldr	s15, [r7, #4]
 800277c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002780:	e016      	b.n	80027b0 <interupt_DriveMotor+0x7a0>
 8002782:	bf00      	nop
 8002784:	f3af 8000 	nop.w
 8002788:	d916872b 	.word	0xd916872b
 800278c:	3feff7ce 	.word	0x3feff7ce
 8002790:	d2f1a9fc 	.word	0xd2f1a9fc
 8002794:	3f50624d 	.word	0x3f50624d
 8002798:	200004b4 	.word	0x200004b4
 800279c:	20000508 	.word	0x20000508
 80027a0:	20000504 	.word	0x20000504
 80027a4:	200004b8 	.word	0x200004b8
 80027a8:	200004c4 	.word	0x200004c4
 80027ac:	200004e4 	.word	0x200004e4
 80027b0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		V_R = PID_s+PID_t+feedforward_straight+feedforward_turning;
 80027b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80027b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80027bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80027c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80027cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d0:	edc7 7a08 	vstr	s15, [r7, #32]
		if(PID_s+feedforward_straight>g_V_battery_mean*MAX_DUTY_RATIO_ST){
 80027d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80027d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80027dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e0:	ee17 0a90 	vmov	r0, s15
 80027e4:	f7fd fed8 	bl	8000598 <__aeabi_f2d>
 80027e8:	4604      	mov	r4, r0
 80027ea:	460d      	mov	r5, r1
 80027ec:	4b3c      	ldr	r3, [pc, #240]	; (80028e0 <interupt_DriveMotor+0x8d0>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fd fed1 	bl	8000598 <__aeabi_f2d>
 80027f6:	a338      	add	r3, pc, #224	; (adr r3, 80028d8 <interupt_DriveMotor+0x8c8>)
 80027f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fc:	f7fd ff24 	bl	8000648 <__aeabi_dmul>
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	4620      	mov	r0, r4
 8002806:	4629      	mov	r1, r5
 8002808:	f7fe f9ae 	bl	8000b68 <__aeabi_dcmpgt>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d068      	beq.n	80028e4 <interupt_DriveMotor+0x8d4>
			V_L+=g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8002812:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002814:	f7fd fec0 	bl	8000598 <__aeabi_f2d>
 8002818:	4604      	mov	r4, r0
 800281a:	460d      	mov	r5, r1
 800281c:	4b30      	ldr	r3, [pc, #192]	; (80028e0 <interupt_DriveMotor+0x8d0>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f7fd feb9 	bl	8000598 <__aeabi_f2d>
 8002826:	a32c      	add	r3, pc, #176	; (adr r3, 80028d8 <interupt_DriveMotor+0x8c8>)
 8002828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282c:	f7fd ff0c 	bl	8000648 <__aeabi_dmul>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4690      	mov	r8, r2
 8002836:	4699      	mov	r9, r3
 8002838:	ed97 7a04 	vldr	s14, [r7, #16]
 800283c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002844:	ee17 0a90 	vmov	r0, s15
 8002848:	f7fd fea6 	bl	8000598 <__aeabi_f2d>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4640      	mov	r0, r8
 8002852:	4649      	mov	r1, r9
 8002854:	f7fd fd40 	bl	80002d8 <__aeabi_dsub>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4620      	mov	r0, r4
 800285e:	4629      	mov	r1, r5
 8002860:	f7fd fd3c 	bl	80002dc <__adddf3>
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
 8002868:	4610      	mov	r0, r2
 800286a:	4619      	mov	r1, r3
 800286c:	f7fe f9c4 	bl	8000bf8 <__aeabi_d2f>
 8002870:	4603      	mov	r3, r0
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
			V_R+=g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8002874:	6a38      	ldr	r0, [r7, #32]
 8002876:	f7fd fe8f 	bl	8000598 <__aeabi_f2d>
 800287a:	4604      	mov	r4, r0
 800287c:	460d      	mov	r5, r1
 800287e:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <interupt_DriveMotor+0x8d0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fd fe88 	bl	8000598 <__aeabi_f2d>
 8002888:	a313      	add	r3, pc, #76	; (adr r3, 80028d8 <interupt_DriveMotor+0x8c8>)
 800288a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288e:	f7fd fedb 	bl	8000648 <__aeabi_dmul>
 8002892:	4602      	mov	r2, r0
 8002894:	460b      	mov	r3, r1
 8002896:	4690      	mov	r8, r2
 8002898:	4699      	mov	r9, r3
 800289a:	ed97 7a04 	vldr	s14, [r7, #16]
 800289e:	edd7 7a02 	vldr	s15, [r7, #8]
 80028a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a6:	ee17 0a90 	vmov	r0, s15
 80028aa:	f7fd fe75 	bl	8000598 <__aeabi_f2d>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4640      	mov	r0, r8
 80028b4:	4649      	mov	r1, r9
 80028b6:	f7fd fd0f 	bl	80002d8 <__aeabi_dsub>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4620      	mov	r0, r4
 80028c0:	4629      	mov	r1, r5
 80028c2:	f7fd fd0b 	bl	80002dc <__adddf3>
 80028c6:	4602      	mov	r2, r0
 80028c8:	460b      	mov	r3, r1
 80028ca:	4610      	mov	r0, r2
 80028cc:	4619      	mov	r1, r3
 80028ce:	f7fe f993 	bl	8000bf8 <__aeabi_d2f>
 80028d2:	4603      	mov	r3, r0
 80028d4:	623b      	str	r3, [r7, #32]
 80028d6:	e095      	b.n	8002a04 <interupt_DriveMotor+0x9f4>
 80028d8:	d916872b 	.word	0xd916872b
 80028dc:	3feff7ce 	.word	0x3feff7ce
 80028e0:	200004b4 	.word	0x200004b4
		}else if(PID_s+feedforward_straight<-g_V_battery_mean*MAX_DUTY_RATIO_ST){
 80028e4:	ed97 7a04 	vldr	s14, [r7, #16]
 80028e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80028ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f0:	ee17 0a90 	vmov	r0, s15
 80028f4:	f7fd fe50 	bl	8000598 <__aeabi_f2d>
 80028f8:	4604      	mov	r4, r0
 80028fa:	460d      	mov	r5, r1
 80028fc:	4bd6      	ldr	r3, [pc, #856]	; (8002c58 <interupt_DriveMotor+0xc48>)
 80028fe:	edd3 7a00 	vldr	s15, [r3]
 8002902:	eef1 7a67 	vneg.f32	s15, s15
 8002906:	ee17 3a90 	vmov	r3, s15
 800290a:	4618      	mov	r0, r3
 800290c:	f7fd fe44 	bl	8000598 <__aeabi_f2d>
 8002910:	a3cd      	add	r3, pc, #820	; (adr r3, 8002c48 <interupt_DriveMotor+0xc38>)
 8002912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002916:	f7fd fe97 	bl	8000648 <__aeabi_dmul>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4620      	mov	r0, r4
 8002920:	4629      	mov	r1, r5
 8002922:	f7fe f903 	bl	8000b2c <__aeabi_dcmplt>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d06b      	beq.n	8002a04 <interupt_DriveMotor+0x9f4>
			V_L+=-g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 800292c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800292e:	f7fd fe33 	bl	8000598 <__aeabi_f2d>
 8002932:	4604      	mov	r4, r0
 8002934:	460d      	mov	r5, r1
 8002936:	4bc8      	ldr	r3, [pc, #800]	; (8002c58 <interupt_DriveMotor+0xc48>)
 8002938:	edd3 7a00 	vldr	s15, [r3]
 800293c:	eef1 7a67 	vneg.f32	s15, s15
 8002940:	ee17 3a90 	vmov	r3, s15
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fe27 	bl	8000598 <__aeabi_f2d>
 800294a:	a3bf      	add	r3, pc, #764	; (adr r3, 8002c48 <interupt_DriveMotor+0xc38>)
 800294c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002950:	f7fd fe7a 	bl	8000648 <__aeabi_dmul>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4690      	mov	r8, r2
 800295a:	4699      	mov	r9, r3
 800295c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002960:	edd7 7a02 	vldr	s15, [r7, #8]
 8002964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002968:	ee17 0a90 	vmov	r0, s15
 800296c:	f7fd fe14 	bl	8000598 <__aeabi_f2d>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4640      	mov	r0, r8
 8002976:	4649      	mov	r1, r9
 8002978:	f7fd fcae 	bl	80002d8 <__aeabi_dsub>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4620      	mov	r0, r4
 8002982:	4629      	mov	r1, r5
 8002984:	f7fd fcaa 	bl	80002dc <__adddf3>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4610      	mov	r0, r2
 800298e:	4619      	mov	r1, r3
 8002990:	f7fe f932 	bl	8000bf8 <__aeabi_d2f>
 8002994:	4603      	mov	r3, r0
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
			V_R+=-g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8002998:	6a38      	ldr	r0, [r7, #32]
 800299a:	f7fd fdfd 	bl	8000598 <__aeabi_f2d>
 800299e:	4604      	mov	r4, r0
 80029a0:	460d      	mov	r5, r1
 80029a2:	4bad      	ldr	r3, [pc, #692]	; (8002c58 <interupt_DriveMotor+0xc48>)
 80029a4:	edd3 7a00 	vldr	s15, [r3]
 80029a8:	eef1 7a67 	vneg.f32	s15, s15
 80029ac:	ee17 3a90 	vmov	r3, s15
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fd fdf1 	bl	8000598 <__aeabi_f2d>
 80029b6:	a3a4      	add	r3, pc, #656	; (adr r3, 8002c48 <interupt_DriveMotor+0xc38>)
 80029b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029bc:	f7fd fe44 	bl	8000648 <__aeabi_dmul>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	4690      	mov	r8, r2
 80029c6:	4699      	mov	r9, r3
 80029c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80029cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80029d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d4:	ee17 0a90 	vmov	r0, s15
 80029d8:	f7fd fdde 	bl	8000598 <__aeabi_f2d>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4640      	mov	r0, r8
 80029e2:	4649      	mov	r1, r9
 80029e4:	f7fd fc78 	bl	80002d8 <__aeabi_dsub>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4620      	mov	r0, r4
 80029ee:	4629      	mov	r1, r5
 80029f0:	f7fd fc74 	bl	80002dc <__adddf3>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	4610      	mov	r0, r2
 80029fa:	4619      	mov	r1, r3
 80029fc:	f7fe f8fc 	bl	8000bf8 <__aeabi_d2f>
 8002a00:	4603      	mov	r3, r0
 8002a02:	623b      	str	r3, [r7, #32]
		}
		get_duty(V_L, V_R,&duty_L,&duty_R);
 8002a04:	f107 0214 	add.w	r2, r7, #20
 8002a08:	f107 0318 	add.w	r3, r7, #24
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	4618      	mov	r0, r3
 8002a10:	edd7 0a08 	vldr	s1, [r7, #32]
 8002a14:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002a18:	f7ff fa70 	bl	8001efc <get_duty>
		pl_DriveMotor_duty(duty_L,duty_R);
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	4611      	mov	r1, r2
 8002a22:	4618      	mov	r0, r3
 8002a24:	f004 f9c0 	bl	8006da8 <pl_DriveMotor_duty>
	}
	if (modeacc == 3) {//
 8002a28:	4b8c      	ldr	r3, [pc, #560]	; (8002c5c <interupt_DriveMotor+0xc4c>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	f040 812b 	bne.w	8002c88 <interupt_DriveMotor+0xc78>
		g_MotorTimCount++;
 8002a32:	4b8b      	ldr	r3, [pc, #556]	; (8002c60 <interupt_DriveMotor+0xc50>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	3301      	adds	r3, #1
 8002a38:	4a89      	ldr	r2, [pc, #548]	; (8002c60 <interupt_DriveMotor+0xc50>)
 8002a3a:	6013      	str	r3, [r2, #0]
		straight.displacement += straight.velocity*INTERRUPT_TIME + straight.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8002a3c:	4b89      	ldr	r3, [pc, #548]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fd fda9 	bl	8000598 <__aeabi_f2d>
 8002a46:	4604      	mov	r4, r0
 8002a48:	460d      	mov	r5, r1
 8002a4a:	4b86      	ldr	r3, [pc, #536]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fd fda2 	bl	8000598 <__aeabi_f2d>
 8002a54:	a37e      	add	r3, pc, #504	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5a:	f7fd fdf5 	bl	8000648 <__aeabi_dmul>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	4690      	mov	r8, r2
 8002a64:	4699      	mov	r9, r3
 8002a66:	4b7f      	ldr	r3, [pc, #508]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fd fd94 	bl	8000598 <__aeabi_f2d>
 8002a70:	a377      	add	r3, pc, #476	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a76:	f7fd fde7 	bl	8000648 <__aeabi_dmul>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4619      	mov	r1, r3
 8002a82:	a373      	add	r3, pc, #460	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a88:	f7fd fdde 	bl	8000648 <__aeabi_dmul>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	460b      	mov	r3, r1
 8002a90:	4610      	mov	r0, r2
 8002a92:	4619      	mov	r1, r3
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a9c:	f7fd fefe 	bl	800089c <__aeabi_ddiv>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	4640      	mov	r0, r8
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	f7fd fc18 	bl	80002dc <__adddf3>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	4629      	mov	r1, r5
 8002ab4:	f7fd fc12 	bl	80002dc <__adddf3>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	4610      	mov	r0, r2
 8002abe:	4619      	mov	r1, r3
 8002ac0:	f7fe f89a 	bl	8000bf8 <__aeabi_d2f>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4a67      	ldr	r2, [pc, #412]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002ac8:	6093      	str	r3, [r2, #8]
		straight.velocity += straight.acceleration*INTERRUPT_TIME;
 8002aca:	4b66      	ldr	r3, [pc, #408]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fd fd62 	bl	8000598 <__aeabi_f2d>
 8002ad4:	4604      	mov	r4, r0
 8002ad6:	460d      	mov	r5, r1
 8002ad8:	4b62      	ldr	r3, [pc, #392]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fd fd5b 	bl	8000598 <__aeabi_f2d>
 8002ae2:	a35b      	add	r3, pc, #364	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae8:	f7fd fdae 	bl	8000648 <__aeabi_dmul>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4620      	mov	r0, r4
 8002af2:	4629      	mov	r1, r5
 8002af4:	f7fd fbf2 	bl	80002dc <__adddf3>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4610      	mov	r0, r2
 8002afe:	4619      	mov	r1, r3
 8002b00:	f7fe f87a 	bl	8000bf8 <__aeabi_d2f>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4a57      	ldr	r2, [pc, #348]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002b08:	6013      	str	r3, [r2, #0]
		turning.displacement += turning.velocity*INTERRUPT_TIME + turning.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8002b0a:	4b57      	ldr	r3, [pc, #348]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fd fd42 	bl	8000598 <__aeabi_f2d>
 8002b14:	4604      	mov	r4, r0
 8002b16:	460d      	mov	r5, r1
 8002b18:	4b53      	ldr	r3, [pc, #332]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fd fd3b 	bl	8000598 <__aeabi_f2d>
 8002b22:	a34b      	add	r3, pc, #300	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b28:	f7fd fd8e 	bl	8000648 <__aeabi_dmul>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4690      	mov	r8, r2
 8002b32:	4699      	mov	r9, r3
 8002b34:	4b4c      	ldr	r3, [pc, #304]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7fd fd2d 	bl	8000598 <__aeabi_f2d>
 8002b3e:	a344      	add	r3, pc, #272	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b44:	f7fd fd80 	bl	8000648 <__aeabi_dmul>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	4619      	mov	r1, r3
 8002b50:	a33f      	add	r3, pc, #252	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b56:	f7fd fd77 	bl	8000648 <__aeabi_dmul>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	4610      	mov	r0, r2
 8002b60:	4619      	mov	r1, r3
 8002b62:	f04f 0200 	mov.w	r2, #0
 8002b66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b6a:	f7fd fe97 	bl	800089c <__aeabi_ddiv>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
 8002b72:	4640      	mov	r0, r8
 8002b74:	4649      	mov	r1, r9
 8002b76:	f7fd fbb1 	bl	80002dc <__adddf3>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4620      	mov	r0, r4
 8002b80:	4629      	mov	r1, r5
 8002b82:	f7fd fbab 	bl	80002dc <__adddf3>
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	f7fe f833 	bl	8000bf8 <__aeabi_d2f>
 8002b92:	4603      	mov	r3, r0
 8002b94:	4a34      	ldr	r2, [pc, #208]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002b96:	6093      	str	r3, [r2, #8]
		turning.velocity += turning.acceleration*INTERRUPT_TIME;
 8002b98:	4b33      	ldr	r3, [pc, #204]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fcfb 	bl	8000598 <__aeabi_f2d>
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	460d      	mov	r5, r1
 8002ba6:	4b30      	ldr	r3, [pc, #192]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fd fcf4 	bl	8000598 <__aeabi_f2d>
 8002bb0:	a327      	add	r3, pc, #156	; (adr r3, 8002c50 <interupt_DriveMotor+0xc40>)
 8002bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb6:	f7fd fd47 	bl	8000648 <__aeabi_dmul>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4620      	mov	r0, r4
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	f7fd fb8b 	bl	80002dc <__adddf3>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	460b      	mov	r3, r1
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f7fe f813 	bl	8000bf8 <__aeabi_d2f>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	4a24      	ldr	r2, [pc, #144]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002bd6:	6013      	str	r3, [r2, #0]
		EncoderGyro_PID(&PID_s,&PID_t,straight.velocity,turning.velocity);
 8002bd8:	4b22      	ldr	r3, [pc, #136]	; (8002c64 <interupt_DriveMotor+0xc54>)
 8002bda:	edd3 7a00 	vldr	s15, [r3]
 8002bde:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <interupt_DriveMotor+0xc58>)
 8002be0:	ed93 7a00 	vldr	s14, [r3]
 8002be4:	f107 020c 	add.w	r2, r7, #12
 8002be8:	f107 0310 	add.w	r3, r7, #16
 8002bec:	eef0 0a47 	vmov.f32	s1, s14
 8002bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f001 febc 	bl	8004974 <EncoderGyro_PID>
		V_L = PID_s-PID_t+feedforward_straight-feedforward_turning;
 8002bfc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c00:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c04:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c08:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c10:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c18:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		V_R = PID_s+PID_t+feedforward_straight+feedforward_turning;
 8002c1c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c20:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c28:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c30:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c38:	edc7 7a08 	vstr	s15, [r7, #32]
		get_duty(V_L, V_R,&duty_L,&duty_R);
 8002c3c:	f107 0214 	add.w	r2, r7, #20
 8002c40:	f107 0318 	add.w	r3, r7, #24
 8002c44:	e012      	b.n	8002c6c <interupt_DriveMotor+0xc5c>
 8002c46:	bf00      	nop
 8002c48:	d916872b 	.word	0xd916872b
 8002c4c:	3feff7ce 	.word	0x3feff7ce
 8002c50:	d2f1a9fc 	.word	0xd2f1a9fc
 8002c54:	3f50624d 	.word	0x3f50624d
 8002c58:	200004b4 	.word	0x200004b4
 8002c5c:	20000508 	.word	0x20000508
 8002c60:	20000504 	.word	0x20000504
 8002c64:	200004b8 	.word	0x200004b8
 8002c68:	200004c4 	.word	0x200004c4
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	4618      	mov	r0, r3
 8002c70:	edd7 0a08 	vldr	s1, [r7, #32]
 8002c74:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002c78:	f7ff f940 	bl	8001efc <get_duty>
		pl_DriveMotor_duty(duty_L,duty_R);
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	4611      	mov	r1, r2
 8002c82:	4618      	mov	r0, r3
 8002c84:	f004 f890 	bl	8006da8 <pl_DriveMotor_duty>
	}if (modeacc == 5) {//
 8002c88:	4bc7      	ldr	r3, [pc, #796]	; (8002fa8 <interupt_DriveMotor+0xf98>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b05      	cmp	r3, #5
 8002c8e:	d131      	bne.n	8002cf4 <interupt_DriveMotor+0xce4>
		//calFrontWallConrol(&PID_frontwall_l,&PID_frontwall_r);
		V_L = PID_s-PID_t+feedforward_straight-feedforward_turning;
 8002c90:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c94:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ca0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ca4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cac:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		V_R = PID_s+PID_t+feedforward_straight+feedforward_turning;
 8002cb0:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ccc:	edc7 7a08 	vstr	s15, [r7, #32]
		get_duty(V_L, V_R,&duty_L,&duty_R);
 8002cd0:	f107 0214 	add.w	r2, r7, #20
 8002cd4:	f107 0318 	add.w	r3, r7, #24
 8002cd8:	4611      	mov	r1, r2
 8002cda:	4618      	mov	r0, r3
 8002cdc:	edd7 0a08 	vldr	s1, [r7, #32]
 8002ce0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002ce4:	f7ff f90a 	bl	8001efc <get_duty>
		pl_DriveMotor_duty(duty_L,duty_R);
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4611      	mov	r1, r2
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f004 f85a 	bl	8006da8 <pl_DriveMotor_duty>
	}if (modeacc == 6) {//
 8002cf4:	4bac      	ldr	r3, [pc, #688]	; (8002fa8 <interupt_DriveMotor+0xf98>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	2b06      	cmp	r3, #6
 8002cfa:	f040 8201 	bne.w	8003100 <interupt_DriveMotor+0x10f0>
		straight.displacement += straight.velocity*INTERRUPT_TIME + straight.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8002cfe:	4bab      	ldr	r3, [pc, #684]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7fd fc48 	bl	8000598 <__aeabi_f2d>
 8002d08:	4604      	mov	r4, r0
 8002d0a:	460d      	mov	r5, r1
 8002d0c:	4ba7      	ldr	r3, [pc, #668]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fd fc41 	bl	8000598 <__aeabi_f2d>
 8002d16:	a3a0      	add	r3, pc, #640	; (adr r3, 8002f98 <interupt_DriveMotor+0xf88>)
 8002d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d1c:	f7fd fc94 	bl	8000648 <__aeabi_dmul>
 8002d20:	4602      	mov	r2, r0
 8002d22:	460b      	mov	r3, r1
 8002d24:	4690      	mov	r8, r2
 8002d26:	4699      	mov	r9, r3
 8002d28:	4ba0      	ldr	r3, [pc, #640]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fd fc33 	bl	8000598 <__aeabi_f2d>
 8002d32:	a399      	add	r3, pc, #612	; (adr r3, 8002f98 <interupt_DriveMotor+0xf88>)
 8002d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d38:	f7fd fc86 	bl	8000648 <__aeabi_dmul>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4610      	mov	r0, r2
 8002d42:	4619      	mov	r1, r3
 8002d44:	a394      	add	r3, pc, #592	; (adr r3, 8002f98 <interupt_DriveMotor+0xf88>)
 8002d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4a:	f7fd fc7d 	bl	8000648 <__aeabi_dmul>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	460b      	mov	r3, r1
 8002d52:	4610      	mov	r0, r2
 8002d54:	4619      	mov	r1, r3
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d5e:	f7fd fd9d 	bl	800089c <__aeabi_ddiv>
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	4640      	mov	r0, r8
 8002d68:	4649      	mov	r1, r9
 8002d6a:	f7fd fab7 	bl	80002dc <__adddf3>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	4620      	mov	r0, r4
 8002d74:	4629      	mov	r1, r5
 8002d76:	f7fd fab1 	bl	80002dc <__adddf3>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4610      	mov	r0, r2
 8002d80:	4619      	mov	r1, r3
 8002d82:	f7fd ff39 	bl	8000bf8 <__aeabi_d2f>
 8002d86:	4603      	mov	r3, r0
 8002d88:	4a88      	ldr	r2, [pc, #544]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002d8a:	6093      	str	r3, [r2, #8]
		straight.velocity += straight.acceleration*INTERRUPT_TIME;
 8002d8c:	4b87      	ldr	r3, [pc, #540]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fd fc01 	bl	8000598 <__aeabi_f2d>
 8002d96:	4604      	mov	r4, r0
 8002d98:	460d      	mov	r5, r1
 8002d9a:	4b84      	ldr	r3, [pc, #528]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fd fbfa 	bl	8000598 <__aeabi_f2d>
 8002da4:	a37c      	add	r3, pc, #496	; (adr r3, 8002f98 <interupt_DriveMotor+0xf88>)
 8002da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002daa:	f7fd fc4d 	bl	8000648 <__aeabi_dmul>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4620      	mov	r0, r4
 8002db4:	4629      	mov	r1, r5
 8002db6:	f7fd fa91 	bl	80002dc <__adddf3>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	f7fd ff19 	bl	8000bf8 <__aeabi_d2f>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	4a78      	ldr	r2, [pc, #480]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002dca:	6013      	str	r3, [r2, #0]
		turning.displacement += turning.velocity*INTERRUPT_TIME;// + turning.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8002dcc:	4b78      	ldr	r3, [pc, #480]	; (8002fb0 <interupt_DriveMotor+0xfa0>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd fbe1 	bl	8000598 <__aeabi_f2d>
 8002dd6:	4604      	mov	r4, r0
 8002dd8:	460d      	mov	r5, r1
 8002dda:	4b75      	ldr	r3, [pc, #468]	; (8002fb0 <interupt_DriveMotor+0xfa0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fd fbda 	bl	8000598 <__aeabi_f2d>
 8002de4:	a36c      	add	r3, pc, #432	; (adr r3, 8002f98 <interupt_DriveMotor+0xf88>)
 8002de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dea:	f7fd fc2d 	bl	8000648 <__aeabi_dmul>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	4620      	mov	r0, r4
 8002df4:	4629      	mov	r1, r5
 8002df6:	f7fd fa71 	bl	80002dc <__adddf3>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	4610      	mov	r0, r2
 8002e00:	4619      	mov	r1, r3
 8002e02:	f7fd fef9 	bl	8000bf8 <__aeabi_d2f>
 8002e06:	4603      	mov	r3, r0
 8002e08:	4a69      	ldr	r2, [pc, #420]	; (8002fb0 <interupt_DriveMotor+0xfa0>)
 8002e0a:	6093      	str	r3, [r2, #8]
		cal_mollifier_table(Mollifier_turning,&turning);//
 8002e0c:	4b69      	ldr	r3, [pc, #420]	; (8002fb4 <interupt_DriveMotor+0xfa4>)
 8002e0e:	edd3 6a00 	vldr	s13, [r3]
 8002e12:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e16:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e1a:	4865      	ldr	r0, [pc, #404]	; (8002fb0 <interupt_DriveMotor+0xfa0>)
 8002e1c:	eeb0 0a66 	vmov.f32	s0, s13
 8002e20:	eef0 0a47 	vmov.f32	s1, s14
 8002e24:	eeb0 1a67 	vmov.f32	s2, s15
 8002e28:	f004 ff62 	bl	8007cf0 <cal_mollifier_table>
		EncoderGyro_PID(&PID_s,&PID_t,straight.velocity,turning.velocity);
 8002e2c:	4b5f      	ldr	r3, [pc, #380]	; (8002fac <interupt_DriveMotor+0xf9c>)
 8002e2e:	edd3 7a00 	vldr	s15, [r3]
 8002e32:	4b5f      	ldr	r3, [pc, #380]	; (8002fb0 <interupt_DriveMotor+0xfa0>)
 8002e34:	ed93 7a00 	vldr	s14, [r3]
 8002e38:	f107 020c 	add.w	r2, r7, #12
 8002e3c:	f107 0310 	add.w	r3, r7, #16
 8002e40:	eef0 0a47 	vmov.f32	s1, s14
 8002e44:	eeb0 0a67 	vmov.f32	s0, s15
 8002e48:	4611      	mov	r1, r2
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f001 fd92 	bl	8004974 <EncoderGyro_PID>

		V_L = PID_s-PID_t+feedforward_straight-feedforward_turning;
 8002e50:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e54:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e64:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e6c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		V_R = PID_s+PID_t+feedforward_straight+feedforward_turning;
 8002e70:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e74:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e84:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e8c:	edc7 7a08 	vstr	s15, [r7, #32]
		if(PID_s+feedforward_straight>g_V_battery_mean*MAX_DUTY_RATIO_ST){
 8002e90:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e94:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e9c:	ee17 0a90 	vmov	r0, s15
 8002ea0:	f7fd fb7a 	bl	8000598 <__aeabi_f2d>
 8002ea4:	4604      	mov	r4, r0
 8002ea6:	460d      	mov	r5, r1
 8002ea8:	4b43      	ldr	r3, [pc, #268]	; (8002fb8 <interupt_DriveMotor+0xfa8>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7fd fb73 	bl	8000598 <__aeabi_f2d>
 8002eb2:	a33b      	add	r3, pc, #236	; (adr r3, 8002fa0 <interupt_DriveMotor+0xf90>)
 8002eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb8:	f7fd fbc6 	bl	8000648 <__aeabi_dmul>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	4629      	mov	r1, r5
 8002ec4:	f7fd fe50 	bl	8000b68 <__aeabi_dcmpgt>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d076      	beq.n	8002fbc <interupt_DriveMotor+0xfac>
			V_L+=g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8002ece:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ed0:	f7fd fb62 	bl	8000598 <__aeabi_f2d>
 8002ed4:	4604      	mov	r4, r0
 8002ed6:	460d      	mov	r5, r1
 8002ed8:	4b37      	ldr	r3, [pc, #220]	; (8002fb8 <interupt_DriveMotor+0xfa8>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7fd fb5b 	bl	8000598 <__aeabi_f2d>
 8002ee2:	a32f      	add	r3, pc, #188	; (adr r3, 8002fa0 <interupt_DriveMotor+0xf90>)
 8002ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee8:	f7fd fbae 	bl	8000648 <__aeabi_dmul>
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4690      	mov	r8, r2
 8002ef2:	4699      	mov	r9, r3
 8002ef4:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ef8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f00:	ee17 0a90 	vmov	r0, s15
 8002f04:	f7fd fb48 	bl	8000598 <__aeabi_f2d>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4640      	mov	r0, r8
 8002f0e:	4649      	mov	r1, r9
 8002f10:	f7fd f9e2 	bl	80002d8 <__aeabi_dsub>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4620      	mov	r0, r4
 8002f1a:	4629      	mov	r1, r5
 8002f1c:	f7fd f9de 	bl	80002dc <__adddf3>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4610      	mov	r0, r2
 8002f26:	4619      	mov	r1, r3
 8002f28:	f7fd fe66 	bl	8000bf8 <__aeabi_d2f>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
			V_R+=g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8002f30:	6a38      	ldr	r0, [r7, #32]
 8002f32:	f7fd fb31 	bl	8000598 <__aeabi_f2d>
 8002f36:	4604      	mov	r4, r0
 8002f38:	460d      	mov	r5, r1
 8002f3a:	4b1f      	ldr	r3, [pc, #124]	; (8002fb8 <interupt_DriveMotor+0xfa8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fd fb2a 	bl	8000598 <__aeabi_f2d>
 8002f44:	a316      	add	r3, pc, #88	; (adr r3, 8002fa0 <interupt_DriveMotor+0xf90>)
 8002f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f4a:	f7fd fb7d 	bl	8000648 <__aeabi_dmul>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	460b      	mov	r3, r1
 8002f52:	4690      	mov	r8, r2
 8002f54:	4699      	mov	r9, r3
 8002f56:	ed97 7a04 	vldr	s14, [r7, #16]
 8002f5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f62:	ee17 0a90 	vmov	r0, s15
 8002f66:	f7fd fb17 	bl	8000598 <__aeabi_f2d>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	4640      	mov	r0, r8
 8002f70:	4649      	mov	r1, r9
 8002f72:	f7fd f9b1 	bl	80002d8 <__aeabi_dsub>
 8002f76:	4602      	mov	r2, r0
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4620      	mov	r0, r4
 8002f7c:	4629      	mov	r1, r5
 8002f7e:	f7fd f9ad 	bl	80002dc <__adddf3>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4610      	mov	r0, r2
 8002f88:	4619      	mov	r1, r3
 8002f8a:	f7fd fe35 	bl	8000bf8 <__aeabi_d2f>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	623b      	str	r3, [r7, #32]
 8002f92:	e0a3      	b.n	80030dc <interupt_DriveMotor+0x10cc>
 8002f94:	f3af 8000 	nop.w
 8002f98:	d2f1a9fc 	.word	0xd2f1a9fc
 8002f9c:	3f50624d 	.word	0x3f50624d
 8002fa0:	d916872b 	.word	0xd916872b
 8002fa4:	3feff7ce 	.word	0x3feff7ce
 8002fa8:	20000508 	.word	0x20000508
 8002fac:	200004b8 	.word	0x200004b8
 8002fb0:	200004c4 	.word	0x200004c4
 8002fb4:	200004f8 	.word	0x200004f8
 8002fb8:	200004b4 	.word	0x200004b4
		}else if(PID_s+feedforward_straight<-g_V_battery_mean*MAX_DUTY_RATIO_ST){
 8002fbc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002fc0:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc8:	ee17 0a90 	vmov	r0, s15
 8002fcc:	f7fd fae4 	bl	8000598 <__aeabi_f2d>
 8002fd0:	4604      	mov	r4, r0
 8002fd2:	460d      	mov	r5, r1
 8002fd4:	4b7a      	ldr	r3, [pc, #488]	; (80031c0 <interupt_DriveMotor+0x11b0>)
 8002fd6:	edd3 7a00 	vldr	s15, [r3]
 8002fda:	eef1 7a67 	vneg.f32	s15, s15
 8002fde:	ee17 3a90 	vmov	r3, s15
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fd fad8 	bl	8000598 <__aeabi_f2d>
 8002fe8:	a373      	add	r3, pc, #460	; (adr r3, 80031b8 <interupt_DriveMotor+0x11a8>)
 8002fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fee:	f7fd fb2b 	bl	8000648 <__aeabi_dmul>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	4620      	mov	r0, r4
 8002ff8:	4629      	mov	r1, r5
 8002ffa:	f7fd fd97 	bl	8000b2c <__aeabi_dcmplt>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d06b      	beq.n	80030dc <interupt_DriveMotor+0x10cc>
			V_L+=-g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8003004:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003006:	f7fd fac7 	bl	8000598 <__aeabi_f2d>
 800300a:	4604      	mov	r4, r0
 800300c:	460d      	mov	r5, r1
 800300e:	4b6c      	ldr	r3, [pc, #432]	; (80031c0 <interupt_DriveMotor+0x11b0>)
 8003010:	edd3 7a00 	vldr	s15, [r3]
 8003014:	eef1 7a67 	vneg.f32	s15, s15
 8003018:	ee17 3a90 	vmov	r3, s15
 800301c:	4618      	mov	r0, r3
 800301e:	f7fd fabb 	bl	8000598 <__aeabi_f2d>
 8003022:	a365      	add	r3, pc, #404	; (adr r3, 80031b8 <interupt_DriveMotor+0x11a8>)
 8003024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003028:	f7fd fb0e 	bl	8000648 <__aeabi_dmul>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4690      	mov	r8, r2
 8003032:	4699      	mov	r9, r3
 8003034:	ed97 7a04 	vldr	s14, [r7, #16]
 8003038:	edd7 7a02 	vldr	s15, [r7, #8]
 800303c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003040:	ee17 0a90 	vmov	r0, s15
 8003044:	f7fd faa8 	bl	8000598 <__aeabi_f2d>
 8003048:	4602      	mov	r2, r0
 800304a:	460b      	mov	r3, r1
 800304c:	4640      	mov	r0, r8
 800304e:	4649      	mov	r1, r9
 8003050:	f7fd f942 	bl	80002d8 <__aeabi_dsub>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4620      	mov	r0, r4
 800305a:	4629      	mov	r1, r5
 800305c:	f7fd f93e 	bl	80002dc <__adddf3>
 8003060:	4602      	mov	r2, r0
 8003062:	460b      	mov	r3, r1
 8003064:	4610      	mov	r0, r2
 8003066:	4619      	mov	r1, r3
 8003068:	f7fd fdc6 	bl	8000bf8 <__aeabi_d2f>
 800306c:	4603      	mov	r3, r0
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
			V_R+=-g_V_battery_mean*MAX_DUTY_RATIO_ST-(PID_s+feedforward_straight);
 8003070:	6a38      	ldr	r0, [r7, #32]
 8003072:	f7fd fa91 	bl	8000598 <__aeabi_f2d>
 8003076:	4604      	mov	r4, r0
 8003078:	460d      	mov	r5, r1
 800307a:	4b51      	ldr	r3, [pc, #324]	; (80031c0 <interupt_DriveMotor+0x11b0>)
 800307c:	edd3 7a00 	vldr	s15, [r3]
 8003080:	eef1 7a67 	vneg.f32	s15, s15
 8003084:	ee17 3a90 	vmov	r3, s15
 8003088:	4618      	mov	r0, r3
 800308a:	f7fd fa85 	bl	8000598 <__aeabi_f2d>
 800308e:	a34a      	add	r3, pc, #296	; (adr r3, 80031b8 <interupt_DriveMotor+0x11a8>)
 8003090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003094:	f7fd fad8 	bl	8000648 <__aeabi_dmul>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4690      	mov	r8, r2
 800309e:	4699      	mov	r9, r3
 80030a0:	ed97 7a04 	vldr	s14, [r7, #16]
 80030a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80030a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ac:	ee17 0a90 	vmov	r0, s15
 80030b0:	f7fd fa72 	bl	8000598 <__aeabi_f2d>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4640      	mov	r0, r8
 80030ba:	4649      	mov	r1, r9
 80030bc:	f7fd f90c 	bl	80002d8 <__aeabi_dsub>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4620      	mov	r0, r4
 80030c6:	4629      	mov	r1, r5
 80030c8:	f7fd f908 	bl	80002dc <__adddf3>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4610      	mov	r0, r2
 80030d2:	4619      	mov	r1, r3
 80030d4:	f7fd fd90 	bl	8000bf8 <__aeabi_d2f>
 80030d8:	4603      	mov	r3, r0
 80030da:	623b      	str	r3, [r7, #32]
		}
		get_duty(V_L, V_R,&duty_L,&duty_R);
 80030dc:	f107 0214 	add.w	r2, r7, #20
 80030e0:	f107 0318 	add.w	r3, r7, #24
 80030e4:	4611      	mov	r1, r2
 80030e6:	4618      	mov	r0, r3
 80030e8:	edd7 0a08 	vldr	s1, [r7, #32]
 80030ec:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80030f0:	f7fe ff04 	bl	8001efc <get_duty>
		pl_DriveMotor_duty(duty_L,duty_R);
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4611      	mov	r1, r2
 80030fa:	4618      	mov	r0, r3
 80030fc:	f003 fe54 	bl	8006da8 <pl_DriveMotor_duty>

	}if (modeacc == 100) {
 8003100:	4b30      	ldr	r3, [pc, #192]	; (80031c4 <interupt_DriveMotor+0x11b4>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b64      	cmp	r3, #100	; 0x64
 8003106:	d14b      	bne.n	80031a0 <interupt_DriveMotor+0x1190>
		straight.velocity = 0;
 8003108:	4b2f      	ldr	r3, [pc, #188]	; (80031c8 <interupt_DriveMotor+0x11b8>)
 800310a:	f04f 0200 	mov.w	r2, #0
 800310e:	601a      	str	r2, [r3, #0]
		turning.velocity=0;
 8003110:	4b2e      	ldr	r3, [pc, #184]	; (80031cc <interupt_DriveMotor+0x11bc>)
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
		EncoderGyro_PID(&PID_s,&PID_t,straight.velocity,turning.velocity);
 8003118:	4b2b      	ldr	r3, [pc, #172]	; (80031c8 <interupt_DriveMotor+0x11b8>)
 800311a:	edd3 7a00 	vldr	s15, [r3]
 800311e:	4b2b      	ldr	r3, [pc, #172]	; (80031cc <interupt_DriveMotor+0x11bc>)
 8003120:	ed93 7a00 	vldr	s14, [r3]
 8003124:	f107 020c 	add.w	r2, r7, #12
 8003128:	f107 0310 	add.w	r3, r7, #16
 800312c:	eef0 0a47 	vmov.f32	s1, s14
 8003130:	eeb0 0a67 	vmov.f32	s0, s15
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f001 fc1c 	bl	8004974 <EncoderGyro_PID>
		V_L = PID_s-PID_t+feedforward_straight-feedforward_turning;
 800313c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003140:	edd7 7a03 	vldr	s15, [r7, #12]
 8003144:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003148:	edd7 7a02 	vldr	s15, [r7, #8]
 800314c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003150:	edd7 7a01 	vldr	s15, [r7, #4]
 8003154:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003158:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		V_R = PID_s+PID_t+feedforward_straight+feedforward_turning;
 800315c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003160:	edd7 7a03 	vldr	s15, [r7, #12]
 8003164:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003168:	edd7 7a02 	vldr	s15, [r7, #8]
 800316c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003170:	edd7 7a01 	vldr	s15, [r7, #4]
 8003174:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003178:	edc7 7a08 	vstr	s15, [r7, #32]
		get_duty(V_L, V_R,&duty_L,&duty_R);
 800317c:	f107 0214 	add.w	r2, r7, #20
 8003180:	f107 0318 	add.w	r3, r7, #24
 8003184:	4611      	mov	r1, r2
 8003186:	4618      	mov	r0, r3
 8003188:	edd7 0a08 	vldr	s1, [r7, #32]
 800318c:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8003190:	f7fe feb4 	bl	8001efc <get_duty>
		pl_DriveMotor_duty(duty_L,duty_R);
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	4611      	mov	r1, r2
 800319a:	4618      	mov	r0, r3
 800319c:	f003 fe04 	bl	8006da8 <pl_DriveMotor_duty>
	}
		g_V_L=(float)(V_L);//V_L;
 80031a0:	4a0b      	ldr	r2, [pc, #44]	; (80031d0 <interupt_DriveMotor+0x11c0>)
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	6013      	str	r3, [r2, #0]
		g_V_R=(float)(V_R);//V_R;
 80031a6:	4a0b      	ldr	r2, [pc, #44]	; (80031d4 <interupt_DriveMotor+0x11c4>)
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	6013      	str	r3, [r2, #0]



}
 80031ac:	bf00      	nop
 80031ae:	3728      	adds	r7, #40	; 0x28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031b6:	bf00      	nop
 80031b8:	d916872b 	.word	0xd916872b
 80031bc:	3feff7ce 	.word	0x3feff7ce
 80031c0:	200004b4 	.word	0x200004b4
 80031c4:	20000508 	.word	0x20000508
 80031c8:	200004b8 	.word	0x200004b8
 80031cc:	200004c4 	.word	0x200004c4
 80031d0:	2000050c 	.word	0x2000050c
 80031d4:	20000510 	.word	0x20000510

080031d8 <straight_table2>:



float straight_table2(float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration,MOTOR_MODE motor_mode) {
 80031d8:	b580      	push	{r7, lr}
 80031da:	b088      	sub	sp, #32
 80031dc:	af00      	add	r7, sp, #0
 80031de:	ed87 0a05 	vstr	s0, [r7, #20]
 80031e2:	edc7 0a04 	vstr	s1, [r7, #16]
 80031e6:	ed87 1a03 	vstr	s2, [r7, #12]
 80031ea:	edc7 1a02 	vstr	s3, [r7, #8]
 80031ee:	ed87 2a01 	vstr	s4, [r7, #4]
 80031f2:	6038      	str	r0, [r7, #0]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 80031f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80031f8:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 80031fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8003200:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003204:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 8003208:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800320c:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8003210:	ed97 7a01 	vldr	s14, [r7, #4]
 8003214:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003218:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 800321c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003220:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003228:	d505      	bpl.n	8003236 <straight_table2+0x5e>
 800322a:	edd7 7a01 	vldr	s15, [r7, #4]
 800322e:	eef1 7a67 	vneg.f32	s15, s15
 8003232:	edc7 7a01 	vstr	s15, [r7, #4]
	if(noGoalPillarMode==1){
 8003236:	4bb4      	ldr	r3, [pc, #720]	; (8003508 <straight_table2+0x330>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d101      	bne.n	8003242 <straight_table2+0x6a>
		motor_mode.WallCutMode=0;
 800323e:	2300      	movs	r3, #0
 8003240:	70fb      	strb	r3, [r7, #3]
	}


	Trapezoid_straight.displacement = input_displacement;
 8003242:	4ab2      	ldr	r2, [pc, #712]	; (800350c <straight_table2+0x334>)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	6013      	str	r3, [r2, #0]
	Trapezoid_straight.start_velocity = input_start_velocity;
 8003248:	4ab0      	ldr	r2, [pc, #704]	; (800350c <straight_table2+0x334>)
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	6053      	str	r3, [r2, #4]
	Trapezoid_straight.end_velocity = input_end_velocity;
 800324e:	4aaf      	ldr	r2, [pc, #700]	; (800350c <straight_table2+0x334>)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6093      	str	r3, [r2, #8]
	Trapezoid_straight.count_velocity = input_count_velocity;
 8003254:	4aad      	ldr	r2, [pc, #692]	; (800350c <straight_table2+0x334>)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	60d3      	str	r3, [r2, #12]
	Trapezoid_straight.acceleration = input_acceleration;
 800325a:	4aac      	ldr	r2, [pc, #688]	; (800350c <straight_table2+0x334>)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){straight.acceleration = input_acceleration;
 8003260:	edd7 7a02 	vldr	s15, [r7, #8]
 8003264:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326c:	db03      	blt.n	8003276 <straight_table2+0x9e>
 800326e:	4aa8      	ldr	r2, [pc, #672]	; (8003510 <straight_table2+0x338>)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6053      	str	r3, [r2, #4]
 8003274:	e006      	b.n	8003284 <straight_table2+0xac>
	}else{straight.acceleration = -input_acceleration;}
 8003276:	edd7 7a01 	vldr	s15, [r7, #4]
 800327a:	eef1 7a67 	vneg.f32	s15, s15
 800327e:	4ba4      	ldr	r3, [pc, #656]	; (8003510 <straight_table2+0x338>)
 8003280:	edc3 7a01 	vstr	s15, [r3, #4]
	straight.velocity = input_start_velocity;
 8003284:	4aa2      	ldr	r2, [pc, #648]	; (8003510 <straight_table2+0x338>)
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	6013      	str	r3, [r2, #0]
	straight.displacement = 0;
 800328a:	4ba1      	ldr	r3, [pc, #644]	; (8003510 <straight_table2+0x338>)
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	609a      	str	r2, [r3, #8]
	turning.velocity = 0;
 8003292:	4ba0      	ldr	r3, [pc, #640]	; (8003514 <straight_table2+0x33c>)
 8003294:	f04f 0200 	mov.w	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
	turning.acceleration = 0;
 800329a:	4b9e      	ldr	r3, [pc, #632]	; (8003514 <straight_table2+0x33c>)
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	605a      	str	r2, [r3, #4]
	turning.displacement = 0;
 80032a2:	4b9c      	ldr	r3, [pc, #624]	; (8003514 <straight_table2+0x33c>)
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
	g_MotorEnd_flag=0;
 80032aa:	4b9b      	ldr	r3, [pc, #620]	; (8003518 <straight_table2+0x340>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
	g_acc_flag=1;
 80032b0:	4b9a      	ldr	r3, [pc, #616]	; (800351c <straight_table2+0x344>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;straight.acceleration = input_acceleration;}
 80032b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80032ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c2:	dd0e      	ble.n	80032e2 <straight_table2+0x10a>
 80032c4:	ed97 7a07 	vldr	s14, [r7, #28]
 80032c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80032cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d4:	dd05      	ble.n	80032e2 <straight_table2+0x10a>
 80032d6:	4b91      	ldr	r3, [pc, #580]	; (800351c <straight_table2+0x344>)
 80032d8:	2205      	movs	r2, #5
 80032da:	701a      	strb	r2, [r3, #0]
 80032dc:	4a8c      	ldr	r2, [pc, #560]	; (8003510 <straight_table2+0x338>)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;straight.acceleration = -input_acceleration;}
 80032e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80032e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ee:	dd14      	ble.n	800331a <straight_table2+0x142>
 80032f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80032f4:	eef1 7a67 	vneg.f32	s15, s15
 80032f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80032fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003304:	d509      	bpl.n	800331a <straight_table2+0x142>
 8003306:	4b85      	ldr	r3, [pc, #532]	; (800351c <straight_table2+0x344>)
 8003308:	2206      	movs	r2, #6
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003310:	eef1 7a67 	vneg.f32	s15, s15
 8003314:	4b7e      	ldr	r3, [pc, #504]	; (8003510 <straight_table2+0x338>)
 8003316:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;straight.acceleration = -input_acceleration;}
 800331a:	edd7 7a05 	vldr	s15, [r7, #20]
 800331e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003326:	d514      	bpl.n	8003352 <straight_table2+0x17a>
 8003328:	edd7 7a05 	vldr	s15, [r7, #20]
 800332c:	eef1 7a67 	vneg.f32	s15, s15
 8003330:	ed97 7a07 	vldr	s14, [r7, #28]
 8003334:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333c:	dd09      	ble.n	8003352 <straight_table2+0x17a>
 800333e:	4b77      	ldr	r3, [pc, #476]	; (800351c <straight_table2+0x344>)
 8003340:	2205      	movs	r2, #5
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	edd7 7a01 	vldr	s15, [r7, #4]
 8003348:	eef1 7a67 	vneg.f32	s15, s15
 800334c:	4b70      	ldr	r3, [pc, #448]	; (8003510 <straight_table2+0x338>)
 800334e:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;straight.acceleration = input_acceleration;}
 8003352:	edd7 7a05 	vldr	s15, [r7, #20]
 8003356:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800335a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800335e:	d50e      	bpl.n	800337e <straight_table2+0x1a6>
 8003360:	ed97 7a07 	vldr	s14, [r7, #28]
 8003364:	edd7 7a05 	vldr	s15, [r7, #20]
 8003368:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800336c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003370:	d505      	bpl.n	800337e <straight_table2+0x1a6>
 8003372:	4b6a      	ldr	r3, [pc, #424]	; (800351c <straight_table2+0x344>)
 8003374:	2206      	movs	r2, #6
 8003376:	701a      	strb	r2, [r3, #0]
 8003378:	4a65      	ldr	r2, [pc, #404]	; (8003510 <straight_table2+0x338>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6053      	str	r3, [r2, #4]
	modeacc = 1;
 800337e:	4b68      	ldr	r3, [pc, #416]	; (8003520 <straight_table2+0x348>)
 8003380:	2201      	movs	r2, #1
 8003382:	701a      	strb	r2, [r3, #0]
	g_WallControl_mode=motor_mode.WallControlMode;
 8003384:	783a      	ldrb	r2, [r7, #0]
 8003386:	4b67      	ldr	r3, [pc, #412]	; (8003524 <straight_table2+0x34c>)
 8003388:	701a      	strb	r2, [r3, #0]
	pl_DriveMotor_start();
 800338a:	f003 fcf1 	bl	8006d70 <pl_DriveMotor_start>
	if(motor_mode.WallCutMode==1){
 800338e:	78fb      	ldrb	r3, [r7, #3]
 8003390:	2b01      	cmp	r3, #1
 8003392:	f040 80d3 	bne.w	800353c <straight_table2+0x364>
		//orstartend
		enc.sigma_error=0;
 8003396:	4b64      	ldr	r3, [pc, #400]	; (8003528 <straight_table2+0x350>)
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	609a      	str	r2, [r3, #8]
		g_acc_flag=0;
 800339e:	4b5f      	ldr	r3, [pc, #380]	; (800351c <straight_table2+0x344>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	701a      	strb	r2, [r3, #0]
		straight.acceleration = 0;
 80033a4:	4b5a      	ldr	r3, [pc, #360]	; (8003510 <straight_table2+0x338>)
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	605a      	str	r2, [r3, #4]
		while((NoWallDisplacementR90<CUTPLACE_TO_CENTER_R90 ||
 80033ac:	bf00      	nop
 80033ae:	4b5f      	ldr	r3, [pc, #380]	; (800352c <straight_table2+0x354>)
 80033b0:	edd3 7a00 	vldr	s15, [r3]
 80033b4:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 80033b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c0:	d409      	bmi.n	80033d6 <straight_table2+0x1fe>
				NoWallDisplacementR90>CUTPLACE_THRESHOLD_END_R90) &&
 80033c2:	4b5a      	ldr	r3, [pc, #360]	; (800352c <straight_table2+0x354>)
 80033c4:	edd3 7a00 	vldr	s15, [r3]
		while((NoWallDisplacementR90<CUTPLACE_TO_CENTER_R90 ||
 80033c8:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8003530 <straight_table2+0x358>
 80033cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d4:	dd18      	ble.n	8003408 <straight_table2+0x230>
			  (NoWallDisplacementL90<CUTPLACE_TO_CENTER_L90 ||
 80033d6:	4b57      	ldr	r3, [pc, #348]	; (8003534 <straight_table2+0x35c>)
 80033d8:	edd3 7a00 	vldr	s15, [r3]
				NoWallDisplacementR90>CUTPLACE_THRESHOLD_END_R90) &&
 80033dc:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 80033e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e8:	d409      	bmi.n	80033fe <straight_table2+0x226>
			  NoWallDisplacementL90>CUTPLACE_THRESHOLD_END_L90) &&
 80033ea:	4b52      	ldr	r3, [pc, #328]	; (8003534 <straight_table2+0x35c>)
 80033ec:	edd3 7a00 	vldr	s15, [r3]
			  (NoWallDisplacementL90<CUTPLACE_TO_CENTER_L90 ||
 80033f0:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003530 <straight_table2+0x358>
 80033f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fc:	dd04      	ble.n	8003408 <straight_table2+0x230>
			  front_wall_break_90==0){}
 80033fe:	4b4e      	ldr	r3, [pc, #312]	; (8003538 <straight_table2+0x360>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	b2db      	uxtb	r3, r3
			  NoWallDisplacementL90>CUTPLACE_THRESHOLD_END_L90) &&
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0d2      	beq.n	80033ae <straight_table2+0x1d6>
		straight.displacement=0;
 8003408:	4b41      	ldr	r3, [pc, #260]	; (8003510 <straight_table2+0x338>)
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	609a      	str	r2, [r3, #8]
		if (input_count_velocity>=0){straight.acceleration = input_acceleration;
 8003410:	edd7 7a02 	vldr	s15, [r7, #8]
 8003414:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341c:	db03      	blt.n	8003426 <straight_table2+0x24e>
 800341e:	4a3c      	ldr	r2, [pc, #240]	; (8003510 <straight_table2+0x338>)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6053      	str	r3, [r2, #4]
 8003424:	e006      	b.n	8003434 <straight_table2+0x25c>
			}else{straight.acceleration = -input_acceleration;}
 8003426:	edd7 7a01 	vldr	s15, [r7, #4]
 800342a:	eef1 7a67 	vneg.f32	s15, s15
 800342e:	4b38      	ldr	r3, [pc, #224]	; (8003510 <straight_table2+0x338>)
 8003430:	edc3 7a01 	vstr	s15, [r3, #4]
		g_acc_flag=1;
 8003434:	4b39      	ldr	r3, [pc, #228]	; (800351c <straight_table2+0x344>)
 8003436:	2201      	movs	r2, #1
 8003438:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;straight.acceleration = input_acceleration;}
 800343a:	edd7 7a05 	vldr	s15, [r7, #20]
 800343e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003446:	dd0e      	ble.n	8003466 <straight_table2+0x28e>
 8003448:	ed97 7a07 	vldr	s14, [r7, #28]
 800344c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003450:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003458:	dd05      	ble.n	8003466 <straight_table2+0x28e>
 800345a:	4b30      	ldr	r3, [pc, #192]	; (800351c <straight_table2+0x344>)
 800345c:	2205      	movs	r2, #5
 800345e:	701a      	strb	r2, [r3, #0]
 8003460:	4a2b      	ldr	r2, [pc, #172]	; (8003510 <straight_table2+0x338>)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;straight.acceleration = -input_acceleration;}
 8003466:	edd7 7a05 	vldr	s15, [r7, #20]
 800346a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800346e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003472:	dd14      	ble.n	800349e <straight_table2+0x2c6>
 8003474:	edd7 7a05 	vldr	s15, [r7, #20]
 8003478:	eef1 7a67 	vneg.f32	s15, s15
 800347c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003480:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003488:	d509      	bpl.n	800349e <straight_table2+0x2c6>
 800348a:	4b24      	ldr	r3, [pc, #144]	; (800351c <straight_table2+0x344>)
 800348c:	2206      	movs	r2, #6
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	edd7 7a01 	vldr	s15, [r7, #4]
 8003494:	eef1 7a67 	vneg.f32	s15, s15
 8003498:	4b1d      	ldr	r3, [pc, #116]	; (8003510 <straight_table2+0x338>)
 800349a:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;straight.acceleration = -input_acceleration;}
 800349e:	edd7 7a05 	vldr	s15, [r7, #20]
 80034a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034aa:	d514      	bpl.n	80034d6 <straight_table2+0x2fe>
 80034ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80034b0:	eef1 7a67 	vneg.f32	s15, s15
 80034b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80034b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c0:	dd09      	ble.n	80034d6 <straight_table2+0x2fe>
 80034c2:	4b16      	ldr	r3, [pc, #88]	; (800351c <straight_table2+0x344>)
 80034c4:	2205      	movs	r2, #5
 80034c6:	701a      	strb	r2, [r3, #0]
 80034c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80034cc:	eef1 7a67 	vneg.f32	s15, s15
 80034d0:	4b0f      	ldr	r3, [pc, #60]	; (8003510 <straight_table2+0x338>)
 80034d2:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;straight.acceleration = input_acceleration;}
 80034d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80034da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e2:	f140 825b 	bpl.w	800399c <straight_table2+0x7c4>
 80034e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80034ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80034ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f6:	f140 8251 	bpl.w	800399c <straight_table2+0x7c4>
 80034fa:	4b08      	ldr	r3, [pc, #32]	; (800351c <straight_table2+0x344>)
 80034fc:	2206      	movs	r2, #6
 80034fe:	701a      	strb	r2, [r3, #0]
 8003500:	4a03      	ldr	r2, [pc, #12]	; (8003510 <straight_table2+0x338>)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6053      	str	r3, [r2, #4]
 8003506:	e249      	b.n	800399c <straight_table2+0x7c4>
 8003508:	20000509 	.word	0x20000509
 800350c:	200004d0 	.word	0x200004d0
 8003510:	200004b8 	.word	0x200004b8
 8003514:	200004c4 	.word	0x200004c4
 8003518:	200007e5 	.word	0x200007e5
 800351c:	200007e4 	.word	0x200007e4
 8003520:	20000508 	.word	0x20000508
 8003524:	20000570 	.word	0x20000570
 8003528:	20000514 	.word	0x20000514
 800352c:	200005ac 	.word	0x200005ac
 8003530:	42dc0000 	.word	0x42dc0000
 8003534:	200005b0 	.word	0x200005b0
 8003538:	200005d2 	.word	0x200005d2
	}else if(motor_mode.WallCutMode==2){
 800353c:	78fb      	ldrb	r3, [r7, #3]
 800353e:	2b02      	cmp	r3, #2
 8003540:	f040 80c9 	bne.w	80036d6 <straight_table2+0x4fe>
		//orstartend
		enc.sigma_error=0;
 8003544:	4bb8      	ldr	r3, [pc, #736]	; (8003828 <straight_table2+0x650>)
 8003546:	f04f 0200 	mov.w	r2, #0
 800354a:	609a      	str	r2, [r3, #8]
		g_acc_flag=0;
 800354c:	4bb7      	ldr	r3, [pc, #732]	; (800382c <straight_table2+0x654>)
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
		straight.acceleration = 0;
 8003552:	4bb7      	ldr	r3, [pc, #732]	; (8003830 <straight_table2+0x658>)
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	605a      	str	r2, [r3, #4]
		while((NoWallDisplacementR45<=0 || NoWallDisplacementR45<=CUTPLACE_TO_CENTER_R45 ||
 800355a:	bf00      	nop
 800355c:	4bb5      	ldr	r3, [pc, #724]	; (8003834 <straight_table2+0x65c>)
 800355e:	edd3 7a00 	vldr	s15, [r3]
 8003562:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356a:	d913      	bls.n	8003594 <straight_table2+0x3bc>
 800356c:	4bb1      	ldr	r3, [pc, #708]	; (8003834 <straight_table2+0x65c>)
 800356e:	edd3 7a00 	vldr	s15, [r3]
 8003572:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003576:	eef4 7ac7 	vcmpe.f32	s15, s14
 800357a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357e:	d909      	bls.n	8003594 <straight_table2+0x3bc>
				NoWallDisplacementR45>=CUTPLACE_THRESHOLD_END_R45) &&
 8003580:	4bac      	ldr	r3, [pc, #688]	; (8003834 <straight_table2+0x65c>)
 8003582:	edd3 7a00 	vldr	s15, [r3]
		while((NoWallDisplacementR45<=0 || NoWallDisplacementR45<=CUTPLACE_TO_CENTER_R45 ||
 8003586:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003838 <straight_table2+0x660>
 800358a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800358e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003592:	db20      	blt.n	80035d6 <straight_table2+0x3fe>
			  (NoWallDisplacementL45<=0 || NoWallDisplacementL45<=CUTPLACE_TO_CENTER_L45 ||
 8003594:	4ba9      	ldr	r3, [pc, #676]	; (800383c <straight_table2+0x664>)
 8003596:	edd3 7a00 	vldr	s15, [r3]
				NoWallDisplacementR45>=CUTPLACE_THRESHOLD_END_R45) &&
 800359a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800359e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a2:	d913      	bls.n	80035cc <straight_table2+0x3f4>
			  (NoWallDisplacementL45<=0 || NoWallDisplacementL45<=CUTPLACE_TO_CENTER_L45 ||
 80035a4:	4ba5      	ldr	r3, [pc, #660]	; (800383c <straight_table2+0x664>)
 80035a6:	edd3 7a00 	vldr	s15, [r3]
 80035aa:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80035ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b6:	d909      	bls.n	80035cc <straight_table2+0x3f4>
			  NoWallDisplacementL45>=CUTPLACE_THRESHOLD_END_L45) &&
 80035b8:	4ba0      	ldr	r3, [pc, #640]	; (800383c <straight_table2+0x664>)
 80035ba:	edd3 7a00 	vldr	s15, [r3]
			  (NoWallDisplacementL45<=0 || NoWallDisplacementL45<=CUTPLACE_TO_CENTER_L45 ||
 80035be:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003838 <straight_table2+0x660>
 80035c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ca:	db04      	blt.n	80035d6 <straight_table2+0x3fe>
			  front_wall_break_45==0){}
 80035cc:	4b9c      	ldr	r3, [pc, #624]	; (8003840 <straight_table2+0x668>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	b2db      	uxtb	r3, r3
			  NoWallDisplacementL45>=CUTPLACE_THRESHOLD_END_L45) &&
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0c2      	beq.n	800355c <straight_table2+0x384>
//		while((NoWallDisplacementR90<=0 ||
//				NoWallDisplacementR90>CUTPLACE_THRESHOLD_END_R45) &&
//				(NoWallDisplacementL90<=0 ||
//			  NoWallDisplacementL90>CUTPLACE_THRESHOLD_END_L45) &&
//			  front_wall_break_90==0){}
		straight.displacement=0;
 80035d6:	4b96      	ldr	r3, [pc, #600]	; (8003830 <straight_table2+0x658>)
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	609a      	str	r2, [r3, #8]
		if (input_count_velocity>=0){straight.acceleration = input_acceleration;
 80035de:	edd7 7a02 	vldr	s15, [r7, #8]
 80035e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ea:	db03      	blt.n	80035f4 <straight_table2+0x41c>
 80035ec:	4a90      	ldr	r2, [pc, #576]	; (8003830 <straight_table2+0x658>)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6053      	str	r3, [r2, #4]
 80035f2:	e006      	b.n	8003602 <straight_table2+0x42a>
			}else{straight.acceleration = -input_acceleration;}
 80035f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80035f8:	eef1 7a67 	vneg.f32	s15, s15
 80035fc:	4b8c      	ldr	r3, [pc, #560]	; (8003830 <straight_table2+0x658>)
 80035fe:	edc3 7a01 	vstr	s15, [r3, #4]
		g_acc_flag=1;
 8003602:	4b8a      	ldr	r3, [pc, #552]	; (800382c <straight_table2+0x654>)
 8003604:	2201      	movs	r2, #1
 8003606:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;straight.acceleration = input_acceleration;}
 8003608:	edd7 7a05 	vldr	s15, [r7, #20]
 800360c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003614:	dd0e      	ble.n	8003634 <straight_table2+0x45c>
 8003616:	ed97 7a07 	vldr	s14, [r7, #28]
 800361a:	edd7 7a05 	vldr	s15, [r7, #20]
 800361e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003626:	dd05      	ble.n	8003634 <straight_table2+0x45c>
 8003628:	4b80      	ldr	r3, [pc, #512]	; (800382c <straight_table2+0x654>)
 800362a:	2205      	movs	r2, #5
 800362c:	701a      	strb	r2, [r3, #0]
 800362e:	4a80      	ldr	r2, [pc, #512]	; (8003830 <straight_table2+0x658>)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;straight.acceleration = -input_acceleration;}
 8003634:	edd7 7a05 	vldr	s15, [r7, #20]
 8003638:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800363c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003640:	dd14      	ble.n	800366c <straight_table2+0x494>
 8003642:	edd7 7a05 	vldr	s15, [r7, #20]
 8003646:	eef1 7a67 	vneg.f32	s15, s15
 800364a:	ed97 7a07 	vldr	s14, [r7, #28]
 800364e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003656:	d509      	bpl.n	800366c <straight_table2+0x494>
 8003658:	4b74      	ldr	r3, [pc, #464]	; (800382c <straight_table2+0x654>)
 800365a:	2206      	movs	r2, #6
 800365c:	701a      	strb	r2, [r3, #0]
 800365e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003662:	eef1 7a67 	vneg.f32	s15, s15
 8003666:	4b72      	ldr	r3, [pc, #456]	; (8003830 <straight_table2+0x658>)
 8003668:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;straight.acceleration = -input_acceleration;}
 800366c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003670:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003678:	d514      	bpl.n	80036a4 <straight_table2+0x4cc>
 800367a:	edd7 7a05 	vldr	s15, [r7, #20]
 800367e:	eef1 7a67 	vneg.f32	s15, s15
 8003682:	ed97 7a07 	vldr	s14, [r7, #28]
 8003686:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800368a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368e:	dd09      	ble.n	80036a4 <straight_table2+0x4cc>
 8003690:	4b66      	ldr	r3, [pc, #408]	; (800382c <straight_table2+0x654>)
 8003692:	2205      	movs	r2, #5
 8003694:	701a      	strb	r2, [r3, #0]
 8003696:	edd7 7a01 	vldr	s15, [r7, #4]
 800369a:	eef1 7a67 	vneg.f32	s15, s15
 800369e:	4b64      	ldr	r3, [pc, #400]	; (8003830 <straight_table2+0x658>)
 80036a0:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;straight.acceleration = input_acceleration;}
 80036a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80036a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b0:	f140 8174 	bpl.w	800399c <straight_table2+0x7c4>
 80036b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80036b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80036bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c4:	f140 816a 	bpl.w	800399c <straight_table2+0x7c4>
 80036c8:	4b58      	ldr	r3, [pc, #352]	; (800382c <straight_table2+0x654>)
 80036ca:	2206      	movs	r2, #6
 80036cc:	701a      	strb	r2, [r3, #0]
 80036ce:	4a58      	ldr	r2, [pc, #352]	; (8003830 <straight_table2+0x658>)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6053      	str	r3, [r2, #4]
 80036d4:	e162      	b.n	800399c <straight_table2+0x7c4>
	}else if(motor_mode.WallCutMode==3){
 80036d6:	78fb      	ldrb	r3, [r7, #3]
 80036d8:	2b03      	cmp	r3, #3
 80036da:	f040 80b9 	bne.w	8003850 <straight_table2+0x678>
		//
		//orstartend
		enc.sigma_error=0;
 80036de:	4b52      	ldr	r3, [pc, #328]	; (8003828 <straight_table2+0x650>)
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
		g_acc_flag=0;
 80036e6:	4b51      	ldr	r3, [pc, #324]	; (800382c <straight_table2+0x654>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	701a      	strb	r2, [r3, #0]
		straight.acceleration = 0;
 80036ec:	4b50      	ldr	r3, [pc, #320]	; (8003830 <straight_table2+0x658>)
 80036ee:	f04f 0200 	mov.w	r2, #0
 80036f2:	605a      	str	r2, [r3, #4]
		while((NoWallDisplacementR45slant2<CUTPLACE_TO_CENTER_R45_SLANT ||
 80036f4:	bf00      	nop
 80036f6:	4b53      	ldr	r3, [pc, #332]	; (8003844 <straight_table2+0x66c>)
 80036f8:	edd3 7a00 	vldr	s15, [r3]
 80036fc:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8003700:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003708:	d409      	bmi.n	800371e <straight_table2+0x546>
				NoWallDisplacementR45slant2>CUTPLACE_THRESHOLD_END_R45_SLANT) &&
 800370a:	4b4e      	ldr	r3, [pc, #312]	; (8003844 <straight_table2+0x66c>)
 800370c:	edd3 7a00 	vldr	s15, [r3]
		while((NoWallDisplacementR45slant2<CUTPLACE_TO_CENTER_R45_SLANT ||
 8003710:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003848 <straight_table2+0x670>
 8003714:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800371c:	dd04      	ble.n	8003728 <straight_table2+0x550>
				  front_wall_break_45slant==0){}
 800371e:	4b4b      	ldr	r3, [pc, #300]	; (800384c <straight_table2+0x674>)
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	b2db      	uxtb	r3, r3
				NoWallDisplacementR45slant2>CUTPLACE_THRESHOLD_END_R45_SLANT) &&
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0e6      	beq.n	80036f6 <straight_table2+0x51e>
		straight.displacement=0;
 8003728:	4b41      	ldr	r3, [pc, #260]	; (8003830 <straight_table2+0x658>)
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	609a      	str	r2, [r3, #8]
		if (input_count_velocity>=0){straight.acceleration = input_acceleration;
 8003730:	edd7 7a02 	vldr	s15, [r7, #8]
 8003734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373c:	db03      	blt.n	8003746 <straight_table2+0x56e>
 800373e:	4a3c      	ldr	r2, [pc, #240]	; (8003830 <straight_table2+0x658>)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6053      	str	r3, [r2, #4]
 8003744:	e006      	b.n	8003754 <straight_table2+0x57c>
			}else{straight.acceleration = -input_acceleration;}
 8003746:	edd7 7a01 	vldr	s15, [r7, #4]
 800374a:	eef1 7a67 	vneg.f32	s15, s15
 800374e:	4b38      	ldr	r3, [pc, #224]	; (8003830 <straight_table2+0x658>)
 8003750:	edc3 7a01 	vstr	s15, [r3, #4]
		g_acc_flag=1;
 8003754:	4b35      	ldr	r3, [pc, #212]	; (800382c <straight_table2+0x654>)
 8003756:	2201      	movs	r2, #1
 8003758:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;straight.acceleration = input_acceleration;}
 800375a:	edd7 7a05 	vldr	s15, [r7, #20]
 800375e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003766:	dd0e      	ble.n	8003786 <straight_table2+0x5ae>
 8003768:	ed97 7a07 	vldr	s14, [r7, #28]
 800376c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003778:	dd05      	ble.n	8003786 <straight_table2+0x5ae>
 800377a:	4b2c      	ldr	r3, [pc, #176]	; (800382c <straight_table2+0x654>)
 800377c:	2205      	movs	r2, #5
 800377e:	701a      	strb	r2, [r3, #0]
 8003780:	4a2b      	ldr	r2, [pc, #172]	; (8003830 <straight_table2+0x658>)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;straight.acceleration = -input_acceleration;}
 8003786:	edd7 7a05 	vldr	s15, [r7, #20]
 800378a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800378e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003792:	dd14      	ble.n	80037be <straight_table2+0x5e6>
 8003794:	edd7 7a05 	vldr	s15, [r7, #20]
 8003798:	eef1 7a67 	vneg.f32	s15, s15
 800379c:	ed97 7a07 	vldr	s14, [r7, #28]
 80037a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a8:	d509      	bpl.n	80037be <straight_table2+0x5e6>
 80037aa:	4b20      	ldr	r3, [pc, #128]	; (800382c <straight_table2+0x654>)
 80037ac:	2206      	movs	r2, #6
 80037ae:	701a      	strb	r2, [r3, #0]
 80037b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80037b4:	eef1 7a67 	vneg.f32	s15, s15
 80037b8:	4b1d      	ldr	r3, [pc, #116]	; (8003830 <straight_table2+0x658>)
 80037ba:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;straight.acceleration = -input_acceleration;}
 80037be:	edd7 7a05 	vldr	s15, [r7, #20]
 80037c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ca:	d514      	bpl.n	80037f6 <straight_table2+0x61e>
 80037cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80037d0:	eef1 7a67 	vneg.f32	s15, s15
 80037d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80037d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037e0:	dd09      	ble.n	80037f6 <straight_table2+0x61e>
 80037e2:	4b12      	ldr	r3, [pc, #72]	; (800382c <straight_table2+0x654>)
 80037e4:	2205      	movs	r2, #5
 80037e6:	701a      	strb	r2, [r3, #0]
 80037e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80037ec:	eef1 7a67 	vneg.f32	s15, s15
 80037f0:	4b0f      	ldr	r3, [pc, #60]	; (8003830 <straight_table2+0x658>)
 80037f2:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;straight.acceleration = input_acceleration;}
 80037f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80037fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003802:	f140 80cb 	bpl.w	800399c <straight_table2+0x7c4>
 8003806:	ed97 7a07 	vldr	s14, [r7, #28]
 800380a:	edd7 7a05 	vldr	s15, [r7, #20]
 800380e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003816:	f140 80c1 	bpl.w	800399c <straight_table2+0x7c4>
 800381a:	4b04      	ldr	r3, [pc, #16]	; (800382c <straight_table2+0x654>)
 800381c:	2206      	movs	r2, #6
 800381e:	701a      	strb	r2, [r3, #0]
 8003820:	4a03      	ldr	r2, [pc, #12]	; (8003830 <straight_table2+0x658>)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6053      	str	r3, [r2, #4]
 8003826:	e0b9      	b.n	800399c <straight_table2+0x7c4>
 8003828:	20000514 	.word	0x20000514
 800382c:	200007e4 	.word	0x200007e4
 8003830:	200004b8 	.word	0x200004b8
 8003834:	200005b4 	.word	0x200005b4
 8003838:	42820000 	.word	0x42820000
 800383c:	200005b8 	.word	0x200005b8
 8003840:	200005d3 	.word	0x200005d3
 8003844:	200005c4 	.word	0x200005c4
 8003848:	428c0000 	.word	0x428c0000
 800384c:	200005d4 	.word	0x200005d4
	}else if(motor_mode.WallCutMode==4){
 8003850:	78fb      	ldrb	r3, [r7, #3]
 8003852:	2b04      	cmp	r3, #4
 8003854:	f040 80a2 	bne.w	800399c <straight_table2+0x7c4>
		//
		//orstartend
		enc.sigma_error=0;
 8003858:	4ba6      	ldr	r3, [pc, #664]	; (8003af4 <straight_table2+0x91c>)
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	609a      	str	r2, [r3, #8]
		g_acc_flag=0;
 8003860:	4ba5      	ldr	r3, [pc, #660]	; (8003af8 <straight_table2+0x920>)
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
		straight.acceleration = 0;
 8003866:	4ba5      	ldr	r3, [pc, #660]	; (8003afc <straight_table2+0x924>)
 8003868:	f04f 0200 	mov.w	r2, #0
 800386c:	605a      	str	r2, [r3, #4]
		while((NoWallDisplacementL45slant2<CUTPLACE_TO_CENTER_L45_SLANT ||
 800386e:	bf00      	nop
 8003870:	4ba3      	ldr	r3, [pc, #652]	; (8003b00 <straight_table2+0x928>)
 8003872:	edd3 7a00 	vldr	s15, [r3]
 8003876:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 800387a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800387e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003882:	d409      	bmi.n	8003898 <straight_table2+0x6c0>
			  NoWallDisplacementL45slant2>CUTPLACE_THRESHOLD_END_L45_SLANT) &&
 8003884:	4b9e      	ldr	r3, [pc, #632]	; (8003b00 <straight_table2+0x928>)
 8003886:	edd3 7a00 	vldr	s15, [r3]
		while((NoWallDisplacementL45slant2<CUTPLACE_TO_CENTER_L45_SLANT ||
 800388a:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003b04 <straight_table2+0x92c>
 800388e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003896:	dd04      	ble.n	80038a2 <straight_table2+0x6ca>
				  front_wall_break_45slant==0){}
 8003898:	4b9b      	ldr	r3, [pc, #620]	; (8003b08 <straight_table2+0x930>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	b2db      	uxtb	r3, r3
			  NoWallDisplacementL45slant2>CUTPLACE_THRESHOLD_END_L45_SLANT) &&
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0e6      	beq.n	8003870 <straight_table2+0x698>
		straight.displacement=0;
 80038a2:	4b96      	ldr	r3, [pc, #600]	; (8003afc <straight_table2+0x924>)
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	609a      	str	r2, [r3, #8]
		if (input_count_velocity>=0){straight.acceleration = input_acceleration;
 80038aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80038ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b6:	db03      	blt.n	80038c0 <straight_table2+0x6e8>
 80038b8:	4a90      	ldr	r2, [pc, #576]	; (8003afc <straight_table2+0x924>)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6053      	str	r3, [r2, #4]
 80038be:	e006      	b.n	80038ce <straight_table2+0x6f6>
			}else{straight.acceleration = -input_acceleration;}
 80038c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80038c4:	eef1 7a67 	vneg.f32	s15, s15
 80038c8:	4b8c      	ldr	r3, [pc, #560]	; (8003afc <straight_table2+0x924>)
 80038ca:	edc3 7a01 	vstr	s15, [r3, #4]
		g_acc_flag=1;
 80038ce:	4b8a      	ldr	r3, [pc, #552]	; (8003af8 <straight_table2+0x920>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;straight.acceleration = input_acceleration;}
 80038d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80038d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e0:	dd0e      	ble.n	8003900 <straight_table2+0x728>
 80038e2:	ed97 7a07 	vldr	s14, [r7, #28]
 80038e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80038ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038f2:	dd05      	ble.n	8003900 <straight_table2+0x728>
 80038f4:	4b80      	ldr	r3, [pc, #512]	; (8003af8 <straight_table2+0x920>)
 80038f6:	2205      	movs	r2, #5
 80038f8:	701a      	strb	r2, [r3, #0]
 80038fa:	4a80      	ldr	r2, [pc, #512]	; (8003afc <straight_table2+0x924>)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;straight.acceleration = -input_acceleration;}
 8003900:	edd7 7a05 	vldr	s15, [r7, #20]
 8003904:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390c:	dd14      	ble.n	8003938 <straight_table2+0x760>
 800390e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003912:	eef1 7a67 	vneg.f32	s15, s15
 8003916:	ed97 7a07 	vldr	s14, [r7, #28]
 800391a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800391e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003922:	d509      	bpl.n	8003938 <straight_table2+0x760>
 8003924:	4b74      	ldr	r3, [pc, #464]	; (8003af8 <straight_table2+0x920>)
 8003926:	2206      	movs	r2, #6
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	edd7 7a01 	vldr	s15, [r7, #4]
 800392e:	eef1 7a67 	vneg.f32	s15, s15
 8003932:	4b72      	ldr	r3, [pc, #456]	; (8003afc <straight_table2+0x924>)
 8003934:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;straight.acceleration = -input_acceleration;}
 8003938:	edd7 7a05 	vldr	s15, [r7, #20]
 800393c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003944:	d514      	bpl.n	8003970 <straight_table2+0x798>
 8003946:	edd7 7a05 	vldr	s15, [r7, #20]
 800394a:	eef1 7a67 	vneg.f32	s15, s15
 800394e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003952:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395a:	dd09      	ble.n	8003970 <straight_table2+0x798>
 800395c:	4b66      	ldr	r3, [pc, #408]	; (8003af8 <straight_table2+0x920>)
 800395e:	2205      	movs	r2, #5
 8003960:	701a      	strb	r2, [r3, #0]
 8003962:	edd7 7a01 	vldr	s15, [r7, #4]
 8003966:	eef1 7a67 	vneg.f32	s15, s15
 800396a:	4b64      	ldr	r3, [pc, #400]	; (8003afc <straight_table2+0x924>)
 800396c:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;straight.acceleration = input_acceleration;}
 8003970:	edd7 7a05 	vldr	s15, [r7, #20]
 8003974:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397c:	d50e      	bpl.n	800399c <straight_table2+0x7c4>
 800397e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003982:	edd7 7a05 	vldr	s15, [r7, #20]
 8003986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398e:	d505      	bpl.n	800399c <straight_table2+0x7c4>
 8003990:	4b59      	ldr	r3, [pc, #356]	; (8003af8 <straight_table2+0x920>)
 8003992:	2206      	movs	r2, #6
 8003994:	701a      	strb	r2, [r3, #0]
 8003996:	4a59      	ldr	r2, [pc, #356]	; (8003afc <straight_table2+0x924>)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6053      	str	r3, [r2, #4]
	}

	if(motor_mode.calMazeMode==0){
 800399c:	78bb      	ldrb	r3, [r7, #2]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f040 809e 	bne.w	8003ae0 <straight_table2+0x908>
	while (g_acc_flag!=4){
 80039a4:	e074      	b.n	8003a90 <straight_table2+0x8b8>
		if(motor_mode.WallCutMode==1){
 80039a6:	78fb      	ldrb	r3, [r7, #3]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d120      	bne.n	80039ee <straight_table2+0x816>
			if((NoWallDisplacementL90>=input_displacement+CUTPLACE_TO_CENTER_L90 ||
 80039ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80039b0:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 80039b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039b8:	4b54      	ldr	r3, [pc, #336]	; (8003b0c <straight_table2+0x934>)
 80039ba:	edd3 7a00 	vldr	s15, [r3]
 80039be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c6:	d90e      	bls.n	80039e6 <straight_table2+0x80e>
			   NoWallDisplacementR90>=input_displacement+CUTPLACE_TO_CENTER_R90)){
 80039c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80039cc:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 80039d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039d4:	4b4e      	ldr	r3, [pc, #312]	; (8003b10 <straight_table2+0x938>)
 80039d6:	edd3 7a00 	vldr	s15, [r3]
			if((NoWallDisplacementL90>=input_displacement+CUTPLACE_TO_CENTER_L90 ||
 80039da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e2:	d900      	bls.n	80039e6 <straight_table2+0x80e>
 80039e4:	e054      	b.n	8003a90 <straight_table2+0x8b8>
				g_acc_flag=4;
 80039e6:	4b44      	ldr	r3, [pc, #272]	; (8003af8 <straight_table2+0x920>)
 80039e8:	2204      	movs	r2, #4
 80039ea:	701a      	strb	r2, [r3, #0]
				break;
 80039ec:	e055      	b.n	8003a9a <straight_table2+0x8c2>
			}
		}else if(motor_mode.WallCutMode==2){
 80039ee:	78fb      	ldrb	r3, [r7, #3]
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d121      	bne.n	8003a38 <straight_table2+0x860>
			if(NoWallDisplacementL45>=input_displacement+CUTPLACE_TO_CENTER_L45 &&
 80039f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80039f8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80039fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a00:	4b44      	ldr	r3, [pc, #272]	; (8003b14 <straight_table2+0x93c>)
 8003a02:	edd3 7a00 	vldr	s15, [r3]
 8003a06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a0e:	d900      	bls.n	8003a12 <straight_table2+0x83a>
 8003a10:	e03e      	b.n	8003a90 <straight_table2+0x8b8>
			   NoWallDisplacementR45>=input_displacement+CUTPLACE_TO_CENTER_R45 ){
 8003a12:	edd7 7a05 	vldr	s15, [r7, #20]
 8003a16:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003a1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a1e:	4b3e      	ldr	r3, [pc, #248]	; (8003b18 <straight_table2+0x940>)
 8003a20:	edd3 7a00 	vldr	s15, [r3]
			if(NoWallDisplacementL45>=input_displacement+CUTPLACE_TO_CENTER_L45 &&
 8003a24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a2c:	d900      	bls.n	8003a30 <straight_table2+0x858>
 8003a2e:	e02f      	b.n	8003a90 <straight_table2+0x8b8>
				g_acc_flag=4;
 8003a30:	4b31      	ldr	r3, [pc, #196]	; (8003af8 <straight_table2+0x920>)
 8003a32:	2204      	movs	r2, #4
 8003a34:	701a      	strb	r2, [r3, #0]
				break;
 8003a36:	e030      	b.n	8003a9a <straight_table2+0x8c2>
			}
		}else if(motor_mode.WallCutMode==3){
 8003a38:	78fb      	ldrb	r3, [r7, #3]
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d112      	bne.n	8003a64 <straight_table2+0x88c>
			if(NoWallDisplacementR45slant2>=input_displacement+CUTPLACE_TO_CENTER_R45_SLANT ){
 8003a3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003a42:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8003a46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a4a:	4b34      	ldr	r3, [pc, #208]	; (8003b1c <straight_table2+0x944>)
 8003a4c:	edd3 7a00 	vldr	s15, [r3]
 8003a50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a58:	d900      	bls.n	8003a5c <straight_table2+0x884>
 8003a5a:	e019      	b.n	8003a90 <straight_table2+0x8b8>
				g_acc_flag=4;
 8003a5c:	4b26      	ldr	r3, [pc, #152]	; (8003af8 <straight_table2+0x920>)
 8003a5e:	2204      	movs	r2, #4
 8003a60:	701a      	strb	r2, [r3, #0]
				break;
 8003a62:	e01a      	b.n	8003a9a <straight_table2+0x8c2>
			}
		}else if(motor_mode.WallCutMode==4){
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d112      	bne.n	8003a90 <straight_table2+0x8b8>
			if(NoWallDisplacementL45slant2>=input_displacement+CUTPLACE_TO_CENTER_L45_SLANT){
 8003a6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8003a6e:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8003a72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a76:	4b22      	ldr	r3, [pc, #136]	; (8003b00 <straight_table2+0x928>)
 8003a78:	edd3 7a00 	vldr	s15, [r3]
 8003a7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a84:	d900      	bls.n	8003a88 <straight_table2+0x8b0>
 8003a86:	e003      	b.n	8003a90 <straight_table2+0x8b8>
				g_acc_flag=4;
 8003a88:	4b1b      	ldr	r3, [pc, #108]	; (8003af8 <straight_table2+0x920>)
 8003a8a:	2204      	movs	r2, #4
 8003a8c:	701a      	strb	r2, [r3, #0]
				break;
 8003a8e:	e004      	b.n	8003a9a <straight_table2+0x8c2>
	while (g_acc_flag!=4){
 8003a90:	4b19      	ldr	r3, [pc, #100]	; (8003af8 <straight_table2+0x920>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d185      	bne.n	80039a6 <straight_table2+0x7ce>
			}
		}

	}
	if(input_end_velocity==0){//BREAK
 8003a9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a9e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aa6:	d105      	bne.n	8003ab4 <straight_table2+0x8dc>
		wait_ms_NoReset(100);
 8003aa8:	2064      	movs	r0, #100	; 0x64
 8003aaa:	f003 fc0d 	bl	80072c8 <wait_ms_NoReset>
		modeacc = 0;
 8003aae:	4b1c      	ldr	r3, [pc, #112]	; (8003b20 <straight_table2+0x948>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	701a      	strb	r2, [r3, #0]
	}
//	modeacc = 0;

	E_distanceL = E_distanceL - input_displacement;
 8003ab4:	4b1b      	ldr	r3, [pc, #108]	; (8003b24 <straight_table2+0x94c>)
 8003ab6:	ed93 7a00 	vldr	s14, [r3]
 8003aba:	edd7 7a05 	vldr	s15, [r7, #20]
 8003abe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ac2:	4b18      	ldr	r3, [pc, #96]	; (8003b24 <straight_table2+0x94c>)
 8003ac4:	edc3 7a00 	vstr	s15, [r3]
	E_distanceR = E_distanceR - input_displacement;
 8003ac8:	4b17      	ldr	r3, [pc, #92]	; (8003b28 <straight_table2+0x950>)
 8003aca:	ed93 7a00 	vldr	s14, [r3]
 8003ace:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ad2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ad6:	4b14      	ldr	r3, [pc, #80]	; (8003b28 <straight_table2+0x950>)
 8003ad8:	edc3 7a00 	vstr	s15, [r3]
	pl_DriveMotor_stop();//
 8003adc:	f003 f956 	bl	8006d8c <pl_DriveMotor_stop>

	}

	return straight.velocity;
 8003ae0:	4b06      	ldr	r3, [pc, #24]	; (8003afc <straight_table2+0x924>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	ee07 3a90 	vmov	s15, r3



}
 8003ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8003aec:	3720      	adds	r7, #32
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	20000514 	.word	0x20000514
 8003af8:	200007e4 	.word	0x200007e4
 8003afc:	200004b8 	.word	0x200004b8
 8003b00:	200005c8 	.word	0x200005c8
 8003b04:	428c0000 	.word	0x428c0000
 8003b08:	200005d4 	.word	0x200005d4
 8003b0c:	200005b0 	.word	0x200005b0
 8003b10:	200005ac 	.word	0x200005ac
 8003b14:	200005b8 	.word	0x200005b8
 8003b18:	200005b4 	.word	0x200005b4
 8003b1c:	200005c4 	.word	0x200005c4
 8003b20:	20000508 	.word	0x20000508
 8003b24:	20000200 	.word	0x20000200
 8003b28:	20000204 	.word	0x20000204

08003b2c <turning_table2>:
	E_distanceR = E_distanceR - input_displacement;
	pl_DriveMotor_stop();//
}

float turning_table2(float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration) {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b088      	sub	sp, #32
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	ed87 0a05 	vstr	s0, [r7, #20]
 8003b36:	edc7 0a04 	vstr	s1, [r7, #16]
 8003b3a:	ed87 1a03 	vstr	s2, [r7, #12]
 8003b3e:	edc7 1a02 	vstr	s3, [r7, #8]
 8003b42:	ed87 2a01 	vstr	s4, [r7, #4]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 8003b46:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b4a:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 8003b4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b52:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003b56:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 8003b5a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003b5e:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8003b62:	ed97 7a01 	vldr	s14, [r7, #4]
 8003b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b6a:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 8003b6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b7a:	d505      	bpl.n	8003b88 <turning_table2+0x5c>
 8003b7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b80:	eef1 7a67 	vneg.f32	s15, s15
 8003b84:	edc7 7a01 	vstr	s15, [r7, #4]

	Trapezoid_turning.displacement = input_displacement;
 8003b88:	4a65      	ldr	r2, [pc, #404]	; (8003d20 <turning_table2+0x1f4>)
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	6013      	str	r3, [r2, #0]
	Trapezoid_turning.start_velocity = input_start_velocity;
 8003b8e:	4a64      	ldr	r2, [pc, #400]	; (8003d20 <turning_table2+0x1f4>)
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	6053      	str	r3, [r2, #4]
	Trapezoid_turning.end_velocity = input_end_velocity;
 8003b94:	4a62      	ldr	r2, [pc, #392]	; (8003d20 <turning_table2+0x1f4>)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6093      	str	r3, [r2, #8]
	Trapezoid_turning.count_velocity = input_count_velocity;
 8003b9a:	4a61      	ldr	r2, [pc, #388]	; (8003d20 <turning_table2+0x1f4>)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	60d3      	str	r3, [r2, #12]
	Trapezoid_turning.acceleration = input_acceleration;
 8003ba0:	4a5f      	ldr	r2, [pc, #380]	; (8003d20 <turning_table2+0x1f4>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){turning.acceleration = input_acceleration;
 8003ba6:	edd7 7a02 	vldr	s15, [r7, #8]
 8003baa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb2:	db03      	blt.n	8003bbc <turning_table2+0x90>
 8003bb4:	4a5b      	ldr	r2, [pc, #364]	; (8003d24 <turning_table2+0x1f8>)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6053      	str	r3, [r2, #4]
 8003bba:	e006      	b.n	8003bca <turning_table2+0x9e>
	}else{turning.acceleration = -input_acceleration;}
 8003bbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bc0:	eef1 7a67 	vneg.f32	s15, s15
 8003bc4:	4b57      	ldr	r3, [pc, #348]	; (8003d24 <turning_table2+0x1f8>)
 8003bc6:	edc3 7a01 	vstr	s15, [r3, #4]
	turning.velocity = input_start_velocity;
 8003bca:	4a56      	ldr	r2, [pc, #344]	; (8003d24 <turning_table2+0x1f8>)
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	6013      	str	r3, [r2, #0]
	turning.displacement = 0;
 8003bd0:	4b54      	ldr	r3, [pc, #336]	; (8003d24 <turning_table2+0x1f8>)
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	609a      	str	r2, [r3, #8]
	straight.velocity = 0;
 8003bd8:	4b53      	ldr	r3, [pc, #332]	; (8003d28 <turning_table2+0x1fc>)
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
	straight.acceleration = 0;
 8003be0:	4b51      	ldr	r3, [pc, #324]	; (8003d28 <turning_table2+0x1fc>)
 8003be2:	f04f 0200 	mov.w	r2, #0
 8003be6:	605a      	str	r2, [r3, #4]
	straight.displacement = 0;
 8003be8:	4b4f      	ldr	r3, [pc, #316]	; (8003d28 <turning_table2+0x1fc>)
 8003bea:	f04f 0200 	mov.w	r2, #0
 8003bee:	609a      	str	r2, [r3, #8]
	g_MotorEnd_flag=0;
 8003bf0:	4b4e      	ldr	r3, [pc, #312]	; (8003d2c <turning_table2+0x200>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	701a      	strb	r2, [r3, #0]
	g_acc_flag=1;
 8003bf6:	4b4e      	ldr	r3, [pc, #312]	; (8003d30 <turning_table2+0x204>)
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;turning.acceleration = input_acceleration;}
 8003bfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c08:	dd0e      	ble.n	8003c28 <turning_table2+0xfc>
 8003c0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8003c0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c1a:	dd05      	ble.n	8003c28 <turning_table2+0xfc>
 8003c1c:	4b44      	ldr	r3, [pc, #272]	; (8003d30 <turning_table2+0x204>)
 8003c1e:	2205      	movs	r2, #5
 8003c20:	701a      	strb	r2, [r3, #0]
 8003c22:	4a40      	ldr	r2, [pc, #256]	; (8003d24 <turning_table2+0x1f8>)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;turning.acceleration = -input_acceleration;}
 8003c28:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c34:	dd14      	ble.n	8003c60 <turning_table2+0x134>
 8003c36:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c3a:	eef1 7a67 	vneg.f32	s15, s15
 8003c3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003c42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c4a:	d509      	bpl.n	8003c60 <turning_table2+0x134>
 8003c4c:	4b38      	ldr	r3, [pc, #224]	; (8003d30 <turning_table2+0x204>)
 8003c4e:	2206      	movs	r2, #6
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c56:	eef1 7a67 	vneg.f32	s15, s15
 8003c5a:	4b32      	ldr	r3, [pc, #200]	; (8003d24 <turning_table2+0x1f8>)
 8003c5c:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;turning.acceleration = -input_acceleration;}
 8003c60:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c6c:	d514      	bpl.n	8003c98 <turning_table2+0x16c>
 8003c6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c72:	eef1 7a67 	vneg.f32	s15, s15
 8003c76:	ed97 7a07 	vldr	s14, [r7, #28]
 8003c7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c82:	dd09      	ble.n	8003c98 <turning_table2+0x16c>
 8003c84:	4b2a      	ldr	r3, [pc, #168]	; (8003d30 <turning_table2+0x204>)
 8003c86:	2205      	movs	r2, #5
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c8e:	eef1 7a67 	vneg.f32	s15, s15
 8003c92:	4b24      	ldr	r3, [pc, #144]	; (8003d24 <turning_table2+0x1f8>)
 8003c94:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;turning.acceleration = input_acceleration;}
 8003c98:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca4:	d50e      	bpl.n	8003cc4 <turning_table2+0x198>
 8003ca6:	ed97 7a07 	vldr	s14, [r7, #28]
 8003caa:	edd7 7a05 	vldr	s15, [r7, #20]
 8003cae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cb6:	d505      	bpl.n	8003cc4 <turning_table2+0x198>
 8003cb8:	4b1d      	ldr	r3, [pc, #116]	; (8003d30 <turning_table2+0x204>)
 8003cba:	2206      	movs	r2, #6
 8003cbc:	701a      	strb	r2, [r3, #0]
 8003cbe:	4a19      	ldr	r2, [pc, #100]	; (8003d24 <turning_table2+0x1f8>)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6053      	str	r3, [r2, #4]
	modeacc = 2;
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	; (8003d34 <turning_table2+0x208>)
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_start();
 8003cca:	f003 f851 	bl	8006d70 <pl_DriveMotor_start>
	while (g_acc_flag!=4){
 8003cce:	bf00      	nop
 8003cd0:	4b17      	ldr	r3, [pc, #92]	; (8003d30 <turning_table2+0x204>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d1fa      	bne.n	8003cd0 <turning_table2+0x1a4>

	}
	if(input_end_velocity==0){//BREAK
 8003cda:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cde:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce6:	d106      	bne.n	8003cf6 <turning_table2+0x1ca>
		wait_ms_NoReset(300);
 8003ce8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003cec:	f003 faec 	bl	80072c8 <wait_ms_NoReset>
		modeacc = 0;
 8003cf0:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <turning_table2+0x208>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	701a      	strb	r2, [r3, #0]
	}
//	modeacc = 0;

	angle = angle - input_displacement;
 8003cf6:	4b10      	ldr	r3, [pc, #64]	; (8003d38 <turning_table2+0x20c>)
 8003cf8:	ed93 7a00 	vldr	s14, [r3]
 8003cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <turning_table2+0x20c>)
 8003d06:	edc3 7a00 	vstr	s15, [r3]

	pl_DriveMotor_stop();
 8003d0a:	f003 f83f 	bl	8006d8c <pl_DriveMotor_stop>

	return turning.velocity;
 8003d0e:	4b05      	ldr	r3, [pc, #20]	; (8003d24 <turning_table2+0x1f8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	ee07 3a90 	vmov	s15, r3
}
 8003d16:	eeb0 0a67 	vmov.f32	s0, s15
 8003d1a:	3720      	adds	r7, #32
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	200004e4 	.word	0x200004e4
 8003d24:	200004c4 	.word	0x200004c4
 8003d28:	200004b8 	.word	0x200004b8
 8003d2c:	200007e5 	.word	0x200007e5
 8003d30:	200007e4 	.word	0x200007e4
 8003d34:	20000508 	.word	0x20000508
 8003d38:	20000244 	.word	0x20000244

08003d3c <no_angle>:
	pl_DriveMotor_stop();

	return turning.velocity;
}

void no_angle(void){
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	af00      	add	r7, sp, #0
	turning.acceleration = 0;
 8003d40:	4b1c      	ldr	r3, [pc, #112]	; (8003db4 <no_angle+0x78>)
 8003d42:	f04f 0200 	mov.w	r2, #0
 8003d46:	605a      	str	r2, [r3, #4]
	turning.velocity = 0;
 8003d48:	4b1a      	ldr	r3, [pc, #104]	; (8003db4 <no_angle+0x78>)
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]
	turning.displacement = 0;
 8003d50:	4b18      	ldr	r3, [pc, #96]	; (8003db4 <no_angle+0x78>)
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	609a      	str	r2, [r3, #8]
	straight.velocity = 0;
 8003d58:	4b17      	ldr	r3, [pc, #92]	; (8003db8 <no_angle+0x7c>)
 8003d5a:	f04f 0200 	mov.w	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]
	straight.acceleration = 0;
 8003d60:	4b15      	ldr	r3, [pc, #84]	; (8003db8 <no_angle+0x7c>)
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	605a      	str	r2, [r3, #4]
	straight.displacement = 0;
 8003d68:	4b13      	ldr	r3, [pc, #76]	; (8003db8 <no_angle+0x7c>)
 8003d6a:	f04f 0200 	mov.w	r2, #0
 8003d6e:	609a      	str	r2, [r3, #8]

	modeacc = 3;
 8003d70:	4b12      	ldr	r3, [pc, #72]	; (8003dbc <no_angle+0x80>)
 8003d72:	2203      	movs	r2, #3
 8003d74:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_start();
 8003d76:	f002 fffb 	bl	8006d70 <pl_DriveMotor_start>
	while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8003d7a:	e002      	b.n	8003d82 <no_angle+0x46>
		HAL_Delay(1);
 8003d7c:	2001      	movs	r0, #1
 8003d7e:	f006 feeb 	bl	800ab58 <HAL_Delay>
	while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8003d82:	4b0f      	ldr	r3, [pc, #60]	; (8003dc0 <no_angle+0x84>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003d8a:	ddf7      	ble.n	8003d7c <no_angle+0x40>
 8003d8c:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <no_angle+0x84>)
 8003d8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003d92:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003d96:	ddf1      	ble.n	8003d7c <no_angle+0x40>
 8003d98:	4b09      	ldr	r3, [pc, #36]	; (8003dc0 <no_angle+0x84>)
 8003d9a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003d9e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003da2:	ddeb      	ble.n	8003d7c <no_angle+0x40>
//		if(record_time >= max_record_time){
//			break;
//		}
	}
	modeacc = 0;
 8003da4:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <no_angle+0x80>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_stop();
 8003daa:	f002 ffef 	bl	8006d8c <pl_DriveMotor_stop>

}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	200004c4 	.word	0x200004c4
 8003db8:	200004b8 	.word	0x200004b8
 8003dbc:	20000508 	.word	0x20000508
 8003dc0:	20000298 	.word	0x20000298
 8003dc4:	00000000 	.word	0x00000000

08003dc8 <mollifier_slalom_table>:


void mollifier_slalom_table(float input_center_velocity,float input_displacement, float input_max_turning_velocity) {
 8003dc8:	b5b0      	push	{r4, r5, r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	ed87 0a03 	vstr	s0, [r7, #12]
 8003dd2:	edc7 0a02 	vstr	s1, [r7, #8]
 8003dd6:	ed87 1a01 	vstr	s2, [r7, #4]

	// 

	Mollifier_turning.center_velocity = input_center_velocity;
 8003dda:	4a3d      	ldr	r2, [pc, #244]	; (8003ed0 <mollifier_slalom_table+0x108>)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6053      	str	r3, [r2, #4]
	Mollifier_turning.displacement = input_displacement;
 8003de0:	4a3b      	ldr	r2, [pc, #236]	; (8003ed0 <mollifier_slalom_table+0x108>)
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	6013      	str	r3, [r2, #0]
	Mollifier_turning.max_turning_velocity = input_max_turning_velocity;
 8003de6:	4a3a      	ldr	r2, [pc, #232]	; (8003ed0 <mollifier_slalom_table+0x108>)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6093      	str	r3, [r2, #8]


	turning.velocity = 0;
 8003dec:	4b39      	ldr	r3, [pc, #228]	; (8003ed4 <mollifier_slalom_table+0x10c>)
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]
	turning.displacement = 0;
 8003df4:	4b37      	ldr	r3, [pc, #220]	; (8003ed4 <mollifier_slalom_table+0x10c>)
 8003df6:	f04f 0200 	mov.w	r2, #0
 8003dfa:	609a      	str	r2, [r3, #8]
	straight.velocity = input_center_velocity;
 8003dfc:	4a36      	ldr	r2, [pc, #216]	; (8003ed8 <mollifier_slalom_table+0x110>)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6013      	str	r3, [r2, #0]
	straight.acceleration = 0;
 8003e02:	4b35      	ldr	r3, [pc, #212]	; (8003ed8 <mollifier_slalom_table+0x110>)
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	605a      	str	r2, [r3, #4]
	straight.displacement = 0;
 8003e0a:	4b33      	ldr	r3, [pc, #204]	; (8003ed8 <mollifier_slalom_table+0x110>)
 8003e0c:	f04f 0200 	mov.w	r2, #0
 8003e10:	609a      	str	r2, [r3, #8]
	g_MotorEnd_flag=0;
 8003e12:	4b32      	ldr	r3, [pc, #200]	; (8003edc <mollifier_slalom_table+0x114>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	701a      	strb	r2, [r3, #0]
	g_acc_flag=1;
 8003e18:	4b31      	ldr	r3, [pc, #196]	; (8003ee0 <mollifier_slalom_table+0x118>)
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	701a      	strb	r2, [r3, #0]
	mollifier_timer=-fabs(input_displacement)/MOLLIFIER_INTEGRAL*exp(-1)/input_max_turning_velocity;
 8003e1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e22:	eef0 7ae7 	vabs.f32	s15, s15
 8003e26:	ee17 0a90 	vmov	r0, s15
 8003e2a:	f7fc fbb5 	bl	8000598 <__aeabi_f2d>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4614      	mov	r4, r2
 8003e34:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003e38:	a321      	add	r3, pc, #132	; (adr r3, 8003ec0 <mollifier_slalom_table+0xf8>)
 8003e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3e:	4620      	mov	r0, r4
 8003e40:	4629      	mov	r1, r5
 8003e42:	f7fc fd2b 	bl	800089c <__aeabi_ddiv>
 8003e46:	4602      	mov	r2, r0
 8003e48:	460b      	mov	r3, r1
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	a31e      	add	r3, pc, #120	; (adr r3, 8003ec8 <mollifier_slalom_table+0x100>)
 8003e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e54:	f7fc fbf8 	bl	8000648 <__aeabi_dmul>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4614      	mov	r4, r2
 8003e5e:	461d      	mov	r5, r3
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7fc fb99 	bl	8000598 <__aeabi_f2d>
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	4620      	mov	r0, r4
 8003e6c:	4629      	mov	r1, r5
 8003e6e:	f7fc fd15 	bl	800089c <__aeabi_ddiv>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	4610      	mov	r0, r2
 8003e78:	4619      	mov	r1, r3
 8003e7a:	f7fc febd 	bl	8000bf8 <__aeabi_d2f>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	4a18      	ldr	r2, [pc, #96]	; (8003ee4 <mollifier_slalom_table+0x11c>)
 8003e82:	6013      	str	r3, [r2, #0]
	modeacc = 6;
 8003e84:	4b18      	ldr	r3, [pc, #96]	; (8003ee8 <mollifier_slalom_table+0x120>)
 8003e86:	2206      	movs	r2, #6
 8003e88:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_start();
 8003e8a:	f002 ff71 	bl	8006d70 <pl_DriveMotor_start>
	while (g_acc_flag!=4){
 8003e8e:	bf00      	nop
 8003e90:	4b13      	ldr	r3, [pc, #76]	; (8003ee0 <mollifier_slalom_table+0x118>)
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d1fa      	bne.n	8003e90 <mollifier_slalom_table+0xc8>

	}
//	modeacc = 0;


	angle = angle - input_displacement;
 8003e9a:	4b14      	ldr	r3, [pc, #80]	; (8003eec <mollifier_slalom_table+0x124>)
 8003e9c:	ed93 7a00 	vldr	s14, [r3]
 8003ea0:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ea8:	4b10      	ldr	r3, [pc, #64]	; (8003eec <mollifier_slalom_table+0x124>)
 8003eaa:	edc3 7a00 	vstr	s15, [r3]

	pl_DriveMotor_stop();
 8003eae:	f002 ff6d 	bl	8006d8c <pl_DriveMotor_stop>

}
 8003eb2:	bf00      	nop
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bdb0      	pop	{r4, r5, r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	f3af 8000 	nop.w
 8003ec0:	f9db22d1 	.word	0xf9db22d1
 8003ec4:	3fdc6a7e 	.word	0x3fdc6a7e
 8003ec8:	362cef38 	.word	0x362cef38
 8003ecc:	3fd78b56 	.word	0x3fd78b56
 8003ed0:	200004f8 	.word	0x200004f8
 8003ed4:	200004c4 	.word	0x200004c4
 8003ed8:	200004b8 	.word	0x200004b8
 8003edc:	200007e5 	.word	0x200007e5
 8003ee0:	200007e4 	.word	0x200007e4
 8003ee4:	200007e0 	.word	0x200007e0
 8003ee8:	20000508 	.word	0x20000508
 8003eec:	20000244 	.word	0x20000244

08003ef0 <no_frontwall_straight>:


void no_frontwall_straight(void){
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
	turning.acceleration = 0;
 8003ef4:	4b16      	ldr	r3, [pc, #88]	; (8003f50 <no_frontwall_straight+0x60>)
 8003ef6:	f04f 0200 	mov.w	r2, #0
 8003efa:	605a      	str	r2, [r3, #4]
	turning.velocity = 0;
 8003efc:	4b14      	ldr	r3, [pc, #80]	; (8003f50 <no_frontwall_straight+0x60>)
 8003efe:	f04f 0200 	mov.w	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
	turning.displacement = 0;
 8003f04:	4b12      	ldr	r3, [pc, #72]	; (8003f50 <no_frontwall_straight+0x60>)
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	609a      	str	r2, [r3, #8]
	straight.velocity = 0;
 8003f0c:	4b11      	ldr	r3, [pc, #68]	; (8003f54 <no_frontwall_straight+0x64>)
 8003f0e:	f04f 0200 	mov.w	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]
	straight.acceleration = 0;
 8003f14:	4b0f      	ldr	r3, [pc, #60]	; (8003f54 <no_frontwall_straight+0x64>)
 8003f16:	f04f 0200 	mov.w	r2, #0
 8003f1a:	605a      	str	r2, [r3, #4]
	straight.displacement = 0;
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <no_frontwall_straight+0x64>)
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	609a      	str	r2, [r3, #8]

	g_FrontWallControl_mode=1;
 8003f24:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <no_frontwall_straight+0x68>)
 8003f26:	2201      	movs	r2, #1
 8003f28:	701a      	strb	r2, [r3, #0]
	modeacc = 5;
 8003f2a:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <no_frontwall_straight+0x6c>)
 8003f2c:	2205      	movs	r2, #5
 8003f2e:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_start();
 8003f30:	f002 ff1e 	bl	8006d70 <pl_DriveMotor_start>
	wait_ms_NoReset(150);
 8003f34:	2096      	movs	r0, #150	; 0x96
 8003f36:	f003 f9c7 	bl	80072c8 <wait_ms_NoReset>
//		HAL_Delay(1);
////		if(record_time >= max_record_time){
////			break;
////		}
//	}
	g_FrontWallControl_mode=0;
 8003f3a:	4b07      	ldr	r3, [pc, #28]	; (8003f58 <no_frontwall_straight+0x68>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	701a      	strb	r2, [r3, #0]
	modeacc = 0;
 8003f40:	4b06      	ldr	r3, [pc, #24]	; (8003f5c <no_frontwall_straight+0x6c>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_stop();
 8003f46:	f002 ff21 	bl	8006d8c <pl_DriveMotor_stop>

}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	200004c4 	.word	0x200004c4
 8003f54:	200004b8 	.word	0x200004b8
 8003f58:	20000571 	.word	0x20000571
 8003f5c:	20000508 	.word	0x20000508

08003f60 <straight_table_ff>:




float straight_table_ff(float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration) {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	ed87 0a05 	vstr	s0, [r7, #20]
 8003f6a:	edc7 0a04 	vstr	s1, [r7, #16]
 8003f6e:	ed87 1a03 	vstr	s2, [r7, #12]
 8003f72:	edc7 1a02 	vstr	s3, [r7, #8]
 8003f76:	ed87 2a01 	vstr	s4, [r7, #4]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 8003f7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f7e:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 8003f82:	edd7 7a04 	vldr	s15, [r7, #16]
 8003f86:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003f8a:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 8003f8e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003f92:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8003f96:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f9e:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 8003fa2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fa6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fae:	d505      	bpl.n	8003fbc <straight_table_ff+0x5c>
 8003fb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fb4:	eef1 7a67 	vneg.f32	s15, s15
 8003fb8:	edc7 7a01 	vstr	s15, [r7, #4]
	Ksp = 0;//3//P*****************************************************
 8003fbc:	4b76      	ldr	r3, [pc, #472]	; (8004198 <straight_table_ff+0x238>)
 8003fbe:	f04f 0200 	mov.w	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
	Ksi = 0;//5//43//I*****************************************************
 8003fc4:	4b75      	ldr	r3, [pc, #468]	; (800419c <straight_table_ff+0x23c>)
 8003fc6:	f04f 0200 	mov.w	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
	Ksd = 0;//D*****************************************************
 8003fcc:	4b74      	ldr	r3, [pc, #464]	; (80041a0 <straight_table_ff+0x240>)
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
	Ktp = 0;//295//P*****************************************************
 8003fd4:	4b73      	ldr	r3, [pc, #460]	; (80041a4 <straight_table_ff+0x244>)
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	601a      	str	r2, [r3, #0]
	Kti = 0;//1//.6//I*****************************************************
 8003fdc:	4b72      	ldr	r3, [pc, #456]	; (80041a8 <straight_table_ff+0x248>)
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]
//	Ktifun = 0.01;//1//.6//I*****************************************************
	Ktd = 0;
 8003fe4:	4b71      	ldr	r3, [pc, #452]	; (80041ac <straight_table_ff+0x24c>)
 8003fe6:	f04f 0200 	mov.w	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]


	Trapezoid_straight.displacement = input_displacement;
 8003fec:	4a70      	ldr	r2, [pc, #448]	; (80041b0 <straight_table_ff+0x250>)
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	6013      	str	r3, [r2, #0]
	Trapezoid_straight.start_velocity = input_start_velocity;
 8003ff2:	4a6f      	ldr	r2, [pc, #444]	; (80041b0 <straight_table_ff+0x250>)
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	6053      	str	r3, [r2, #4]
	Trapezoid_straight.end_velocity = input_end_velocity;
 8003ff8:	4a6d      	ldr	r2, [pc, #436]	; (80041b0 <straight_table_ff+0x250>)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6093      	str	r3, [r2, #8]
	Trapezoid_straight.count_velocity = input_count_velocity;
 8003ffe:	4a6c      	ldr	r2, [pc, #432]	; (80041b0 <straight_table_ff+0x250>)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	60d3      	str	r3, [r2, #12]
	Trapezoid_straight.acceleration = input_acceleration;
 8004004:	4a6a      	ldr	r2, [pc, #424]	; (80041b0 <straight_table_ff+0x250>)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){straight.acceleration = input_acceleration;
 800400a:	edd7 7a02 	vldr	s15, [r7, #8]
 800400e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004016:	db03      	blt.n	8004020 <straight_table_ff+0xc0>
 8004018:	4a66      	ldr	r2, [pc, #408]	; (80041b4 <straight_table_ff+0x254>)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6053      	str	r3, [r2, #4]
 800401e:	e006      	b.n	800402e <straight_table_ff+0xce>
	}else{straight.acceleration = -input_acceleration;}
 8004020:	edd7 7a01 	vldr	s15, [r7, #4]
 8004024:	eef1 7a67 	vneg.f32	s15, s15
 8004028:	4b62      	ldr	r3, [pc, #392]	; (80041b4 <straight_table_ff+0x254>)
 800402a:	edc3 7a01 	vstr	s15, [r3, #4]
	straight.velocity = input_start_velocity;
 800402e:	4a61      	ldr	r2, [pc, #388]	; (80041b4 <straight_table_ff+0x254>)
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	6013      	str	r3, [r2, #0]
	straight.displacement = 0;
 8004034:	4b5f      	ldr	r3, [pc, #380]	; (80041b4 <straight_table_ff+0x254>)
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	609a      	str	r2, [r3, #8]
	turning.velocity = 0;
 800403c:	4b5e      	ldr	r3, [pc, #376]	; (80041b8 <straight_table_ff+0x258>)
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
	turning.acceleration = 0;
 8004044:	4b5c      	ldr	r3, [pc, #368]	; (80041b8 <straight_table_ff+0x258>)
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	605a      	str	r2, [r3, #4]
	turning.displacement = 0;
 800404c:	4b5a      	ldr	r3, [pc, #360]	; (80041b8 <straight_table_ff+0x258>)
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	609a      	str	r2, [r3, #8]
	g_MotorEnd_flag=0;
 8004054:	4b59      	ldr	r3, [pc, #356]	; (80041bc <straight_table_ff+0x25c>)
 8004056:	2200      	movs	r2, #0
 8004058:	701a      	strb	r2, [r3, #0]
	g_acc_flag=1;
 800405a:	4b59      	ldr	r3, [pc, #356]	; (80041c0 <straight_table_ff+0x260>)
 800405c:	2201      	movs	r2, #1
 800405e:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;straight.acceleration = input_acceleration;}
 8004060:	edd7 7a05 	vldr	s15, [r7, #20]
 8004064:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800406c:	dd0e      	ble.n	800408c <straight_table_ff+0x12c>
 800406e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004072:	edd7 7a05 	vldr	s15, [r7, #20]
 8004076:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800407a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800407e:	dd05      	ble.n	800408c <straight_table_ff+0x12c>
 8004080:	4b4f      	ldr	r3, [pc, #316]	; (80041c0 <straight_table_ff+0x260>)
 8004082:	2205      	movs	r2, #5
 8004084:	701a      	strb	r2, [r3, #0]
 8004086:	4a4b      	ldr	r2, [pc, #300]	; (80041b4 <straight_table_ff+0x254>)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;straight.acceleration = -input_acceleration;}
 800408c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004090:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004098:	dd14      	ble.n	80040c4 <straight_table_ff+0x164>
 800409a:	edd7 7a05 	vldr	s15, [r7, #20]
 800409e:	eef1 7a67 	vneg.f32	s15, s15
 80040a2:	ed97 7a07 	vldr	s14, [r7, #28]
 80040a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80040aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ae:	d509      	bpl.n	80040c4 <straight_table_ff+0x164>
 80040b0:	4b43      	ldr	r3, [pc, #268]	; (80041c0 <straight_table_ff+0x260>)
 80040b2:	2206      	movs	r2, #6
 80040b4:	701a      	strb	r2, [r3, #0]
 80040b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80040ba:	eef1 7a67 	vneg.f32	s15, s15
 80040be:	4b3d      	ldr	r3, [pc, #244]	; (80041b4 <straight_table_ff+0x254>)
 80040c0:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;straight.acceleration = -input_acceleration;}
 80040c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80040c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040d0:	d514      	bpl.n	80040fc <straight_table_ff+0x19c>
 80040d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80040d6:	eef1 7a67 	vneg.f32	s15, s15
 80040da:	ed97 7a07 	vldr	s14, [r7, #28]
 80040de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80040e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040e6:	dd09      	ble.n	80040fc <straight_table_ff+0x19c>
 80040e8:	4b35      	ldr	r3, [pc, #212]	; (80041c0 <straight_table_ff+0x260>)
 80040ea:	2205      	movs	r2, #5
 80040ec:	701a      	strb	r2, [r3, #0]
 80040ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80040f2:	eef1 7a67 	vneg.f32	s15, s15
 80040f6:	4b2f      	ldr	r3, [pc, #188]	; (80041b4 <straight_table_ff+0x254>)
 80040f8:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;straight.acceleration = input_acceleration;}
 80040fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004100:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004108:	d50e      	bpl.n	8004128 <straight_table_ff+0x1c8>
 800410a:	ed97 7a07 	vldr	s14, [r7, #28]
 800410e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411a:	d505      	bpl.n	8004128 <straight_table_ff+0x1c8>
 800411c:	4b28      	ldr	r3, [pc, #160]	; (80041c0 <straight_table_ff+0x260>)
 800411e:	2206      	movs	r2, #6
 8004120:	701a      	strb	r2, [r3, #0]
 8004122:	4a24      	ldr	r2, [pc, #144]	; (80041b4 <straight_table_ff+0x254>)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6053      	str	r3, [r2, #4]
	modeacc = 1;
 8004128:	4b26      	ldr	r3, [pc, #152]	; (80041c4 <straight_table_ff+0x264>)
 800412a:	2201      	movs	r2, #1
 800412c:	701a      	strb	r2, [r3, #0]
	pl_DriveMotor_start();
 800412e:	f002 fe1f 	bl	8006d70 <pl_DriveMotor_start>


	while (g_acc_flag!=4){
 8004132:	bf00      	nop
 8004134:	4b22      	ldr	r3, [pc, #136]	; (80041c0 <straight_table_ff+0x260>)
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b04      	cmp	r3, #4
 800413c:	d1fa      	bne.n	8004134 <straight_table_ff+0x1d4>


	}
	if(input_end_velocity==0){//BREAK
 800413e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004142:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414a:	d105      	bne.n	8004158 <straight_table_ff+0x1f8>
		wait_ms_NoReset(100);
 800414c:	2064      	movs	r0, #100	; 0x64
 800414e:	f003 f8bb 	bl	80072c8 <wait_ms_NoReset>
		modeacc = 0;
 8004152:	4b1c      	ldr	r3, [pc, #112]	; (80041c4 <straight_table_ff+0x264>)
 8004154:	2200      	movs	r2, #0
 8004156:	701a      	strb	r2, [r3, #0]
	}
//	modeacc = 0;

	E_distanceL = E_distanceL - input_displacement;
 8004158:	4b1b      	ldr	r3, [pc, #108]	; (80041c8 <straight_table_ff+0x268>)
 800415a:	ed93 7a00 	vldr	s14, [r3]
 800415e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004162:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004166:	4b18      	ldr	r3, [pc, #96]	; (80041c8 <straight_table_ff+0x268>)
 8004168:	edc3 7a00 	vstr	s15, [r3]
	E_distanceR = E_distanceR - input_displacement;
 800416c:	4b17      	ldr	r3, [pc, #92]	; (80041cc <straight_table_ff+0x26c>)
 800416e:	ed93 7a00 	vldr	s14, [r3]
 8004172:	edd7 7a05 	vldr	s15, [r7, #20]
 8004176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800417a:	4b14      	ldr	r3, [pc, #80]	; (80041cc <straight_table_ff+0x26c>)
 800417c:	edc3 7a00 	vstr	s15, [r3]
	pl_DriveMotor_stop();//
 8004180:	f002 fe04 	bl	8006d8c <pl_DriveMotor_stop>



	return straight.velocity;
 8004184:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <straight_table_ff+0x254>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	ee07 3a90 	vmov	s15, r3



}
 800418c:	eeb0 0a67 	vmov.f32	s0, s15
 8004190:	3720      	adds	r7, #32
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	20000534 	.word	0x20000534
 800419c:	20000538 	.word	0x20000538
 80041a0:	2000053c 	.word	0x2000053c
 80041a4:	20000540 	.word	0x20000540
 80041a8:	20000544 	.word	0x20000544
 80041ac:	20000548 	.word	0x20000548
 80041b0:	200004d0 	.word	0x200004d0
 80041b4:	200004b8 	.word	0x200004b8
 80041b8:	200004c4 	.word	0x200004c4
 80041bc:	200007e5 	.word	0x200007e5
 80041c0:	200007e4 	.word	0x200007e4
 80041c4:	20000508 	.word	0x20000508
 80041c8:	20000200 	.word	0x20000200
 80041cc:	20000204 	.word	0x20000204

080041d0 <turning_table_ff>:



float turning_table_ff(float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	ed87 0a05 	vstr	s0, [r7, #20]
 80041da:	edc7 0a04 	vstr	s1, [r7, #16]
 80041de:	ed87 1a03 	vstr	s2, [r7, #12]
 80041e2:	edc7 1a02 	vstr	s3, [r7, #8]
 80041e6:	ed87 2a01 	vstr	s4, [r7, #4]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 80041ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80041ee:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 80041f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80041f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80041fa:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 80041fe:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8004202:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8004206:	ed97 7a01 	vldr	s14, [r7, #4]
 800420a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800420e:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 8004212:	edd7 7a01 	vldr	s15, [r7, #4]
 8004216:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800421a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800421e:	d505      	bpl.n	800422c <turning_table_ff+0x5c>
 8004220:	edd7 7a01 	vldr	s15, [r7, #4]
 8004224:	eef1 7a67 	vneg.f32	s15, s15
 8004228:	edc7 7a01 	vstr	s15, [r7, #4]

	Ksp = 0;//3//P*****************************************************
 800422c:	4b71      	ldr	r3, [pc, #452]	; (80043f4 <turning_table_ff+0x224>)
 800422e:	f04f 0200 	mov.w	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
		Ksi = 0;//5//43//I*****************************************************
 8004234:	4b70      	ldr	r3, [pc, #448]	; (80043f8 <turning_table_ff+0x228>)
 8004236:	f04f 0200 	mov.w	r2, #0
 800423a:	601a      	str	r2, [r3, #0]
		Ksd = 0;//D*****************************************************
 800423c:	4b6f      	ldr	r3, [pc, #444]	; (80043fc <turning_table_ff+0x22c>)
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	601a      	str	r2, [r3, #0]
		Ktp = 0;//295//P*****************************************************
 8004244:	4b6e      	ldr	r3, [pc, #440]	; (8004400 <turning_table_ff+0x230>)
 8004246:	f04f 0200 	mov.w	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
		Kti = 0;//1//.6//I*****************************************************
 800424c:	4b6d      	ldr	r3, [pc, #436]	; (8004404 <turning_table_ff+0x234>)
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	601a      	str	r2, [r3, #0]
	//	Ktifun = 0.01;//1//.6//I*****************************************************
		Ktd = 0;
 8004254:	4b6c      	ldr	r3, [pc, #432]	; (8004408 <turning_table_ff+0x238>)
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

	Trapezoid_turning.displacement = input_displacement;
 800425c:	4a6b      	ldr	r2, [pc, #428]	; (800440c <turning_table_ff+0x23c>)
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	6013      	str	r3, [r2, #0]
	Trapezoid_turning.start_velocity = input_start_velocity;
 8004262:	4a6a      	ldr	r2, [pc, #424]	; (800440c <turning_table_ff+0x23c>)
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	6053      	str	r3, [r2, #4]
	Trapezoid_turning.end_velocity = input_end_velocity;
 8004268:	4a68      	ldr	r2, [pc, #416]	; (800440c <turning_table_ff+0x23c>)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6093      	str	r3, [r2, #8]
	Trapezoid_turning.count_velocity = input_count_velocity;
 800426e:	4a67      	ldr	r2, [pc, #412]	; (800440c <turning_table_ff+0x23c>)
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	60d3      	str	r3, [r2, #12]
	Trapezoid_turning.acceleration = input_acceleration;
 8004274:	4a65      	ldr	r2, [pc, #404]	; (800440c <turning_table_ff+0x23c>)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){turning.acceleration = input_acceleration;
 800427a:	edd7 7a02 	vldr	s15, [r7, #8]
 800427e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004286:	db03      	blt.n	8004290 <turning_table_ff+0xc0>
 8004288:	4a61      	ldr	r2, [pc, #388]	; (8004410 <turning_table_ff+0x240>)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6053      	str	r3, [r2, #4]
 800428e:	e006      	b.n	800429e <turning_table_ff+0xce>
	}else{turning.acceleration = -input_acceleration;}
 8004290:	edd7 7a01 	vldr	s15, [r7, #4]
 8004294:	eef1 7a67 	vneg.f32	s15, s15
 8004298:	4b5d      	ldr	r3, [pc, #372]	; (8004410 <turning_table_ff+0x240>)
 800429a:	edc3 7a01 	vstr	s15, [r3, #4]
	turning.velocity = input_start_velocity;
 800429e:	4a5c      	ldr	r2, [pc, #368]	; (8004410 <turning_table_ff+0x240>)
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	6013      	str	r3, [r2, #0]
	turning.displacement = 0;
 80042a4:	4b5a      	ldr	r3, [pc, #360]	; (8004410 <turning_table_ff+0x240>)
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	609a      	str	r2, [r3, #8]
	straight.velocity = 0;
 80042ac:	4b59      	ldr	r3, [pc, #356]	; (8004414 <turning_table_ff+0x244>)
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
	straight.acceleration = 0;
 80042b4:	4b57      	ldr	r3, [pc, #348]	; (8004414 <turning_table_ff+0x244>)
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	605a      	str	r2, [r3, #4]
	straight.displacement = 0;
 80042bc:	4b55      	ldr	r3, [pc, #340]	; (8004414 <turning_table_ff+0x244>)
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	609a      	str	r2, [r3, #8]
	g_MotorEnd_flag=0;
 80042c4:	4b54      	ldr	r3, [pc, #336]	; (8004418 <turning_table_ff+0x248>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	701a      	strb	r2, [r3, #0]
	g_acc_flag=1;
 80042ca:	4b54      	ldr	r3, [pc, #336]	; (800441c <turning_table_ff+0x24c>)
 80042cc:	2201      	movs	r2, #1
 80042ce:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;turning.acceleration = input_acceleration;}
 80042d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80042d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042dc:	dd0e      	ble.n	80042fc <turning_table_ff+0x12c>
 80042de:	ed97 7a07 	vldr	s14, [r7, #28]
 80042e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80042e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ee:	dd05      	ble.n	80042fc <turning_table_ff+0x12c>
 80042f0:	4b4a      	ldr	r3, [pc, #296]	; (800441c <turning_table_ff+0x24c>)
 80042f2:	2205      	movs	r2, #5
 80042f4:	701a      	strb	r2, [r3, #0]
 80042f6:	4a46      	ldr	r2, [pc, #280]	; (8004410 <turning_table_ff+0x240>)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;turning.acceleration = -input_acceleration;}
 80042fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004300:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004308:	dd14      	ble.n	8004334 <turning_table_ff+0x164>
 800430a:	edd7 7a05 	vldr	s15, [r7, #20]
 800430e:	eef1 7a67 	vneg.f32	s15, s15
 8004312:	ed97 7a07 	vldr	s14, [r7, #28]
 8004316:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800431a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431e:	d509      	bpl.n	8004334 <turning_table_ff+0x164>
 8004320:	4b3e      	ldr	r3, [pc, #248]	; (800441c <turning_table_ff+0x24c>)
 8004322:	2206      	movs	r2, #6
 8004324:	701a      	strb	r2, [r3, #0]
 8004326:	edd7 7a01 	vldr	s15, [r7, #4]
 800432a:	eef1 7a67 	vneg.f32	s15, s15
 800432e:	4b38      	ldr	r3, [pc, #224]	; (8004410 <turning_table_ff+0x240>)
 8004330:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;turning.acceleration = -input_acceleration;}
 8004334:	edd7 7a05 	vldr	s15, [r7, #20]
 8004338:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800433c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004340:	d514      	bpl.n	800436c <turning_table_ff+0x19c>
 8004342:	edd7 7a05 	vldr	s15, [r7, #20]
 8004346:	eef1 7a67 	vneg.f32	s15, s15
 800434a:	ed97 7a07 	vldr	s14, [r7, #28]
 800434e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004356:	dd09      	ble.n	800436c <turning_table_ff+0x19c>
 8004358:	4b30      	ldr	r3, [pc, #192]	; (800441c <turning_table_ff+0x24c>)
 800435a:	2205      	movs	r2, #5
 800435c:	701a      	strb	r2, [r3, #0]
 800435e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004362:	eef1 7a67 	vneg.f32	s15, s15
 8004366:	4b2a      	ldr	r3, [pc, #168]	; (8004410 <turning_table_ff+0x240>)
 8004368:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;turning.acceleration = input_acceleration;}
 800436c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004370:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004378:	d50e      	bpl.n	8004398 <turning_table_ff+0x1c8>
 800437a:	ed97 7a07 	vldr	s14, [r7, #28]
 800437e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800438a:	d505      	bpl.n	8004398 <turning_table_ff+0x1c8>
 800438c:	4b23      	ldr	r3, [pc, #140]	; (800441c <turning_table_ff+0x24c>)
 800438e:	2206      	movs	r2, #6
 8004390:	701a      	strb	r2, [r3, #0]
 8004392:	4a1f      	ldr	r2, [pc, #124]	; (8004410 <turning_table_ff+0x240>)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6053      	str	r3, [r2, #4]
	modeacc = 2;
 8004398:	4b21      	ldr	r3, [pc, #132]	; (8004420 <turning_table_ff+0x250>)
 800439a:	2202      	movs	r2, #2
 800439c:	701a      	strb	r2, [r3, #0]

	pl_DriveMotor_start();
 800439e:	f002 fce7 	bl	8006d70 <pl_DriveMotor_start>
	while (g_acc_flag!=4){
 80043a2:	bf00      	nop
 80043a4:	4b1d      	ldr	r3, [pc, #116]	; (800441c <turning_table_ff+0x24c>)
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d1fa      	bne.n	80043a4 <turning_table_ff+0x1d4>

	}
	if(input_end_velocity==0){//BREAK
 80043ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80043b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80043b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ba:	d106      	bne.n	80043ca <turning_table_ff+0x1fa>
		wait_ms_NoReset(300);
 80043bc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80043c0:	f002 ff82 	bl	80072c8 <wait_ms_NoReset>
		modeacc = 0;
 80043c4:	4b16      	ldr	r3, [pc, #88]	; (8004420 <turning_table_ff+0x250>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	701a      	strb	r2, [r3, #0]
	}
//	modeacc = 0;

	angle = angle - input_displacement;
 80043ca:	4b16      	ldr	r3, [pc, #88]	; (8004424 <turning_table_ff+0x254>)
 80043cc:	ed93 7a00 	vldr	s14, [r3]
 80043d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80043d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043d8:	4b12      	ldr	r3, [pc, #72]	; (8004424 <turning_table_ff+0x254>)
 80043da:	edc3 7a00 	vstr	s15, [r3]

	pl_DriveMotor_stop();
 80043de:	f002 fcd5 	bl	8006d8c <pl_DriveMotor_stop>

	return turning.velocity;
 80043e2:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <turning_table_ff+0x240>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	ee07 3a90 	vmov	s15, r3
}
 80043ea:	eeb0 0a67 	vmov.f32	s0, s15
 80043ee:	3720      	adds	r7, #32
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	20000534 	.word	0x20000534
 80043f8:	20000538 	.word	0x20000538
 80043fc:	2000053c 	.word	0x2000053c
 8004400:	20000540 	.word	0x20000540
 8004404:	20000544 	.word	0x20000544
 8004408:	20000548 	.word	0x20000548
 800440c:	200004e4 	.word	0x200004e4
 8004410:	200004c4 	.word	0x200004c4
 8004414:	200004b8 	.word	0x200004b8
 8004418:	200007e5 	.word	0x200007e5
 800441c:	200007e4 	.word	0x200007e4
 8004420:	20000508 	.word	0x20000508
 8004424:	20000244 	.word	0x20000244

08004428 <feedforward_const_accel>:
#include "CL_encoder.h"

void feedforward_const_accel(float *feedforward_straight,
		float straight_velocity, float straight_acceleration,
		float *feedforward_turning, float turning_velocity,
		float turning_acceleration) {
 8004428:	b5b0      	push	{r4, r5, r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af00      	add	r7, sp, #0
 800442e:	6178      	str	r0, [r7, #20]
 8004430:	ed87 0a04 	vstr	s0, [r7, #16]
 8004434:	edc7 0a03 	vstr	s1, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	ed87 1a01 	vstr	s2, [r7, #4]
 800443e:	edc7 1a00 	vstr	s3, [r7]

	if (straight_velocity >= 0) {
 8004442:	edd7 7a04 	vldr	s15, [r7, #16]
 8004446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800444a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800444e:	db7c      	blt.n	800454a <feedforward_const_accel+0x122>
		*feedforward_straight = (((Im * ng * straight_acceleration / 1000
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f7fc f8a1 	bl	8000598 <__aeabi_f2d>
 8004456:	a3c8      	add	r3, pc, #800	; (adr r3, 8004778 <feedforward_const_accel+0x350>)
 8004458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445c:	f7fc f8f4 	bl	8000648 <__aeabi_dmul>
 8004460:	4602      	mov	r2, r0
 8004462:	460b      	mov	r3, r1
 8004464:	4610      	mov	r0, r2
 8004466:	4619      	mov	r1, r3
 8004468:	f04f 0200 	mov.w	r2, #0
 800446c:	4bc6      	ldr	r3, [pc, #792]	; (8004788 <feedforward_const_accel+0x360>)
 800446e:	f7fc fa15 	bl	800089c <__aeabi_ddiv>
 8004472:	4602      	mov	r2, r0
 8004474:	460b      	mov	r3, r1
 8004476:	4610      	mov	r0, r2
 8004478:	4619      	mov	r1, r3
				/ TIRE_DIAMETER) + Tw) * Rm / kt)
 800447a:	a3b5      	add	r3, pc, #724	; (adr r3, 8004750 <feedforward_const_accel+0x328>)
 800447c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004480:	f7fc fa0c 	bl	800089c <__aeabi_ddiv>
 8004484:	4602      	mov	r2, r0
 8004486:	460b      	mov	r3, r1
 8004488:	4610      	mov	r0, r2
 800448a:	4619      	mov	r1, r3
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004494:	f7fc fa02 	bl	800089c <__aeabi_ddiv>
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4610      	mov	r0, r2
 800449e:	4619      	mov	r1, r3
 80044a0:	a3ad      	add	r3, pc, #692	; (adr r3, 8004758 <feedforward_const_accel+0x330>)
 80044a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a6:	f7fb ff19 	bl	80002dc <__adddf3>
 80044aa:	4602      	mov	r2, r0
 80044ac:	460b      	mov	r3, r1
 80044ae:	4610      	mov	r0, r2
 80044b0:	4619      	mov	r1, r3
 80044b2:	a3ab      	add	r3, pc, #684	; (adr r3, 8004760 <feedforward_const_accel+0x338>)
 80044b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b8:	f7fc f8c6 	bl	8000648 <__aeabi_dmul>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	4610      	mov	r0, r2
 80044c2:	4619      	mov	r1, r3
 80044c4:	a3a8      	add	r3, pc, #672	; (adr r3, 8004768 <feedforward_const_accel+0x340>)
 80044c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ca:	f7fc f9e7 	bl	800089c <__aeabi_ddiv>
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	4614      	mov	r4, r2
 80044d4:	461d      	mov	r5, r3
				+ (straight_velocity / 1000 * ng * kb / TIRE_DIAMETER);
 80044d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80044da:	eddf 6aac 	vldr	s13, [pc, #688]	; 800478c <feedforward_const_accel+0x364>
 80044de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044e2:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8004790 <feedforward_const_accel+0x368>
 80044e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044ea:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 80044ee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80044f2:	ee16 0a90 	vmov	r0, s13
 80044f6:	f7fc f84f 	bl	8000598 <__aeabi_f2d>
 80044fa:	a39d      	add	r3, pc, #628	; (adr r3, 8004770 <feedforward_const_accel+0x348>)
 80044fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004500:	f7fc f8a2 	bl	8000648 <__aeabi_dmul>
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4610      	mov	r0, r2
 800450a:	4619      	mov	r1, r3
 800450c:	a390      	add	r3, pc, #576	; (adr r3, 8004750 <feedforward_const_accel+0x328>)
 800450e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004512:	f7fc f9c3 	bl	800089c <__aeabi_ddiv>
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	4610      	mov	r0, r2
 800451c:	4619      	mov	r1, r3
 800451e:	f04f 0200 	mov.w	r2, #0
 8004522:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004526:	f7fc f9b9 	bl	800089c <__aeabi_ddiv>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4620      	mov	r0, r4
 8004530:	4629      	mov	r1, r5
 8004532:	f7fb fed3 	bl	80002dc <__adddf3>
 8004536:	4602      	mov	r2, r0
 8004538:	460b      	mov	r3, r1
 800453a:	4610      	mov	r0, r2
 800453c:	4619      	mov	r1, r3
 800453e:	f7fc fb5b 	bl	8000bf8 <__aeabi_d2f>
 8004542:	4602      	mov	r2, r0
		*feedforward_straight = (((Im * ng * straight_acceleration / 1000
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	e07b      	b.n	8004642 <feedforward_const_accel+0x21a>
	} else {
		*feedforward_straight = (((Im * ng * straight_acceleration / 1000
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f7fc f824 	bl	8000598 <__aeabi_f2d>
 8004550:	a389      	add	r3, pc, #548	; (adr r3, 8004778 <feedforward_const_accel+0x350>)
 8004552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004556:	f7fc f877 	bl	8000648 <__aeabi_dmul>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4610      	mov	r0, r2
 8004560:	4619      	mov	r1, r3
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	4b88      	ldr	r3, [pc, #544]	; (8004788 <feedforward_const_accel+0x360>)
 8004568:	f7fc f998 	bl	800089c <__aeabi_ddiv>
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4610      	mov	r0, r2
 8004572:	4619      	mov	r1, r3
				/ TIRE_DIAMETER) - Tw) * Rm / kt)
 8004574:	a376      	add	r3, pc, #472	; (adr r3, 8004750 <feedforward_const_accel+0x328>)
 8004576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457a:	f7fc f98f 	bl	800089c <__aeabi_ddiv>
 800457e:	4602      	mov	r2, r0
 8004580:	460b      	mov	r3, r1
 8004582:	4610      	mov	r0, r2
 8004584:	4619      	mov	r1, r3
 8004586:	f04f 0200 	mov.w	r2, #0
 800458a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800458e:	f7fc f985 	bl	800089c <__aeabi_ddiv>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4610      	mov	r0, r2
 8004598:	4619      	mov	r1, r3
 800459a:	a36f      	add	r3, pc, #444	; (adr r3, 8004758 <feedforward_const_accel+0x330>)
 800459c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a0:	f7fb fe9a 	bl	80002d8 <__aeabi_dsub>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4610      	mov	r0, r2
 80045aa:	4619      	mov	r1, r3
 80045ac:	a36c      	add	r3, pc, #432	; (adr r3, 8004760 <feedforward_const_accel+0x338>)
 80045ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b2:	f7fc f849 	bl	8000648 <__aeabi_dmul>
 80045b6:	4602      	mov	r2, r0
 80045b8:	460b      	mov	r3, r1
 80045ba:	4610      	mov	r0, r2
 80045bc:	4619      	mov	r1, r3
 80045be:	a36a      	add	r3, pc, #424	; (adr r3, 8004768 <feedforward_const_accel+0x340>)
 80045c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c4:	f7fc f96a 	bl	800089c <__aeabi_ddiv>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4614      	mov	r4, r2
 80045ce:	461d      	mov	r5, r3
				+ (straight_velocity / 1000 * ng * kb / TIRE_DIAMETER);
 80045d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80045d4:	eddf 6a6d 	vldr	s13, [pc, #436]	; 800478c <feedforward_const_accel+0x364>
 80045d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045dc:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8004790 <feedforward_const_accel+0x368>
 80045e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045e4:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 80045e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80045ec:	ee16 0a90 	vmov	r0, s13
 80045f0:	f7fb ffd2 	bl	8000598 <__aeabi_f2d>
 80045f4:	a35e      	add	r3, pc, #376	; (adr r3, 8004770 <feedforward_const_accel+0x348>)
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f7fc f825 	bl	8000648 <__aeabi_dmul>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4610      	mov	r0, r2
 8004604:	4619      	mov	r1, r3
 8004606:	a352      	add	r3, pc, #328	; (adr r3, 8004750 <feedforward_const_accel+0x328>)
 8004608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460c:	f7fc f946 	bl	800089c <__aeabi_ddiv>
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	4610      	mov	r0, r2
 8004616:	4619      	mov	r1, r3
 8004618:	f04f 0200 	mov.w	r2, #0
 800461c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004620:	f7fc f93c 	bl	800089c <__aeabi_ddiv>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4620      	mov	r0, r4
 800462a:	4629      	mov	r1, r5
 800462c:	f7fb fe56 	bl	80002dc <__adddf3>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4610      	mov	r0, r2
 8004636:	4619      	mov	r1, r3
 8004638:	f7fc fade 	bl	8000bf8 <__aeabi_d2f>
 800463c:	4602      	mov	r2, r0
		*feedforward_straight = (((Im * ng * straight_acceleration / 1000
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	601a      	str	r2, [r3, #0]
	}
	if (turning_velocity >= 0) {
 8004642:	edd7 7a01 	vldr	s15, [r7, #4]
 8004646:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800464a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800464e:	f2c0 80a1 	blt.w	8004794 <feedforward_const_accel+0x36c>
		*feedforward_turning = (((ImT * ng * turning_acceleration / 1000
 8004652:	6838      	ldr	r0, [r7, #0]
 8004654:	f7fb ffa0 	bl	8000598 <__aeabi_f2d>
 8004658:	a349      	add	r3, pc, #292	; (adr r3, 8004780 <feedforward_const_accel+0x358>)
 800465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465e:	f7fb fff3 	bl	8000648 <__aeabi_dmul>
 8004662:	4602      	mov	r2, r0
 8004664:	460b      	mov	r3, r1
 8004666:	4610      	mov	r0, r2
 8004668:	4619      	mov	r1, r3
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	4b46      	ldr	r3, [pc, #280]	; (8004788 <feedforward_const_accel+0x360>)
 8004670:	f7fc f914 	bl	800089c <__aeabi_ddiv>
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	4610      	mov	r0, r2
 800467a:	4619      	mov	r1, r3
				/ TIRE_DIAMETER) + Tw) * Rm / kt)
 800467c:	a334      	add	r3, pc, #208	; (adr r3, 8004750 <feedforward_const_accel+0x328>)
 800467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004682:	f7fc f90b 	bl	800089c <__aeabi_ddiv>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	4610      	mov	r0, r2
 800468c:	4619      	mov	r1, r3
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004696:	f7fc f901 	bl	800089c <__aeabi_ddiv>
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	4610      	mov	r0, r2
 80046a0:	4619      	mov	r1, r3
 80046a2:	a32d      	add	r3, pc, #180	; (adr r3, 8004758 <feedforward_const_accel+0x330>)
 80046a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a8:	f7fb fe18 	bl	80002dc <__adddf3>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4610      	mov	r0, r2
 80046b2:	4619      	mov	r1, r3
 80046b4:	a32a      	add	r3, pc, #168	; (adr r3, 8004760 <feedforward_const_accel+0x338>)
 80046b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ba:	f7fb ffc5 	bl	8000648 <__aeabi_dmul>
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	4610      	mov	r0, r2
 80046c4:	4619      	mov	r1, r3
 80046c6:	a328      	add	r3, pc, #160	; (adr r3, 8004768 <feedforward_const_accel+0x340>)
 80046c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046cc:	f7fc f8e6 	bl	800089c <__aeabi_ddiv>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4614      	mov	r4, r2
 80046d6:	461d      	mov	r5, r3
				+ (turning_velocity / 1000 * ng * kb / TIRE_DIAMETER);
 80046d8:	ed97 7a01 	vldr	s14, [r7, #4]
 80046dc:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800478c <feedforward_const_accel+0x364>
 80046e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046e4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004790 <feedforward_const_accel+0x368>
 80046e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046ec:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 80046f0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80046f4:	ee16 0a90 	vmov	r0, s13
 80046f8:	f7fb ff4e 	bl	8000598 <__aeabi_f2d>
 80046fc:	a31c      	add	r3, pc, #112	; (adr r3, 8004770 <feedforward_const_accel+0x348>)
 80046fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004702:	f7fb ffa1 	bl	8000648 <__aeabi_dmul>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	4610      	mov	r0, r2
 800470c:	4619      	mov	r1, r3
 800470e:	a310      	add	r3, pc, #64	; (adr r3, 8004750 <feedforward_const_accel+0x328>)
 8004710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004714:	f7fc f8c2 	bl	800089c <__aeabi_ddiv>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4610      	mov	r0, r2
 800471e:	4619      	mov	r1, r3
 8004720:	f04f 0200 	mov.w	r2, #0
 8004724:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004728:	f7fc f8b8 	bl	800089c <__aeabi_ddiv>
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	4620      	mov	r0, r4
 8004732:	4629      	mov	r1, r5
 8004734:	f7fb fdd2 	bl	80002dc <__adddf3>
 8004738:	4602      	mov	r2, r0
 800473a:	460b      	mov	r3, r1
 800473c:	4610      	mov	r0, r2
 800473e:	4619      	mov	r1, r3
 8004740:	f7fc fa5a 	bl	8000bf8 <__aeabi_d2f>
 8004744:	4602      	mov	r2, r0
		*feedforward_turning = (((ImT * ng * turning_acceleration / 1000
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	601a      	str	r2, [r3, #0]
		*feedforward_turning = (((ImT * ng * turning_acceleration / 1000
				/ TIRE_DIAMETER) - Tw) * Rm / kt)
				+ (turning_velocity / 1000 * ng * kb / TIRE_DIAMETER);
	}

}
 800474a:	e09f      	b.n	800488c <feedforward_const_accel+0x464>
 800474c:	f3af 8000 	nop.w
 8004750:	99e4ac6e 	.word	0x99e4ac6e
 8004754:	3f9a9a29 	.word	0x3f9a9a29
 8004758:	eb1c432d 	.word	0xeb1c432d
 800475c:	3f1a36e2 	.word	0x3f1a36e2
 8004760:	1eb851ec 	.word	0x1eb851ec
 8004764:	3ff5eb85 	.word	0x3ff5eb85
 8004768:	67dfe32a 	.word	0x67dfe32a
 800476c:	3f60385c 	.word	0x3f60385c
 8004770:	5f93e44e 	.word	0x5f93e44e
 8004774:	3f6ef050 	.word	0x3f6ef050
 8004778:	9cea736c 	.word	0x9cea736c
 800477c:	3ee3e764 	.word	0x3ee3e764
 8004780:	d86f84b9 	.word	0xd86f84b9
 8004784:	3ecb7420 	.word	0x3ecb7420
 8004788:	408f4000 	.word	0x408f4000
 800478c:	447a0000 	.word	0x447a0000
 8004790:	42200000 	.word	0x42200000
		*feedforward_turning = (((ImT * ng * turning_acceleration / 1000
 8004794:	6838      	ldr	r0, [r7, #0]
 8004796:	f7fb feff 	bl	8000598 <__aeabi_f2d>
 800479a:	a34c      	add	r3, pc, #304	; (adr r3, 80048cc <feedforward_const_accel+0x4a4>)
 800479c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a0:	f7fb ff52 	bl	8000648 <__aeabi_dmul>
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	4610      	mov	r0, r2
 80047aa:	4619      	mov	r1, r3
 80047ac:	f04f 0200 	mov.w	r2, #0
 80047b0:	4b43      	ldr	r3, [pc, #268]	; (80048c0 <feedforward_const_accel+0x498>)
 80047b2:	f7fc f873 	bl	800089c <__aeabi_ddiv>
 80047b6:	4602      	mov	r2, r0
 80047b8:	460b      	mov	r3, r1
 80047ba:	4610      	mov	r0, r2
 80047bc:	4619      	mov	r1, r3
				/ TIRE_DIAMETER) - Tw) * Rm / kt)
 80047be:	a336      	add	r3, pc, #216	; (adr r3, 8004898 <feedforward_const_accel+0x470>)
 80047c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c4:	f7fc f86a 	bl	800089c <__aeabi_ddiv>
 80047c8:	4602      	mov	r2, r0
 80047ca:	460b      	mov	r3, r1
 80047cc:	4610      	mov	r0, r2
 80047ce:	4619      	mov	r1, r3
 80047d0:	f04f 0200 	mov.w	r2, #0
 80047d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80047d8:	f7fc f860 	bl	800089c <__aeabi_ddiv>
 80047dc:	4602      	mov	r2, r0
 80047de:	460b      	mov	r3, r1
 80047e0:	4610      	mov	r0, r2
 80047e2:	4619      	mov	r1, r3
 80047e4:	a32e      	add	r3, pc, #184	; (adr r3, 80048a0 <feedforward_const_accel+0x478>)
 80047e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ea:	f7fb fd75 	bl	80002d8 <__aeabi_dsub>
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	4610      	mov	r0, r2
 80047f4:	4619      	mov	r1, r3
 80047f6:	a32c      	add	r3, pc, #176	; (adr r3, 80048a8 <feedforward_const_accel+0x480>)
 80047f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fc:	f7fb ff24 	bl	8000648 <__aeabi_dmul>
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	4610      	mov	r0, r2
 8004806:	4619      	mov	r1, r3
 8004808:	a329      	add	r3, pc, #164	; (adr r3, 80048b0 <feedforward_const_accel+0x488>)
 800480a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480e:	f7fc f845 	bl	800089c <__aeabi_ddiv>
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	4614      	mov	r4, r2
 8004818:	461d      	mov	r5, r3
				+ (turning_velocity / 1000 * ng * kb / TIRE_DIAMETER);
 800481a:	ed97 7a01 	vldr	s14, [r7, #4]
 800481e:	eddf 6a29 	vldr	s13, [pc, #164]	; 80048c4 <feedforward_const_accel+0x49c>
 8004822:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004826:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80048c8 <feedforward_const_accel+0x4a0>
 800482a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800482e:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8004832:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004836:	ee16 0a90 	vmov	r0, s13
 800483a:	f7fb fead 	bl	8000598 <__aeabi_f2d>
 800483e:	a31e      	add	r3, pc, #120	; (adr r3, 80048b8 <feedforward_const_accel+0x490>)
 8004840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004844:	f7fb ff00 	bl	8000648 <__aeabi_dmul>
 8004848:	4602      	mov	r2, r0
 800484a:	460b      	mov	r3, r1
 800484c:	4610      	mov	r0, r2
 800484e:	4619      	mov	r1, r3
 8004850:	a311      	add	r3, pc, #68	; (adr r3, 8004898 <feedforward_const_accel+0x470>)
 8004852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004856:	f7fc f821 	bl	800089c <__aeabi_ddiv>
 800485a:	4602      	mov	r2, r0
 800485c:	460b      	mov	r3, r1
 800485e:	4610      	mov	r0, r2
 8004860:	4619      	mov	r1, r3
 8004862:	f04f 0200 	mov.w	r2, #0
 8004866:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800486a:	f7fc f817 	bl	800089c <__aeabi_ddiv>
 800486e:	4602      	mov	r2, r0
 8004870:	460b      	mov	r3, r1
 8004872:	4620      	mov	r0, r4
 8004874:	4629      	mov	r1, r5
 8004876:	f7fb fd31 	bl	80002dc <__adddf3>
 800487a:	4602      	mov	r2, r0
 800487c:	460b      	mov	r3, r1
 800487e:	4610      	mov	r0, r2
 8004880:	4619      	mov	r1, r3
 8004882:	f7fc f9b9 	bl	8000bf8 <__aeabi_d2f>
 8004886:	4602      	mov	r2, r0
		*feedforward_turning = (((ImT * ng * turning_acceleration / 1000
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	601a      	str	r2, [r3, #0]
}
 800488c:	bf00      	nop
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bdb0      	pop	{r4, r5, r7, pc}
 8004894:	f3af 8000 	nop.w
 8004898:	99e4ac6e 	.word	0x99e4ac6e
 800489c:	3f9a9a29 	.word	0x3f9a9a29
 80048a0:	eb1c432d 	.word	0xeb1c432d
 80048a4:	3f1a36e2 	.word	0x3f1a36e2
 80048a8:	1eb851ec 	.word	0x1eb851ec
 80048ac:	3ff5eb85 	.word	0x3ff5eb85
 80048b0:	67dfe32a 	.word	0x67dfe32a
 80048b4:	3f60385c 	.word	0x3f60385c
 80048b8:	5f93e44e 	.word	0x5f93e44e
 80048bc:	3f6ef050 	.word	0x3f6ef050
 80048c0:	408f4000 	.word	0x408f4000
 80048c4:	447a0000 	.word	0x447a0000
 80048c8:	42200000 	.word	0x42200000
 80048cc:	d86f84b9 	.word	0xd86f84b9
 80048d0:	3ecb7420 	.word	0x3ecb7420

080048d4 <PID_Init>:
struct PID Gyro;

float Ksp, Ksi, Ksd;
float Ktp, Kti, Ktd;

void PID_Init(void) {
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0

	Ksp = 3.1; //3//P*****************************************************
 80048d8:	4b0f      	ldr	r3, [pc, #60]	; (8004918 <PID_Init+0x44>)
 80048da:	4a10      	ldr	r2, [pc, #64]	; (800491c <PID_Init+0x48>)
 80048dc:	601a      	str	r2, [r3, #0]
	Ksi = 0.08; //80//5//43//I*****************************************************
 80048de:	4b10      	ldr	r3, [pc, #64]	; (8004920 <PID_Init+0x4c>)
 80048e0:	4a10      	ldr	r2, [pc, #64]	; (8004924 <PID_Init+0x50>)
 80048e2:	601a      	str	r2, [r3, #0]
	Ksd = 0.00; //D*****************************************************
 80048e4:	4b10      	ldr	r3, [pc, #64]	; (8004928 <PID_Init+0x54>)
 80048e6:	f04f 0200 	mov.w	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]
	Ktp = 1.9; //295//P*****************************************************
 80048ec:	4b0f      	ldr	r3, [pc, #60]	; (800492c <PID_Init+0x58>)
 80048ee:	4a10      	ldr	r2, [pc, #64]	; (8004930 <PID_Init+0x5c>)
 80048f0:	601a      	str	r2, [r3, #0]
	Kti = 0.13; //1//.6//I*****************************************************
 80048f2:	4b10      	ldr	r3, [pc, #64]	; (8004934 <PID_Init+0x60>)
 80048f4:	4a10      	ldr	r2, [pc, #64]	; (8004938 <PID_Init+0x64>)
 80048f6:	601a      	str	r2, [r3, #0]
	Ktd = 0.002; //205//D*****************************************************
 80048f8:	4b10      	ldr	r3, [pc, #64]	; (800493c <PID_Init+0x68>)
 80048fa:	4a11      	ldr	r2, [pc, #68]	; (8004940 <PID_Init+0x6c>)
 80048fc:	601a      	str	r2, [r3, #0]
	enc.sigma_error = 0;
 80048fe:	4b11      	ldr	r3, [pc, #68]	; (8004944 <PID_Init+0x70>)
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	609a      	str	r2, [r3, #8]
	Gyro.sigma_error = 0;
 8004906:	4b10      	ldr	r3, [pc, #64]	; (8004948 <PID_Init+0x74>)
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	609a      	str	r2, [r3, #8]

}
 800490e:	bf00      	nop
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	20000534 	.word	0x20000534
 800491c:	40466666 	.word	0x40466666
 8004920:	20000538 	.word	0x20000538
 8004924:	3da3d70a 	.word	0x3da3d70a
 8004928:	2000053c 	.word	0x2000053c
 800492c:	20000540 	.word	0x20000540
 8004930:	3ff33333 	.word	0x3ff33333
 8004934:	20000544 	.word	0x20000544
 8004938:	3e051eb8 	.word	0x3e051eb8
 800493c:	20000548 	.word	0x20000548
 8004940:	3b03126f 	.word	0x3b03126f
 8004944:	20000514 	.word	0x20000514
 8004948:	20000524 	.word	0x20000524

0800494c <clear_Ierror>:

void clear_Ierror(void) {
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
	enc.sigma_error = 0;
 8004950:	4b06      	ldr	r3, [pc, #24]	; (800496c <clear_Ierror+0x20>)
 8004952:	f04f 0200 	mov.w	r2, #0
 8004956:	609a      	str	r2, [r3, #8]
	Gyro.sigma_error = 0;
 8004958:	4b05      	ldr	r3, [pc, #20]	; (8004970 <clear_Ierror+0x24>)
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	609a      	str	r2, [r3, #8]
}
 8004960:	bf00      	nop
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	20000514 	.word	0x20000514
 8004970:	20000524 	.word	0x20000524

08004974 <EncoderGyro_PID>:


void EncoderGyro_PID(float *PID_s, float *PID_t,float straight_velocity,float turning_velocity) {
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004982:	edc7 0a00 	vstr	s1, [r7]
	float PID_stra = 0;
 8004986:	f04f 0300 	mov.w	r3, #0
 800498a:	617b      	str	r3, [r7, #20]
	float PID_turn = 0;
 800498c:	f04f 0300 	mov.w	r3, #0
 8004990:	613b      	str	r3, [r7, #16]


	if (straight_velocity == 0) {
 8004992:	edd7 7a01 	vldr	s15, [r7, #4]
 8004996:	eef5 7a40 	vcmp.f32	s15, #0.0
 800499a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800499e:	d101      	bne.n	80049a4 <EncoderGyro_PID+0x30>
		reset_speed();
 80049a0:	f7fc fb3a 	bl	8001018 <reset_speed>
	}
	//straight.velocity>=2500 && fabs(angle_speed)<100
	if (fabs(angle_speed) < 120 && straight_velocity >= 100) {
 80049a4:	4b6e      	ldr	r3, [pc, #440]	; (8004b60 <EncoderGyro_PID+0x1ec>)
 80049a6:	edd3 7a00 	vldr	s15, [r3]
 80049aa:	eef0 7ae7 	vabs.f32	s15, s15
 80049ae:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8004b64 <EncoderGyro_PID+0x1f0>
 80049b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ba:	d51c      	bpl.n	80049f6 <EncoderGyro_PID+0x82>
 80049bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80049c0:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8004b68 <EncoderGyro_PID+0x1f4>
 80049c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049cc:	db13      	blt.n	80049f6 <EncoderGyro_PID+0x82>
		enc.error = (straight_velocity - (fusion_speedR + fusion_speedL) / 2);
 80049ce:	4b67      	ldr	r3, [pc, #412]	; (8004b6c <EncoderGyro_PID+0x1f8>)
 80049d0:	ed93 7a00 	vldr	s14, [r3]
 80049d4:	4b66      	ldr	r3, [pc, #408]	; (8004b70 <EncoderGyro_PID+0x1fc>)
 80049d6:	edd3 7a00 	vldr	s15, [r3]
 80049da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049de:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80049e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80049e6:	ed97 7a01 	vldr	s14, [r7, #4]
 80049ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049ee:	4b61      	ldr	r3, [pc, #388]	; (8004b74 <EncoderGyro_PID+0x200>)
 80049f0:	edc3 7a00 	vstr	s15, [r3]
 80049f4:	e01a      	b.n	8004a2c <EncoderGyro_PID+0xb8>
	} else {
		enc.error = (straight_velocity - (E_speedR + E_speedL) / 2);
 80049f6:	4b60      	ldr	r3, [pc, #384]	; (8004b78 <EncoderGyro_PID+0x204>)
 80049f8:	ed93 7a00 	vldr	s14, [r3]
 80049fc:	4b5f      	ldr	r3, [pc, #380]	; (8004b7c <EncoderGyro_PID+0x208>)
 80049fe:	edd3 7a00 	vldr	s15, [r3]
 8004a02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a06:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004a0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a0e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a16:	4b57      	ldr	r3, [pc, #348]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a18:	edc3 7a00 	vstr	s15, [r3]
		fusion_speedL = E_speedL;
 8004a1c:	4b57      	ldr	r3, [pc, #348]	; (8004b7c <EncoderGyro_PID+0x208>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a53      	ldr	r2, [pc, #332]	; (8004b70 <EncoderGyro_PID+0x1fc>)
 8004a22:	6013      	str	r3, [r2, #0]
		fusion_speedR = E_speedR;
 8004a24:	4b54      	ldr	r3, [pc, #336]	; (8004b78 <EncoderGyro_PID+0x204>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a50      	ldr	r2, [pc, #320]	; (8004b6c <EncoderGyro_PID+0x1f8>)
 8004a2a:	6013      	str	r3, [r2, #0]
	}
	//enc.error = (straight.velocity - (fusion_speedR + fusion_speedL) / 2);
	enc.delta_error = enc.error - enc.old_error;
 8004a2c:	4b51      	ldr	r3, [pc, #324]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a2e:	ed93 7a00 	vldr	s14, [r3]
 8004a32:	4b50      	ldr	r3, [pc, #320]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a34:	edd3 7a01 	vldr	s15, [r3, #4]
 8004a38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a3c:	4b4d      	ldr	r3, [pc, #308]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a3e:	edc3 7a03 	vstr	s15, [r3, #12]
	enc.old_error = enc.error;
 8004a42:	4b4c      	ldr	r3, [pc, #304]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a4b      	ldr	r2, [pc, #300]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a48:	6053      	str	r3, [r2, #4]
	enc.sigma_error += enc.error;
 8004a4a:	4b4a      	ldr	r3, [pc, #296]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a4c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004a50:	4b48      	ldr	r3, [pc, #288]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a52:	edd3 7a00 	vldr	s15, [r3]
 8004a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a5a:	4b46      	ldr	r3, [pc, #280]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a5c:	edc3 7a02 	vstr	s15, [r3, #8]
	PID_stra = Ksp * enc.error + Ksi * enc.sigma_error + Ksd * enc.delta_error;
 8004a60:	4b44      	ldr	r3, [pc, #272]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a62:	ed93 7a00 	vldr	s14, [r3]
 8004a66:	4b46      	ldr	r3, [pc, #280]	; (8004b80 <EncoderGyro_PID+0x20c>)
 8004a68:	edd3 7a00 	vldr	s15, [r3]
 8004a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a70:	4b40      	ldr	r3, [pc, #256]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a72:	edd3 6a02 	vldr	s13, [r3, #8]
 8004a76:	4b43      	ldr	r3, [pc, #268]	; (8004b84 <EncoderGyro_PID+0x210>)
 8004a78:	edd3 7a00 	vldr	s15, [r3]
 8004a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a84:	4b3b      	ldr	r3, [pc, #236]	; (8004b74 <EncoderGyro_PID+0x200>)
 8004a86:	edd3 6a03 	vldr	s13, [r3, #12]
 8004a8a:	4b3f      	ldr	r3, [pc, #252]	; (8004b88 <EncoderGyro_PID+0x214>)
 8004a8c:	edd3 7a00 	vldr	s15, [r3]
 8004a90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a98:	edc7 7a05 	vstr	s15, [r7, #20]



//	if ((g_WallControl_mode == 3 || g_WallControl_mode == 1)
//			&& (highspeed_mode == 1)) {
		Gyro.error = (turning_velocity - angle_speed);
 8004a9c:	4b30      	ldr	r3, [pc, #192]	; (8004b60 <EncoderGyro_PID+0x1ec>)
 8004a9e:	edd3 7a00 	vldr	s15, [r3]
 8004aa2:	ed97 7a00 	vldr	s14, [r7]
 8004aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aaa:	4b38      	ldr	r3, [pc, #224]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004aac:	edc3 7a00 	vstr	s15, [r3]
		Gyro.delta_error = Gyro.error - Gyro.old_error;
 8004ab0:	4b36      	ldr	r3, [pc, #216]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ab2:	ed93 7a00 	vldr	s14, [r3]
 8004ab6:	4b35      	ldr	r3, [pc, #212]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ab8:	edd3 7a01 	vldr	s15, [r3, #4]
 8004abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ac0:	4b32      	ldr	r3, [pc, #200]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ac2:	edc3 7a03 	vstr	s15, [r3, #12]
		Gyro.old_error = Gyro.error;
 8004ac6:	4b31      	ldr	r3, [pc, #196]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a30      	ldr	r2, [pc, #192]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004acc:	6053      	str	r3, [r2, #4]
		Gyro.sigma_error += Gyro.error;
 8004ace:	4b2f      	ldr	r3, [pc, #188]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ad0:	ed93 7a02 	vldr	s14, [r3, #8]
 8004ad4:	4b2d      	ldr	r3, [pc, #180]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ad6:	edd3 7a00 	vldr	s15, [r3]
 8004ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ade:	4b2b      	ldr	r3, [pc, #172]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ae0:	edc3 7a02 	vstr	s15, [r3, #8]
		PID_turn = Ktp * Gyro.error + Kti * Gyro.sigma_error
 8004ae4:	4b29      	ldr	r3, [pc, #164]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004ae6:	ed93 7a00 	vldr	s14, [r3]
 8004aea:	4b29      	ldr	r3, [pc, #164]	; (8004b90 <EncoderGyro_PID+0x21c>)
 8004aec:	edd3 7a00 	vldr	s15, [r3]
 8004af0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004af4:	4b25      	ldr	r3, [pc, #148]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004af6:	edd3 6a02 	vldr	s13, [r3, #8]
 8004afa:	4b26      	ldr	r3, [pc, #152]	; (8004b94 <EncoderGyro_PID+0x220>)
 8004afc:	edd3 7a00 	vldr	s15, [r3]
 8004b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b04:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ Ktd * Gyro.delta_error;
 8004b08:	4b20      	ldr	r3, [pc, #128]	; (8004b8c <EncoderGyro_PID+0x218>)
 8004b0a:	edd3 6a03 	vldr	s13, [r3, #12]
 8004b0e:	4b22      	ldr	r3, [pc, #136]	; (8004b98 <EncoderGyro_PID+0x224>)
 8004b10:	edd3 7a00 	vldr	s15, [r3]
 8004b14:	ee66 7aa7 	vmul.f32	s15, s13, s15
		PID_turn = Ktp * Gyro.error + Kti * Gyro.sigma_error
 8004b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b1c:	edc7 7a04 	vstr	s15, [r7, #16]
//
//		*PID_all_R += PID_turn;
//		*PID_all_L -= PID_turn;
//	}

	*PID_s = PID_stra / MAXMOTOR * g_V_battery_mean;
 8004b20:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b24:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8004b9c <EncoderGyro_PID+0x228>
 8004b28:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004b2c:	4b1c      	ldr	r3, [pc, #112]	; (8004ba0 <EncoderGyro_PID+0x22c>)
 8004b2e:	edd3 7a00 	vldr	s15, [r3]
 8004b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	edc3 7a00 	vstr	s15, [r3]
	*PID_t = PID_turn / MAXMOTOR * g_V_battery_mean;
 8004b3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b40:	eddf 6a16 	vldr	s13, [pc, #88]	; 8004b9c <EncoderGyro_PID+0x228>
 8004b44:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004b48:	4b15      	ldr	r3, [pc, #84]	; (8004ba0 <EncoderGyro_PID+0x22c>)
 8004b4a:	edd3 7a00 	vldr	s15, [r3]
 8004b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	edc3 7a00 	vstr	s15, [r3]

}
 8004b58:	bf00      	nop
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	20000248 	.word	0x20000248
 8004b64:	42f00000 	.word	0x42f00000
 8004b68:	42c80000 	.word	0x42c80000
 8004b6c:	2000023c 	.word	0x2000023c
 8004b70:	20000238 	.word	0x20000238
 8004b74:	20000514 	.word	0x20000514
 8004b78:	2000020c 	.word	0x2000020c
 8004b7c:	20000208 	.word	0x20000208
 8004b80:	20000534 	.word	0x20000534
 8004b84:	20000538 	.word	0x20000538
 8004b88:	2000053c 	.word	0x2000053c
 8004b8c:	20000524 	.word	0x20000524
 8004b90:	20000540 	.word	0x20000540
 8004b94:	20000544 	.word	0x20000544
 8004b98:	20000548 	.word	0x20000548
 8004b9c:	44d1e000 	.word	0x44d1e000
 8004ba0:	200004b4 	.word	0x200004b4

08004ba4 <init_WallControl>:
float g_CenterSlantR90_diff, g_CenterSlantL90_diff, g_CenterSlantR45_diff,
		g_CenterSlantL45_diff;



void init_WallControl(void) {
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
	g_WallControl_mode = 0;
 8004ba8:	4b3e      	ldr	r3, [pc, #248]	; (8004ca4 <init_WallControl+0x100>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	701a      	strb	r2, [r3, #0]
	g_FrontWallControl_mode = 0;
 8004bae:	4b3e      	ldr	r3, [pc, #248]	; (8004ca8 <init_WallControl+0x104>)
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	701a      	strb	r2, [r3, #0]
	g_WallControlStatus = 0;
 8004bb4:	4b3d      	ldr	r3, [pc, #244]	; (8004cac <init_WallControl+0x108>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	701a      	strb	r2, [r3, #0]
	g_wallCut_mode = 0;
 8004bba:	4b3d      	ldr	r3, [pc, #244]	; (8004cb0 <init_WallControl+0x10c>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	701a      	strb	r2, [r3, #0]
	StabilityCount_reset = 0;
 8004bc0:	4b3c      	ldr	r3, [pc, #240]	; (8004cb4 <init_WallControl+0x110>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	701a      	strb	r2, [r3, #0]
	StabilityCount_L = 0;
 8004bc6:	4b3c      	ldr	r3, [pc, #240]	; (8004cb8 <init_WallControl+0x114>)
 8004bc8:	2200      	movs	r2, #0
 8004bca:	701a      	strb	r2, [r3, #0]
	StabilityCount_R = 0;
 8004bcc:	4b3b      	ldr	r3, [pc, #236]	; (8004cbc <init_WallControl+0x118>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	701a      	strb	r2, [r3, #0]
	g_sensor_max_l = CENTER_L;
 8004bd2:	4b3b      	ldr	r3, [pc, #236]	; (8004cc0 <init_WallControl+0x11c>)
 8004bd4:	4a3b      	ldr	r2, [pc, #236]	; (8004cc4 <init_WallControl+0x120>)
 8004bd6:	601a      	str	r2, [r3, #0]
	g_sensor_max_r = CENTER_R;
 8004bd8:	4b3b      	ldr	r3, [pc, #236]	; (8004cc8 <init_WallControl+0x124>)
 8004bda:	4a3c      	ldr	r2, [pc, #240]	; (8004ccc <init_WallControl+0x128>)
 8004bdc:	601a      	str	r2, [r3, #0]
	g_skewer_displacement = SKEWER_LIMIT;
 8004bde:	4b3c      	ldr	r3, [pc, #240]	; (8004cd0 <init_WallControl+0x12c>)
 8004be0:	4a3c      	ldr	r2, [pc, #240]	; (8004cd4 <init_WallControl+0x130>)
 8004be2:	601a      	str	r2, [r3, #0]

	NoWallCountL90 = 0;
 8004be4:	4b3c      	ldr	r3, [pc, #240]	; (8004cd8 <init_WallControl+0x134>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]
	NoWallCountR90 = 0;
 8004bea:	4b3c      	ldr	r3, [pc, #240]	; (8004cdc <init_WallControl+0x138>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
	NoWallCountL45 = 0;
 8004bf0:	4b3b      	ldr	r3, [pc, #236]	; (8004ce0 <init_WallControl+0x13c>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]
	NoWallCountR45 = 0;
 8004bf6:	4b3b      	ldr	r3, [pc, #236]	; (8004ce4 <init_WallControl+0x140>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
	NoWallCountL45slant = 0;
 8004bfc:	4b3a      	ldr	r3, [pc, #232]	; (8004ce8 <init_WallControl+0x144>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]
	NoWallCountR45slant = 0;
 8004c02:	4b3a      	ldr	r3, [pc, #232]	; (8004cec <init_WallControl+0x148>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]

	NoWallDisplacementL90 = 0;
 8004c08:	4b39      	ldr	r3, [pc, #228]	; (8004cf0 <init_WallControl+0x14c>)
 8004c0a:	f04f 0200 	mov.w	r2, #0
 8004c0e:	601a      	str	r2, [r3, #0]
	NoWallDisplacementR90 = 0;
 8004c10:	4b38      	ldr	r3, [pc, #224]	; (8004cf4 <init_WallControl+0x150>)
 8004c12:	f04f 0200 	mov.w	r2, #0
 8004c16:	601a      	str	r2, [r3, #0]
	NoWallDisplacementL45 = CUTPLACE_THRESHOLD_END_L45;
 8004c18:	4b37      	ldr	r3, [pc, #220]	; (8004cf8 <init_WallControl+0x154>)
 8004c1a:	4a38      	ldr	r2, [pc, #224]	; (8004cfc <init_WallControl+0x158>)
 8004c1c:	601a      	str	r2, [r3, #0]
	NoWallDisplacementR45 = CUTPLACE_THRESHOLD_END_R45;
 8004c1e:	4b38      	ldr	r3, [pc, #224]	; (8004d00 <init_WallControl+0x15c>)
 8004c20:	4a36      	ldr	r2, [pc, #216]	; (8004cfc <init_WallControl+0x158>)
 8004c22:	601a      	str	r2, [r3, #0]
	NoWallDisplacementL45slant = 0;
 8004c24:	4b37      	ldr	r3, [pc, #220]	; (8004d04 <init_WallControl+0x160>)
 8004c26:	f04f 0200 	mov.w	r2, #0
 8004c2a:	601a      	str	r2, [r3, #0]
	NoWallDisplacementR45slant = 0;
 8004c2c:	4b36      	ldr	r3, [pc, #216]	; (8004d08 <init_WallControl+0x164>)
 8004c2e:	f04f 0200 	mov.w	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]
	NoWallDisplacementL45slant2 = 0;
 8004c34:	4b35      	ldr	r3, [pc, #212]	; (8004d0c <init_WallControl+0x168>)
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]
	NoWallDisplacementR45slant2 = 0;
 8004c3c:	4b34      	ldr	r3, [pc, #208]	; (8004d10 <init_WallControl+0x16c>)
 8004c3e:	f04f 0200 	mov.w	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]

	NoWallCountL45_flag = 0;
 8004c44:	4b33      	ldr	r3, [pc, #204]	; (8004d14 <init_WallControl+0x170>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	701a      	strb	r2, [r3, #0]
	NoWallCountR45_flag = 0;
 8004c4a:	4b33      	ldr	r3, [pc, #204]	; (8004d18 <init_WallControl+0x174>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
	NoWallCountL45slant_flag = 0;
 8004c50:	4b32      	ldr	r3, [pc, #200]	; (8004d1c <init_WallControl+0x178>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	701a      	strb	r2, [r3, #0]
	NoWallCountR45slant_flag = 0;
 8004c56:	4b32      	ldr	r3, [pc, #200]	; (8004d20 <init_WallControl+0x17c>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
	slantWallControlL_flag = 0;
 8004c5c:	4b31      	ldr	r3, [pc, #196]	; (8004d24 <init_WallControl+0x180>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	701a      	strb	r2, [r3, #0]
	slantWallControlR_flag = 0;
 8004c62:	4b31      	ldr	r3, [pc, #196]	; (8004d28 <init_WallControl+0x184>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	701a      	strb	r2, [r3, #0]

	front_wall_break_90 = 0;
 8004c68:	4b30      	ldr	r3, [pc, #192]	; (8004d2c <init_WallControl+0x188>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	701a      	strb	r2, [r3, #0]
	front_wall_break_45 = 0;
 8004c6e:	4b30      	ldr	r3, [pc, #192]	; (8004d30 <init_WallControl+0x18c>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	701a      	strb	r2, [r3, #0]
	front_wall_break_45slant = 0;
 8004c74:	4b2f      	ldr	r3, [pc, #188]	; (8004d34 <init_WallControl+0x190>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	701a      	strb	r2, [r3, #0]

	g_sensor_max_fl = 0;
 8004c7a:	4b2f      	ldr	r3, [pc, #188]	; (8004d38 <init_WallControl+0x194>)
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	601a      	str	r2, [r3, #0]
	g_sensor_max_fr = 0;
 8004c82:	4b2e      	ldr	r3, [pc, #184]	; (8004d3c <init_WallControl+0x198>)
 8004c84:	f04f 0200 	mov.w	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]
	g_sensor_max_fl_slant = 0;
 8004c8a:	4b2d      	ldr	r3, [pc, #180]	; (8004d40 <init_WallControl+0x19c>)
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	601a      	str	r2, [r3, #0]
	g_sensor_max_fr_slant = 0;
 8004c92:	4b2c      	ldr	r3, [pc, #176]	; (8004d44 <init_WallControl+0x1a0>)
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]
}
 8004c9a:	bf00      	nop
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	20000570 	.word	0x20000570
 8004ca8:	20000571 	.word	0x20000571
 8004cac:	20000573 	.word	0x20000573
 8004cb0:	20000572 	.word	0x20000572
 8004cb4:	20000575 	.word	0x20000575
 8004cb8:	20000576 	.word	0x20000576
 8004cbc:	20000577 	.word	0x20000577
 8004cc0:	20000578 	.word	0x20000578
 8004cc4:	44c46000 	.word	0x44c46000
 8004cc8:	2000057c 	.word	0x2000057c
 8004ccc:	448d4000 	.word	0x448d4000
 8004cd0:	20000580 	.word	0x20000580
 8004cd4:	420c0000 	.word	0x420c0000
 8004cd8:	20000598 	.word	0x20000598
 8004cdc:	20000594 	.word	0x20000594
 8004ce0:	200005a0 	.word	0x200005a0
 8004ce4:	2000059c 	.word	0x2000059c
 8004ce8:	200005a8 	.word	0x200005a8
 8004cec:	200005a4 	.word	0x200005a4
 8004cf0:	200005b0 	.word	0x200005b0
 8004cf4:	200005ac 	.word	0x200005ac
 8004cf8:	200005b8 	.word	0x200005b8
 8004cfc:	42820000 	.word	0x42820000
 8004d00:	200005b4 	.word	0x200005b4
 8004d04:	200005c0 	.word	0x200005c0
 8004d08:	200005bc 	.word	0x200005bc
 8004d0c:	200005c8 	.word	0x200005c8
 8004d10:	200005c4 	.word	0x200005c4
 8004d14:	200005cc 	.word	0x200005cc
 8004d18:	200005cd 	.word	0x200005cd
 8004d1c:	200005ce 	.word	0x200005ce
 8004d20:	200005cf 	.word	0x200005cf
 8004d24:	200005d0 	.word	0x200005d0
 8004d28:	200005d1 	.word	0x200005d1
 8004d2c:	200005d2 	.word	0x200005d2
 8004d30:	200005d3 	.word	0x200005d3
 8004d34:	200005d4 	.word	0x200005d4
 8004d38:	200005d8 	.word	0x200005d8
 8004d3c:	200005dc 	.word	0x200005dc
 8004d40:	200005e0 	.word	0x200005e0
 8004d44:	200005e4 	.word	0x200005e4

08004d48 <calWallConrol>:


float calWallConrol(void) {
 8004d48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d4c:	b0aa      	sub	sp, #168	; 0xa8
 8004d4e:	af00      	add	r7, sp, #0
	float PID_wall,PID_w;
	float sensor_gain_p, sensor_gain_d;
	float sensorWall_L, sensorWall_R;
	float wallcut_threshold_L, wallcut_threshold_R;

	if (highspeed_mode == 1) {
 8004d50:	4ba1      	ldr	r3, [pc, #644]	; (8004fd8 <calWallConrol+0x290>)
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d13d      	bne.n	8004dd4 <calWallConrol+0x8c>
		wallcut_threshold_L = CONTROLWALLCUT_THRESHOLD_SHORT_L;
 8004d58:	4ba0      	ldr	r3, [pc, #640]	; (8004fdc <calWallConrol+0x294>)
 8004d5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		wallcut_threshold_R = CONTROLWALLCUT_THRESHOLD_SHORT_R;
 8004d5e:	4ba0      	ldr	r3, [pc, #640]	; (8004fe0 <calWallConrol+0x298>)
 8004d60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

		if (straight.velocity > 2000) {
 8004d64:	4b9f      	ldr	r3, [pc, #636]	; (8004fe4 <calWallConrol+0x29c>)
 8004d66:	edd3 7a00 	vldr	s15, [r3]
 8004d6a:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8004fe8 <calWallConrol+0x2a0>
 8004d6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d76:	dd06      	ble.n	8004d86 <calWallConrol+0x3e>
			sensor_gain_p = SENSOR_GAIN_SHORT_P * 2000;
 8004d78:	4b9c      	ldr	r3, [pc, #624]	; (8004fec <calWallConrol+0x2a4>)
 8004d7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			sensor_gain_d = SENSOR_GAIN_SHORT_D * 2000;
 8004d7e:	4b9c      	ldr	r3, [pc, #624]	; (8004ff0 <calWallConrol+0x2a8>)
 8004d80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004d84:	e052      	b.n	8004e2c <calWallConrol+0xe4>
		} else {
			sensor_gain_p = SENSOR_GAIN_SHORT_P * straight.velocity;
 8004d86:	4b97      	ldr	r3, [pc, #604]	; (8004fe4 <calWallConrol+0x29c>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7fb fc04 	bl	8000598 <__aeabi_f2d>
 8004d90:	a389      	add	r3, pc, #548	; (adr r3, 8004fb8 <calWallConrol+0x270>)
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	f7fb fc57 	bl	8000648 <__aeabi_dmul>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	4610      	mov	r0, r2
 8004da0:	4619      	mov	r1, r3
 8004da2:	f7fb ff29 	bl	8000bf8 <__aeabi_d2f>
 8004da6:	4603      	mov	r3, r0
 8004da8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			sensor_gain_d = SENSOR_GAIN_SHORT_D * straight.velocity;
 8004dac:	4b8d      	ldr	r3, [pc, #564]	; (8004fe4 <calWallConrol+0x29c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7fb fbf1 	bl	8000598 <__aeabi_f2d>
 8004db6:	a382      	add	r3, pc, #520	; (adr r3, 8004fc0 <calWallConrol+0x278>)
 8004db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbc:	f7fb fc44 	bl	8000648 <__aeabi_dmul>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4610      	mov	r0, r2
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	f7fb ff16 	bl	8000bf8 <__aeabi_d2f>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004dd2:	e02b      	b.n	8004e2c <calWallConrol+0xe4>
		}
	} else {
		wallcut_threshold_L = CONTROLWALLCUT_THRESHOLD_L;
 8004dd4:	4b87      	ldr	r3, [pc, #540]	; (8004ff4 <calWallConrol+0x2ac>)
 8004dd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		wallcut_threshold_R = CONTROLWALLCUT_THRESHOLD_R;
 8004dda:	4b87      	ldr	r3, [pc, #540]	; (8004ff8 <calWallConrol+0x2b0>)
 8004ddc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		sensor_gain_p = SENSOR_GAIN_P * straight.velocity;
 8004de0:	4b80      	ldr	r3, [pc, #512]	; (8004fe4 <calWallConrol+0x29c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7fb fbd7 	bl	8000598 <__aeabi_f2d>
 8004dea:	a377      	add	r3, pc, #476	; (adr r3, 8004fc8 <calWallConrol+0x280>)
 8004dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df0:	f7fb fc2a 	bl	8000648 <__aeabi_dmul>
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	4610      	mov	r0, r2
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	f7fb fefc 	bl	8000bf8 <__aeabi_d2f>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		sensor_gain_d = SENSOR_GAIN_D * straight.velocity;
 8004e06:	4b77      	ldr	r3, [pc, #476]	; (8004fe4 <calWallConrol+0x29c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fb fbc4 	bl	8000598 <__aeabi_f2d>
 8004e10:	a36f      	add	r3, pc, #444	; (adr r3, 8004fd0 <calWallConrol+0x288>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f7fb fc17 	bl	8000648 <__aeabi_dmul>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	4610      	mov	r0, r2
 8004e20:	4619      	mov	r1, r3
 8004e22:	f7fb fee9 	bl	8000bf8 <__aeabi_d2f>
 8004e26:	4603      	mov	r3, r0
 8004e28:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	}
	if (g_sensor[SENSOR_LEFT][0] < SENSOR_L_MIN) {
 8004e2c:	4b73      	ldr	r3, [pc, #460]	; (8004ffc <calWallConrol+0x2b4>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f5b3 7f39 	cmp.w	r3, #740	; 0x2e4
 8004e34:	da03      	bge.n	8004e3e <calWallConrol+0xf6>
		sensorWall_L = SENSOR_L_MIN;
 8004e36:	4b72      	ldr	r3, [pc, #456]	; (8005000 <calWallConrol+0x2b8>)
 8004e38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004e3c:	e011      	b.n	8004e62 <calWallConrol+0x11a>
	} else if (g_sensor[SENSOR_LEFT][0] > SENSOR_L_MAX) {
 8004e3e:	4b6f      	ldr	r3, [pc, #444]	; (8004ffc <calWallConrol+0x2b4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8004e46:	4293      	cmp	r3, r2
 8004e48:	dd03      	ble.n	8004e52 <calWallConrol+0x10a>
		sensorWall_L = SENSOR_L_MAX;
 8004e4a:	4b6e      	ldr	r3, [pc, #440]	; (8005004 <calWallConrol+0x2bc>)
 8004e4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004e50:	e007      	b.n	8004e62 <calWallConrol+0x11a>
	} else {
		sensorWall_L = (float) (g_sensor[SENSOR_LEFT][0]);
 8004e52:	4b6a      	ldr	r3, [pc, #424]	; (8004ffc <calWallConrol+0x2b4>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	ee07 3a90 	vmov	s15, r3
 8004e5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e5e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	}
	if (g_sensor[SENSOR_RIGHT][0] < SENSOR_R_MIN) {
 8004e62:	4b66      	ldr	r3, [pc, #408]	; (8004ffc <calWallConrol+0x2b4>)
 8004e64:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004e68:	f240 2289 	movw	r2, #649	; 0x289
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	dc03      	bgt.n	8004e78 <calWallConrol+0x130>
		sensorWall_R = SENSOR_R_MIN;
 8004e70:	4b65      	ldr	r3, [pc, #404]	; (8005008 <calWallConrol+0x2c0>)
 8004e72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004e76:	e012      	b.n	8004e9e <calWallConrol+0x156>
	} else if (g_sensor[SENSOR_RIGHT][0] > SENSOR_R_MAX) {
 8004e78:	4b60      	ldr	r3, [pc, #384]	; (8004ffc <calWallConrol+0x2b4>)
 8004e7a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004e7e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8004e82:	dd03      	ble.n	8004e8c <calWallConrol+0x144>
		sensorWall_R = SENSOR_R_MAX;
 8004e84:	4b61      	ldr	r3, [pc, #388]	; (800500c <calWallConrol+0x2c4>)
 8004e86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004e8a:	e008      	b.n	8004e9e <calWallConrol+0x156>
	} else {
		sensorWall_R = (float) (g_sensor[SENSOR_RIGHT][0]);
 8004e8c:	4b5b      	ldr	r3, [pc, #364]	; (8004ffc <calWallConrol+0x2b4>)
 8004e8e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004e92:	ee07 3a90 	vmov	s15, r3
 8004e96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e9a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
//
//	SensorDistanceR = -0.0000001684 * g_sensor[2][0] * g_sensor[2][0] * g_sensor[2][0]
//				+ 0.0004061427 * g_sensor[2][0] * g_sensor[2][0] - 0.3784837856 * g_sensor[2][0]
//				+ 197.1162;

	PID_wall = 0;
 8004e9e:	f04f 0300 	mov.w	r3, #0
 8004ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	PID_w = 0;
 8004ea6:	f04f 0300 	mov.w	r3, #0
 8004eaa:	66bb      	str	r3, [r7, #104]	; 0x68
	if (g_WallControl_mode == 0) {
 8004eac:	4b58      	ldr	r3, [pc, #352]	; (8005010 <calWallConrol+0x2c8>)
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d11c      	bne.n	8004eee <calWallConrol+0x1a6>
		g_WallControlStatus = 0;
 8004eb4:	4b57      	ldr	r3, [pc, #348]	; (8005014 <calWallConrol+0x2cc>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	701a      	strb	r2, [r3, #0]
		StabilityCount_reset = 0;
 8004eba:	4b57      	ldr	r3, [pc, #348]	; (8005018 <calWallConrol+0x2d0>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	701a      	strb	r2, [r3, #0]
		StabilityCount_L = 0;
 8004ec0:	4b56      	ldr	r3, [pc, #344]	; (800501c <calWallConrol+0x2d4>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	701a      	strb	r2, [r3, #0]
		StabilityCount_R = 0;
 8004ec6:	4b56      	ldr	r3, [pc, #344]	; (8005020 <calWallConrol+0x2d8>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	701a      	strb	r2, [r3, #0]
		g_sensor_max_l = CENTER_L;
 8004ecc:	4b55      	ldr	r3, [pc, #340]	; (8005024 <calWallConrol+0x2dc>)
 8004ece:	4a56      	ldr	r2, [pc, #344]	; (8005028 <calWallConrol+0x2e0>)
 8004ed0:	601a      	str	r2, [r3, #0]
		g_sensor_max_r = CENTER_R;
 8004ed2:	4b56      	ldr	r3, [pc, #344]	; (800502c <calWallConrol+0x2e4>)
 8004ed4:	4a56      	ldr	r2, [pc, #344]	; (8005030 <calWallConrol+0x2e8>)
 8004ed6:	601a      	str	r2, [r3, #0]
		g_skewer_displacement = SKEWER_LIMIT;
 8004ed8:	4b56      	ldr	r3, [pc, #344]	; (8005034 <calWallConrol+0x2ec>)
 8004eda:	4a57      	ldr	r2, [pc, #348]	; (8005038 <calWallConrol+0x2f0>)
 8004edc:	601a      	str	r2, [r3, #0]
		PID_wall = 0;
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		pl_yellow_LED_off();
 8004ee6:	f001 fb1b 	bl	8006520 <pl_yellow_LED_off>
 8004eea:	f001 baae 	b.w	800644a <calWallConrol+0x1702>

	} else if (g_WallControl_mode == 1) {
 8004eee:	4b48      	ldr	r3, [pc, #288]	; (8005010 <calWallConrol+0x2c8>)
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	f040 82ed 	bne.w	80054d2 <calWallConrol+0x78a>

		// 
		if (((g_WallControlStatus >> 0) & 1) == 1) {
 8004ef8:	4b46      	ldr	r3, [pc, #280]	; (8005014 <calWallConrol+0x2cc>)
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 809d 	beq.w	8005040 <calWallConrol+0x2f8>
			//
			//or 
			if (g_sensor[SENSOR_LEFT][0] < CONTROLWALL_THRESHOLD_L
 8004f06:	4b3d      	ldr	r3, [pc, #244]	; (8004ffc <calWallConrol+0x2b4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8004f0e:	db16      	blt.n	8004f3e <calWallConrol+0x1f6>
					|| fabs(g_sensor_diff[SENSOR_LEFT]) > wallcut_threshold_L) {
 8004f10:	4b4a      	ldr	r3, [pc, #296]	; (800503c <calWallConrol+0x2f4>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fb fb2d 	bl	8000574 <__aeabi_i2d>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4690      	mov	r8, r2
 8004f20:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8004f24:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8004f28:	f7fb fb36 	bl	8000598 <__aeabi_f2d>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	460b      	mov	r3, r1
 8004f30:	4640      	mov	r0, r8
 8004f32:	4649      	mov	r1, r9
 8004f34:	f7fb fe18 	bl	8000b68 <__aeabi_dcmpgt>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d037      	beq.n	8004fae <calWallConrol+0x266>
				g_WallControlStatus = g_WallControlStatus - 1;
 8004f3e:	4b35      	ldr	r3, [pc, #212]	; (8005014 <calWallConrol+0x2cc>)
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	4b33      	ldr	r3, [pc, #204]	; (8005014 <calWallConrol+0x2cc>)
 8004f48:	701a      	strb	r2, [r3, #0]
				g_sensor_max_l = 0;
 8004f4a:	4b36      	ldr	r3, [pc, #216]	; (8005024 <calWallConrol+0x2dc>)
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 19; i++) {
 8004f52:	2300      	movs	r3, #0
 8004f54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f58:	e021      	b.n	8004f9e <calWallConrol+0x256>
					if (g_sensor_max_l < (float) (g_sensor[SENSOR_LEFT][i])) {
 8004f5a:	4a28      	ldr	r2, [pc, #160]	; (8004ffc <calWallConrol+0x2b4>)
 8004f5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f64:	ee07 3a90 	vmov	s15, r3
 8004f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f6c:	4b2d      	ldr	r3, [pc, #180]	; (8005024 <calWallConrol+0x2dc>)
 8004f6e:	edd3 7a00 	vldr	s15, [r3]
 8004f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7a:	dd0b      	ble.n	8004f94 <calWallConrol+0x24c>
						g_sensor_max_l = (float) (g_sensor[SENSOR_LEFT][i]);
 8004f7c:	4a1f      	ldr	r2, [pc, #124]	; (8004ffc <calWallConrol+0x2b4>)
 8004f7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f86:	ee07 3a90 	vmov	s15, r3
 8004f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f8e:	4b25      	ldr	r3, [pc, #148]	; (8005024 <calWallConrol+0x2dc>)
 8004f90:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i <= 19; i++) {
 8004f94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f98:	3301      	adds	r3, #1
 8004f9a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fa2:	2b13      	cmp	r3, #19
 8004fa4:	ddd9      	ble.n	8004f5a <calWallConrol+0x212>
					}
				}
				g_skewer_displacement = 0;
 8004fa6:	4b23      	ldr	r3, [pc, #140]	; (8005034 <calWallConrol+0x2ec>)
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	601a      	str	r2, [r3, #0]
			}
			StabilityCount_L = 0;
 8004fae:	4b1b      	ldr	r3, [pc, #108]	; (800501c <calWallConrol+0x2d4>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	701a      	strb	r2, [r3, #0]
 8004fb4:	e066      	b.n	8005084 <calWallConrol+0x33c>
 8004fb6:	bf00      	nop
 8004fb8:	33333333 	.word	0x33333333
 8004fbc:	3fe33333 	.word	0x3fe33333
 8004fc0:	9999999a 	.word	0x9999999a
 8004fc4:	bfa99999 	.word	0xbfa99999
 8004fc8:	9999999a 	.word	0x9999999a
 8004fcc:	3fe99999 	.word	0x3fe99999
 8004fd0:	47ae147b 	.word	0x47ae147b
 8004fd4:	3f847ae1 	.word	0x3f847ae1
 8004fd8:	200007e8 	.word	0x200007e8
 8004fdc:	43340000 	.word	0x43340000
 8004fe0:	43020000 	.word	0x43020000
 8004fe4:	200004b8 	.word	0x200004b8
 8004fe8:	44fa0000 	.word	0x44fa0000
 8004fec:	44960000 	.word	0x44960000
 8004ff0:	c2c80000 	.word	0xc2c80000
 8004ff4:	431d0000 	.word	0x431d0000
 8004ff8:	42dc0000 	.word	0x42dc0000
 8004ffc:	20000298 	.word	0x20000298
 8005000:	44390000 	.word	0x44390000
 8005004:	450fc000 	.word	0x450fc000
 8005008:	44228000 	.word	0x44228000
 800500c:	44e10000 	.word	0x44e10000
 8005010:	20000570 	.word	0x20000570
 8005014:	20000573 	.word	0x20000573
 8005018:	20000575 	.word	0x20000575
 800501c:	20000576 	.word	0x20000576
 8005020:	20000577 	.word	0x20000577
 8005024:	20000578 	.word	0x20000578
 8005028:	44c46000 	.word	0x44c46000
 800502c:	2000057c 	.word	0x2000057c
 8005030:	448d4000 	.word	0x448d4000
 8005034:	20000580 	.word	0x20000580
 8005038:	420c0000 	.word	0x420c0000
 800503c:	20000428 	.word	0x20000428
		} else {
			//
			//and + 
			if (g_sensor[SENSOR_LEFT][0] > CONTROLWALL_THRESHOLD_L
 8005040:	4bbd      	ldr	r3, [pc, #756]	; (8005338 <calWallConrol+0x5f0>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8005048:	dd1c      	ble.n	8005084 <calWallConrol+0x33c>
					&& fabs(g_sensor_diff[SENSOR_LEFT]) < wallcut_threshold_L) {
 800504a:	4bbc      	ldr	r3, [pc, #752]	; (800533c <calWallConrol+0x5f4>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f7fb fa90 	bl	8000574 <__aeabi_i2d>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4614      	mov	r4, r2
 800505a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800505e:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8005062:	f7fb fa99 	bl	8000598 <__aeabi_f2d>
 8005066:	4602      	mov	r2, r0
 8005068:	460b      	mov	r3, r1
 800506a:	4620      	mov	r0, r4
 800506c:	4629      	mov	r1, r5
 800506e:	f7fb fd5d 	bl	8000b2c <__aeabi_dcmplt>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d005      	beq.n	8005084 <calWallConrol+0x33c>
				g_WallControlStatus = g_WallControlStatus + 1;
 8005078:	4bb1      	ldr	r3, [pc, #708]	; (8005340 <calWallConrol+0x5f8>)
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	3301      	adds	r3, #1
 800507e:	b2da      	uxtb	r2, r3
 8005080:	4baf      	ldr	r3, [pc, #700]	; (8005340 <calWallConrol+0x5f8>)
 8005082:	701a      	strb	r2, [r3, #0]
//			if (StabilityCount_L >= 10) {
//				g_WallControlStatus = g_WallControlStatus + 1;
//			}
		}
		// 
		if (((g_WallControlStatus >> 1) & 1) == 1) {
 8005084:	4bae      	ldr	r3, [pc, #696]	; (8005340 <calWallConrol+0x5f8>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	085b      	lsrs	r3, r3, #1
 800508a:	b2db      	uxtb	r3, r3
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	d05b      	beq.n	800514c <calWallConrol+0x404>
			//
			//or 
			if (g_sensor[SENSOR_RIGHT][0] < CONTROLWALL_THRESHOLD_R
 8005094:	4ba8      	ldr	r3, [pc, #672]	; (8005338 <calWallConrol+0x5f0>)
 8005096:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800509a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800509e:	db17      	blt.n	80050d0 <calWallConrol+0x388>
					|| fabs(g_sensor_diff[SENSOR_RIGHT])
 80050a0:	4ba6      	ldr	r3, [pc, #664]	; (800533c <calWallConrol+0x5f4>)
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7fb fa65 	bl	8000574 <__aeabi_i2d>
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	613a      	str	r2, [r7, #16]
 80050b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050b4:	617b      	str	r3, [r7, #20]
							> wallcut_threshold_R) {
 80050b6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80050ba:	f7fb fa6d 	bl	8000598 <__aeabi_f2d>
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
					|| fabs(g_sensor_diff[SENSOR_RIGHT])
 80050c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80050c6:	f7fb fd4f 	bl	8000b68 <__aeabi_dcmpgt>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d039      	beq.n	8005144 <calWallConrol+0x3fc>
				g_WallControlStatus = g_WallControlStatus - 2;
 80050d0:	4b9b      	ldr	r3, [pc, #620]	; (8005340 <calWallConrol+0x5f8>)
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	3b02      	subs	r3, #2
 80050d6:	b2da      	uxtb	r2, r3
 80050d8:	4b99      	ldr	r3, [pc, #612]	; (8005340 <calWallConrol+0x5f8>)
 80050da:	701a      	strb	r2, [r3, #0]
				g_sensor_max_r = 0;
 80050dc:	4b99      	ldr	r3, [pc, #612]	; (8005344 <calWallConrol+0x5fc>)
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 19; i++) {
 80050e4:	2300      	movs	r3, #0
 80050e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80050ea:	e023      	b.n	8005134 <calWallConrol+0x3ec>
					if (g_sensor_max_r < (float) (g_sensor[SENSOR_RIGHT][i])) {
 80050ec:	4a92      	ldr	r2, [pc, #584]	; (8005338 <calWallConrol+0x5f0>)
 80050ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050f2:	3350      	adds	r3, #80	; 0x50
 80050f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050f8:	ee07 3a90 	vmov	s15, r3
 80050fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005100:	4b90      	ldr	r3, [pc, #576]	; (8005344 <calWallConrol+0x5fc>)
 8005102:	edd3 7a00 	vldr	s15, [r3]
 8005106:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800510a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800510e:	dd0c      	ble.n	800512a <calWallConrol+0x3e2>
						g_sensor_max_r = (float) (g_sensor[SENSOR_RIGHT][i]);
 8005110:	4a89      	ldr	r2, [pc, #548]	; (8005338 <calWallConrol+0x5f0>)
 8005112:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005116:	3350      	adds	r3, #80	; 0x50
 8005118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800511c:	ee07 3a90 	vmov	s15, r3
 8005120:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005124:	4b87      	ldr	r3, [pc, #540]	; (8005344 <calWallConrol+0x5fc>)
 8005126:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i <= 19; i++) {
 800512a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800512e:	3301      	adds	r3, #1
 8005130:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005134:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005138:	2b13      	cmp	r3, #19
 800513a:	ddd7      	ble.n	80050ec <calWallConrol+0x3a4>
					}
				}
				g_skewer_displacement = 0;
 800513c:	4b82      	ldr	r3, [pc, #520]	; (8005348 <calWallConrol+0x600>)
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
			}
			StabilityCount_R = 0;
 8005144:	4b81      	ldr	r3, [pc, #516]	; (800534c <calWallConrol+0x604>)
 8005146:	2200      	movs	r2, #0
 8005148:	701a      	strb	r2, [r3, #0]
 800514a:	e023      	b.n	8005194 <calWallConrol+0x44c>
		} else {
			//
			//and + 
			if (g_sensor[SENSOR_RIGHT][0] > CONTROLWALL_THRESHOLD_R
 800514c:	4b7a      	ldr	r3, [pc, #488]	; (8005338 <calWallConrol+0x5f0>)
 800514e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005152:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8005156:	dd1d      	ble.n	8005194 <calWallConrol+0x44c>
					&& fabs(g_sensor_diff[SENSOR_RIGHT])
 8005158:	4b78      	ldr	r3, [pc, #480]	; (800533c <calWallConrol+0x5f4>)
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	4618      	mov	r0, r3
 800515e:	f7fb fa09 	bl	8000574 <__aeabi_i2d>
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	60ba      	str	r2, [r7, #8]
 8005168:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800516c:	60fb      	str	r3, [r7, #12]
							< wallcut_threshold_R) {
 800516e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8005172:	f7fb fa11 	bl	8000598 <__aeabi_f2d>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
					&& fabs(g_sensor_diff[SENSOR_RIGHT])
 800517a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800517e:	f7fb fcd5 	bl	8000b2c <__aeabi_dcmplt>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d005      	beq.n	8005194 <calWallConrol+0x44c>
				//StabilityCount_R++;
				g_WallControlStatus = g_WallControlStatus + 2;			//
 8005188:	4b6d      	ldr	r3, [pc, #436]	; (8005340 <calWallConrol+0x5f8>)
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	3302      	adds	r3, #2
 800518e:	b2da      	uxtb	r2, r3
 8005190:	4b6b      	ldr	r3, [pc, #428]	; (8005340 <calWallConrol+0x5f8>)
 8005192:	701a      	strb	r2, [r3, #0]
//			if (StabilityCount_R >= 10) {
//				g_WallControlStatus = g_WallControlStatus + 2;
//			}
		}

		switch (g_WallControlStatus) {
 8005194:	4b6a      	ldr	r3, [pc, #424]	; (8005340 <calWallConrol+0x5f8>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	2b03      	cmp	r3, #3
 800519a:	f201 8156 	bhi.w	800644a <calWallConrol+0x1702>
 800519e:	a201      	add	r2, pc, #4	; (adr r2, 80051a4 <calWallConrol+0x45c>)
 80051a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a4:	080051b5 	.word	0x080051b5
 80051a8:	080052bb 	.word	0x080052bb
 80051ac:	08005369 	.word	0x08005369
 80051b0:	080053d3 	.word	0x080053d3
		case 0:			//
			g_skewer_displacement += straight.velocity * INTERRUPT_TIME;
 80051b4:	4b64      	ldr	r3, [pc, #400]	; (8005348 <calWallConrol+0x600>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7fb f9ed 	bl	8000598 <__aeabi_f2d>
 80051be:	4604      	mov	r4, r0
 80051c0:	460d      	mov	r5, r1
 80051c2:	4b63      	ldr	r3, [pc, #396]	; (8005350 <calWallConrol+0x608>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7fb f9e6 	bl	8000598 <__aeabi_f2d>
 80051cc:	a356      	add	r3, pc, #344	; (adr r3, 8005328 <calWallConrol+0x5e0>)
 80051ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d2:	f7fb fa39 	bl	8000648 <__aeabi_dmul>
 80051d6:	4602      	mov	r2, r0
 80051d8:	460b      	mov	r3, r1
 80051da:	4620      	mov	r0, r4
 80051dc:	4629      	mov	r1, r5
 80051de:	f7fb f87d 	bl	80002dc <__adddf3>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4610      	mov	r0, r2
 80051e8:	4619      	mov	r1, r3
 80051ea:	f7fb fd05 	bl	8000bf8 <__aeabi_d2f>
 80051ee:	4603      	mov	r3, r0
 80051f0:	4a55      	ldr	r2, [pc, #340]	; (8005348 <calWallConrol+0x600>)
 80051f2:	6013      	str	r3, [r2, #0]
			if (g_skewer_displacement < SKEWER_LIMIT) {
 80051f4:	4b54      	ldr	r3, [pc, #336]	; (8005348 <calWallConrol+0x600>)
 80051f6:	edd3 7a00 	vldr	s15, [r3]
 80051fa:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8005354 <calWallConrol+0x60c>
 80051fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005206:	d52e      	bpl.n	8005266 <calWallConrol+0x51e>
				wall_normal.error = 0.7
						* (-(g_sensor_max_l - CENTER_L) / g_sensor_max_l
 8005208:	4b53      	ldr	r3, [pc, #332]	; (8005358 <calWallConrol+0x610>)
 800520a:	edd3 7a00 	vldr	s15, [r3]
 800520e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800535c <calWallConrol+0x614>
 8005212:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005216:	eef1 6a67 	vneg.f32	s13, s15
 800521a:	4b4f      	ldr	r3, [pc, #316]	; (8005358 <calWallConrol+0x610>)
 800521c:	edd3 7a00 	vldr	s15, [r3]
 8005220:	ee86 7aa7 	vdiv.f32	s14, s13, s15
								+ (g_sensor_max_r - CENTER_R) / g_sensor_max_r);
 8005224:	4b47      	ldr	r3, [pc, #284]	; (8005344 <calWallConrol+0x5fc>)
 8005226:	edd3 7a00 	vldr	s15, [r3]
 800522a:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005364 <calWallConrol+0x61c>
 800522e:	ee37 6ae6 	vsub.f32	s12, s15, s13
 8005232:	4b44      	ldr	r3, [pc, #272]	; (8005344 <calWallConrol+0x5fc>)
 8005234:	edd3 6a00 	vldr	s13, [r3]
 8005238:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800523c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005240:	ee17 0a90 	vmov	r0, s15
 8005244:	f7fb f9a8 	bl	8000598 <__aeabi_f2d>
						* (-(g_sensor_max_l - CENTER_L) / g_sensor_max_l
 8005248:	a339      	add	r3, pc, #228	; (adr r3, 8005330 <calWallConrol+0x5e8>)
 800524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524e:	f7fb f9fb 	bl	8000648 <__aeabi_dmul>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4610      	mov	r0, r2
 8005258:	4619      	mov	r1, r3
 800525a:	f7fb fccd 	bl	8000bf8 <__aeabi_d2f>
 800525e:	4603      	mov	r3, r0
				wall_normal.error = 0.7
 8005260:	4a3f      	ldr	r2, [pc, #252]	; (8005360 <calWallConrol+0x618>)
 8005262:	6013      	str	r3, [r2, #0]
 8005264:	e003      	b.n	800526e <calWallConrol+0x526>
			} else {
				wall_normal.error = 0;
 8005266:	4b3e      	ldr	r3, [pc, #248]	; (8005360 <calWallConrol+0x618>)
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
			}
			wall_normal.delta_error = wall_normal.error - wall_normal.old_error;
 800526e:	4b3c      	ldr	r3, [pc, #240]	; (8005360 <calWallConrol+0x618>)
 8005270:	ed93 7a00 	vldr	s14, [r3]
 8005274:	4b3a      	ldr	r3, [pc, #232]	; (8005360 <calWallConrol+0x618>)
 8005276:	edd3 7a01 	vldr	s15, [r3, #4]
 800527a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800527e:	4b38      	ldr	r3, [pc, #224]	; (8005360 <calWallConrol+0x618>)
 8005280:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_normal.old_error = wall_normal.error;
 8005284:	4b36      	ldr	r3, [pc, #216]	; (8005360 <calWallConrol+0x618>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a35      	ldr	r2, [pc, #212]	; (8005360 <calWallConrol+0x618>)
 800528a:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_p * wall_normal.error
 800528c:	4b34      	ldr	r3, [pc, #208]	; (8005360 <calWallConrol+0x618>)
 800528e:	ed93 7a00 	vldr	s14, [r3]
 8005292:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8005296:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_d * wall_normal.delta_error;
 800529a:	4b31      	ldr	r3, [pc, #196]	; (8005360 <calWallConrol+0x618>)
 800529c:	edd3 6a02 	vldr	s13, [r3, #8]
 80052a0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80052a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_p * wall_normal.error
 80052a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052ac:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			pl_yellow_LED_count(0);
 80052b0:	2000      	movs	r0, #0
 80052b2:	f001 f9a9 	bl	8006608 <pl_yellow_LED_count>
			break;
 80052b6:	f001 b8c8 	b.w	800644a <calWallConrol+0x1702>
		case 1:			//
			wall_normal.error = (-2 * (float) (sensorWall_L - CENTER_L)
 80052ba:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80052be:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800535c <calWallConrol+0x614>
 80052c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80052c6:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80052ca:	ee67 6a87 	vmul.f32	s13, s15, s14
					/ (float) (sensorWall_L));
 80052ce:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80052d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
			wall_normal.error = (-2 * (float) (sensorWall_L - CENTER_L)
 80052d6:	4b22      	ldr	r3, [pc, #136]	; (8005360 <calWallConrol+0x618>)
 80052d8:	edc3 7a00 	vstr	s15, [r3]
			wall_normal.delta_error = wall_normal.error - wall_normal.old_error;
 80052dc:	4b20      	ldr	r3, [pc, #128]	; (8005360 <calWallConrol+0x618>)
 80052de:	ed93 7a00 	vldr	s14, [r3]
 80052e2:	4b1f      	ldr	r3, [pc, #124]	; (8005360 <calWallConrol+0x618>)
 80052e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80052e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052ec:	4b1c      	ldr	r3, [pc, #112]	; (8005360 <calWallConrol+0x618>)
 80052ee:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_normal.old_error = wall_normal.error;
 80052f2:	4b1b      	ldr	r3, [pc, #108]	; (8005360 <calWallConrol+0x618>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1a      	ldr	r2, [pc, #104]	; (8005360 <calWallConrol+0x618>)
 80052f8:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_p * wall_normal.error
 80052fa:	4b19      	ldr	r3, [pc, #100]	; (8005360 <calWallConrol+0x618>)
 80052fc:	ed93 7a00 	vldr	s14, [r3]
 8005300:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8005304:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_d * wall_normal.delta_error;
 8005308:	4b15      	ldr	r3, [pc, #84]	; (8005360 <calWallConrol+0x618>)
 800530a:	edd3 6a02 	vldr	s13, [r3, #8]
 800530e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8005312:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_p * wall_normal.error
 8005316:	ee77 7a27 	vadd.f32	s15, s14, s15
 800531a:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			PID_wall = sensor_gain
//					* (-2 * (float) (g_sensor[SENSOR_LEFT][0] - CENTER_L)/(float) (g_sensor[SENSOR_LEFT][0]));
			pl_yellow_LED_count(240);
 800531e:	20f0      	movs	r0, #240	; 0xf0
 8005320:	f001 f972 	bl	8006608 <pl_yellow_LED_count>
			break;
 8005324:	f001 b891 	b.w	800644a <calWallConrol+0x1702>
 8005328:	d2f1a9fc 	.word	0xd2f1a9fc
 800532c:	3f50624d 	.word	0x3f50624d
 8005330:	66666666 	.word	0x66666666
 8005334:	3fe66666 	.word	0x3fe66666
 8005338:	20000298 	.word	0x20000298
 800533c:	20000428 	.word	0x20000428
 8005340:	20000573 	.word	0x20000573
 8005344:	2000057c 	.word	0x2000057c
 8005348:	20000580 	.word	0x20000580
 800534c:	20000577 	.word	0x20000577
 8005350:	200004b8 	.word	0x200004b8
 8005354:	420c0000 	.word	0x420c0000
 8005358:	20000578 	.word	0x20000578
 800535c:	44c46000 	.word	0x44c46000
 8005360:	2000054c 	.word	0x2000054c
 8005364:	448d4000 	.word	0x448d4000
		case 2:			//
			wall_normal.error = (2 * (float) (sensorWall_R - CENTER_R)
 8005368:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800536c:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8005364 <calWallConrol+0x61c>
 8005370:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005374:	ee77 6aa7 	vadd.f32	s13, s15, s15
					/ (float) (sensorWall_R));
 8005378:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800537c:	eec6 7a87 	vdiv.f32	s15, s13, s14
			wall_normal.error = (2 * (float) (sensorWall_R - CENTER_R)
 8005380:	4bbd      	ldr	r3, [pc, #756]	; (8005678 <calWallConrol+0x930>)
 8005382:	edc3 7a00 	vstr	s15, [r3]
			wall_normal.delta_error = wall_normal.error - wall_normal.old_error;
 8005386:	4bbc      	ldr	r3, [pc, #752]	; (8005678 <calWallConrol+0x930>)
 8005388:	ed93 7a00 	vldr	s14, [r3]
 800538c:	4bba      	ldr	r3, [pc, #744]	; (8005678 <calWallConrol+0x930>)
 800538e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005396:	4bb8      	ldr	r3, [pc, #736]	; (8005678 <calWallConrol+0x930>)
 8005398:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_normal.old_error = wall_normal.error;
 800539c:	4bb6      	ldr	r3, [pc, #728]	; (8005678 <calWallConrol+0x930>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4ab5      	ldr	r2, [pc, #724]	; (8005678 <calWallConrol+0x930>)
 80053a2:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_p * wall_normal.error
 80053a4:	4bb4      	ldr	r3, [pc, #720]	; (8005678 <calWallConrol+0x930>)
 80053a6:	ed93 7a00 	vldr	s14, [r3]
 80053aa:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80053ae:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_d * wall_normal.delta_error;
 80053b2:	4bb1      	ldr	r3, [pc, #708]	; (8005678 <calWallConrol+0x930>)
 80053b4:	edd3 6a02 	vldr	s13, [r3, #8]
 80053b8:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80053bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_p * wall_normal.error
 80053c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053c4:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			PID_wall = sensor_gain
//					* (2 * (float) (g_sensor[SENSOR_RIGHT][0] - CENTER_R)/(float) (g_sensor[SENSOR_RIGHT][0]));
			pl_yellow_LED_count(15);
 80053c8:	200f      	movs	r0, #15
 80053ca:	f001 f91d 	bl	8006608 <pl_yellow_LED_count>
			break;
 80053ce:	f001 b83c 	b.w	800644a <calWallConrol+0x1702>
		case 3:			//
			wall_normal.error =
					(-(float) (sensorWall_L - CENTER_L) / (float) (sensorWall_L)
 80053d2:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80053d6:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 800567c <calWallConrol+0x934>
 80053da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053de:	eef1 6a67 	vneg.f32	s13, s15
 80053e2:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80053e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
							+ (float) (sensorWall_R - CENTER_R)
 80053ea:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80053ee:	eddf 6aa4 	vldr	s13, [pc, #656]	; 8005680 <calWallConrol+0x938>
 80053f2:	ee37 6ae6 	vsub.f32	s12, s15, s13
									/ (float) (sensorWall_R));
 80053f6:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 80053fa:	eec6 7a26 	vdiv.f32	s15, s12, s13
							+ (float) (sensorWall_R - CENTER_R)
 80053fe:	ee77 7a27 	vadd.f32	s15, s14, s15
			wall_normal.error =
 8005402:	4b9d      	ldr	r3, [pc, #628]	; (8005678 <calWallConrol+0x930>)
 8005404:	edc3 7a00 	vstr	s15, [r3]
			wall_normal.delta_error = wall_normal.error - wall_normal.old_error;
 8005408:	4b9b      	ldr	r3, [pc, #620]	; (8005678 <calWallConrol+0x930>)
 800540a:	ed93 7a00 	vldr	s14, [r3]
 800540e:	4b9a      	ldr	r3, [pc, #616]	; (8005678 <calWallConrol+0x930>)
 8005410:	edd3 7a01 	vldr	s15, [r3, #4]
 8005414:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005418:	4b97      	ldr	r3, [pc, #604]	; (8005678 <calWallConrol+0x930>)
 800541a:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_normal.old_error = wall_normal.error;
 800541e:	4b96      	ldr	r3, [pc, #600]	; (8005678 <calWallConrol+0x930>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a95      	ldr	r2, [pc, #596]	; (8005678 <calWallConrol+0x930>)
 8005424:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_p * wall_normal.error
 8005426:	4b94      	ldr	r3, [pc, #592]	; (8005678 <calWallConrol+0x930>)
 8005428:	ed93 7a00 	vldr	s14, [r3]
 800542c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8005430:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_d * wall_normal.delta_error;
 8005434:	4b90      	ldr	r3, [pc, #576]	; (8005678 <calWallConrol+0x930>)
 8005436:	edd3 6a02 	vldr	s13, [r3, #8]
 800543a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800543e:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_p * wall_normal.error
 8005442:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005446:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			PID_wall = sensor_gain
//					* (-(float) (g_sensor[SENSOR_LEFT][0] - CENTER_L)/(float) (g_sensor[SENSOR_LEFT][0])
//							+ (float) (g_sensor[SENSOR_RIGHT][0] - CENTER_R)/(float) (g_sensor[SENSOR_RIGHT][0]));
			pl_yellow_LED_count(255);
 800544a:	20ff      	movs	r0, #255	; 0xff
 800544c:	f001 f8dc 	bl	8006608 <pl_yellow_LED_count>
			if ((fabs(g_sensor_diff[SENSOR_LEFT]) < 30)
 8005450:	4b8c      	ldr	r3, [pc, #560]	; (8005684 <calWallConrol+0x93c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4618      	mov	r0, r3
 8005456:	f7fb f88d 	bl	8000574 <__aeabi_i2d>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	603a      	str	r2, [r7, #0]
 8005460:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005464:	607b      	str	r3, [r7, #4]
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	4b87      	ldr	r3, [pc, #540]	; (8005688 <calWallConrol+0x940>)
 800546c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005470:	f7fb fb5c 	bl	8000b2c <__aeabi_dcmplt>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01a      	beq.n	80054b0 <calWallConrol+0x768>
					&& (fabs(g_sensor_diff[SENSOR_RIGHT]) < 30)) {
 800547a:	4b82      	ldr	r3, [pc, #520]	; (8005684 <calWallConrol+0x93c>)
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	4618      	mov	r0, r3
 8005480:	f7fb f878 	bl	8000574 <__aeabi_i2d>
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	4692      	mov	sl, r2
 800548a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800548e:	f04f 0200 	mov.w	r2, #0
 8005492:	4b7d      	ldr	r3, [pc, #500]	; (8005688 <calWallConrol+0x940>)
 8005494:	4650      	mov	r0, sl
 8005496:	4659      	mov	r1, fp
 8005498:	f7fb fb48 	bl	8000b2c <__aeabi_dcmplt>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d006      	beq.n	80054b0 <calWallConrol+0x768>
				StabilityCount_reset++;
 80054a2:	4b7a      	ldr	r3, [pc, #488]	; (800568c <calWallConrol+0x944>)
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	3301      	adds	r3, #1
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	4b78      	ldr	r3, [pc, #480]	; (800568c <calWallConrol+0x944>)
 80054ac:	701a      	strb	r2, [r3, #0]
 80054ae:	e002      	b.n	80054b6 <calWallConrol+0x76e>
			} else {
				StabilityCount_reset = 0;
 80054b0:	4b76      	ldr	r3, [pc, #472]	; (800568c <calWallConrol+0x944>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	701a      	strb	r2, [r3, #0]
			}
			if (StabilityCount_reset >= 25) {
 80054b6:	4b75      	ldr	r3, [pc, #468]	; (800568c <calWallConrol+0x944>)
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	2b18      	cmp	r3, #24
 80054bc:	f240 87c4 	bls.w	8006448 <calWallConrol+0x1700>
				Gyro.sigma_error = 0;
 80054c0:	4b73      	ldr	r3, [pc, #460]	; (8005690 <calWallConrol+0x948>)
 80054c2:	f04f 0200 	mov.w	r2, #0
 80054c6:	609a      	str	r2, [r3, #8]
				StabilityCount_reset = 0;
 80054c8:	4b70      	ldr	r3, [pc, #448]	; (800568c <calWallConrol+0x944>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80054ce:	f000 bfbb 	b.w	8006448 <calWallConrol+0x1700>
		}
//		if (highspeed_mode == 1) {
//			PID_wall = PID_wall * 0.7;
//		}

	} else if (g_WallControl_mode == 2) {
 80054d2:	4b70      	ldr	r3, [pc, #448]	; (8005694 <calWallConrol+0x94c>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d16b      	bne.n	80055b2 <calWallConrol+0x86a>
// 
		if (g_sensor[SENSOR_FRONT_LEFT][0] > CONTROLWALL_THRESHOLD_FRONT_L
 80054da:	4b6f      	ldr	r3, [pc, #444]	; (8005698 <calWallConrol+0x950>)
 80054dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054de:	2b64      	cmp	r3, #100	; 0x64
 80054e0:	dd0a      	ble.n	80054f8 <calWallConrol+0x7b0>
				&& g_sensor[SENSOR_FRONT_RIGHT][0]
 80054e2:	4b6d      	ldr	r3, [pc, #436]	; (8005698 <calWallConrol+0x950>)
 80054e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80054e8:	2b96      	cmp	r3, #150	; 0x96
 80054ea:	dd05      	ble.n	80054f8 <calWallConrol+0x7b0>
						> CONTROLWALL_THRESHOLD_FRONT_R) {
			PID_wall = 0;
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80054f4:	f000 bfa9 	b.w	800644a <calWallConrol+0x1702>
		} else if (g_sensor[SENSOR_FRONT_LEFT][0]
 80054f8:	4b67      	ldr	r3, [pc, #412]	; (8005698 <calWallConrol+0x950>)
 80054fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054fc:	2b64      	cmp	r3, #100	; 0x64
 80054fe:	dd1f      	ble.n	8005540 <calWallConrol+0x7f8>
				> CONTROLWALL_THRESHOLD_FRONT_L
				&& g_sensor[SENSOR_FRONT_RIGHT][0]
 8005500:	4b65      	ldr	r3, [pc, #404]	; (8005698 <calWallConrol+0x950>)
 8005502:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005506:	2b96      	cmp	r3, #150	; 0x96
 8005508:	dc1a      	bgt.n	8005540 <calWallConrol+0x7f8>
						<= CONTROLWALL_THRESHOLD_FRONT_R) {
			PID_wall = SENSOR_GAIN_SLANT
					* ((float) (g_sensor[SENSOR_FRONT_LEFT][0]
 800550a:	4b63      	ldr	r3, [pc, #396]	; (8005698 <calWallConrol+0x950>)
 800550c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
							- CONTROLWALL_THRESHOLD_FRONT_L));
 800550e:	3b64      	subs	r3, #100	; 0x64
					* ((float) (g_sensor[SENSOR_FRONT_LEFT][0]
 8005510:	ee07 3a90 	vmov	s15, r3
 8005514:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005518:	ee17 0a90 	vmov	r0, s15
 800551c:	f7fb f83c 	bl	8000598 <__aeabi_f2d>
 8005520:	a34f      	add	r3, pc, #316	; (adr r3, 8005660 <calWallConrol+0x918>)
 8005522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005526:	f7fb f88f 	bl	8000648 <__aeabi_dmul>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
			PID_wall = SENSOR_GAIN_SLANT
 800552e:	4610      	mov	r0, r2
 8005530:	4619      	mov	r1, r3
 8005532:	f7fb fb61 	bl	8000bf8 <__aeabi_d2f>
 8005536:	4603      	mov	r3, r0
 8005538:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800553c:	f000 bf85 	b.w	800644a <calWallConrol+0x1702>
		} else if (g_sensor[SENSOR_FRONT_LEFT][0]
 8005540:	4b55      	ldr	r3, [pc, #340]	; (8005698 <calWallConrol+0x950>)
 8005542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005544:	2b64      	cmp	r3, #100	; 0x64
 8005546:	dc23      	bgt.n	8005590 <calWallConrol+0x848>
				<= CONTROLWALL_THRESHOLD_FRONT_L
				&& g_sensor[SENSOR_FRONT_RIGHT][0]
 8005548:	4b53      	ldr	r3, [pc, #332]	; (8005698 <calWallConrol+0x950>)
 800554a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800554e:	2b96      	cmp	r3, #150	; 0x96
 8005550:	dd1e      	ble.n	8005590 <calWallConrol+0x848>
						> CONTROLWALL_THRESHOLD_FRONT_R) {
			PID_wall = SENSOR_GAIN_SLANT
					* (-(float) (g_sensor[SENSOR_FRONT_RIGHT][0]
 8005552:	4b51      	ldr	r3, [pc, #324]	; (8005698 <calWallConrol+0x950>)
 8005554:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
							- CONTROLWALL_THRESHOLD_FRONT_R));
 8005558:	3b96      	subs	r3, #150	; 0x96
					* (-(float) (g_sensor[SENSOR_FRONT_RIGHT][0]
 800555a:	ee07 3a90 	vmov	s15, r3
 800555e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005562:	eef1 7a67 	vneg.f32	s15, s15
 8005566:	ee17 3a90 	vmov	r3, s15
 800556a:	4618      	mov	r0, r3
 800556c:	f7fb f814 	bl	8000598 <__aeabi_f2d>
 8005570:	a33b      	add	r3, pc, #236	; (adr r3, 8005660 <calWallConrol+0x918>)
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	f7fb f867 	bl	8000648 <__aeabi_dmul>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
			PID_wall = SENSOR_GAIN_SLANT
 800557e:	4610      	mov	r0, r2
 8005580:	4619      	mov	r1, r3
 8005582:	f7fb fb39 	bl	8000bf8 <__aeabi_d2f>
 8005586:	4603      	mov	r3, r0
 8005588:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800558c:	f000 bf5d 	b.w	800644a <calWallConrol+0x1702>
		} else if (g_sensor[SENSOR_FRONT_LEFT][0]
 8005590:	4b41      	ldr	r3, [pc, #260]	; (8005698 <calWallConrol+0x950>)
 8005592:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005594:	2b64      	cmp	r3, #100	; 0x64
 8005596:	f300 8758 	bgt.w	800644a <calWallConrol+0x1702>
				<= CONTROLWALL_THRESHOLD_FRONT_L
				&& g_sensor[SENSOR_FRONT_RIGHT][0]
 800559a:	4b3f      	ldr	r3, [pc, #252]	; (8005698 <calWallConrol+0x950>)
 800559c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055a0:	2b96      	cmp	r3, #150	; 0x96
 80055a2:	f300 8752 	bgt.w	800644a <calWallConrol+0x1702>
						<= CONTROLWALL_THRESHOLD_FRONT_R) {
			PID_wall = 0;
 80055a6:	f04f 0300 	mov.w	r3, #0
 80055aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80055ae:	f000 bf4c 	b.w	800644a <calWallConrol+0x1702>
		}

	} else if (g_WallControl_mode == 3) {
 80055b2:	4b38      	ldr	r3, [pc, #224]	; (8005694 <calWallConrol+0x94c>)
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	2b03      	cmp	r3, #3
 80055b8:	f040 8747 	bne.w	800644a <calWallConrol+0x1702>
		//g_WallControlStatus=3;
		float CenterSlantR, CenterSlantL;
		float coefficientR[4];
		float coefficientL[4];
		float sensor_gain_slant90_p, sensor_gain_slant90_d;
		if (straight.velocity > 2000) {
 80055bc:	4b37      	ldr	r3, [pc, #220]	; (800569c <calWallConrol+0x954>)
 80055be:	edd3 7a00 	vldr	s15, [r3]
 80055c2:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80056a0 <calWallConrol+0x958>
 80055c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ce:	dd05      	ble.n	80055dc <calWallConrol+0x894>
			sensor_gain_slant90_p = SENSOR_GAIN_SLANT90_P * 2000;
 80055d0:	4b34      	ldr	r3, [pc, #208]	; (80056a4 <calWallConrol+0x95c>)
 80055d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			sensor_gain_slant90_d = SENSOR_GAIN_SLANT90_D * 2000;
 80055d6:	4b34      	ldr	r3, [pc, #208]	; (80056a8 <calWallConrol+0x960>)
 80055d8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80055da:	e024      	b.n	8005626 <calWallConrol+0x8de>
		} else {
			sensor_gain_slant90_p = SENSOR_GAIN_SLANT90_P * straight.velocity;
 80055dc:	4b2f      	ldr	r3, [pc, #188]	; (800569c <calWallConrol+0x954>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fa ffd9 	bl	8000598 <__aeabi_f2d>
 80055e6:	a320      	add	r3, pc, #128	; (adr r3, 8005668 <calWallConrol+0x920>)
 80055e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ec:	f7fb f82c 	bl	8000648 <__aeabi_dmul>
 80055f0:	4602      	mov	r2, r0
 80055f2:	460b      	mov	r3, r1
 80055f4:	4610      	mov	r0, r2
 80055f6:	4619      	mov	r1, r3
 80055f8:	f7fb fafe 	bl	8000bf8 <__aeabi_d2f>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			sensor_gain_slant90_d = SENSOR_GAIN_SLANT90_D * straight.velocity;
 8005602:	4b26      	ldr	r3, [pc, #152]	; (800569c <calWallConrol+0x954>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4618      	mov	r0, r3
 8005608:	f7fa ffc6 	bl	8000598 <__aeabi_f2d>
 800560c:	a318      	add	r3, pc, #96	; (adr r3, 8005670 <calWallConrol+0x928>)
 800560e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005612:	f7fb f819 	bl	8000648 <__aeabi_dmul>
 8005616:	4602      	mov	r2, r0
 8005618:	460b      	mov	r3, r1
 800561a:	4610      	mov	r0, r2
 800561c:	4619      	mov	r1, r3
 800561e:	f7fb faeb 	bl	8000bf8 <__aeabi_d2f>
 8005622:	4603      	mov	r3, r0
 8005624:	67fb      	str	r3, [r7, #124]	; 0x7c
		}

		if (NoWallDisplacementR45slant > AREAMIN_R0
 8005626:	4b21      	ldr	r3, [pc, #132]	; (80056ac <calWallConrol+0x964>)
 8005628:	edd3 7a00 	vldr	s15, [r3]
 800562c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8005630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005638:	dd42      	ble.n	80056c0 <calWallConrol+0x978>
				&& NoWallDisplacementR45slant <= AREAMAX_R0) {
 800563a:	4b1c      	ldr	r3, [pc, #112]	; (80056ac <calWallConrol+0x964>)
 800563c:	edd3 7a00 	vldr	s15, [r3]
 8005640:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8005644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800564c:	d838      	bhi.n	80056c0 <calWallConrol+0x978>
			coefficientR[0] = COEFFICIENT_R0_0;
 800564e:	4b18      	ldr	r3, [pc, #96]	; (80056b0 <calWallConrol+0x968>)
 8005650:	64bb      	str	r3, [r7, #72]	; 0x48
			coefficientR[1] = COEFFICIENT_R0_1;
 8005652:	4b18      	ldr	r3, [pc, #96]	; (80056b4 <calWallConrol+0x96c>)
 8005654:	64fb      	str	r3, [r7, #76]	; 0x4c
			coefficientR[2] = COEFFICIENT_R0_2;
 8005656:	4b18      	ldr	r3, [pc, #96]	; (80056b8 <calWallConrol+0x970>)
 8005658:	653b      	str	r3, [r7, #80]	; 0x50
			coefficientR[3] = COEFFICIENT_R0_3;
 800565a:	4b18      	ldr	r3, [pc, #96]	; (80056bc <calWallConrol+0x974>)
 800565c:	657b      	str	r3, [r7, #84]	; 0x54
 800565e:	e08f      	b.n	8005780 <calWallConrol+0xa38>
 8005660:	47ae147b 	.word	0x47ae147b
 8005664:	3f847ae1 	.word	0x3f847ae1
 8005668:	66666666 	.word	0x66666666
 800566c:	3fee6666 	.word	0x3fee6666
 8005670:	47ae147b 	.word	0x47ae147b
 8005674:	bfb47ae1 	.word	0xbfb47ae1
 8005678:	2000054c 	.word	0x2000054c
 800567c:	44c46000 	.word	0x44c46000
 8005680:	448d4000 	.word	0x448d4000
 8005684:	20000428 	.word	0x20000428
 8005688:	403e0000 	.word	0x403e0000
 800568c:	20000575 	.word	0x20000575
 8005690:	20000524 	.word	0x20000524
 8005694:	20000570 	.word	0x20000570
 8005698:	20000298 	.word	0x20000298
 800569c:	200004b8 	.word	0x200004b8
 80056a0:	44fa0000 	.word	0x44fa0000
 80056a4:	44ed8000 	.word	0x44ed8000
 80056a8:	c3200000 	.word	0xc3200000
 80056ac:	200005bc 	.word	0x200005bc
 80056b0:	44129ffe 	.word	0x44129ffe
 80056b4:	40a2c583 	.word	0x40a2c583
 80056b8:	3efbe9c3 	.word	0x3efbe9c3
 80056bc:	bbad03da 	.word	0xbbad03da
		} else if (NoWallDisplacementR45slant > AREAMIN_R1
 80056c0:	4b9c      	ldr	r3, [pc, #624]	; (8005934 <calWallConrol+0xbec>)
 80056c2:	edd3 7a00 	vldr	s15, [r3]
 80056c6:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8005938 <calWallConrol+0xbf0>
 80056ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d2:	dd12      	ble.n	80056fa <calWallConrol+0x9b2>
				&& NoWallDisplacementR45slant <= AREAMAX_R1) {
 80056d4:	4b97      	ldr	r3, [pc, #604]	; (8005934 <calWallConrol+0xbec>)
 80056d6:	edd3 7a00 	vldr	s15, [r3]
 80056da:	ed9f 7a98 	vldr	s14, [pc, #608]	; 800593c <calWallConrol+0xbf4>
 80056de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056e6:	d808      	bhi.n	80056fa <calWallConrol+0x9b2>
			coefficientR[0] = COEFFICIENT_R1_0;
 80056e8:	4b95      	ldr	r3, [pc, #596]	; (8005940 <calWallConrol+0xbf8>)
 80056ea:	64bb      	str	r3, [r7, #72]	; 0x48
			coefficientR[1] = COEFFICIENT_R1_1;
 80056ec:	4b95      	ldr	r3, [pc, #596]	; (8005944 <calWallConrol+0xbfc>)
 80056ee:	64fb      	str	r3, [r7, #76]	; 0x4c
			coefficientR[2] = COEFFICIENT_R1_2;
 80056f0:	4b95      	ldr	r3, [pc, #596]	; (8005948 <calWallConrol+0xc00>)
 80056f2:	653b      	str	r3, [r7, #80]	; 0x50
			coefficientR[3] = COEFFICIENT_R1_3;
 80056f4:	4b95      	ldr	r3, [pc, #596]	; (800594c <calWallConrol+0xc04>)
 80056f6:	657b      	str	r3, [r7, #84]	; 0x54
 80056f8:	e042      	b.n	8005780 <calWallConrol+0xa38>
		} else if (NoWallDisplacementR45slant > AREAMIN_R2
 80056fa:	4b8e      	ldr	r3, [pc, #568]	; (8005934 <calWallConrol+0xbec>)
 80056fc:	edd3 7a00 	vldr	s15, [r3]
 8005700:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8005950 <calWallConrol+0xc08>
 8005704:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800570c:	dd12      	ble.n	8005734 <calWallConrol+0x9ec>
				&& NoWallDisplacementR45slant <= AREAMAX_R2) {
 800570e:	4b89      	ldr	r3, [pc, #548]	; (8005934 <calWallConrol+0xbec>)
 8005710:	edd3 7a00 	vldr	s15, [r3]
 8005714:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8005954 <calWallConrol+0xc0c>
 8005718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800571c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005720:	d808      	bhi.n	8005734 <calWallConrol+0x9ec>
			coefficientR[0] = COEFFICIENT_R2_0;
 8005722:	4b8d      	ldr	r3, [pc, #564]	; (8005958 <calWallConrol+0xc10>)
 8005724:	64bb      	str	r3, [r7, #72]	; 0x48
			coefficientR[1] = COEFFICIENT_R2_1;
 8005726:	4b8d      	ldr	r3, [pc, #564]	; (800595c <calWallConrol+0xc14>)
 8005728:	64fb      	str	r3, [r7, #76]	; 0x4c
			coefficientR[2] = COEFFICIENT_R2_2;
 800572a:	4b8d      	ldr	r3, [pc, #564]	; (8005960 <calWallConrol+0xc18>)
 800572c:	653b      	str	r3, [r7, #80]	; 0x50
			coefficientR[3] = COEFFICIENT_R2_3;
 800572e:	4b8d      	ldr	r3, [pc, #564]	; (8005964 <calWallConrol+0xc1c>)
 8005730:	657b      	str	r3, [r7, #84]	; 0x54
 8005732:	e025      	b.n	8005780 <calWallConrol+0xa38>
		} else {
			//
			if (g_sensor[SENSOR_RIGHT][0] > CONTROLWALL_THRESHOLD_SLANT_R) {
 8005734:	4b8c      	ldr	r3, [pc, #560]	; (8005968 <calWallConrol+0xc20>)
 8005736:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800573a:	2b5a      	cmp	r3, #90	; 0x5a
 800573c:	dd07      	ble.n	800574e <calWallConrol+0xa06>
				g_WallControlStatus = g_WallControlStatus | (1 << 1);
 800573e:	4b8b      	ldr	r3, [pc, #556]	; (800596c <calWallConrol+0xc24>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	f043 0302 	orr.w	r3, r3, #2
 8005746:	b2da      	uxtb	r2, r3
 8005748:	4b88      	ldr	r3, [pc, #544]	; (800596c <calWallConrol+0xc24>)
 800574a:	701a      	strb	r2, [r3, #0]
 800574c:	e006      	b.n	800575c <calWallConrol+0xa14>
			} else {
				g_WallControlStatus = g_WallControlStatus & ~(1 << 1);
 800574e:	4b87      	ldr	r3, [pc, #540]	; (800596c <calWallConrol+0xc24>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	f023 0302 	bic.w	r3, r3, #2
 8005756:	b2da      	uxtb	r2, r3
 8005758:	4b84      	ldr	r3, [pc, #528]	; (800596c <calWallConrol+0xc24>)
 800575a:	701a      	strb	r2, [r3, #0]
			}
			coefficientR[0] = (float) (g_sensor[SENSOR_RIGHT][0]);
 800575c:	4b82      	ldr	r3, [pc, #520]	; (8005968 <calWallConrol+0xc20>)
 800575e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005762:	ee07 3a90 	vmov	s15, r3
 8005766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800576a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			coefficientR[1] = 0;
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	64fb      	str	r3, [r7, #76]	; 0x4c
			coefficientR[2] = 0;
 8005774:	f04f 0300 	mov.w	r3, #0
 8005778:	653b      	str	r3, [r7, #80]	; 0x50
			coefficientR[3] = 0;
 800577a:	f04f 0300 	mov.w	r3, #0
 800577e:	657b      	str	r3, [r7, #84]	; 0x54
		}

		if (NoWallDisplacementL45slant > AREAMIN_L0
 8005780:	4b7b      	ldr	r3, [pc, #492]	; (8005970 <calWallConrol+0xc28>)
 8005782:	edd3 7a00 	vldr	s15, [r3]
 8005786:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800578a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800578e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005792:	dd12      	ble.n	80057ba <calWallConrol+0xa72>
				&& NoWallDisplacementL45slant <= AREAMAX_L0) {
 8005794:	4b76      	ldr	r3, [pc, #472]	; (8005970 <calWallConrol+0xc28>)
 8005796:	edd3 7a00 	vldr	s15, [r3]
 800579a:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800579e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057a6:	d808      	bhi.n	80057ba <calWallConrol+0xa72>
			coefficientL[0] = COEFFICIENT_L0_0;
 80057a8:	4b72      	ldr	r3, [pc, #456]	; (8005974 <calWallConrol+0xc2c>)
 80057aa:	63bb      	str	r3, [r7, #56]	; 0x38
			coefficientL[1] = COEFFICIENT_L0_1;
 80057ac:	4b72      	ldr	r3, [pc, #456]	; (8005978 <calWallConrol+0xc30>)
 80057ae:	63fb      	str	r3, [r7, #60]	; 0x3c
			coefficientL[2] = COEFFICIENT_L0_2;
 80057b0:	4b72      	ldr	r3, [pc, #456]	; (800597c <calWallConrol+0xc34>)
 80057b2:	643b      	str	r3, [r7, #64]	; 0x40
			coefficientL[3] = COEFFICIENT_L0_3;
 80057b4:	4b72      	ldr	r3, [pc, #456]	; (8005980 <calWallConrol+0xc38>)
 80057b6:	647b      	str	r3, [r7, #68]	; 0x44
 80057b8:	e05d      	b.n	8005876 <calWallConrol+0xb2e>
		} else if (NoWallDisplacementL45slant > AREAMIN_L1
 80057ba:	4b6d      	ldr	r3, [pc, #436]	; (8005970 <calWallConrol+0xc28>)
 80057bc:	edd3 7a00 	vldr	s15, [r3]
 80057c0:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8005938 <calWallConrol+0xbf0>
 80057c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057cc:	dd12      	ble.n	80057f4 <calWallConrol+0xaac>
				&& NoWallDisplacementL45slant <= AREAMAX_L1) {
 80057ce:	4b68      	ldr	r3, [pc, #416]	; (8005970 <calWallConrol+0xc28>)
 80057d0:	edd3 7a00 	vldr	s15, [r3]
 80057d4:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800593c <calWallConrol+0xbf4>
 80057d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057e0:	d808      	bhi.n	80057f4 <calWallConrol+0xaac>
			coefficientL[0] = COEFFICIENT_L1_0;
 80057e2:	4b68      	ldr	r3, [pc, #416]	; (8005984 <calWallConrol+0xc3c>)
 80057e4:	63bb      	str	r3, [r7, #56]	; 0x38
			coefficientL[1] = COEFFICIENT_L1_1;
 80057e6:	4b68      	ldr	r3, [pc, #416]	; (8005988 <calWallConrol+0xc40>)
 80057e8:	63fb      	str	r3, [r7, #60]	; 0x3c
			coefficientL[2] = COEFFICIENT_L1_2;
 80057ea:	4b68      	ldr	r3, [pc, #416]	; (800598c <calWallConrol+0xc44>)
 80057ec:	643b      	str	r3, [r7, #64]	; 0x40
			coefficientL[3] = COEFFICIENT_L1_3;
 80057ee:	4b68      	ldr	r3, [pc, #416]	; (8005990 <calWallConrol+0xc48>)
 80057f0:	647b      	str	r3, [r7, #68]	; 0x44
 80057f2:	e040      	b.n	8005876 <calWallConrol+0xb2e>
		} else if (NoWallDisplacementL45slant > AREAMIN_L2
 80057f4:	4b5e      	ldr	r3, [pc, #376]	; (8005970 <calWallConrol+0xc28>)
 80057f6:	edd3 7a00 	vldr	s15, [r3]
 80057fa:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8005950 <calWallConrol+0xc08>
 80057fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005806:	dd12      	ble.n	800582e <calWallConrol+0xae6>
				&& NoWallDisplacementL45slant <= AREAMAX_L2) {
 8005808:	4b59      	ldr	r3, [pc, #356]	; (8005970 <calWallConrol+0xc28>)
 800580a:	edd3 7a00 	vldr	s15, [r3]
 800580e:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8005954 <calWallConrol+0xc0c>
 8005812:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800581a:	d808      	bhi.n	800582e <calWallConrol+0xae6>
			coefficientL[0] = COEFFICIENT_L2_0;
 800581c:	4b5d      	ldr	r3, [pc, #372]	; (8005994 <calWallConrol+0xc4c>)
 800581e:	63bb      	str	r3, [r7, #56]	; 0x38
			coefficientL[1] = COEFFICIENT_L2_1;
 8005820:	4b5d      	ldr	r3, [pc, #372]	; (8005998 <calWallConrol+0xc50>)
 8005822:	63fb      	str	r3, [r7, #60]	; 0x3c
			coefficientL[2] = COEFFICIENT_L2_2;
 8005824:	4b5d      	ldr	r3, [pc, #372]	; (800599c <calWallConrol+0xc54>)
 8005826:	643b      	str	r3, [r7, #64]	; 0x40
			coefficientL[3] = COEFFICIENT_L2_3;
 8005828:	4b5d      	ldr	r3, [pc, #372]	; (80059a0 <calWallConrol+0xc58>)
 800582a:	647b      	str	r3, [r7, #68]	; 0x44
 800582c:	e023      	b.n	8005876 <calWallConrol+0xb2e>
		} else {
			//
			if (g_sensor[SENSOR_LEFT][0] > CONTROLWALL_THRESHOLD_SLANT_L) {
 800582e:	4b4e      	ldr	r3, [pc, #312]	; (8005968 <calWallConrol+0xc20>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2b5a      	cmp	r3, #90	; 0x5a
 8005834:	dd07      	ble.n	8005846 <calWallConrol+0xafe>
				g_WallControlStatus = g_WallControlStatus | (1 << 0);
 8005836:	4b4d      	ldr	r3, [pc, #308]	; (800596c <calWallConrol+0xc24>)
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	f043 0301 	orr.w	r3, r3, #1
 800583e:	b2da      	uxtb	r2, r3
 8005840:	4b4a      	ldr	r3, [pc, #296]	; (800596c <calWallConrol+0xc24>)
 8005842:	701a      	strb	r2, [r3, #0]
 8005844:	e006      	b.n	8005854 <calWallConrol+0xb0c>
			} else {
				g_WallControlStatus = g_WallControlStatus & ~(1 << 0);
 8005846:	4b49      	ldr	r3, [pc, #292]	; (800596c <calWallConrol+0xc24>)
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	f023 0301 	bic.w	r3, r3, #1
 800584e:	b2da      	uxtb	r2, r3
 8005850:	4b46      	ldr	r3, [pc, #280]	; (800596c <calWallConrol+0xc24>)
 8005852:	701a      	strb	r2, [r3, #0]
			}
			coefficientL[0] = (float) (g_sensor[SENSOR_LEFT][0]);
 8005854:	4b44      	ldr	r3, [pc, #272]	; (8005968 <calWallConrol+0xc20>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	ee07 3a90 	vmov	s15, r3
 800585c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005860:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			coefficientL[1] = 0;
 8005864:	f04f 0300 	mov.w	r3, #0
 8005868:	63fb      	str	r3, [r7, #60]	; 0x3c
			coefficientL[2] = 0;
 800586a:	f04f 0300 	mov.w	r3, #0
 800586e:	643b      	str	r3, [r7, #64]	; 0x40
			coefficientL[3] = 0;
 8005870:	f04f 0300 	mov.w	r3, #0
 8005874:	647b      	str	r3, [r7, #68]	; 0x44
		}

		CenterSlantR = coefficientR[0]
 8005876:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
				+ coefficientR[1] * NoWallDisplacementR45slant
 800587a:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800587e:	4b2d      	ldr	r3, [pc, #180]	; (8005934 <calWallConrol+0xbec>)
 8005880:	edd3 7a00 	vldr	s15, [r3]
 8005884:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005888:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientR[2] * NoWallDisplacementR45slant
 800588c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8005890:	4b28      	ldr	r3, [pc, #160]	; (8005934 <calWallConrol+0xbec>)
 8005892:	edd3 7a00 	vldr	s15, [r3]
 8005896:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementR45slant
 800589a:	4b26      	ldr	r3, [pc, #152]	; (8005934 <calWallConrol+0xbec>)
 800589c:	edd3 7a00 	vldr	s15, [r3]
 80058a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ coefficientR[2] * NoWallDisplacementR45slant
 80058a4:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientR[3] * NoWallDisplacementR45slant
 80058a8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80058ac:	4b21      	ldr	r3, [pc, #132]	; (8005934 <calWallConrol+0xbec>)
 80058ae:	edd3 7a00 	vldr	s15, [r3]
 80058b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementR45slant
 80058b6:	4b1f      	ldr	r3, [pc, #124]	; (8005934 <calWallConrol+0xbec>)
 80058b8:	edd3 7a00 	vldr	s15, [r3]
 80058bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementR45slant;
 80058c0:	4b1c      	ldr	r3, [pc, #112]	; (8005934 <calWallConrol+0xbec>)
 80058c2:	edd3 7a00 	vldr	s15, [r3]
 80058c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
		CenterSlantR = coefficientR[0]
 80058ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058ce:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

		CenterSlantL = coefficientL[0]
 80058d2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
				+ coefficientL[1] * NoWallDisplacementL45slant
 80058d6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80058da:	4b25      	ldr	r3, [pc, #148]	; (8005970 <calWallConrol+0xc28>)
 80058dc:	edd3 7a00 	vldr	s15, [r3]
 80058e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058e4:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientL[2] * NoWallDisplacementL45slant
 80058e8:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80058ec:	4b20      	ldr	r3, [pc, #128]	; (8005970 <calWallConrol+0xc28>)
 80058ee:	edd3 7a00 	vldr	s15, [r3]
 80058f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementL45slant
 80058f6:	4b1e      	ldr	r3, [pc, #120]	; (8005970 <calWallConrol+0xc28>)
 80058f8:	edd3 7a00 	vldr	s15, [r3]
 80058fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ coefficientL[2] * NoWallDisplacementL45slant
 8005900:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientL[3] * NoWallDisplacementL45slant
 8005904:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8005908:	4b19      	ldr	r3, [pc, #100]	; (8005970 <calWallConrol+0xc28>)
 800590a:	edd3 7a00 	vldr	s15, [r3]
 800590e:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementL45slant
 8005912:	4b17      	ldr	r3, [pc, #92]	; (8005970 <calWallConrol+0xc28>)
 8005914:	edd3 7a00 	vldr	s15, [r3]
 8005918:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementL45slant;
 800591c:	4b14      	ldr	r3, [pc, #80]	; (8005970 <calWallConrol+0xc28>)
 800591e:	edd3 7a00 	vldr	s15, [r3]
 8005922:	ee66 7aa7 	vmul.f32	s15, s13, s15
		CenterSlantL = coefficientL[0]
 8005926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800592a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		for (int j = 11; j >= 1; j--) {
 800592e:	230b      	movs	r3, #11
 8005930:	67bb      	str	r3, [r7, #120]	; 0x78
 8005932:	e050      	b.n	80059d6 <calWallConrol+0xc8e>
 8005934:	200005bc 	.word	0x200005bc
 8005938:	428c0000 	.word	0x428c0000
 800593c:	42f00000 	.word	0x42f00000
 8005940:	45738e20 	.word	0x45738e20
 8005944:	c2ab5142 	.word	0xc2ab5142
 8005948:	3f2f9723 	.word	0x3f2f9723
 800594c:	bafa0014 	.word	0xbafa0014
 8005950:	43480000 	.word	0x43480000
 8005954:	43700000 	.word	0x43700000
 8005958:	c5bb25b2 	.word	0xc5bb25b2
 800595c:	42b29538 	.word	0x42b29538
 8005960:	bee0db0f 	.word	0xbee0db0f
 8005964:	3a42c5e3 	.word	0x3a42c5e3
 8005968:	20000298 	.word	0x20000298
 800596c:	20000573 	.word	0x20000573
 8005970:	200005c0 	.word	0x200005c0
 8005974:	4397e871 	.word	0x4397e871
 8005978:	40c0cba7 	.word	0x40c0cba7
 800597c:	bdb7434c 	.word	0xbdb7434c
 8005980:	3b3ec2ab 	.word	0x3b3ec2ab
 8005984:	45484ed8 	.word	0x45484ed8
 8005988:	c293aa7b 	.word	0xc293aa7b
 800598c:	3f20dbb7 	.word	0x3f20dbb7
 8005990:	baf37bdb 	.word	0xbaf37bdb
 8005994:	44c15b4c 	.word	0x44c15b4c
 8005998:	c1945e93 	.word	0xc1945e93
 800599c:	3d9b18cf 	.word	0x3d9b18cf
 80059a0:	b8baa583 	.word	0xb8baa583
			g_CenterSlantR90[j] = g_CenterSlantR90[j - 1];
 80059a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059a6:	3b01      	subs	r3, #1
 80059a8:	4a9c      	ldr	r2, [pc, #624]	; (8005c1c <calWallConrol+0xed4>)
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	4413      	add	r3, r2
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	499a      	ldr	r1, [pc, #616]	; (8005c1c <calWallConrol+0xed4>)
 80059b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	440b      	add	r3, r1
 80059b8:	601a      	str	r2, [r3, #0]
			g_CenterSlantL90[j] = g_CenterSlantL90[j - 1];
 80059ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059bc:	3b01      	subs	r3, #1
 80059be:	4a98      	ldr	r2, [pc, #608]	; (8005c20 <calWallConrol+0xed8>)
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	4996      	ldr	r1, [pc, #600]	; (8005c20 <calWallConrol+0xed8>)
 80059c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	601a      	str	r2, [r3, #0]
		for (int j = 11; j >= 1; j--) {
 80059d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059d2:	3b01      	subs	r3, #1
 80059d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80059d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059d8:	2b00      	cmp	r3, #0
 80059da:	dce3      	bgt.n	80059a4 <calWallConrol+0xc5c>
		}
		g_CenterSlantR90[0] = CenterSlantR;
 80059dc:	4a8f      	ldr	r2, [pc, #572]	; (8005c1c <calWallConrol+0xed4>)
 80059de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059e0:	6013      	str	r3, [r2, #0]
		g_CenterSlantL90[0] = CenterSlantL;
 80059e2:	4a8f      	ldr	r2, [pc, #572]	; (8005c20 <calWallConrol+0xed8>)
 80059e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059e6:	6013      	str	r3, [r2, #0]

		g_CenterSlantR90_diff = g_CenterSlantR90[0] - g_CenterSlantR90[11];
 80059e8:	4b8c      	ldr	r3, [pc, #560]	; (8005c1c <calWallConrol+0xed4>)
 80059ea:	ed93 7a00 	vldr	s14, [r3]
 80059ee:	4b8b      	ldr	r3, [pc, #556]	; (8005c1c <calWallConrol+0xed4>)
 80059f0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80059f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059f8:	4b8a      	ldr	r3, [pc, #552]	; (8005c24 <calWallConrol+0xedc>)
 80059fa:	edc3 7a00 	vstr	s15, [r3]
		g_CenterSlantL90_diff = g_CenterSlantL90[0] - g_CenterSlantL90[11];
 80059fe:	4b88      	ldr	r3, [pc, #544]	; (8005c20 <calWallConrol+0xed8>)
 8005a00:	ed93 7a00 	vldr	s14, [r3]
 8005a04:	4b86      	ldr	r3, [pc, #536]	; (8005c20 <calWallConrol+0xed8>)
 8005a06:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005a0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a0e:	4b86      	ldr	r3, [pc, #536]	; (8005c28 <calWallConrol+0xee0>)
 8005a10:	edc3 7a00 	vstr	s15, [r3]

		if (g_sensor[SENSOR_RIGHT][0] > CONTROLWALL_THRESHOLD_SLANT_R
 8005a14:	4b85      	ldr	r3, [pc, #532]	; (8005c2c <calWallConrol+0xee4>)
 8005a16:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005a1a:	2b5a      	cmp	r3, #90	; 0x5a
 8005a1c:	dd1a      	ble.n	8005a54 <calWallConrol+0xd0c>
				&& fabs(g_sensor_diff[SENSOR_RIGHT] - g_CenterSlantR90_diff)
 8005a1e:	4b84      	ldr	r3, [pc, #528]	; (8005c30 <calWallConrol+0xee8>)
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	ee07 3a90 	vmov	s15, r3
 8005a26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a2a:	4b7e      	ldr	r3, [pc, #504]	; (8005c24 <calWallConrol+0xedc>)
 8005a2c:	edd3 7a00 	vldr	s15, [r3]
 8005a30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a34:	eef0 7ae7 	vabs.f32	s15, s15
 8005a38:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8005c34 <calWallConrol+0xeec>
 8005a3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a44:	d506      	bpl.n	8005a54 <calWallConrol+0xd0c>
						< CONTROLWALLCUT_THRESHOLD_SLANT90_R) {
			g_WallControlStatus = g_WallControlStatus | (1 << 1);
 8005a46:	4b7c      	ldr	r3, [pc, #496]	; (8005c38 <calWallConrol+0xef0>)
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	f043 0302 	orr.w	r3, r3, #2
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	4b79      	ldr	r3, [pc, #484]	; (8005c38 <calWallConrol+0xef0>)
 8005a52:	701a      	strb	r2, [r3, #0]
		}
		if (g_sensor[SENSOR_LEFT][0] > CONTROLWALL_THRESHOLD_SLANT_L
 8005a54:	4b75      	ldr	r3, [pc, #468]	; (8005c2c <calWallConrol+0xee4>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b5a      	cmp	r3, #90	; 0x5a
 8005a5a:	dd1a      	ble.n	8005a92 <calWallConrol+0xd4a>
				&& fabs(g_sensor_diff[SENSOR_LEFT] - g_CenterSlantL90_diff)
 8005a5c:	4b74      	ldr	r3, [pc, #464]	; (8005c30 <calWallConrol+0xee8>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	ee07 3a90 	vmov	s15, r3
 8005a64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a68:	4b6f      	ldr	r3, [pc, #444]	; (8005c28 <calWallConrol+0xee0>)
 8005a6a:	edd3 7a00 	vldr	s15, [r3]
 8005a6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a72:	eef0 7ae7 	vabs.f32	s15, s15
 8005a76:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8005c34 <calWallConrol+0xeec>
 8005a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a82:	d506      	bpl.n	8005a92 <calWallConrol+0xd4a>
						< CONTROLWALLCUT_THRESHOLD_SLANT90_L) {
			g_WallControlStatus = g_WallControlStatus | (1 << 0);
 8005a84:	4b6c      	ldr	r3, [pc, #432]	; (8005c38 <calWallConrol+0xef0>)
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	f043 0301 	orr.w	r3, r3, #1
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	4b6a      	ldr	r3, [pc, #424]	; (8005c38 <calWallConrol+0xef0>)
 8005a90:	701a      	strb	r2, [r3, #0]
		}
		if (g_sensor[SENSOR_RIGHT][0] < CONTROLWALL_THRESHOLD_SLANT_R
 8005a92:	4b66      	ldr	r3, [pc, #408]	; (8005c2c <calWallConrol+0xee4>)
 8005a94:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005a98:	2b59      	cmp	r3, #89	; 0x59
 8005a9a:	dd13      	ble.n	8005ac4 <calWallConrol+0xd7c>
				|| fabs(g_sensor_diff[SENSOR_RIGHT] - g_CenterSlantR90_diff)
 8005a9c:	4b64      	ldr	r3, [pc, #400]	; (8005c30 <calWallConrol+0xee8>)
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	ee07 3a90 	vmov	s15, r3
 8005aa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005aa8:	4b5e      	ldr	r3, [pc, #376]	; (8005c24 <calWallConrol+0xedc>)
 8005aaa:	edd3 7a00 	vldr	s15, [r3]
 8005aae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ab2:	eef0 7ae7 	vabs.f32	s15, s15
 8005ab6:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005c34 <calWallConrol+0xeec>
 8005aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac2:	dd06      	ble.n	8005ad2 <calWallConrol+0xd8a>
						> CONTROLWALLCUT_THRESHOLD_SLANT90_R) {
			g_WallControlStatus = g_WallControlStatus & ~(1 << 1);
 8005ac4:	4b5c      	ldr	r3, [pc, #368]	; (8005c38 <calWallConrol+0xef0>)
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	f023 0302 	bic.w	r3, r3, #2
 8005acc:	b2da      	uxtb	r2, r3
 8005ace:	4b5a      	ldr	r3, [pc, #360]	; (8005c38 <calWallConrol+0xef0>)
 8005ad0:	701a      	strb	r2, [r3, #0]
		}
		if (g_sensor[SENSOR_LEFT][0] < CONTROLWALL_THRESHOLD_SLANT_L
 8005ad2:	4b56      	ldr	r3, [pc, #344]	; (8005c2c <calWallConrol+0xee4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2b59      	cmp	r3, #89	; 0x59
 8005ad8:	dd13      	ble.n	8005b02 <calWallConrol+0xdba>
				|| fabs(g_sensor_diff[SENSOR_LEFT] - g_CenterSlantL90_diff)
 8005ada:	4b55      	ldr	r3, [pc, #340]	; (8005c30 <calWallConrol+0xee8>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	ee07 3a90 	vmov	s15, r3
 8005ae2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ae6:	4b50      	ldr	r3, [pc, #320]	; (8005c28 <calWallConrol+0xee0>)
 8005ae8:	edd3 7a00 	vldr	s15, [r3]
 8005aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005af0:	eef0 7ae7 	vabs.f32	s15, s15
 8005af4:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8005c34 <calWallConrol+0xeec>
 8005af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b00:	dd06      	ble.n	8005b10 <calWallConrol+0xdc8>
						> CONTROLWALLCUT_THRESHOLD_SLANT90_L) {
			g_WallControlStatus = g_WallControlStatus & ~(1 << 0);
 8005b02:	4b4d      	ldr	r3, [pc, #308]	; (8005c38 <calWallConrol+0xef0>)
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	f023 0301 	bic.w	r3, r3, #1
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	4b4a      	ldr	r3, [pc, #296]	; (8005c38 <calWallConrol+0xef0>)
 8005b0e:	701a      	strb	r2, [r3, #0]
		}

		switch (g_WallControlStatus) {
 8005b10:	4b49      	ldr	r3, [pc, #292]	; (8005c38 <calWallConrol+0xef0>)
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	2b03      	cmp	r3, #3
 8005b16:	f200 813d 	bhi.w	8005d94 <calWallConrol+0x104c>
 8005b1a:	a201      	add	r2, pc, #4	; (adr r2, 8005b20 <calWallConrol+0xdd8>)
 8005b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b20:	08005b31 	.word	0x08005b31
 8005b24:	08005b85 	.word	0x08005b85
 8005b28:	08005c49 	.word	0x08005c49
 8005b2c:	08005cdf 	.word	0x08005cdf
		case 0:			//
			PID_wall = 0;
 8005b30:	f04f 0300 	mov.w	r3, #0
 8005b34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			pl_yellow_LED_1(0);
 8005b38:	2000      	movs	r0, #0
 8005b3a:	f000 fca9 	bl	8006490 <pl_yellow_LED_1>
			pl_yellow_LED_8(0);
 8005b3e:	2000      	movs	r0, #0
 8005b40:	f000 fcdc 	bl	80064fc <pl_yellow_LED_8>
			g_log_CenterSlantR90 = (float) (g_sensor[SENSOR_RIGHT][0]);
 8005b44:	4b39      	ldr	r3, [pc, #228]	; (8005c2c <calWallConrol+0xee4>)
 8005b46:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b52:	4b3a      	ldr	r3, [pc, #232]	; (8005c3c <calWallConrol+0xef4>)
 8005b54:	edc3 7a00 	vstr	s15, [r3]
			g_log_CenterSlantL90 = (float) (g_sensor[SENSOR_LEFT][0]);
 8005b58:	4b34      	ldr	r3, [pc, #208]	; (8005c2c <calWallConrol+0xee4>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	ee07 3a90 	vmov	s15, r3
 8005b60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b64:	4b36      	ldr	r3, [pc, #216]	; (8005c40 <calWallConrol+0xef8>)
 8005b66:	edc3 7a00 	vstr	s15, [r3]
			wall_slant90.error = 0;
 8005b6a:	4b36      	ldr	r3, [pc, #216]	; (8005c44 <calWallConrol+0xefc>)
 8005b6c:	f04f 0200 	mov.w	r2, #0
 8005b70:	601a      	str	r2, [r3, #0]
			wall_slant90.delta_error = 0;
 8005b72:	4b34      	ldr	r3, [pc, #208]	; (8005c44 <calWallConrol+0xefc>)
 8005b74:	f04f 0200 	mov.w	r2, #0
 8005b78:	609a      	str	r2, [r3, #8]
			wall_slant90.old_error = 0;
 8005b7a:	4b32      	ldr	r3, [pc, #200]	; (8005c44 <calWallConrol+0xefc>)
 8005b7c:	f04f 0200 	mov.w	r2, #0
 8005b80:	605a      	str	r2, [r3, #4]
			break;
 8005b82:	e107      	b.n	8005d94 <calWallConrol+0x104c>
		case 1:			//
			pl_yellow_LED_1(0);
 8005b84:	2000      	movs	r0, #0
 8005b86:	f000 fc83 	bl	8006490 <pl_yellow_LED_1>
			pl_yellow_LED_8(1);
 8005b8a:	2001      	movs	r0, #1
 8005b8c:	f000 fcb6 	bl	80064fc <pl_yellow_LED_8>
			g_log_CenterSlantR90 = (float) (g_sensor[SENSOR_RIGHT][0]);
 8005b90:	4b26      	ldr	r3, [pc, #152]	; (8005c2c <calWallConrol+0xee4>)
 8005b92:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005b96:	ee07 3a90 	vmov	s15, r3
 8005b9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b9e:	4b27      	ldr	r3, [pc, #156]	; (8005c3c <calWallConrol+0xef4>)
 8005ba0:	edc3 7a00 	vstr	s15, [r3]
			g_log_CenterSlantL90 = CenterSlantL;
 8005ba4:	4a26      	ldr	r2, [pc, #152]	; (8005c40 <calWallConrol+0xef8>)
 8005ba6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ba8:	6013      	str	r3, [r2, #0]
			wall_slant90.error = (-(float) (g_sensor[SENSOR_LEFT][0]
 8005baa:	4b20      	ldr	r3, [pc, #128]	; (8005c2c <calWallConrol+0xee4>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	ee07 3a90 	vmov	s15, r3
 8005bb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005bb6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005bbe:	eef1 6a67 	vneg.f32	s13, s15
					- CenterSlantL) / (float) (g_sensor[SENSOR_LEFT][0]));
 8005bc2:	4b1a      	ldr	r3, [pc, #104]	; (8005c2c <calWallConrol+0xee4>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	ee07 3a90 	vmov	s15, r3
 8005bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
			wall_slant90.error = (-(float) (g_sensor[SENSOR_LEFT][0]
 8005bd2:	4b1c      	ldr	r3, [pc, #112]	; (8005c44 <calWallConrol+0xefc>)
 8005bd4:	edc3 7a00 	vstr	s15, [r3]
			wall_slant90.delta_error = wall_slant90.error
 8005bd8:	4b1a      	ldr	r3, [pc, #104]	; (8005c44 <calWallConrol+0xefc>)
 8005bda:	ed93 7a00 	vldr	s14, [r3]
					- wall_slant90.old_error;
 8005bde:	4b19      	ldr	r3, [pc, #100]	; (8005c44 <calWallConrol+0xefc>)
 8005be0:	edd3 7a01 	vldr	s15, [r3, #4]
 8005be4:	ee77 7a67 	vsub.f32	s15, s14, s15
			wall_slant90.delta_error = wall_slant90.error
 8005be8:	4b16      	ldr	r3, [pc, #88]	; (8005c44 <calWallConrol+0xefc>)
 8005bea:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_slant90.old_error = wall_slant90.error;
 8005bee:	4b15      	ldr	r3, [pc, #84]	; (8005c44 <calWallConrol+0xefc>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a14      	ldr	r2, [pc, #80]	; (8005c44 <calWallConrol+0xefc>)
 8005bf4:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_slant90_p * wall_slant90.error
 8005bf6:	4b13      	ldr	r3, [pc, #76]	; (8005c44 <calWallConrol+0xefc>)
 8005bf8:	ed93 7a00 	vldr	s14, [r3]
 8005bfc:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005c00:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_slant90_d * wall_slant90.delta_error;
 8005c04:	4b0f      	ldr	r3, [pc, #60]	; (8005c44 <calWallConrol+0xefc>)
 8005c06:	edd3 6a02 	vldr	s13, [r3, #8]
 8005c0a:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8005c0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_slant90_p * wall_slant90.error
 8005c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c16:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			break;
 8005c1a:	e0bb      	b.n	8005d94 <calWallConrol+0x104c>
 8005c1c:	200005e8 	.word	0x200005e8
 8005c20:	20000618 	.word	0x20000618
 8005c24:	200006a8 	.word	0x200006a8
 8005c28:	200006ac 	.word	0x200006ac
 8005c2c:	20000298 	.word	0x20000298
 8005c30:	20000428 	.word	0x20000428
 8005c34:	42a00000 	.word	0x42a00000
 8005c38:	20000573 	.word	0x20000573
 8005c3c:	2000058c 	.word	0x2000058c
 8005c40:	20000590 	.word	0x20000590
 8005c44:	20000558 	.word	0x20000558
		case 2:			//
			pl_yellow_LED_1(1);
 8005c48:	2001      	movs	r0, #1
 8005c4a:	f000 fc21 	bl	8006490 <pl_yellow_LED_1>
			pl_yellow_LED_8(0);
 8005c4e:	2000      	movs	r0, #0
 8005c50:	f000 fc54 	bl	80064fc <pl_yellow_LED_8>
			g_log_CenterSlantR90 = CenterSlantR;
 8005c54:	4aa4      	ldr	r2, [pc, #656]	; (8005ee8 <calWallConrol+0x11a0>)
 8005c56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c58:	6013      	str	r3, [r2, #0]
			g_log_CenterSlantL90 = (float) (g_sensor[SENSOR_LEFT][0]);
 8005c5a:	4ba4      	ldr	r3, [pc, #656]	; (8005eec <calWallConrol+0x11a4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	ee07 3a90 	vmov	s15, r3
 8005c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c66:	4ba2      	ldr	r3, [pc, #648]	; (8005ef0 <calWallConrol+0x11a8>)
 8005c68:	edc3 7a00 	vstr	s15, [r3]
			wall_slant90.error = ((float) (g_sensor[SENSOR_RIGHT][0]
 8005c6c:	4b9f      	ldr	r3, [pc, #636]	; (8005eec <calWallConrol+0x11a4>)
 8005c6e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005c72:	ee07 3a90 	vmov	s15, r3
 8005c76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c7a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8005c7e:	ee77 6a67 	vsub.f32	s13, s14, s15
					- CenterSlantR) / (float) (g_sensor[SENSOR_RIGHT][0]));
 8005c82:	4b9a      	ldr	r3, [pc, #616]	; (8005eec <calWallConrol+0x11a4>)
 8005c84:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005c88:	ee07 3a90 	vmov	s15, r3
 8005c8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
			wall_slant90.error = ((float) (g_sensor[SENSOR_RIGHT][0]
 8005c94:	4b97      	ldr	r3, [pc, #604]	; (8005ef4 <calWallConrol+0x11ac>)
 8005c96:	edc3 7a00 	vstr	s15, [r3]
			wall_slant90.delta_error = wall_slant90.error
 8005c9a:	4b96      	ldr	r3, [pc, #600]	; (8005ef4 <calWallConrol+0x11ac>)
 8005c9c:	ed93 7a00 	vldr	s14, [r3]
					- wall_slant90.old_error;
 8005ca0:	4b94      	ldr	r3, [pc, #592]	; (8005ef4 <calWallConrol+0x11ac>)
 8005ca2:	edd3 7a01 	vldr	s15, [r3, #4]
 8005ca6:	ee77 7a67 	vsub.f32	s15, s14, s15
			wall_slant90.delta_error = wall_slant90.error
 8005caa:	4b92      	ldr	r3, [pc, #584]	; (8005ef4 <calWallConrol+0x11ac>)
 8005cac:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_slant90.old_error = wall_slant90.error;
 8005cb0:	4b90      	ldr	r3, [pc, #576]	; (8005ef4 <calWallConrol+0x11ac>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a8f      	ldr	r2, [pc, #572]	; (8005ef4 <calWallConrol+0x11ac>)
 8005cb6:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_slant90_p * wall_slant90.error
 8005cb8:	4b8e      	ldr	r3, [pc, #568]	; (8005ef4 <calWallConrol+0x11ac>)
 8005cba:	ed93 7a00 	vldr	s14, [r3]
 8005cbe:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005cc2:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_slant90_d * wall_slant90.delta_error;
 8005cc6:	4b8b      	ldr	r3, [pc, #556]	; (8005ef4 <calWallConrol+0x11ac>)
 8005cc8:	edd3 6a02 	vldr	s13, [r3, #8]
 8005ccc:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8005cd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_slant90_p * wall_slant90.error
 8005cd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cd8:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			break;
 8005cdc:	e05a      	b.n	8005d94 <calWallConrol+0x104c>
		case 3:			//
			pl_yellow_LED_1(1);
 8005cde:	2001      	movs	r0, #1
 8005ce0:	f000 fbd6 	bl	8006490 <pl_yellow_LED_1>
			pl_yellow_LED_8(1);
 8005ce4:	2001      	movs	r0, #1
 8005ce6:	f000 fc09 	bl	80064fc <pl_yellow_LED_8>
			g_log_CenterSlantR90 = CenterSlantR;
 8005cea:	4a7f      	ldr	r2, [pc, #508]	; (8005ee8 <calWallConrol+0x11a0>)
 8005cec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005cee:	6013      	str	r3, [r2, #0]
			g_log_CenterSlantL90 = CenterSlantL;
 8005cf0:	4a7f      	ldr	r2, [pc, #508]	; (8005ef0 <calWallConrol+0x11a8>)
 8005cf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005cf4:	6013      	str	r3, [r2, #0]
			wall_slant90.error = (-(float) (g_sensor[SENSOR_LEFT][0]
 8005cf6:	4b7d      	ldr	r3, [pc, #500]	; (8005eec <calWallConrol+0x11a4>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	ee07 3a90 	vmov	s15, r3
 8005cfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d02:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d0a:	eef1 6a67 	vneg.f32	s13, s15
					- CenterSlantL) / (float) (g_sensor[SENSOR_LEFT][0])
 8005d0e:	4b77      	ldr	r3, [pc, #476]	; (8005eec <calWallConrol+0x11a4>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	ee07 3a90 	vmov	s15, r3
 8005d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					+ (float) (g_sensor[SENSOR_RIGHT][0] - CenterSlantR)
 8005d1e:	4b73      	ldr	r3, [pc, #460]	; (8005eec <calWallConrol+0x11a4>)
 8005d20:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005d24:	ee07 3a90 	vmov	s15, r3
 8005d28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005d2c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8005d30:	ee36 6ae7 	vsub.f32	s12, s13, s15
							/ (float) (g_sensor[SENSOR_RIGHT][0]));
 8005d34:	4b6d      	ldr	r3, [pc, #436]	; (8005eec <calWallConrol+0x11a4>)
 8005d36:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005d3a:	ee07 3a90 	vmov	s15, r3
 8005d3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005d42:	eec6 7a26 	vdiv.f32	s15, s12, s13
					+ (float) (g_sensor[SENSOR_RIGHT][0] - CenterSlantR)
 8005d46:	ee77 7a27 	vadd.f32	s15, s14, s15
			wall_slant90.error = (-(float) (g_sensor[SENSOR_LEFT][0]
 8005d4a:	4b6a      	ldr	r3, [pc, #424]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d4c:	edc3 7a00 	vstr	s15, [r3]
			wall_slant90.delta_error = wall_slant90.error
 8005d50:	4b68      	ldr	r3, [pc, #416]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d52:	ed93 7a00 	vldr	s14, [r3]
					- wall_slant90.old_error;
 8005d56:	4b67      	ldr	r3, [pc, #412]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d58:	edd3 7a01 	vldr	s15, [r3, #4]
 8005d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
			wall_slant90.delta_error = wall_slant90.error
 8005d60:	4b64      	ldr	r3, [pc, #400]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d62:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_slant90.old_error = wall_slant90.error;
 8005d66:	4b63      	ldr	r3, [pc, #396]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a62      	ldr	r2, [pc, #392]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d6c:	6053      	str	r3, [r2, #4]
			PID_wall = sensor_gain_slant90_p * wall_slant90.error
 8005d6e:	4b61      	ldr	r3, [pc, #388]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d70:	ed93 7a00 	vldr	s14, [r3]
 8005d74:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005d78:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_slant90_d * wall_slant90.delta_error;
 8005d7c:	4b5d      	ldr	r3, [pc, #372]	; (8005ef4 <calWallConrol+0x11ac>)
 8005d7e:	edd3 6a02 	vldr	s13, [r3, #8]
 8005d82:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8005d86:	ee66 7aa7 	vmul.f32	s15, s13, s15
			PID_wall = sensor_gain_slant90_p * wall_slant90.error
 8005d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d8e:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			break;
 8005d92:	bf00      	nop
// 45
		float CenterSlantR45, CenterSlantL45;
		float coefficientR45[4];
		float coefficientL45[4];
		float sensor_gain_slant45_p, sensor_gain_slant45_d;
		if (straight.velocity > 2000) {
 8005d94:	4b58      	ldr	r3, [pc, #352]	; (8005ef8 <calWallConrol+0x11b0>)
 8005d96:	edd3 7a00 	vldr	s15, [r3]
 8005d9a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8005efc <calWallConrol+0x11b4>
 8005d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da6:	dd04      	ble.n	8005db2 <calWallConrol+0x106a>
			sensor_gain_slant45_p = SENSOR_GAIN_SLANT45_P * 2000;
 8005da8:	4b55      	ldr	r3, [pc, #340]	; (8005f00 <calWallConrol+0x11b8>)
 8005daa:	677b      	str	r3, [r7, #116]	; 0x74
			sensor_gain_slant45_d = SENSOR_GAIN_SLANT45_D * 2000;
 8005dac:	4b55      	ldr	r3, [pc, #340]	; (8005f04 <calWallConrol+0x11bc>)
 8005dae:	673b      	str	r3, [r7, #112]	; 0x70
 8005db0:	e023      	b.n	8005dfa <calWallConrol+0x10b2>
		} else {
			sensor_gain_slant45_p = SENSOR_GAIN_SLANT45_P * straight.velocity;
 8005db2:	4b51      	ldr	r3, [pc, #324]	; (8005ef8 <calWallConrol+0x11b0>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7fa fbee 	bl	8000598 <__aeabi_f2d>
 8005dbc:	a346      	add	r3, pc, #280	; (adr r3, 8005ed8 <calWallConrol+0x1190>)
 8005dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc2:	f7fa fc41 	bl	8000648 <__aeabi_dmul>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	460b      	mov	r3, r1
 8005dca:	4610      	mov	r0, r2
 8005dcc:	4619      	mov	r1, r3
 8005dce:	f7fa ff13 	bl	8000bf8 <__aeabi_d2f>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	677b      	str	r3, [r7, #116]	; 0x74
			sensor_gain_slant45_d = SENSOR_GAIN_SLANT45_D * straight.velocity;
 8005dd6:	4b48      	ldr	r3, [pc, #288]	; (8005ef8 <calWallConrol+0x11b0>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7fa fbdc 	bl	8000598 <__aeabi_f2d>
 8005de0:	a33f      	add	r3, pc, #252	; (adr r3, 8005ee0 <calWallConrol+0x1198>)
 8005de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de6:	f7fa fc2f 	bl	8000648 <__aeabi_dmul>
 8005dea:	4602      	mov	r2, r0
 8005dec:	460b      	mov	r3, r1
 8005dee:	4610      	mov	r0, r2
 8005df0:	4619      	mov	r1, r3
 8005df2:	f7fa ff01 	bl	8000bf8 <__aeabi_d2f>
 8005df6:	4603      	mov	r3, r0
 8005df8:	673b      	str	r3, [r7, #112]	; 0x70
		}

		if (NoWallDisplacementR45slant > AREAMIN45_R0
 8005dfa:	4b43      	ldr	r3, [pc, #268]	; (8005f08 <calWallConrol+0x11c0>)
 8005dfc:	edd3 7a00 	vldr	s15, [r3]
 8005e00:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8005f0c <calWallConrol+0x11c4>
 8005e04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e0c:	dd12      	ble.n	8005e34 <calWallConrol+0x10ec>
				&& NoWallDisplacementR45slant <= AREAMAX45_R0) {
 8005e0e:	4b3e      	ldr	r3, [pc, #248]	; (8005f08 <calWallConrol+0x11c0>)
 8005e10:	edd3 7a00 	vldr	s15, [r3]
 8005e14:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8005f10 <calWallConrol+0x11c8>
 8005e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e20:	d808      	bhi.n	8005e34 <calWallConrol+0x10ec>
			coefficientR45[0] = COEFFICIENT45_R0_0;
 8005e22:	4b3c      	ldr	r3, [pc, #240]	; (8005f14 <calWallConrol+0x11cc>)
 8005e24:	62bb      	str	r3, [r7, #40]	; 0x28
			coefficientR45[1] = COEFFICIENT45_R0_1;
 8005e26:	4b3c      	ldr	r3, [pc, #240]	; (8005f18 <calWallConrol+0x11d0>)
 8005e28:	62fb      	str	r3, [r7, #44]	; 0x2c
			coefficientR45[2] = COEFFICIENT45_R0_2;
 8005e2a:	4b3c      	ldr	r3, [pc, #240]	; (8005f1c <calWallConrol+0x11d4>)
 8005e2c:	633b      	str	r3, [r7, #48]	; 0x30
			coefficientR45[3] = COEFFICIENT45_R0_3;
 8005e2e:	4b3c      	ldr	r3, [pc, #240]	; (8005f20 <calWallConrol+0x11d8>)
 8005e30:	637b      	str	r3, [r7, #52]	; 0x34
 8005e32:	e025      	b.n	8005e80 <calWallConrol+0x1138>
		} else {
			//
			if (g_sensor[SENSOR_FRONT_RIGHT][0]
 8005e34:	4b2d      	ldr	r3, [pc, #180]	; (8005eec <calWallConrol+0x11a4>)
 8005e36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005e3a:	2b82      	cmp	r3, #130	; 0x82
 8005e3c:	dd07      	ble.n	8005e4e <calWallConrol+0x1106>
					> CONTROLWALL_THRESHOLD_SLANT45_R) {
				g_WallControlStatus45 = g_WallControlStatus45 | (1 << 1);
 8005e3e:	4b39      	ldr	r3, [pc, #228]	; (8005f24 <calWallConrol+0x11dc>)
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	f043 0302 	orr.w	r3, r3, #2
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	4b36      	ldr	r3, [pc, #216]	; (8005f24 <calWallConrol+0x11dc>)
 8005e4a:	701a      	strb	r2, [r3, #0]
 8005e4c:	e006      	b.n	8005e5c <calWallConrol+0x1114>
			} else {
				g_WallControlStatus45 = g_WallControlStatus45 & ~(1 << 1);
 8005e4e:	4b35      	ldr	r3, [pc, #212]	; (8005f24 <calWallConrol+0x11dc>)
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	f023 0302 	bic.w	r3, r3, #2
 8005e56:	b2da      	uxtb	r2, r3
 8005e58:	4b32      	ldr	r3, [pc, #200]	; (8005f24 <calWallConrol+0x11dc>)
 8005e5a:	701a      	strb	r2, [r3, #0]
			}
			coefficientR45[0] = g_sensor[SENSOR_FRONT_RIGHT][0];
 8005e5c:	4b23      	ldr	r3, [pc, #140]	; (8005eec <calWallConrol+0x11a4>)
 8005e5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005e62:	ee07 3a90 	vmov	s15, r3
 8005e66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e6a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			coefficientR45[1] = 0;
 8005e6e:	f04f 0300 	mov.w	r3, #0
 8005e72:	62fb      	str	r3, [r7, #44]	; 0x2c
			coefficientR45[2] = 0;
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	633b      	str	r3, [r7, #48]	; 0x30
			coefficientR45[3] = 0;
 8005e7a:	f04f 0300 	mov.w	r3, #0
 8005e7e:	637b      	str	r3, [r7, #52]	; 0x34
		}

		if (NoWallDisplacementL45slant > AREAMIN45_L0
 8005e80:	4b29      	ldr	r3, [pc, #164]	; (8005f28 <calWallConrol+0x11e0>)
 8005e82:	edd3 7a00 	vldr	s15, [r3]
 8005e86:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005f0c <calWallConrol+0x11c4>
 8005e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e92:	dd12      	ble.n	8005eba <calWallConrol+0x1172>
				&& NoWallDisplacementL45slant <= AREAMAX45_L0) {
 8005e94:	4b24      	ldr	r3, [pc, #144]	; (8005f28 <calWallConrol+0x11e0>)
 8005e96:	edd3 7a00 	vldr	s15, [r3]
 8005e9a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005f10 <calWallConrol+0x11c8>
 8005e9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea6:	d808      	bhi.n	8005eba <calWallConrol+0x1172>
			coefficientL45[0] = COEFFICIENT45_L0_0;
 8005ea8:	4b20      	ldr	r3, [pc, #128]	; (8005f2c <calWallConrol+0x11e4>)
 8005eaa:	61bb      	str	r3, [r7, #24]
			coefficientL45[1] = COEFFICIENT45_L0_1;
 8005eac:	4b20      	ldr	r3, [pc, #128]	; (8005f30 <calWallConrol+0x11e8>)
 8005eae:	61fb      	str	r3, [r7, #28]
			coefficientL45[2] = COEFFICIENT45_L0_2;
 8005eb0:	4b20      	ldr	r3, [pc, #128]	; (8005f34 <calWallConrol+0x11ec>)
 8005eb2:	623b      	str	r3, [r7, #32]
			coefficientL45[3] = COEFFICIENT45_L0_3;
 8005eb4:	4b20      	ldr	r3, [pc, #128]	; (8005f38 <calWallConrol+0x11f0>)
 8005eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8005eb8:	e058      	b.n	8005f6c <calWallConrol+0x1224>
		} else {
			//
			if (g_sensor[SENSOR_FRONT_LEFT][0] > CONTROLWALL_THRESHOLD_SLANT45_L) {
 8005eba:	4b0c      	ldr	r3, [pc, #48]	; (8005eec <calWallConrol+0x11a4>)
 8005ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ebe:	2b82      	cmp	r3, #130	; 0x82
 8005ec0:	dd3c      	ble.n	8005f3c <calWallConrol+0x11f4>
				g_WallControlStatus45 = g_WallControlStatus45 | (1 << 0);
 8005ec2:	4b18      	ldr	r3, [pc, #96]	; (8005f24 <calWallConrol+0x11dc>)
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	f043 0301 	orr.w	r3, r3, #1
 8005eca:	b2da      	uxtb	r2, r3
 8005ecc:	4b15      	ldr	r3, [pc, #84]	; (8005f24 <calWallConrol+0x11dc>)
 8005ece:	701a      	strb	r2, [r3, #0]
 8005ed0:	e03b      	b.n	8005f4a <calWallConrol+0x1202>
 8005ed2:	bf00      	nop
 8005ed4:	f3af 8000 	nop.w
 8005ed8:	9999999a 	.word	0x9999999a
 8005edc:	3fe99999 	.word	0x3fe99999
 8005ee0:	47ae147b 	.word	0x47ae147b
 8005ee4:	bfb47ae1 	.word	0xbfb47ae1
 8005ee8:	2000058c 	.word	0x2000058c
 8005eec:	20000298 	.word	0x20000298
 8005ef0:	20000590 	.word	0x20000590
 8005ef4:	20000558 	.word	0x20000558
 8005ef8:	200004b8 	.word	0x200004b8
 8005efc:	44fa0000 	.word	0x44fa0000
 8005f00:	44c80000 	.word	0x44c80000
 8005f04:	c3200000 	.word	0xc3200000
 8005f08:	200005bc 	.word	0x200005bc
 8005f0c:	420c0000 	.word	0x420c0000
 8005f10:	43200000 	.word	0x43200000
 8005f14:	43896a4d 	.word	0x43896a4d
 8005f18:	40ca5bd3 	.word	0x40ca5bd3
 8005f1c:	bd6d2c96 	.word	0xbd6d2c96
 8005f20:	39a9de8b 	.word	0x39a9de8b
 8005f24:	20000574 	.word	0x20000574
 8005f28:	200005c0 	.word	0x200005c0
 8005f2c:	4383070e 	.word	0x4383070e
 8005f30:	3ff62494 	.word	0x3ff62494
 8005f34:	bbc31628 	.word	0xbbc31628
 8005f38:	38eae18b 	.word	0x38eae18b
			} else {
				g_WallControlStatus45 = g_WallControlStatus45 & ~(1 << 0);
 8005f3c:	4bb5      	ldr	r3, [pc, #724]	; (8006214 <calWallConrol+0x14cc>)
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	f023 0301 	bic.w	r3, r3, #1
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	4bb3      	ldr	r3, [pc, #716]	; (8006214 <calWallConrol+0x14cc>)
 8005f48:	701a      	strb	r2, [r3, #0]
			}
			coefficientL45[0] = g_sensor[SENSOR_FRONT_LEFT][0];
 8005f4a:	4bb3      	ldr	r3, [pc, #716]	; (8006218 <calWallConrol+0x14d0>)
 8005f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f4e:	ee07 3a90 	vmov	s15, r3
 8005f52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f56:	edc7 7a06 	vstr	s15, [r7, #24]
			coefficientL45[1] = 0;
 8005f5a:	f04f 0300 	mov.w	r3, #0
 8005f5e:	61fb      	str	r3, [r7, #28]
			coefficientL45[2] = 0;
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	623b      	str	r3, [r7, #32]
			coefficientL45[3] = 0;
 8005f66:	f04f 0300 	mov.w	r3, #0
 8005f6a:	627b      	str	r3, [r7, #36]	; 0x24
		}
		CenterSlantR45 = coefficientR45[0]
 8005f6c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
				+ coefficientR45[1] * NoWallDisplacementR45slant
 8005f70:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8005f74:	4ba9      	ldr	r3, [pc, #676]	; (800621c <calWallConrol+0x14d4>)
 8005f76:	edd3 7a00 	vldr	s15, [r3]
 8005f7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f7e:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientR45[2] * NoWallDisplacementR45slant
 8005f82:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8005f86:	4ba5      	ldr	r3, [pc, #660]	; (800621c <calWallConrol+0x14d4>)
 8005f88:	edd3 7a00 	vldr	s15, [r3]
 8005f8c:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementR45slant
 8005f90:	4ba2      	ldr	r3, [pc, #648]	; (800621c <calWallConrol+0x14d4>)
 8005f92:	edd3 7a00 	vldr	s15, [r3]
 8005f96:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ coefficientR45[2] * NoWallDisplacementR45slant
 8005f9a:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientR45[3] * NoWallDisplacementR45slant
 8005f9e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8005fa2:	4b9e      	ldr	r3, [pc, #632]	; (800621c <calWallConrol+0x14d4>)
 8005fa4:	edd3 7a00 	vldr	s15, [r3]
 8005fa8:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementR45slant
 8005fac:	4b9b      	ldr	r3, [pc, #620]	; (800621c <calWallConrol+0x14d4>)
 8005fae:	edd3 7a00 	vldr	s15, [r3]
 8005fb2:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementR45slant;
 8005fb6:	4b99      	ldr	r3, [pc, #612]	; (800621c <calWallConrol+0x14d4>)
 8005fb8:	edd3 7a00 	vldr	s15, [r3]
 8005fbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
		CenterSlantR45 = coefficientR45[0]
 8005fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fc4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		CenterSlantL45 = coefficientL45[0]
 8005fc8:	ed97 7a06 	vldr	s14, [r7, #24]
				+ coefficientL45[1] * NoWallDisplacementL45slant
 8005fcc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fd0:	4b93      	ldr	r3, [pc, #588]	; (8006220 <calWallConrol+0x14d8>)
 8005fd2:	edd3 7a00 	vldr	s15, [r3]
 8005fd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fda:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientL45[2] * NoWallDisplacementL45slant
 8005fde:	edd7 6a08 	vldr	s13, [r7, #32]
 8005fe2:	4b8f      	ldr	r3, [pc, #572]	; (8006220 <calWallConrol+0x14d8>)
 8005fe4:	edd3 7a00 	vldr	s15, [r3]
 8005fe8:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementL45slant
 8005fec:	4b8c      	ldr	r3, [pc, #560]	; (8006220 <calWallConrol+0x14d8>)
 8005fee:	edd3 7a00 	vldr	s15, [r3]
 8005ff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
				+ coefficientL45[2] * NoWallDisplacementL45slant
 8005ff6:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ coefficientL45[3] * NoWallDisplacementL45slant
 8005ffa:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005ffe:	4b88      	ldr	r3, [pc, #544]	; (8006220 <calWallConrol+0x14d8>)
 8006000:	edd3 7a00 	vldr	s15, [r3]
 8006004:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementL45slant
 8006008:	4b85      	ldr	r3, [pc, #532]	; (8006220 <calWallConrol+0x14d8>)
 800600a:	edd3 7a00 	vldr	s15, [r3]
 800600e:	ee66 6aa7 	vmul.f32	s13, s13, s15
						* NoWallDisplacementL45slant;
 8006012:	4b83      	ldr	r3, [pc, #524]	; (8006220 <calWallConrol+0x14d8>)
 8006014:	edd3 7a00 	vldr	s15, [r3]
 8006018:	ee66 7aa7 	vmul.f32	s15, s13, s15
		CenterSlantL45 = coefficientL45[0]
 800601c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006020:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

		for (int j = 11; j >= 1; j--) {
 8006024:	230b      	movs	r3, #11
 8006026:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006028:	e018      	b.n	800605c <calWallConrol+0x1314>
			g_CenterSlantR45[j] = g_CenterSlantR45[j - 1];
 800602a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800602c:	3b01      	subs	r3, #1
 800602e:	4a7d      	ldr	r2, [pc, #500]	; (8006224 <calWallConrol+0x14dc>)
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4413      	add	r3, r2
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	497b      	ldr	r1, [pc, #492]	; (8006224 <calWallConrol+0x14dc>)
 8006038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	440b      	add	r3, r1
 800603e:	601a      	str	r2, [r3, #0]
			g_CenterSlantL45[j] = g_CenterSlantL45[j - 1];
 8006040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006042:	3b01      	subs	r3, #1
 8006044:	4a78      	ldr	r2, [pc, #480]	; (8006228 <calWallConrol+0x14e0>)
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4413      	add	r3, r2
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	4976      	ldr	r1, [pc, #472]	; (8006228 <calWallConrol+0x14e0>)
 800604e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	440b      	add	r3, r1
 8006054:	601a      	str	r2, [r3, #0]
		for (int j = 11; j >= 1; j--) {
 8006056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006058:	3b01      	subs	r3, #1
 800605a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800605c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800605e:	2b00      	cmp	r3, #0
 8006060:	dce3      	bgt.n	800602a <calWallConrol+0x12e2>
		}
		g_CenterSlantR45[0] = CenterSlantR45;
 8006062:	4a70      	ldr	r2, [pc, #448]	; (8006224 <calWallConrol+0x14dc>)
 8006064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006066:	6013      	str	r3, [r2, #0]
		g_CenterSlantL45[0] = CenterSlantL45;
 8006068:	4a6f      	ldr	r2, [pc, #444]	; (8006228 <calWallConrol+0x14e0>)
 800606a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800606c:	6013      	str	r3, [r2, #0]

		g_CenterSlantR45_diff = g_CenterSlantR45[0] - g_CenterSlantR45[11];
 800606e:	4b6d      	ldr	r3, [pc, #436]	; (8006224 <calWallConrol+0x14dc>)
 8006070:	ed93 7a00 	vldr	s14, [r3]
 8006074:	4b6b      	ldr	r3, [pc, #428]	; (8006224 <calWallConrol+0x14dc>)
 8006076:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800607a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800607e:	4b6b      	ldr	r3, [pc, #428]	; (800622c <calWallConrol+0x14e4>)
 8006080:	edc3 7a00 	vstr	s15, [r3]
		g_CenterSlantL45_diff = g_CenterSlantL45[0] - g_CenterSlantL45[11];
 8006084:	4b68      	ldr	r3, [pc, #416]	; (8006228 <calWallConrol+0x14e0>)
 8006086:	ed93 7a00 	vldr	s14, [r3]
 800608a:	4b67      	ldr	r3, [pc, #412]	; (8006228 <calWallConrol+0x14e0>)
 800608c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8006090:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006094:	4b66      	ldr	r3, [pc, #408]	; (8006230 <calWallConrol+0x14e8>)
 8006096:	edc3 7a00 	vstr	s15, [r3]

		if (g_sensor[SENSOR_FRONT_RIGHT][0] > CONTROLWALL_THRESHOLD_SLANT45_R
 800609a:	4b5f      	ldr	r3, [pc, #380]	; (8006218 <calWallConrol+0x14d0>)
 800609c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80060a0:	2b82      	cmp	r3, #130	; 0x82
 80060a2:	dd1a      	ble.n	80060da <calWallConrol+0x1392>
				&& fabs(
						g_sensor_diff[SENSOR_FRONT_RIGHT]
 80060a4:	4b63      	ldr	r3, [pc, #396]	; (8006234 <calWallConrol+0x14ec>)
 80060a6:	68db      	ldr	r3, [r3, #12]
								- g_CenterSlantR45_diff)
 80060a8:	ee07 3a90 	vmov	s15, r3
 80060ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80060b0:	4b5e      	ldr	r3, [pc, #376]	; (800622c <calWallConrol+0x14e4>)
 80060b2:	edd3 7a00 	vldr	s15, [r3]
 80060b6:	ee77 7a67 	vsub.f32	s15, s14, s15
				&& fabs(
 80060ba:	eef0 7ae7 	vabs.f32	s15, s15
 80060be:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8006238 <calWallConrol+0x14f0>
 80060c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ca:	d506      	bpl.n	80060da <calWallConrol+0x1392>
						< CONTROLWALLCUT_THRESHOLD_SLANT45_R) {
			g_WallControlStatus45 = g_WallControlStatus45 | (1 << 1);
 80060cc:	4b51      	ldr	r3, [pc, #324]	; (8006214 <calWallConrol+0x14cc>)
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	f043 0302 	orr.w	r3, r3, #2
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	4b4f      	ldr	r3, [pc, #316]	; (8006214 <calWallConrol+0x14cc>)
 80060d8:	701a      	strb	r2, [r3, #0]
		}
		if (g_sensor[SENSOR_FRONT_LEFT][0] > CONTROLWALL_THRESHOLD_SLANT45_L
 80060da:	4b4f      	ldr	r3, [pc, #316]	; (8006218 <calWallConrol+0x14d0>)
 80060dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060de:	2b82      	cmp	r3, #130	; 0x82
 80060e0:	dd1a      	ble.n	8006118 <calWallConrol+0x13d0>
				&& fabs(
						g_sensor_diff[SENSOR_FRONT_LEFT]
 80060e2:	4b54      	ldr	r3, [pc, #336]	; (8006234 <calWallConrol+0x14ec>)
 80060e4:	685b      	ldr	r3, [r3, #4]
								- g_CenterSlantL45_diff)
 80060e6:	ee07 3a90 	vmov	s15, r3
 80060ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80060ee:	4b50      	ldr	r3, [pc, #320]	; (8006230 <calWallConrol+0x14e8>)
 80060f0:	edd3 7a00 	vldr	s15, [r3]
 80060f4:	ee77 7a67 	vsub.f32	s15, s14, s15
				&& fabs(
 80060f8:	eef0 7ae7 	vabs.f32	s15, s15
 80060fc:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8006238 <calWallConrol+0x14f0>
 8006100:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006108:	d506      	bpl.n	8006118 <calWallConrol+0x13d0>
						< CONTROLWALLCUT_THRESHOLD_SLANT45_L) {
			g_WallControlStatus45 = g_WallControlStatus45 | (1 << 0);
 800610a:	4b42      	ldr	r3, [pc, #264]	; (8006214 <calWallConrol+0x14cc>)
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	f043 0301 	orr.w	r3, r3, #1
 8006112:	b2da      	uxtb	r2, r3
 8006114:	4b3f      	ldr	r3, [pc, #252]	; (8006214 <calWallConrol+0x14cc>)
 8006116:	701a      	strb	r2, [r3, #0]
		}
		if (g_sensor[SENSOR_FRONT_RIGHT][0] < CONTROLWALL_THRESHOLD_SLANT45_R
 8006118:	4b3f      	ldr	r3, [pc, #252]	; (8006218 <calWallConrol+0x14d0>)
 800611a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800611e:	2b81      	cmp	r3, #129	; 0x81
 8006120:	dd13      	ble.n	800614a <calWallConrol+0x1402>
				|| fabs(
						g_sensor_diff[SENSOR_FRONT_RIGHT]
 8006122:	4b44      	ldr	r3, [pc, #272]	; (8006234 <calWallConrol+0x14ec>)
 8006124:	68db      	ldr	r3, [r3, #12]
								- g_CenterSlantR45_diff)
 8006126:	ee07 3a90 	vmov	s15, r3
 800612a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800612e:	4b3f      	ldr	r3, [pc, #252]	; (800622c <calWallConrol+0x14e4>)
 8006130:	edd3 7a00 	vldr	s15, [r3]
 8006134:	ee77 7a67 	vsub.f32	s15, s14, s15
				|| fabs(
 8006138:	eef0 7ae7 	vabs.f32	s15, s15
 800613c:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8006238 <calWallConrol+0x14f0>
 8006140:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006148:	dd06      	ble.n	8006158 <calWallConrol+0x1410>
						> CONTROLWALLCUT_THRESHOLD_SLANT45_R) {
			g_WallControlStatus45 = g_WallControlStatus45 & ~(1 << 1);
 800614a:	4b32      	ldr	r3, [pc, #200]	; (8006214 <calWallConrol+0x14cc>)
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	f023 0302 	bic.w	r3, r3, #2
 8006152:	b2da      	uxtb	r2, r3
 8006154:	4b2f      	ldr	r3, [pc, #188]	; (8006214 <calWallConrol+0x14cc>)
 8006156:	701a      	strb	r2, [r3, #0]
		}
		if (g_sensor[SENSOR_FRONT_LEFT][0] < CONTROLWALL_THRESHOLD_SLANT45_L
 8006158:	4b2f      	ldr	r3, [pc, #188]	; (8006218 <calWallConrol+0x14d0>)
 800615a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800615c:	2b81      	cmp	r3, #129	; 0x81
 800615e:	dd13      	ble.n	8006188 <calWallConrol+0x1440>
				|| fabs(
						g_sensor_diff[SENSOR_FRONT_LEFT]
 8006160:	4b34      	ldr	r3, [pc, #208]	; (8006234 <calWallConrol+0x14ec>)
 8006162:	685b      	ldr	r3, [r3, #4]
								- g_CenterSlantL45_diff)
 8006164:	ee07 3a90 	vmov	s15, r3
 8006168:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800616c:	4b30      	ldr	r3, [pc, #192]	; (8006230 <calWallConrol+0x14e8>)
 800616e:	edd3 7a00 	vldr	s15, [r3]
 8006172:	ee77 7a67 	vsub.f32	s15, s14, s15
				|| fabs(
 8006176:	eef0 7ae7 	vabs.f32	s15, s15
 800617a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8006238 <calWallConrol+0x14f0>
 800617e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006186:	dd06      	ble.n	8006196 <calWallConrol+0x144e>
						> CONTROLWALLCUT_THRESHOLD_SLANT45_L) {
			g_WallControlStatus45 = g_WallControlStatus45 & ~(1 << 0);
 8006188:	4b22      	ldr	r3, [pc, #136]	; (8006214 <calWallConrol+0x14cc>)
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	f023 0301 	bic.w	r3, r3, #1
 8006190:	b2da      	uxtb	r2, r3
 8006192:	4b20      	ldr	r3, [pc, #128]	; (8006214 <calWallConrol+0x14cc>)
 8006194:	701a      	strb	r2, [r3, #0]
		}

		switch (g_WallControlStatus45) {
 8006196:	4b1f      	ldr	r3, [pc, #124]	; (8006214 <calWallConrol+0x14cc>)
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	2b03      	cmp	r3, #3
 800619c:	f200 8155 	bhi.w	800644a <calWallConrol+0x1702>
 80061a0:	a201      	add	r2, pc, #4	; (adr r2, 80061a8 <calWallConrol+0x1460>)
 80061a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a6:	bf00      	nop
 80061a8:	080061b9 	.word	0x080061b9
 80061ac:	0800624d 	.word	0x0800624d
 80061b0:	080062ed 	.word	0x080062ed
 80061b4:	0800638b 	.word	0x0800638b
		case 0:			//
			PID_wall += 0;
 80061b8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80061bc:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800623c <calWallConrol+0x14f4>
 80061c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061c4:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			pl_yellow_LED_3(0);
 80061c8:	2000      	movs	r0, #0
 80061ca:	f000 f973 	bl	80064b4 <pl_yellow_LED_3>
			pl_yellow_LED_6(0);
 80061ce:	2000      	movs	r0, #0
 80061d0:	f000 f982 	bl	80064d8 <pl_yellow_LED_6>
			g_log_CenterSlantR45 = (float) (g_sensor[SENSOR_FRONT_RIGHT][0]);
 80061d4:	4b10      	ldr	r3, [pc, #64]	; (8006218 <calWallConrol+0x14d0>)
 80061d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80061da:	ee07 3a90 	vmov	s15, r3
 80061de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061e2:	4b17      	ldr	r3, [pc, #92]	; (8006240 <calWallConrol+0x14f8>)
 80061e4:	edc3 7a00 	vstr	s15, [r3]
			g_log_CenterSlantL45 = (float) (g_sensor[SENSOR_FRONT_LEFT][0]);
 80061e8:	4b0b      	ldr	r3, [pc, #44]	; (8006218 <calWallConrol+0x14d0>)
 80061ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ec:	ee07 3a90 	vmov	s15, r3
 80061f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061f4:	4b13      	ldr	r3, [pc, #76]	; (8006244 <calWallConrol+0x14fc>)
 80061f6:	edc3 7a00 	vstr	s15, [r3]
			wall_slant45.error = 0;
 80061fa:	4b13      	ldr	r3, [pc, #76]	; (8006248 <calWallConrol+0x1500>)
 80061fc:	f04f 0200 	mov.w	r2, #0
 8006200:	601a      	str	r2, [r3, #0]
			wall_slant45.delta_error = 0;
 8006202:	4b11      	ldr	r3, [pc, #68]	; (8006248 <calWallConrol+0x1500>)
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	609a      	str	r2, [r3, #8]
			wall_slant45.old_error = 0;
 800620a:	4b0f      	ldr	r3, [pc, #60]	; (8006248 <calWallConrol+0x1500>)
 800620c:	f04f 0200 	mov.w	r2, #0
 8006210:	605a      	str	r2, [r3, #4]
			break;
 8006212:	e11a      	b.n	800644a <calWallConrol+0x1702>
 8006214:	20000574 	.word	0x20000574
 8006218:	20000298 	.word	0x20000298
 800621c:	200005bc 	.word	0x200005bc
 8006220:	200005c0 	.word	0x200005c0
 8006224:	20000648 	.word	0x20000648
 8006228:	20000678 	.word	0x20000678
 800622c:	200006b0 	.word	0x200006b0
 8006230:	200006b4 	.word	0x200006b4
 8006234:	20000428 	.word	0x20000428
 8006238:	42a00000 	.word	0x42a00000
 800623c:	00000000 	.word	0x00000000
 8006240:	20000584 	.word	0x20000584
 8006244:	20000588 	.word	0x20000588
 8006248:	20000564 	.word	0x20000564
		case 1:			//
			pl_yellow_LED_3(0);
 800624c:	2000      	movs	r0, #0
 800624e:	f000 f931 	bl	80064b4 <pl_yellow_LED_3>
			pl_yellow_LED_6(1);
 8006252:	2001      	movs	r0, #1
 8006254:	f000 f940 	bl	80064d8 <pl_yellow_LED_6>
			g_log_CenterSlantR45 = (float) (g_sensor[SENSOR_FRONT_RIGHT][0]);
 8006258:	4b87      	ldr	r3, [pc, #540]	; (8006478 <calWallConrol+0x1730>)
 800625a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800625e:	ee07 3a90 	vmov	s15, r3
 8006262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006266:	4b85      	ldr	r3, [pc, #532]	; (800647c <calWallConrol+0x1734>)
 8006268:	edc3 7a00 	vstr	s15, [r3]
			g_log_CenterSlantL45 = CenterSlantL45;
 800626c:	4a84      	ldr	r2, [pc, #528]	; (8006480 <calWallConrol+0x1738>)
 800626e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006270:	6013      	str	r3, [r2, #0]
			wall_slant45.error =
					(-(float) (g_sensor[SENSOR_FRONT_LEFT][0] - CenterSlantL45)
 8006272:	4b81      	ldr	r3, [pc, #516]	; (8006478 <calWallConrol+0x1730>)
 8006274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006276:	ee07 3a90 	vmov	s15, r3
 800627a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800627e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8006282:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006286:	eef1 6a67 	vneg.f32	s13, s15
							/ (float) (g_sensor[SENSOR_FRONT_LEFT][0]));
 800628a:	4b7b      	ldr	r3, [pc, #492]	; (8006478 <calWallConrol+0x1730>)
 800628c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800628e:	ee07 3a90 	vmov	s15, r3
 8006292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006296:	eec6 7a87 	vdiv.f32	s15, s13, s14
			wall_slant45.error =
 800629a:	4b7a      	ldr	r3, [pc, #488]	; (8006484 <calWallConrol+0x173c>)
 800629c:	edc3 7a00 	vstr	s15, [r3]
			wall_slant45.delta_error = wall_slant45.error
 80062a0:	4b78      	ldr	r3, [pc, #480]	; (8006484 <calWallConrol+0x173c>)
 80062a2:	ed93 7a00 	vldr	s14, [r3]
					- wall_slant45.old_error;
 80062a6:	4b77      	ldr	r3, [pc, #476]	; (8006484 <calWallConrol+0x173c>)
 80062a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80062ac:	ee77 7a67 	vsub.f32	s15, s14, s15
			wall_slant45.delta_error = wall_slant45.error
 80062b0:	4b74      	ldr	r3, [pc, #464]	; (8006484 <calWallConrol+0x173c>)
 80062b2:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_slant45.old_error = wall_slant45.error;
 80062b6:	4b73      	ldr	r3, [pc, #460]	; (8006484 <calWallConrol+0x173c>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a72      	ldr	r2, [pc, #456]	; (8006484 <calWallConrol+0x173c>)
 80062bc:	6053      	str	r3, [r2, #4]
			PID_wall += sensor_gain_slant45_p * wall_slant45.error
 80062be:	4b71      	ldr	r3, [pc, #452]	; (8006484 <calWallConrol+0x173c>)
 80062c0:	ed93 7a00 	vldr	s14, [r3]
 80062c4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80062c8:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_slant45_d * wall_slant45.delta_error;
 80062cc:	4b6d      	ldr	r3, [pc, #436]	; (8006484 <calWallConrol+0x173c>)
 80062ce:	edd3 6a02 	vldr	s13, [r3, #8]
 80062d2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80062d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062da:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID_wall += sensor_gain_slant45_p * wall_slant45.error
 80062de:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80062e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062e6:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			break;
 80062ea:	e0ae      	b.n	800644a <calWallConrol+0x1702>
		case 2:			//
			pl_yellow_LED_3(1);
 80062ec:	2001      	movs	r0, #1
 80062ee:	f000 f8e1 	bl	80064b4 <pl_yellow_LED_3>
			pl_yellow_LED_6(0);
 80062f2:	2000      	movs	r0, #0
 80062f4:	f000 f8f0 	bl	80064d8 <pl_yellow_LED_6>
			g_log_CenterSlantR45 = CenterSlantR45;
 80062f8:	4a60      	ldr	r2, [pc, #384]	; (800647c <calWallConrol+0x1734>)
 80062fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062fc:	6013      	str	r3, [r2, #0]
			g_log_CenterSlantL45 = (float) (g_sensor[SENSOR_FRONT_LEFT][0]);
 80062fe:	4b5e      	ldr	r3, [pc, #376]	; (8006478 <calWallConrol+0x1730>)
 8006300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800630a:	4b5d      	ldr	r3, [pc, #372]	; (8006480 <calWallConrol+0x1738>)
 800630c:	edc3 7a00 	vstr	s15, [r3]
			wall_slant45.error = ((float) (g_sensor[SENSOR_FRONT_RIGHT][0]
 8006310:	4b59      	ldr	r3, [pc, #356]	; (8006478 <calWallConrol+0x1730>)
 8006312:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800631e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8006322:	ee77 6a67 	vsub.f32	s13, s14, s15
					- CenterSlantR45)
					/ (float) (g_sensor[SENSOR_FRONT_RIGHT][0]));
 8006326:	4b54      	ldr	r3, [pc, #336]	; (8006478 <calWallConrol+0x1730>)
 8006328:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800632c:	ee07 3a90 	vmov	s15, r3
 8006330:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006334:	eec6 7a87 	vdiv.f32	s15, s13, s14
			wall_slant45.error = ((float) (g_sensor[SENSOR_FRONT_RIGHT][0]
 8006338:	4b52      	ldr	r3, [pc, #328]	; (8006484 <calWallConrol+0x173c>)
 800633a:	edc3 7a00 	vstr	s15, [r3]
			wall_slant45.delta_error = wall_slant45.error
 800633e:	4b51      	ldr	r3, [pc, #324]	; (8006484 <calWallConrol+0x173c>)
 8006340:	ed93 7a00 	vldr	s14, [r3]
					- wall_slant45.old_error;
 8006344:	4b4f      	ldr	r3, [pc, #316]	; (8006484 <calWallConrol+0x173c>)
 8006346:	edd3 7a01 	vldr	s15, [r3, #4]
 800634a:	ee77 7a67 	vsub.f32	s15, s14, s15
			wall_slant45.delta_error = wall_slant45.error
 800634e:	4b4d      	ldr	r3, [pc, #308]	; (8006484 <calWallConrol+0x173c>)
 8006350:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_slant45.old_error = wall_slant45.error;
 8006354:	4b4b      	ldr	r3, [pc, #300]	; (8006484 <calWallConrol+0x173c>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a4a      	ldr	r2, [pc, #296]	; (8006484 <calWallConrol+0x173c>)
 800635a:	6053      	str	r3, [r2, #4]
			PID_wall += sensor_gain_slant45_p * wall_slant45.error
 800635c:	4b49      	ldr	r3, [pc, #292]	; (8006484 <calWallConrol+0x173c>)
 800635e:	ed93 7a00 	vldr	s14, [r3]
 8006362:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8006366:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_slant45_d * wall_slant45.delta_error;
 800636a:	4b46      	ldr	r3, [pc, #280]	; (8006484 <calWallConrol+0x173c>)
 800636c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006370:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8006374:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006378:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID_wall += sensor_gain_slant45_p * wall_slant45.error
 800637c:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8006380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006384:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			break;
 8006388:	e05f      	b.n	800644a <calWallConrol+0x1702>
		case 3:			//
			pl_yellow_LED_3(1);
 800638a:	2001      	movs	r0, #1
 800638c:	f000 f892 	bl	80064b4 <pl_yellow_LED_3>
			pl_yellow_LED_6(1);
 8006390:	2001      	movs	r0, #1
 8006392:	f000 f8a1 	bl	80064d8 <pl_yellow_LED_6>
			g_log_CenterSlantR45 = CenterSlantR45;
 8006396:	4a39      	ldr	r2, [pc, #228]	; (800647c <calWallConrol+0x1734>)
 8006398:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800639a:	6013      	str	r3, [r2, #0]
			g_log_CenterSlantL45 = CenterSlantL45;
 800639c:	4a38      	ldr	r2, [pc, #224]	; (8006480 <calWallConrol+0x1738>)
 800639e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80063a0:	6013      	str	r3, [r2, #0]
			wall_slant45.error = (-(float) (g_sensor[SENSOR_FRONT_LEFT][0]
 80063a2:	4b35      	ldr	r3, [pc, #212]	; (8006478 <calWallConrol+0x1730>)
 80063a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063a6:	ee07 3a90 	vmov	s15, r3
 80063aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063ae:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80063b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063b6:	eef1 6a67 	vneg.f32	s13, s15
					- CenterSlantL45) / (float) (g_sensor[SENSOR_FRONT_LEFT][0])
 80063ba:	4b2f      	ldr	r3, [pc, #188]	; (8006478 <calWallConrol+0x1730>)
 80063bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					+ (float) (g_sensor[SENSOR_FRONT_RIGHT][0] - CenterSlantR45)
 80063ca:	4b2b      	ldr	r3, [pc, #172]	; (8006478 <calWallConrol+0x1730>)
 80063cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80063d0:	ee07 3a90 	vmov	s15, r3
 80063d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80063d8:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80063dc:	ee36 6ae7 	vsub.f32	s12, s13, s15
							/ (float) (g_sensor[SENSOR_FRONT_RIGHT][0]));
 80063e0:	4b25      	ldr	r3, [pc, #148]	; (8006478 <calWallConrol+0x1730>)
 80063e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80063e6:	ee07 3a90 	vmov	s15, r3
 80063ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80063ee:	eec6 7a26 	vdiv.f32	s15, s12, s13
					+ (float) (g_sensor[SENSOR_FRONT_RIGHT][0] - CenterSlantR45)
 80063f2:	ee77 7a27 	vadd.f32	s15, s14, s15
			wall_slant45.error = (-(float) (g_sensor[SENSOR_FRONT_LEFT][0]
 80063f6:	4b23      	ldr	r3, [pc, #140]	; (8006484 <calWallConrol+0x173c>)
 80063f8:	edc3 7a00 	vstr	s15, [r3]
			wall_slant45.delta_error = wall_slant45.error
 80063fc:	4b21      	ldr	r3, [pc, #132]	; (8006484 <calWallConrol+0x173c>)
 80063fe:	ed93 7a00 	vldr	s14, [r3]
					- wall_slant45.old_error;
 8006402:	4b20      	ldr	r3, [pc, #128]	; (8006484 <calWallConrol+0x173c>)
 8006404:	edd3 7a01 	vldr	s15, [r3, #4]
 8006408:	ee77 7a67 	vsub.f32	s15, s14, s15
			wall_slant45.delta_error = wall_slant45.error
 800640c:	4b1d      	ldr	r3, [pc, #116]	; (8006484 <calWallConrol+0x173c>)
 800640e:	edc3 7a02 	vstr	s15, [r3, #8]
			wall_slant45.old_error = wall_slant45.error;
 8006412:	4b1c      	ldr	r3, [pc, #112]	; (8006484 <calWallConrol+0x173c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a1b      	ldr	r2, [pc, #108]	; (8006484 <calWallConrol+0x173c>)
 8006418:	6053      	str	r3, [r2, #4]
			PID_wall += sensor_gain_slant45_p * wall_slant45.error
 800641a:	4b1a      	ldr	r3, [pc, #104]	; (8006484 <calWallConrol+0x173c>)
 800641c:	ed93 7a00 	vldr	s14, [r3]
 8006420:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8006424:	ee27 7a27 	vmul.f32	s14, s14, s15
					+ sensor_gain_slant45_d * wall_slant45.delta_error;
 8006428:	4b16      	ldr	r3, [pc, #88]	; (8006484 <calWallConrol+0x173c>)
 800642a:	edd3 6a02 	vldr	s13, [r3, #8]
 800642e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8006432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006436:	ee77 7a27 	vadd.f32	s15, s14, s15
			PID_wall += sensor_gain_slant45_p * wall_slant45.error
 800643a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800643e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006442:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
			break;
 8006446:	e000      	b.n	800644a <calWallConrol+0x1702>
			break;
 8006448:	bf00      	nop
		}

	}
	PID_w = PID_wall / MAXMOTOR * g_V_battery_mean;
 800644a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800644e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8006488 <calWallConrol+0x1740>
 8006452:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006456:	4b0d      	ldr	r3, [pc, #52]	; (800648c <calWallConrol+0x1744>)
 8006458:	edd3 7a00 	vldr	s15, [r3]
 800645c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006460:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

	return PID_w;
 8006464:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006466:	ee07 3a90 	vmov	s15, r3
}
 800646a:	eeb0 0a67 	vmov.f32	s0, s15
 800646e:	37a8      	adds	r7, #168	; 0xa8
 8006470:	46bd      	mov	sp, r7
 8006472:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006476:	bf00      	nop
 8006478:	20000298 	.word	0x20000298
 800647c:	20000584 	.word	0x20000584
 8006480:	20000588 	.word	0x20000588
 8006484:	20000564 	.word	0x20000564
 8006488:	44d1e000 	.word	0x44d1e000
 800648c:	200004b4 	.word	0x200004b4

08006490 <pl_yellow_LED_1>:
#include "gpio.h"
#include "main.h"



void pl_yellow_LED_1(int pin){
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,pin);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	b2db      	uxtb	r3, r3
 800649c:	461a      	mov	r2, r3
 800649e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80064a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80064a6:	f007 faab 	bl	800da00 <HAL_GPIO_WritePin>
}
 80064aa:	bf00      	nop
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <pl_yellow_LED_3>:
void pl_yellow_LED_2(int pin){
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,pin);
}
void pl_yellow_LED_3(int pin){
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,pin);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	2140      	movs	r1, #64	; 0x40
 80064c4:	4803      	ldr	r0, [pc, #12]	; (80064d4 <pl_yellow_LED_3+0x20>)
 80064c6:	f007 fa9b 	bl	800da00 <HAL_GPIO_WritePin>
}
 80064ca:	bf00      	nop
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	48000800 	.word	0x48000800

080064d8 <pl_yellow_LED_6>:
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,pin);
}
void pl_yellow_LED_5(int pin){
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,pin);
}
void pl_yellow_LED_6(int pin){
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,pin);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80064ea:	4803      	ldr	r0, [pc, #12]	; (80064f8 <pl_yellow_LED_6+0x20>)
 80064ec:	f007 fa88 	bl	800da00 <HAL_GPIO_WritePin>
}
 80064f0:	bf00      	nop
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	48000400 	.word	0x48000400

080064fc <pl_yellow_LED_8>:
void pl_yellow_LED_7(int pin){
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,pin);
}
void pl_yellow_LED_8(int pin){
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,pin);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	b2db      	uxtb	r3, r3
 8006508:	461a      	mov	r2, r3
 800650a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800650e:	4803      	ldr	r0, [pc, #12]	; (800651c <pl_yellow_LED_8+0x20>)
 8006510:	f007 fa76 	bl	800da00 <HAL_GPIO_WritePin>
}
 8006514:	bf00      	nop
 8006516:	3708      	adds	r7, #8
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	48000400 	.word	0x48000400

08006520 <pl_yellow_LED_off>:




void pl_yellow_LED_off(void){
 8006520:	b580      	push	{r7, lr}
 8006522:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8006524:	2200      	movs	r2, #0
 8006526:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800652a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800652e:	f007 fa67 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 8006532:	2200      	movs	r2, #0
 8006534:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800653c:	f007 fa60 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 8006540:	2200      	movs	r2, #0
 8006542:	2140      	movs	r1, #64	; 0x40
 8006544:	4811      	ldr	r0, [pc, #68]	; (800658c <pl_yellow_LED_off+0x6c>)
 8006546:	f007 fa5b 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 800654a:	2200      	movs	r2, #0
 800654c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006550:	480f      	ldr	r0, [pc, #60]	; (8006590 <pl_yellow_LED_off+0x70>)
 8006552:	f007 fa55 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 8006556:	2200      	movs	r2, #0
 8006558:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800655c:	480c      	ldr	r0, [pc, #48]	; (8006590 <pl_yellow_LED_off+0x70>)
 800655e:	f007 fa4f 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 8006562:	2200      	movs	r2, #0
 8006564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006568:	4809      	ldr	r0, [pc, #36]	; (8006590 <pl_yellow_LED_off+0x70>)
 800656a:	f007 fa49 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 800656e:	2200      	movs	r2, #0
 8006570:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006574:	4806      	ldr	r0, [pc, #24]	; (8006590 <pl_yellow_LED_off+0x70>)
 8006576:	f007 fa43 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 800657a:	2200      	movs	r2, #0
 800657c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006580:	4803      	ldr	r0, [pc, #12]	; (8006590 <pl_yellow_LED_off+0x70>)
 8006582:	f007 fa3d 	bl	800da00 <HAL_GPIO_WritePin>
}
 8006586:	bf00      	nop
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	48000800 	.word	0x48000800
 8006590:	48000400 	.word	0x48000400

08006594 <pl_yellow_LED_on>:

void pl_yellow_LED_on(void){
 8006594:	b580      	push	{r7, lr}
 8006596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8006598:	2201      	movs	r2, #1
 800659a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800659e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065a2:	f007 fa2d 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
 80065a6:	2201      	movs	r2, #1
 80065a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80065ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065b0:	f007 fa26 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 80065b4:	2201      	movs	r2, #1
 80065b6:	2140      	movs	r1, #64	; 0x40
 80065b8:	4811      	ldr	r0, [pc, #68]	; (8006600 <pl_yellow_LED_on+0x6c>)
 80065ba:	f007 fa21 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 80065be:	2201      	movs	r2, #1
 80065c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80065c4:	480f      	ldr	r0, [pc, #60]	; (8006604 <pl_yellow_LED_on+0x70>)
 80065c6:	f007 fa1b 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 80065ca:	2201      	movs	r2, #1
 80065cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80065d0:	480c      	ldr	r0, [pc, #48]	; (8006604 <pl_yellow_LED_on+0x70>)
 80065d2:	f007 fa15 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
 80065d6:	2201      	movs	r2, #1
 80065d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80065dc:	4809      	ldr	r0, [pc, #36]	; (8006604 <pl_yellow_LED_on+0x70>)
 80065de:	f007 fa0f 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 80065e2:	2201      	movs	r2, #1
 80065e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80065e8:	4806      	ldr	r0, [pc, #24]	; (8006604 <pl_yellow_LED_on+0x70>)
 80065ea:	f007 fa09 	bl	800da00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 80065ee:	2201      	movs	r2, #1
 80065f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80065f4:	4803      	ldr	r0, [pc, #12]	; (8006604 <pl_yellow_LED_on+0x70>)
 80065f6:	f007 fa03 	bl	800da00 <HAL_GPIO_WritePin>
}
 80065fa:	bf00      	nop
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	48000800 	.word	0x48000800
 8006604:	48000400 	.word	0x48000400

08006608 <pl_yellow_LED_count>:


void pl_yellow_LED_count(unsigned char yy){
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	4603      	mov	r3, r0
 8006610:	71fb      	strb	r3, [r7, #7]

unsigned char yy1,yy2,yy3,yy4,yy5,yy6,yy7,yy8;

yy1 = yy & 1;
 8006612:	79fb      	ldrb	r3, [r7, #7]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	73fb      	strb	r3, [r7, #15]
yy2 = yy & 2;
 800661a:	79fb      	ldrb	r3, [r7, #7]
 800661c:	f003 0302 	and.w	r3, r3, #2
 8006620:	73bb      	strb	r3, [r7, #14]
yy3 = yy & 4;
 8006622:	79fb      	ldrb	r3, [r7, #7]
 8006624:	f003 0304 	and.w	r3, r3, #4
 8006628:	737b      	strb	r3, [r7, #13]
yy4 = yy & 8;
 800662a:	79fb      	ldrb	r3, [r7, #7]
 800662c:	f003 0308 	and.w	r3, r3, #8
 8006630:	733b      	strb	r3, [r7, #12]
yy5 = yy & 16;
 8006632:	79fb      	ldrb	r3, [r7, #7]
 8006634:	f003 0310 	and.w	r3, r3, #16
 8006638:	72fb      	strb	r3, [r7, #11]
yy6 = yy & 32;
 800663a:	79fb      	ldrb	r3, [r7, #7]
 800663c:	f003 0320 	and.w	r3, r3, #32
 8006640:	72bb      	strb	r3, [r7, #10]
yy7 = yy & 64;
 8006642:	79fb      	ldrb	r3, [r7, #7]
 8006644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006648:	727b      	strb	r3, [r7, #9]
yy8 = yy & 128;
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006650:	723b      	strb	r3, [r7, #8]

if(yy1 >= 1){
 8006652:	7bfb      	ldrb	r3, [r7, #15]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d007      	beq.n	8006668 <pl_yellow_LED_count+0x60>
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8006658:	2201      	movs	r2, #1
 800665a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800665e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006662:	f007 f9cd 	bl	800da00 <HAL_GPIO_WritePin>
 8006666:	e006      	b.n	8006676 <pl_yellow_LED_count+0x6e>
}else{
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8006668:	2200      	movs	r2, #0
 800666a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800666e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006672:	f007 f9c5 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy2 >= 1){
 8006676:	7bbb      	ldrb	r3, [r7, #14]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d007      	beq.n	800668c <pl_yellow_LED_count+0x84>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
 800667c:	2201      	movs	r2, #1
 800667e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006686:	f007 f9bb 	bl	800da00 <HAL_GPIO_WritePin>
 800668a:	e006      	b.n	800669a <pl_yellow_LED_count+0x92>
}
else{
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 800668c:	2200      	movs	r2, #0
 800668e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006692:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006696:	f007 f9b3 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy3 >= 1){
 800669a:	7b7b      	ldrb	r3, [r7, #13]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d005      	beq.n	80066ac <pl_yellow_LED_count+0xa4>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 80066a0:	2201      	movs	r2, #1
 80066a2:	2140      	movs	r1, #64	; 0x40
 80066a4:	482e      	ldr	r0, [pc, #184]	; (8006760 <pl_yellow_LED_count+0x158>)
 80066a6:	f007 f9ab 	bl	800da00 <HAL_GPIO_WritePin>
 80066aa:	e004      	b.n	80066b6 <pl_yellow_LED_count+0xae>
}else{
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 80066ac:	2200      	movs	r2, #0
 80066ae:	2140      	movs	r1, #64	; 0x40
 80066b0:	482b      	ldr	r0, [pc, #172]	; (8006760 <pl_yellow_LED_count+0x158>)
 80066b2:	f007 f9a5 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy4 >= 1){
 80066b6:	7b3b      	ldrb	r3, [r7, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d006      	beq.n	80066ca <pl_yellow_LED_count+0xc2>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 80066bc:	2201      	movs	r2, #1
 80066be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066c2:	4828      	ldr	r0, [pc, #160]	; (8006764 <pl_yellow_LED_count+0x15c>)
 80066c4:	f007 f99c 	bl	800da00 <HAL_GPIO_WritePin>
 80066c8:	e005      	b.n	80066d6 <pl_yellow_LED_count+0xce>
}else{
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 80066ca:	2200      	movs	r2, #0
 80066cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066d0:	4824      	ldr	r0, [pc, #144]	; (8006764 <pl_yellow_LED_count+0x15c>)
 80066d2:	f007 f995 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy5 >= 1){
 80066d6:	7afb      	ldrb	r3, [r7, #11]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d006      	beq.n	80066ea <pl_yellow_LED_count+0xe2>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 80066dc:	2201      	movs	r2, #1
 80066de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80066e2:	4820      	ldr	r0, [pc, #128]	; (8006764 <pl_yellow_LED_count+0x15c>)
 80066e4:	f007 f98c 	bl	800da00 <HAL_GPIO_WritePin>
 80066e8:	e005      	b.n	80066f6 <pl_yellow_LED_count+0xee>
}else{
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 80066ea:	2200      	movs	r2, #0
 80066ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80066f0:	481c      	ldr	r0, [pc, #112]	; (8006764 <pl_yellow_LED_count+0x15c>)
 80066f2:	f007 f985 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy6 >= 1){
 80066f6:	7abb      	ldrb	r3, [r7, #10]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d006      	beq.n	800670a <pl_yellow_LED_count+0x102>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
 80066fc:	2201      	movs	r2, #1
 80066fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006702:	4818      	ldr	r0, [pc, #96]	; (8006764 <pl_yellow_LED_count+0x15c>)
 8006704:	f007 f97c 	bl	800da00 <HAL_GPIO_WritePin>
 8006708:	e005      	b.n	8006716 <pl_yellow_LED_count+0x10e>
}else{
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 800670a:	2200      	movs	r2, #0
 800670c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006710:	4814      	ldr	r0, [pc, #80]	; (8006764 <pl_yellow_LED_count+0x15c>)
 8006712:	f007 f975 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy7 >= 1){
 8006716:	7a7b      	ldrb	r3, [r7, #9]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d006      	beq.n	800672a <pl_yellow_LED_count+0x122>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 800671c:	2201      	movs	r2, #1
 800671e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006722:	4810      	ldr	r0, [pc, #64]	; (8006764 <pl_yellow_LED_count+0x15c>)
 8006724:	f007 f96c 	bl	800da00 <HAL_GPIO_WritePin>
 8006728:	e005      	b.n	8006736 <pl_yellow_LED_count+0x12e>
}else{
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 800672a:	2200      	movs	r2, #0
 800672c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006730:	480c      	ldr	r0, [pc, #48]	; (8006764 <pl_yellow_LED_count+0x15c>)
 8006732:	f007 f965 	bl	800da00 <HAL_GPIO_WritePin>
}
if(yy8 >= 1){
 8006736:	7a3b      	ldrb	r3, [r7, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d006      	beq.n	800674a <pl_yellow_LED_count+0x142>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 800673c:	2201      	movs	r2, #1
 800673e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006742:	4808      	ldr	r0, [pc, #32]	; (8006764 <pl_yellow_LED_count+0x15c>)
 8006744:	f007 f95c 	bl	800da00 <HAL_GPIO_WritePin>
}else{
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
}
}
 8006748:	e005      	b.n	8006756 <pl_yellow_LED_count+0x14e>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 800674a:	2200      	movs	r2, #0
 800674c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006750:	4804      	ldr	r0, [pc, #16]	; (8006764 <pl_yellow_LED_count+0x15c>)
 8006752:	f007 f955 	bl	800da00 <HAL_GPIO_WritePin>
}
 8006756:	bf00      	nop
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	48000800 	.word	0x48000800
 8006764:	48000400 	.word	0x48000400

08006768 <pl_r_blue_LED>:


void pl_r_blue_LED(int pin){
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(BLUE_R_LED_GPIO_Port,BLUE_R_LED_Pin,pin);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	b2db      	uxtb	r3, r3
 8006774:	461a      	mov	r2, r3
 8006776:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800677a:	4803      	ldr	r0, [pc, #12]	; (8006788 <pl_r_blue_LED+0x20>)
 800677c:	f007 f940 	bl	800da00 <HAL_GPIO_WritePin>
}
 8006780:	bf00      	nop
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	48000800 	.word	0x48000800

0800678c <pl_l_blue_LED>:

void pl_l_blue_LED(int pin){
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(BLUE_L_LED_GPIO_Port,BLUE_L_LED_Pin,pin);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	b2db      	uxtb	r3, r3
 8006798:	461a      	mov	r2, r3
 800679a:	2104      	movs	r1, #4
 800679c:	4803      	ldr	r0, [pc, #12]	; (80067ac <pl_l_blue_LED+0x20>)
 800679e:	f007 f92f 	bl	800da00 <HAL_GPIO_WritePin>
}
 80067a2:	bf00      	nop
 80067a4:	3708      	adds	r7, #8
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	48000400 	.word	0x48000400

080067b0 <encoder_read_byte_R>:
#include "spi.h"
#include <stdio.h>

float encoder_R,encoder_L;

uint16_t encoder_read_byte_R(uint16_t address,uint16_t data){
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	4603      	mov	r3, r0
 80067b8:	460a      	mov	r2, r1
 80067ba:	80fb      	strh	r3, [r7, #6]
 80067bc:	4613      	mov	r3, r2
 80067be:	80bb      	strh	r3, [r7, #4]
	uint8_t addBuffer[2];
//	uint16_t data;
	uint8_t dataBuffer[2];
	uint16_t parity;

	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 80067c0:	2200      	movs	r2, #0
 80067c2:	2110      	movs	r1, #16
 80067c4:	4833      	ldr	r0, [pc, #204]	; (8006894 <encoder_read_byte_R+0xe4>)
 80067c6:	f007 f91b 	bl	800da00 <HAL_GPIO_WritePin>

	address = address | 0x4000;//2bit1
 80067ca:	88fb      	ldrh	r3, [r7, #6]
 80067cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80067d0:	80fb      	strh	r3, [r7, #6]
	parity=0;
 80067d2:	2300      	movs	r3, #0
 80067d4:	83fb      	strh	r3, [r7, #30]
	for(int i=0;i<15;i++) parity += (address >> i) & 1;
 80067d6:	2300      	movs	r3, #0
 80067d8:	61bb      	str	r3, [r7, #24]
 80067da:	e00d      	b.n	80067f8 <encoder_read_byte_R+0x48>
 80067dc:	88fa      	ldrh	r2, [r7, #6]
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	fa42 f303 	asr.w	r3, r2, r3
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	8bfb      	ldrh	r3, [r7, #30]
 80067ee:	4413      	add	r3, r2
 80067f0:	83fb      	strh	r3, [r7, #30]
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	3301      	adds	r3, #1
 80067f6:	61bb      	str	r3, [r7, #24]
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	2b0e      	cmp	r3, #14
 80067fc:	ddee      	ble.n	80067dc <encoder_read_byte_R+0x2c>
	address = address | ((parity % 2) << 15);
 80067fe:	8bfb      	ldrh	r3, [r7, #30]
 8006800:	03db      	lsls	r3, r3, #15
 8006802:	b21a      	sxth	r2, r3
 8006804:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006808:	4313      	orrs	r3, r2
 800680a:	b21b      	sxth	r3, r3
 800680c:	80fb      	strh	r3, [r7, #6]
	addBuffer[0]=address>>8;
 800680e:	88fb      	ldrh	r3, [r7, #6]
 8006810:	0a1b      	lsrs	r3, r3, #8
 8006812:	b29b      	uxth	r3, r3
 8006814:	b2db      	uxtb	r3, r3
 8006816:	743b      	strb	r3, [r7, #16]
	addBuffer[1]=address & 0x00FF;
 8006818:	88fb      	ldrh	r3, [r7, #6]
 800681a:	b2db      	uxtb	r3, r3
 800681c:	747b      	strb	r3, [r7, #17]


	HAL_SPI_Transmit(&hspi3, (uint8_t*)addBuffer, 2, 100);
 800681e:	f107 0110 	add.w	r1, r7, #16
 8006822:	2364      	movs	r3, #100	; 0x64
 8006824:	2202      	movs	r2, #2
 8006826:	481c      	ldr	r0, [pc, #112]	; (8006898 <encoder_read_byte_R+0xe8>)
 8006828:	f008 f9cd 	bl	800ebc6 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(&hspi3, address, 2, 100);

	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_SET); //cs = 1;
 800682c:	2201      	movs	r2, #1
 800682e:	2110      	movs	r1, #16
 8006830:	4818      	ldr	r0, [pc, #96]	; (8006894 <encoder_read_byte_R+0xe4>)
 8006832:	f007 f8e5 	bl	800da00 <HAL_GPIO_WritePin>

	for(int i=0;i<150;i++){}
 8006836:	2300      	movs	r3, #0
 8006838:	617b      	str	r3, [r7, #20]
 800683a:	e002      	b.n	8006842 <encoder_read_byte_R+0x92>
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	3301      	adds	r3, #1
 8006840:	617b      	str	r3, [r7, #20]
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	2b95      	cmp	r3, #149	; 0x95
 8006846:	ddf9      	ble.n	800683c <encoder_read_byte_R+0x8c>

	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8006848:	2200      	movs	r2, #0
 800684a:	2110      	movs	r1, #16
 800684c:	4811      	ldr	r0, [pc, #68]	; (8006894 <encoder_read_byte_R+0xe4>)
 800684e:	f007 f8d7 	bl	800da00 <HAL_GPIO_WritePin>

//	data=0xC000;
	dataBuffer[0]=data>>8;
 8006852:	88bb      	ldrh	r3, [r7, #4]
 8006854:	0a1b      	lsrs	r3, r3, #8
 8006856:	b29b      	uxth	r3, r3
 8006858:	b2db      	uxtb	r3, r3
 800685a:	733b      	strb	r3, [r7, #12]
	dataBuffer[1]=data & 0x00FF;
 800685c:	88bb      	ldrh	r3, [r7, #4]
 800685e:	b2db      	uxtb	r3, r3
 8006860:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Receive(&hspi3, (uint8_t*)dataBuffer, 2, 100);
 8006862:	f107 010c 	add.w	r1, r7, #12
 8006866:	2364      	movs	r3, #100	; 0x64
 8006868:	2202      	movs	r2, #2
 800686a:	480b      	ldr	r0, [pc, #44]	; (8006898 <encoder_read_byte_R+0xe8>)
 800686c:	f008 fb19 	bl	800eea2 <HAL_SPI_Receive>
	data=((uint16_t)(dataBuffer[0]) << 8) | (uint16_t)(dataBuffer[1]);
 8006870:	7b3b      	ldrb	r3, [r7, #12]
 8006872:	021b      	lsls	r3, r3, #8
 8006874:	b21a      	sxth	r2, r3
 8006876:	7b7b      	ldrb	r3, [r7, #13]
 8006878:	b21b      	sxth	r3, r3
 800687a:	4313      	orrs	r3, r2
 800687c:	b21b      	sxth	r3, r3
 800687e:	80bb      	strh	r3, [r7, #4]
//	HAL_SPI_Transmit(&hspi3, data, 2, 100);
	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8006880:	2201      	movs	r2, #1
 8006882:	2110      	movs	r1, #16
 8006884:	4803      	ldr	r0, [pc, #12]	; (8006894 <encoder_read_byte_R+0xe4>)
 8006886:	f007 f8bb 	bl	800da00 <HAL_GPIO_WritePin>

	return data;
 800688a:	88bb      	ldrh	r3, [r7, #4]

}
 800688c:	4618      	mov	r0, r3
 800688e:	3720      	adds	r7, #32
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	48000400 	.word	0x48000400
 8006898:	2000c3fc 	.word	0x2000c3fc

0800689c <encoder_read_byte_L>:
	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_SET); //cs = 1;

}


uint16_t encoder_read_byte_L(uint16_t address,uint16_t data){
 800689c:	b580      	push	{r7, lr}
 800689e:	b088      	sub	sp, #32
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	4603      	mov	r3, r0
 80068a4:	460a      	mov	r2, r1
 80068a6:	80fb      	strh	r3, [r7, #6]
 80068a8:	4613      	mov	r3, r2
 80068aa:	80bb      	strh	r3, [r7, #4]
	uint8_t addBuffer[2];
//	uint16_t data;
	uint8_t dataBuffer[2];
	uint16_t parity;

	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 80068ac:	2200      	movs	r2, #0
 80068ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80068b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80068b6:	f007 f8a3 	bl	800da00 <HAL_GPIO_WritePin>

	address = address | 0x4000;//2bit1
 80068ba:	88fb      	ldrh	r3, [r7, #6]
 80068bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80068c0:	80fb      	strh	r3, [r7, #6]
	parity=0;
 80068c2:	2300      	movs	r3, #0
 80068c4:	83fb      	strh	r3, [r7, #30]
	for(int i=0;i<15;i++) parity += (address >> i) & 1;
 80068c6:	2300      	movs	r3, #0
 80068c8:	61bb      	str	r3, [r7, #24]
 80068ca:	e00d      	b.n	80068e8 <encoder_read_byte_L+0x4c>
 80068cc:	88fa      	ldrh	r2, [r7, #6]
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	fa42 f303 	asr.w	r3, r2, r3
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	f003 0301 	and.w	r3, r3, #1
 80068da:	b29a      	uxth	r2, r3
 80068dc:	8bfb      	ldrh	r3, [r7, #30]
 80068de:	4413      	add	r3, r2
 80068e0:	83fb      	strh	r3, [r7, #30]
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	3301      	adds	r3, #1
 80068e6:	61bb      	str	r3, [r7, #24]
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	2b0e      	cmp	r3, #14
 80068ec:	ddee      	ble.n	80068cc <encoder_read_byte_L+0x30>
	address = address | ((parity % 2) << 15);
 80068ee:	8bfb      	ldrh	r3, [r7, #30]
 80068f0:	03db      	lsls	r3, r3, #15
 80068f2:	b21a      	sxth	r2, r3
 80068f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	b21b      	sxth	r3, r3
 80068fc:	80fb      	strh	r3, [r7, #6]
	addBuffer[0]=address>>8;
 80068fe:	88fb      	ldrh	r3, [r7, #6]
 8006900:	0a1b      	lsrs	r3, r3, #8
 8006902:	b29b      	uxth	r3, r3
 8006904:	b2db      	uxtb	r3, r3
 8006906:	743b      	strb	r3, [r7, #16]
	addBuffer[1]=address & 0x00FF;
 8006908:	88fb      	ldrh	r3, [r7, #6]
 800690a:	b2db      	uxtb	r3, r3
 800690c:	747b      	strb	r3, [r7, #17]

	HAL_SPI_Transmit(&hspi3, (uint8_t*)addBuffer, 2, 100);
 800690e:	f107 0110 	add.w	r1, r7, #16
 8006912:	2364      	movs	r3, #100	; 0x64
 8006914:	2202      	movs	r2, #2
 8006916:	481e      	ldr	r0, [pc, #120]	; (8006990 <encoder_read_byte_L+0xf4>)
 8006918:	f008 f955 	bl	800ebc6 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_SET); //cs = 1;
 800691c:	2201      	movs	r2, #1
 800691e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006922:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006926:	f007 f86b 	bl	800da00 <HAL_GPIO_WritePin>

	for(int i=0;i<150;i++){}
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	e002      	b.n	8006936 <encoder_read_byte_L+0x9a>
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	3301      	adds	r3, #1
 8006934:	617b      	str	r3, [r7, #20]
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	2b95      	cmp	r3, #149	; 0x95
 800693a:	ddf9      	ble.n	8006930 <encoder_read_byte_L+0x94>

	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 800693c:	2200      	movs	r2, #0
 800693e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006942:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006946:	f007 f85b 	bl	800da00 <HAL_GPIO_WritePin>

//	data=0x0000;
	dataBuffer[0]=data>>8;
 800694a:	88bb      	ldrh	r3, [r7, #4]
 800694c:	0a1b      	lsrs	r3, r3, #8
 800694e:	b29b      	uxth	r3, r3
 8006950:	b2db      	uxtb	r3, r3
 8006952:	733b      	strb	r3, [r7, #12]
	dataBuffer[1]=data & 0x00FF;
 8006954:	88bb      	ldrh	r3, [r7, #4]
 8006956:	b2db      	uxtb	r3, r3
 8006958:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Receive(&hspi3, (uint8_t*)dataBuffer, 2, 100);
 800695a:	f107 010c 	add.w	r1, r7, #12
 800695e:	2364      	movs	r3, #100	; 0x64
 8006960:	2202      	movs	r2, #2
 8006962:	480b      	ldr	r0, [pc, #44]	; (8006990 <encoder_read_byte_L+0xf4>)
 8006964:	f008 fa9d 	bl	800eea2 <HAL_SPI_Receive>
	data=((uint16_t)(dataBuffer[0]) << 8) | (uint16_t)(dataBuffer[1]);
 8006968:	7b3b      	ldrb	r3, [r7, #12]
 800696a:	021b      	lsls	r3, r3, #8
 800696c:	b21a      	sxth	r2, r3
 800696e:	7b7b      	ldrb	r3, [r7, #13]
 8006970:	b21b      	sxth	r3, r3
 8006972:	4313      	orrs	r3, r2
 8006974:	b21b      	sxth	r3, r3
 8006976:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8006978:	2201      	movs	r2, #1
 800697a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800697e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006982:	f007 f83d 	bl	800da00 <HAL_GPIO_WritePin>

	return data;
 8006986:	88bb      	ldrh	r3, [r7, #4]

}
 8006988:	4618      	mov	r0, r3
 800698a:	3720      	adds	r7, #32
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	2000c3fc 	.word	0x2000c3fc

08006994 <AS5047_DataUpdate>:

}



void AS5047_DataUpdate(void){
 8006994:	b580      	push	{r7, lr}
 8006996:	af00      	add	r7, sp, #0

		//encoder_read_byte_L(0x3FFF,0xC000);
		//HAL_Delay(5);
		encoder_R=(float)(encoder_read_byte_R(0x3FFF,0x0000) & 0x3FFF) * 360 / 16384;
 8006998:	2100      	movs	r1, #0
 800699a:	f643 70ff 	movw	r0, #16383	; 0x3fff
 800699e:	f7ff ff07 	bl	80067b0 <encoder_read_byte_R>
 80069a2:	4603      	mov	r3, r0
 80069a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80069a8:	ee07 3a90 	vmov	s15, r3
 80069ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80069b0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80069f8 <AS5047_DataUpdate+0x64>
 80069b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80069b8:	eddf 6a10 	vldr	s13, [pc, #64]	; 80069fc <AS5047_DataUpdate+0x68>
 80069bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80069c0:	4b0f      	ldr	r3, [pc, #60]	; (8006a00 <AS5047_DataUpdate+0x6c>)
 80069c2:	edc3 7a00 	vstr	s15, [r3]
		//HAL_Delay(500);

		//encoder_read_byte_R(0x3FFF,0xC000);
		//HAL_Delay(5);
		encoder_L=(float)(encoder_read_byte_L(0x3FFF,0x0000) & 0x3FFF) * 360 / 16384;
 80069c6:	2100      	movs	r1, #0
 80069c8:	f643 70ff 	movw	r0, #16383	; 0x3fff
 80069cc:	f7ff ff66 	bl	800689c <encoder_read_byte_L>
 80069d0:	4603      	mov	r3, r0
 80069d2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80069d6:	ee07 3a90 	vmov	s15, r3
 80069da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80069de:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80069f8 <AS5047_DataUpdate+0x64>
 80069e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80069e6:	eddf 6a05 	vldr	s13, [pc, #20]	; 80069fc <AS5047_DataUpdate+0x68>
 80069ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80069ee:	4b05      	ldr	r3, [pc, #20]	; (8006a04 <AS5047_DataUpdate+0x70>)
 80069f0:	edc3 7a00 	vstr	s15, [r3]
		//HAL_Delay(5);

}
 80069f4:	bf00      	nop
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	43b40000 	.word	0x43b40000
 80069fc:	46800000 	.word	0x46800000
 8006a00:	200006b8 	.word	0x200006b8
 8006a04:	200006bc 	.word	0x200006bc

08006a08 <gyro_read_byte>:

GYRO_DATA gyro;

uint8_t gyro_read_byte(uint8_t reg)

{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	4603      	mov	r3, r0
 8006a10:	71fb      	strb	r3, [r7, #7]

	uint8_t ret, val;

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8006a12:	2200      	movs	r2, #0
 8006a14:	2110      	movs	r1, #16
 8006a16:	4810      	ldr	r0, [pc, #64]	; (8006a58 <gyro_read_byte+0x50>)
 8006a18:	f006 fff2 	bl	800da00 <HAL_GPIO_WritePin>

	ret = reg | 0x80;//bit1
 8006a1c:	79fb      	ldrb	r3, [r7, #7]
 8006a1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	73fb      	strb	r3, [r7, #15]

	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 8006a26:	f107 010f 	add.w	r1, r7, #15
 8006a2a:	2364      	movs	r3, #100	; 0x64
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	480b      	ldr	r0, [pc, #44]	; (8006a5c <gyro_read_byte+0x54>)
 8006a30:	f008 f8c9 	bl	800ebc6 <HAL_SPI_Transmit>

	HAL_SPI_Receive(&hspi1, &val, 1, 100);
 8006a34:	f107 010e 	add.w	r1, r7, #14
 8006a38:	2364      	movs	r3, #100	; 0x64
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4807      	ldr	r0, [pc, #28]	; (8006a5c <gyro_read_byte+0x54>)
 8006a3e:	f008 fa30 	bl	800eea2 <HAL_SPI_Receive>

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8006a42:	2201      	movs	r2, #1
 8006a44:	2110      	movs	r1, #16
 8006a46:	4804      	ldr	r0, [pc, #16]	; (8006a58 <gyro_read_byte+0x50>)
 8006a48:	f006 ffda 	bl	800da00 <HAL_GPIO_WritePin>

	return val;
 8006a4c:	7bbb      	ldrb	r3, [r7, #14]

}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	48000800 	.word	0x48000800
 8006a5c:	2000c398 	.word	0x2000c398

08006a60 <gyro_write_byte>:

void gyro_write_byte(uint8_t reg, uint8_t val)

{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	4603      	mov	r3, r0
 8006a68:	460a      	mov	r2, r1
 8006a6a:	71fb      	strb	r3, [r7, #7]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	71bb      	strb	r3, [r7, #6]

	uint8_t ret;

	ret = reg & 0x7F;//bit0
 8006a70:	79fb      	ldrb	r3, [r7, #7]
 8006a72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	2110      	movs	r1, #16
 8006a7e:	480c      	ldr	r0, [pc, #48]	; (8006ab0 <gyro_write_byte+0x50>)
 8006a80:	f006 ffbe 	bl	800da00 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 8006a84:	f107 010f 	add.w	r1, r7, #15
 8006a88:	2364      	movs	r3, #100	; 0x64
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	4809      	ldr	r0, [pc, #36]	; (8006ab4 <gyro_write_byte+0x54>)
 8006a8e:	f008 f89a 	bl	800ebc6 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(&hspi1, &val, 1, 100);
 8006a92:	1db9      	adds	r1, r7, #6
 8006a94:	2364      	movs	r3, #100	; 0x64
 8006a96:	2201      	movs	r2, #1
 8006a98:	4806      	ldr	r0, [pc, #24]	; (8006ab4 <gyro_write_byte+0x54>)
 8006a9a:	f008 f894 	bl	800ebc6 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	2110      	movs	r1, #16
 8006aa2:	4803      	ldr	r0, [pc, #12]	; (8006ab0 <gyro_write_byte+0x50>)
 8006aa4:	f006 ffac 	bl	800da00 <HAL_GPIO_WritePin>

}
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	48000800 	.word	0x48000800
 8006ab4:	2000c398 	.word	0x2000c398

08006ab8 <pl_gyro_init>:

void pl_gyro_init(void)

{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	71fb      	strb	r3, [r7, #7]

// check WHO_AM_I (0x75)

	who_am_i = gyro_read_byte(0x75);
 8006ac2:	2075      	movs	r0, #117	; 0x75
 8006ac4:	f7ff ffa0 	bl	8006a08 <gyro_read_byte>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	71fb      	strb	r3, [r7, #7]

// who am i = 0x12

	printf("\r\nwho_am_i = 0x%x\r\n", who_am_i);
 8006acc:	79fb      	ldrb	r3, [r7, #7]
 8006ace:	4619      	mov	r1, r3
 8006ad0:	481b      	ldr	r0, [pc, #108]	; (8006b40 <pl_gyro_init+0x88>)
 8006ad2:	f00b fd2b 	bl	801252c <iprintf>

// recheck

	if (who_am_i != 0x98) {
 8006ad6:	79fb      	ldrb	r3, [r7, #7]
 8006ad8:	2b98      	cmp	r3, #152	; 0x98
 8006ada:	d00e      	beq.n	8006afa <pl_gyro_init+0x42>

		HAL_Delay(100);
 8006adc:	2064      	movs	r0, #100	; 0x64
 8006ade:	f004 f83b 	bl	800ab58 <HAL_Delay>

		who_am_i = gyro_read_byte(0x75);
 8006ae2:	2075      	movs	r0, #117	; 0x75
 8006ae4:	f7ff ff90 	bl	8006a08 <gyro_read_byte>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	71fb      	strb	r3, [r7, #7]

		if (who_am_i != 0x98) {
 8006aec:	79fb      	ldrb	r3, [r7, #7]
 8006aee:	2b98      	cmp	r3, #152	; 0x98
 8006af0:	d003      	beq.n	8006afa <pl_gyro_init+0x42>

			while (1) {

				printf("gyro_error\r");
 8006af2:	4814      	ldr	r0, [pc, #80]	; (8006b44 <pl_gyro_init+0x8c>)
 8006af4:	f00b fd1a 	bl	801252c <iprintf>
 8006af8:	e7fb      	b.n	8006af2 <pl_gyro_init+0x3a>

// set pwr might

// PWR_MIGHT_1 0x6B

	gyro_write_byte(0x6B, 0x00);
 8006afa:	2100      	movs	r1, #0
 8006afc:	206b      	movs	r0, #107	; 0x6b
 8006afe:	f7ff ffaf 	bl	8006a60 <gyro_write_byte>

	HAL_Delay(50);
 8006b02:	2032      	movs	r0, #50	; 0x32
 8006b04:	f004 f828 	bl	800ab58 <HAL_Delay>

// PWR_MIGHT_2 0x6C

	gyro_write_byte(0x6C, 0x00);
 8006b08:	2100      	movs	r1, #0
 8006b0a:	206c      	movs	r0, #108	; 0x6c
 8006b0c:	f7ff ffa8 	bl	8006a60 <gyro_write_byte>

	HAL_Delay(50);
 8006b10:	2032      	movs	r0, #50	; 0x32
 8006b12:	f004 f821 	bl	800ab58 <HAL_Delay>

// set gyro config

// GYRO_CONFIG 0x1B

	gyro_write_byte(0x1B, 0x18); // use 2000 dps
 8006b16:	2118      	movs	r1, #24
 8006b18:	201b      	movs	r0, #27
 8006b1a:	f7ff ffa1 	bl	8006a60 <gyro_write_byte>

	HAL_Delay(50);
 8006b1e:	2032      	movs	r0, #50	; 0x32
 8006b20:	f004 f81a 	bl	800ab58 <HAL_Delay>

// ACCEL_CONFIG 0x1C

	gyro_write_byte(0x1C, 0x18); // use pm 16g
 8006b24:	2118      	movs	r1, #24
 8006b26:	201c      	movs	r0, #28
 8006b28:	f7ff ff9a 	bl	8006a60 <gyro_write_byte>

	HAL_Delay(50);
 8006b2c:	2032      	movs	r0, #50	; 0x32
 8006b2e:	f004 f813 	bl	800ab58 <HAL_Delay>

	set_flag = 1;
 8006b32:	4b05      	ldr	r3, [pc, #20]	; (8006b48 <pl_gyro_init+0x90>)
 8006b34:	2201      	movs	r2, #1
 8006b36:	701a      	strb	r2, [r3, #0]

}
 8006b38:	bf00      	nop
 8006b3a:	3708      	adds	r7, #8
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	08014bd8 	.word	0x08014bd8
 8006b44:	08014bec 	.word	0x08014bec
 8006b48:	200006c0 	.word	0x200006c0

08006b4c <ICM20602_GYRO_READ>:

float ICM20602_GYRO_READ(uint8_t H_reg)

{
 8006b4c:	b590      	push	{r4, r7, lr}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	4603      	mov	r3, r0
 8006b54:	71fb      	strb	r3, [r7, #7]

	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8006b56:	79fb      	ldrb	r3, [r7, #7]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff ff55 	bl	8006a08 <gyro_read_byte>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	021b      	lsls	r3, r3, #8
 8006b62:	b21c      	sxth	r4, r3
			| (uint8_t) gyro_read_byte(H_reg + 1));
 8006b64:	79fb      	ldrb	r3, [r7, #7]
 8006b66:	3301      	adds	r3, #1
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7ff ff4c 	bl	8006a08 <gyro_read_byte>
 8006b70:	4603      	mov	r3, r0
 8006b72:	b21b      	sxth	r3, r3
	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8006b74:	4323      	orrs	r3, r4
 8006b76:	81fb      	strh	r3, [r7, #14]

	float omega = (float) (data / 16.4f);
 8006b78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b7c:	ee07 3a90 	vmov	s15, r3
 8006b80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b84:	eddf 6a06 	vldr	s13, [pc, #24]	; 8006ba0 <ICM20602_GYRO_READ+0x54>
 8006b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b8c:	edc7 7a02 	vstr	s15, [r7, #8]

	return omega;
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	ee07 3a90 	vmov	s15, r3

}
 8006b96:	eeb0 0a67 	vmov.f32	s0, s15
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd90      	pop	{r4, r7, pc}
 8006ba0:	41833333 	.word	0x41833333

08006ba4 <ICM20602_ACCEL_READ>:

float ICM20602_ACCEL_READ(uint8_t H_reg)

{
 8006ba4:	b590      	push	{r4, r7, lr}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	4603      	mov	r3, r0
 8006bac:	71fb      	strb	r3, [r7, #7]

	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8006bae:	79fb      	ldrb	r3, [r7, #7]
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7ff ff29 	bl	8006a08 <gyro_read_byte>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	b21c      	sxth	r4, r3
			| (uint8_t) gyro_read_byte(H_reg + 1));
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7ff ff20 	bl	8006a08 <gyro_read_byte>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	b21b      	sxth	r3, r3
	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8006bcc:	4323      	orrs	r3, r4
 8006bce:	81fb      	strh	r3, [r7, #14]

	float accel = (float) (data / 2048.0f);
 8006bd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bd4:	ee07 3a90 	vmov	s15, r3
 8006bd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006bdc:	eddf 6a06 	vldr	s13, [pc, #24]	; 8006bf8 <ICM20602_ACCEL_READ+0x54>
 8006be0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006be4:	edc7 7a02 	vstr	s15, [r7, #8]

	return accel;
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	ee07 3a90 	vmov	s15, r3

}
 8006bee:	eeb0 0a67 	vmov.f32	s0, s15
 8006bf2:	3714      	adds	r7, #20
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd90      	pop	{r4, r7, pc}
 8006bf8:	45000000 	.word	0x45000000

08006bfc <ICM20602_DataUpdate>:

void ICM20602_DataUpdate(void)

{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	af00      	add	r7, sp, #0

	if (set_flag == 1) {
 8006c00:	4b1a      	ldr	r3, [pc, #104]	; (8006c6c <ICM20602_DataUpdate+0x70>)
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d12f      	bne.n	8006c68 <ICM20602_DataUpdate+0x6c>

// get yawrate

		gyro.omega_y = ICM20602_GYRO_READ(0x43);
 8006c08:	2043      	movs	r0, #67	; 0x43
 8006c0a:	f7ff ff9f 	bl	8006b4c <ICM20602_GYRO_READ>
 8006c0e:	eef0 7a40 	vmov.f32	s15, s0
 8006c12:	4b17      	ldr	r3, [pc, #92]	; (8006c70 <ICM20602_DataUpdate+0x74>)
 8006c14:	edc3 7a01 	vstr	s15, [r3, #4]

		gyro.omega_x = ICM20602_GYRO_READ(0x45);
 8006c18:	2045      	movs	r0, #69	; 0x45
 8006c1a:	f7ff ff97 	bl	8006b4c <ICM20602_GYRO_READ>
 8006c1e:	eef0 7a40 	vmov.f32	s15, s0
 8006c22:	4b13      	ldr	r3, [pc, #76]	; (8006c70 <ICM20602_DataUpdate+0x74>)
 8006c24:	edc3 7a00 	vstr	s15, [r3]

		gyro.omega_z = ICM20602_GYRO_READ(0x47);
 8006c28:	2047      	movs	r0, #71	; 0x47
 8006c2a:	f7ff ff8f 	bl	8006b4c <ICM20602_GYRO_READ>
 8006c2e:	eef0 7a40 	vmov.f32	s15, s0
 8006c32:	4b0f      	ldr	r3, [pc, #60]	; (8006c70 <ICM20602_DataUpdate+0x74>)
 8006c34:	edc3 7a02 	vstr	s15, [r3, #8]

// get accel

		gyro.accel_y = ICM20602_ACCEL_READ(0x3B);
 8006c38:	203b      	movs	r0, #59	; 0x3b
 8006c3a:	f7ff ffb3 	bl	8006ba4 <ICM20602_ACCEL_READ>
 8006c3e:	eef0 7a40 	vmov.f32	s15, s0
 8006c42:	4b0b      	ldr	r3, [pc, #44]	; (8006c70 <ICM20602_DataUpdate+0x74>)
 8006c44:	edc3 7a04 	vstr	s15, [r3, #16]

		gyro.accel_x = ICM20602_ACCEL_READ(0x3D);
 8006c48:	203d      	movs	r0, #61	; 0x3d
 8006c4a:	f7ff ffab 	bl	8006ba4 <ICM20602_ACCEL_READ>
 8006c4e:	eef0 7a40 	vmov.f32	s15, s0
 8006c52:	4b07      	ldr	r3, [pc, #28]	; (8006c70 <ICM20602_DataUpdate+0x74>)
 8006c54:	edc3 7a03 	vstr	s15, [r3, #12]

		gyro.accel_z = ICM20602_ACCEL_READ(0x3F);
 8006c58:	203f      	movs	r0, #63	; 0x3f
 8006c5a:	f7ff ffa3 	bl	8006ba4 <ICM20602_ACCEL_READ>
 8006c5e:	eef0 7a40 	vmov.f32	s15, s0
 8006c62:	4b03      	ldr	r3, [pc, #12]	; (8006c70 <ICM20602_DataUpdate+0x74>)
 8006c64:	edc3 7a05 	vstr	s15, [r3, #20]

	}

}
 8006c68:	bf00      	nop
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	200006c0 	.word	0x200006c0
 8006c70:	200006c4 	.word	0x200006c4

08006c74 <pl_motor_init>:
#include "PL_motor.h"
#include "tim.h"
#include "gpio.h"
#include "define.h"

void pl_motor_init(void){
 8006c74:	b580      	push	{r7, lr}
 8006c76:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start_IT(&htim8);//
 8006c78:	480f      	ldr	r0, [pc, #60]	; (8006cb8 <pl_motor_init+0x44>)
 8006c7a:	f008 fe69 	bl	800f950 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim8);//
 8006c7e:	480e      	ldr	r0, [pc, #56]	; (8006cb8 <pl_motor_init+0x44>)
 8006c80:	f003 fd9e 	bl	800a7c0 <HAL_TIM_PWM_MspInit>
	  HAL_TIM_Base_Start_IT(&htim16);//
 8006c84:	480d      	ldr	r0, [pc, #52]	; (8006cbc <pl_motor_init+0x48>)
 8006c86:	f008 fe63 	bl	800f950 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim16);//
 8006c8a:	480c      	ldr	r0, [pc, #48]	; (8006cbc <pl_motor_init+0x48>)
 8006c8c:	f003 fd98 	bl	800a7c0 <HAL_TIM_PWM_MspInit>

	pl_L_DriveMotor_mode(MOTOR_FRONT);
 8006c90:	2001      	movs	r0, #1
 8006c92:	f000 f81f 	bl	8006cd4 <pl_L_DriveMotor_mode>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,90);
 8006c96:	4b08      	ldr	r3, [pc, #32]	; (8006cb8 <pl_motor_init+0x44>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	225a      	movs	r2, #90	; 0x5a
 8006c9c:	63da      	str	r2, [r3, #60]	; 0x3c
	pl_R_DriveMotor_mode(MOTOR_FRONT);
 8006c9e:	2001      	movs	r0, #1
 8006ca0:	f000 f840 	bl	8006d24 <pl_R_DriveMotor_mode>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,90);
 8006ca4:	4b04      	ldr	r3, [pc, #16]	; (8006cb8 <pl_motor_init+0x44>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	225a      	movs	r2, #90	; 0x5a
 8006caa:	635a      	str	r2, [r3, #52]	; 0x34

	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1,30);
 8006cac:	4b03      	ldr	r3, [pc, #12]	; (8006cbc <pl_motor_init+0x48>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	221e      	movs	r2, #30
 8006cb2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006cb4:	bf00      	nop
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	2000c4b0 	.word	0x2000c4b0
 8006cbc:	2000c4fc 	.word	0x2000c4fc

08006cc0 <pl_DriveMotor_standby>:

void pl_DriveMotor_standby(int pin){
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, pin);
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <pl_L_DriveMotor_mode>:

void pl_L_DriveMotor_mode(int l_motor_mode){
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b082      	sub	sp, #8
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]

switch (l_motor_mode){
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b03      	cmp	r3, #3
 8006ce0:	d819      	bhi.n	8006d16 <pl_L_DriveMotor_mode+0x42>
 8006ce2:	a201      	add	r2, pc, #4	; (adr r2, 8006ce8 <pl_L_DriveMotor_mode+0x14>)
 8006ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce8:	08006d15 	.word	0x08006d15
 8006cec:	08006cf9 	.word	0x08006cf9
 8006cf0:	08006d07 	.word	0x08006d07
 8006cf4:	08006d15 	.word	0x08006d15
case MOTOR_STOP:
	//pin_mode
break;
case MOTOR_FRONT:
	HAL_GPIO_WritePin(MOTOR_L_CWCCW_GPIO_Port,MOTOR_L_CWCCW_Pin,GPIO_PIN_RESET);
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006cfe:	4808      	ldr	r0, [pc, #32]	; (8006d20 <pl_L_DriveMotor_mode+0x4c>)
 8006d00:	f006 fe7e 	bl	800da00 <HAL_GPIO_WritePin>
break;
 8006d04:	e007      	b.n	8006d16 <pl_L_DriveMotor_mode+0x42>
case MOTOR_BACK:
	HAL_GPIO_WritePin(MOTOR_L_CWCCW_GPIO_Port,MOTOR_L_CWCCW_Pin,GPIO_PIN_SET);
 8006d06:	2201      	movs	r2, #1
 8006d08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006d0c:	4804      	ldr	r0, [pc, #16]	; (8006d20 <pl_L_DriveMotor_mode+0x4c>)
 8006d0e:	f006 fe77 	bl	800da00 <HAL_GPIO_WritePin>
break;
 8006d12:	e000      	b.n	8006d16 <pl_L_DriveMotor_mode+0x42>
break;
 8006d14:	bf00      	nop
case MOTOR_BREAK:
	//pin_mode
break;
}

}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	48000800 	.word	0x48000800

08006d24 <pl_R_DriveMotor_mode>:

void pl_R_DriveMotor_mode(int r_motor_mode){
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]

switch (r_motor_mode){
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b03      	cmp	r3, #3
 8006d30:	d817      	bhi.n	8006d62 <pl_R_DriveMotor_mode+0x3e>
 8006d32:	a201      	add	r2, pc, #4	; (adr r2, 8006d38 <pl_R_DriveMotor_mode+0x14>)
 8006d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d38:	08006d61 	.word	0x08006d61
 8006d3c:	08006d49 	.word	0x08006d49
 8006d40:	08006d55 	.word	0x08006d55
 8006d44:	08006d61 	.word	0x08006d61
case MOTOR_STOP:
	//pin_mode
break;
case MOTOR_FRONT:
	HAL_GPIO_WritePin(MOTOR_R_CWCCW_GPIO_Port,MOTOR_R_CWCCW_Pin,GPIO_PIN_SET);
 8006d48:	2201      	movs	r2, #1
 8006d4a:	2180      	movs	r1, #128	; 0x80
 8006d4c:	4807      	ldr	r0, [pc, #28]	; (8006d6c <pl_R_DriveMotor_mode+0x48>)
 8006d4e:	f006 fe57 	bl	800da00 <HAL_GPIO_WritePin>
break;
 8006d52:	e006      	b.n	8006d62 <pl_R_DriveMotor_mode+0x3e>
case MOTOR_BACK:
	HAL_GPIO_WritePin(MOTOR_R_CWCCW_GPIO_Port,MOTOR_R_CWCCW_Pin,GPIO_PIN_RESET);
 8006d54:	2200      	movs	r2, #0
 8006d56:	2180      	movs	r1, #128	; 0x80
 8006d58:	4804      	ldr	r0, [pc, #16]	; (8006d6c <pl_R_DriveMotor_mode+0x48>)
 8006d5a:	f006 fe51 	bl	800da00 <HAL_GPIO_WritePin>
break;
 8006d5e:	e000      	b.n	8006d62 <pl_R_DriveMotor_mode+0x3e>
break;
 8006d60:	bf00      	nop
case MOTOR_BREAK:
	//pin_mode
break;
}

}
 8006d62:	bf00      	nop
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	bf00      	nop
 8006d6c:	48000400 	.word	0x48000400

08006d70 <pl_DriveMotor_start>:



void pl_DriveMotor_start(void){
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8006d74:	2108      	movs	r1, #8
 8006d76:	4804      	ldr	r0, [pc, #16]	; (8006d88 <pl_DriveMotor_start+0x18>)
 8006d78:	f008 feb2 	bl	800fae0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	4802      	ldr	r0, [pc, #8]	; (8006d88 <pl_DriveMotor_start+0x18>)
 8006d80:	f008 feae 	bl	800fae0 <HAL_TIM_PWM_Start>
}
 8006d84:	bf00      	nop
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	2000c4b0 	.word	0x2000c4b0

08006d8c <pl_DriveMotor_stop>:

void pl_DriveMotor_stop(void){
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8006d90:	2108      	movs	r1, #8
 8006d92:	4804      	ldr	r0, [pc, #16]	; (8006da4 <pl_DriveMotor_stop+0x18>)
 8006d94:	f008 ffb0 	bl	800fcf8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8006d98:	2100      	movs	r1, #0
 8006d9a:	4802      	ldr	r0, [pc, #8]	; (8006da4 <pl_DriveMotor_stop+0x18>)
 8006d9c:	f008 ffac 	bl	800fcf8 <HAL_TIM_PWM_Stop>
}
 8006da0:	bf00      	nop
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	2000c4b0 	.word	0x2000c4b0

08006da8 <pl_DriveMotor_duty>:

void pl_DriveMotor_duty(int duty_l,int duty_r){
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_l);
 8006db2:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <pl_DriveMotor_duty+0x28>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,duty_r);
 8006dba:	4b05      	ldr	r3, [pc, #20]	; (8006dd0 <pl_DriveMotor_duty+0x28>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006dc2:	bf00      	nop
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	2000c4b0 	.word	0x2000c4b0

08006dd4 <pl_FunMotor_start>:



void pl_FunMotor_start(void){
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8006dd8:	2100      	movs	r1, #0
 8006dda:	4802      	ldr	r0, [pc, #8]	; (8006de4 <pl_FunMotor_start+0x10>)
 8006ddc:	f008 fe80 	bl	800fae0 <HAL_TIM_PWM_Start>
}
 8006de0:	bf00      	nop
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	2000c4fc 	.word	0x2000c4fc

08006de8 <pl_FunMotor_stop>:

void pl_FunMotor_stop(void){
 8006de8:	b580      	push	{r7, lr}
 8006dea:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 8006dec:	2100      	movs	r1, #0
 8006dee:	4802      	ldr	r0, [pc, #8]	; (8006df8 <pl_FunMotor_stop+0x10>)
 8006df0:	f008 ff82 	bl	800fcf8 <HAL_TIM_PWM_Stop>
}
 8006df4:	bf00      	nop
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	2000c4fc 	.word	0x2000c4fc

08006dfc <pl_FunMotor_duty>:

void pl_FunMotor_duty(float fun_ratio){
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	ed87 0a01 	vstr	s0, [r7, #4]
	int duty_fun=(int)(FUN_MAX_DUTY*fun_ratio);
 8006e06:	edd7 7a01 	vldr	s15, [r7, #4]
 8006e0a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8006e40 <pl_FunMotor_duty+0x44>
 8006e0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e16:	ee17 3a90 	vmov	r3, s15
 8006e1a:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim16, FUN_MAX_DUTY);
 8006e1c:	4b09      	ldr	r3, [pc, #36]	; (8006e44 <pl_FunMotor_duty+0x48>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2264      	movs	r2, #100	; 0x64
 8006e22:	62da      	str	r2, [r3, #44]	; 0x2c
 8006e24:	4b07      	ldr	r3, [pc, #28]	; (8006e44 <pl_FunMotor_duty+0x48>)
 8006e26:	2264      	movs	r2, #100	; 0x64
 8006e28:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1,duty_fun);
 8006e2a:	4b06      	ldr	r3, [pc, #24]	; (8006e44 <pl_FunMotor_duty+0x48>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	635a      	str	r2, [r3, #52]	; 0x34

}
 8006e32:	bf00      	nop
 8006e34:	3714      	adds	r7, #20
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	42c80000 	.word	0x42c80000
 8006e44:	2000c4fc 	.word	0x2000c4fc

08006e48 <pl_sensor_init>:
/*******************************************************************/
/*	sensorinit					(pl_sensor_init)	*/
/*******************************************************************/
/*	sensor						*/
/*******************************************************************/
void pl_sensor_init(void){
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	af00      	add	r7, sp, #0
	AD_step=0;
 8006e4c:	4b04      	ldr	r3, [pc, #16]	; (8006e60 <pl_sensor_init+0x18>)
 8006e4e:	2200      	movs	r2, #0
 8006e50:	701a      	strb	r2, [r3, #0]
	//HAL_ADC_Init(&hadc1);
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8006e52:	217f      	movs	r1, #127	; 0x7f
 8006e54:	4803      	ldr	r0, [pc, #12]	; (8006e64 <pl_sensor_init+0x1c>)
 8006e56:	f005 fef9 	bl	800cc4c <HAL_ADCEx_Calibration_Start>
	//HAL_ADC_ConfigChannel(&hadc1,&sConfig);
}
 8006e5a:	bf00      	nop
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	200006e8 	.word	0x200006e8
 8006e64:	20000714 	.word	0x20000714

08006e68 <pl_getbatt>:
/*******************************************************************/
/*				(pl_getbatt)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
float pl_getbatt(void){
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
	 float batt;
	 uint16_t battAD;


	HAL_ADC_Start(&hadc1);
 8006e6e:	483c      	ldr	r0, [pc, #240]	; (8006f60 <pl_getbatt+0xf8>)
 8006e70:	f004 fada 	bl	800b428 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 50);
 8006e74:	2132      	movs	r1, #50	; 0x32
 8006e76:	483a      	ldr	r0, [pc, #232]	; (8006f60 <pl_getbatt+0xf8>)
 8006e78:	f004 fbd4 	bl	800b624 <HAL_ADC_PollForConversion>
	battAD = HAL_ADC_GetValue(&hadc1);
 8006e7c:	4838      	ldr	r0, [pc, #224]	; (8006f60 <pl_getbatt+0xf8>)
 8006e7e:	f004 fdf0 	bl	800ba62 <HAL_ADC_GetValue>
 8006e82:	4603      	mov	r3, r0
 8006e84:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 8006e86:	4836      	ldr	r0, [pc, #216]	; (8006f60 <pl_getbatt+0xf8>)
 8006e88:	f004 fb98 	bl	800b5bc <HAL_ADC_Stop>
	batt = 3.3 * (float) battAD / 4095 * (10.0 + 10.0) / 10.0*1.15*3.7/3.86;//* 1.2975
 8006e8c:	88fb      	ldrh	r3, [r7, #6]
 8006e8e:	ee07 3a90 	vmov	s15, r3
 8006e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e96:	ee17 0a90 	vmov	r0, s15
 8006e9a:	f7f9 fb7d 	bl	8000598 <__aeabi_f2d>
 8006e9e:	a326      	add	r3, pc, #152	; (adr r3, 8006f38 <pl_getbatt+0xd0>)
 8006ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea4:	f7f9 fbd0 	bl	8000648 <__aeabi_dmul>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	460b      	mov	r3, r1
 8006eac:	4610      	mov	r0, r2
 8006eae:	4619      	mov	r1, r3
 8006eb0:	a323      	add	r3, pc, #140	; (adr r3, 8006f40 <pl_getbatt+0xd8>)
 8006eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb6:	f7f9 fcf1 	bl	800089c <__aeabi_ddiv>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	f04f 0200 	mov.w	r2, #0
 8006ec6:	4b27      	ldr	r3, [pc, #156]	; (8006f64 <pl_getbatt+0xfc>)
 8006ec8:	f7f9 fbbe 	bl	8000648 <__aeabi_dmul>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	f04f 0200 	mov.w	r2, #0
 8006ed8:	4b23      	ldr	r3, [pc, #140]	; (8006f68 <pl_getbatt+0x100>)
 8006eda:	f7f9 fcdf 	bl	800089c <__aeabi_ddiv>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4610      	mov	r0, r2
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	a318      	add	r3, pc, #96	; (adr r3, 8006f48 <pl_getbatt+0xe0>)
 8006ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eec:	f7f9 fbac 	bl	8000648 <__aeabi_dmul>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4610      	mov	r0, r2
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	a315      	add	r3, pc, #84	; (adr r3, 8006f50 <pl_getbatt+0xe8>)
 8006efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efe:	f7f9 fba3 	bl	8000648 <__aeabi_dmul>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	4610      	mov	r0, r2
 8006f08:	4619      	mov	r1, r3
 8006f0a:	a313      	add	r3, pc, #76	; (adr r3, 8006f58 <pl_getbatt+0xf0>)
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f7f9 fcc4 	bl	800089c <__aeabi_ddiv>
 8006f14:	4602      	mov	r2, r0
 8006f16:	460b      	mov	r3, r1
 8006f18:	4610      	mov	r0, r2
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	f7f9 fe6c 	bl	8000bf8 <__aeabi_d2f>
 8006f20:	4603      	mov	r3, r0
 8006f22:	603b      	str	r3, [r7, #0]
return batt;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	ee07 3a90 	vmov	s15, r3
}
 8006f2a:	eeb0 0a67 	vmov.f32	s0, s15
 8006f2e:	3708      	adds	r7, #8
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	f3af 8000 	nop.w
 8006f38:	66666666 	.word	0x66666666
 8006f3c:	400a6666 	.word	0x400a6666
 8006f40:	00000000 	.word	0x00000000
 8006f44:	40affe00 	.word	0x40affe00
 8006f48:	66666666 	.word	0x66666666
 8006f4c:	3ff26666 	.word	0x3ff26666
 8006f50:	9999999a 	.word	0x9999999a
 8006f54:	400d9999 	.word	0x400d9999
 8006f58:	ae147ae1 	.word	0xae147ae1
 8006f5c:	400ee147 	.word	0x400ee147
 8006f60:	20000714 	.word	0x20000714
 8006f64:	40340000 	.word	0x40340000
 8006f68:	40240000 	.word	0x40240000
 8006f6c:	00000000 	.word	0x00000000

08006f70 <pl_callback_getSensor>:
/*******************************************************************/
/*	callback			(pl_callback_getSensor)	*/
/*******************************************************************/
/*	DMA					*/
/*******************************************************************/
void pl_callback_getSensor(void) {
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b082      	sub	sp, #8
 8006f74:	af00      	add	r7, sp, #0
	uint16_t V_battAD;

	int j;
	HAL_ADC_Stop_DMA(&hadc1);
 8006f76:	4882      	ldr	r0, [pc, #520]	; (8007180 <pl_callback_getSensor+0x210>)
 8006f78:	f004 fd12 	bl	800b9a0 <HAL_ADC_Stop_DMA>


	switch (AD_step) {
 8006f7c:	4b81      	ldr	r3, [pc, #516]	; (8007184 <pl_callback_getSensor+0x214>)
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	f200 80d9 	bhi.w	8007138 <pl_callback_getSensor+0x1c8>
 8006f86:	a201      	add	r2, pc, #4	; (adr r2, 8006f8c <pl_callback_getSensor+0x1c>)
 8006f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8c:	08006fa1 	.word	0x08006fa1
 8006f90:	08006fd9 	.word	0x08006fd9
 8006f94:	08007039 	.word	0x08007039
 8006f98:	08007079 	.word	0x08007079
 8006f9c:	08007139 	.word	0x08007139
	case 0:
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin, GPIO_PIN_SET);
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	2102      	movs	r1, #2
 8006fa4:	4878      	ldr	r0, [pc, #480]	; (8007188 <pl_callback_getSensor+0x218>)
 8006fa6:	f006 fd2b 	bl	800da00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 8006faa:	2200      	movs	r2, #0
 8006fac:	2110      	movs	r1, #16
 8006fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006fb2:	f006 fd25 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006fbc:	4873      	ldr	r0, [pc, #460]	; (800718c <pl_callback_getSensor+0x21c>)
 8006fbe:	f006 fd1f 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		j=0;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	607b      	str	r3, [r7, #4]
		while (j <= 1000) {j++;}
 8006fc6:	e002      	b.n	8006fce <pl_callback_getSensor+0x5e>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	607b      	str	r3, [r7, #4]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fd4:	ddf8      	ble.n	8006fc8 <pl_callback_getSensor+0x58>
		break;
 8006fd6:	e0af      	b.n	8007138 <pl_callback_getSensor+0x1c8>
	case 1:
		g_sensor_on[0] = g_ADCBuffer[1];
 8006fd8:	4b6d      	ldr	r3, [pc, #436]	; (8007190 <pl_callback_getSensor+0x220>)
 8006fda:	885a      	ldrh	r2, [r3, #2]
 8006fdc:	4b6d      	ldr	r3, [pc, #436]	; (8007194 <pl_callback_getSensor+0x224>)
 8006fde:	801a      	strh	r2, [r3, #0]
		g_sensor_on[1] = g_ADCBuffer[2];
 8006fe0:	4b6b      	ldr	r3, [pc, #428]	; (8007190 <pl_callback_getSensor+0x220>)
 8006fe2:	889a      	ldrh	r2, [r3, #4]
 8006fe4:	4b6b      	ldr	r3, [pc, #428]	; (8007194 <pl_callback_getSensor+0x224>)
 8006fe6:	805a      	strh	r2, [r3, #2]
		g_sensor_off[2] = g_ADCBuffer[3];
 8006fe8:	4b69      	ldr	r3, [pc, #420]	; (8007190 <pl_callback_getSensor+0x220>)
 8006fea:	88da      	ldrh	r2, [r3, #6]
 8006fec:	4b6a      	ldr	r3, [pc, #424]	; (8007198 <pl_callback_getSensor+0x228>)
 8006fee:	809a      	strh	r2, [r3, #4]
		g_sensor_off[3] = g_ADCBuffer[4];
 8006ff0:	4b67      	ldr	r3, [pc, #412]	; (8007190 <pl_callback_getSensor+0x220>)
 8006ff2:	891a      	ldrh	r2, [r3, #8]
 8006ff4:	4b68      	ldr	r3, [pc, #416]	; (8007198 <pl_callback_getSensor+0x228>)
 8006ff6:	80da      	strh	r2, [r3, #6]
		g_sensor_off[4] = g_ADCBuffer[5];
 8006ff8:	4b65      	ldr	r3, [pc, #404]	; (8007190 <pl_callback_getSensor+0x220>)
 8006ffa:	895a      	ldrh	r2, [r3, #10]
 8006ffc:	4b66      	ldr	r3, [pc, #408]	; (8007198 <pl_callback_getSensor+0x228>)
 8006ffe:	811a      	strh	r2, [r3, #8]

		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 8007000:	2200      	movs	r2, #0
 8007002:	2102      	movs	r1, #2
 8007004:	4860      	ldr	r0, [pc, #384]	; (8007188 <pl_callback_getSensor+0x218>)
 8007006:	f006 fcfb 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin, GPIO_PIN_SET);
 800700a:	2201      	movs	r2, #1
 800700c:	2110      	movs	r1, #16
 800700e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007012:	f006 fcf5 	bl	800da00 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 8007016:	2200      	movs	r2, #0
 8007018:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800701c:	485b      	ldr	r0, [pc, #364]	; (800718c <pl_callback_getSensor+0x21c>)
 800701e:	f006 fcef 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		j=0;
 8007022:	2300      	movs	r3, #0
 8007024:	607b      	str	r3, [r7, #4]
		while (j <= 1000) {j++;}
 8007026:	e002      	b.n	800702e <pl_callback_getSensor+0xbe>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	3301      	adds	r3, #1
 800702c:	607b      	str	r3, [r7, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007034:	ddf8      	ble.n	8007028 <pl_callback_getSensor+0xb8>
		break;
 8007036:	e07f      	b.n	8007138 <pl_callback_getSensor+0x1c8>
	case 2:
		g_sensor_on[2] = g_ADCBuffer[3];
 8007038:	4b55      	ldr	r3, [pc, #340]	; (8007190 <pl_callback_getSensor+0x220>)
 800703a:	88da      	ldrh	r2, [r3, #6]
 800703c:	4b55      	ldr	r3, [pc, #340]	; (8007194 <pl_callback_getSensor+0x224>)
 800703e:	809a      	strh	r2, [r3, #4]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 8007040:	2200      	movs	r2, #0
 8007042:	2102      	movs	r1, #2
 8007044:	4850      	ldr	r0, [pc, #320]	; (8007188 <pl_callback_getSensor+0x218>)
 8007046:	f006 fcdb 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 800704a:	2200      	movs	r2, #0
 800704c:	2110      	movs	r1, #16
 800704e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007052:	f006 fcd5 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin, GPIO_PIN_SET);
 8007056:	2201      	movs	r2, #1
 8007058:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800705c:	484b      	ldr	r0, [pc, #300]	; (800718c <pl_callback_getSensor+0x21c>)
 800705e:	f006 fccf 	bl	800da00 <HAL_GPIO_WritePin>
		j=0;
 8007062:	2300      	movs	r3, #0
 8007064:	607b      	str	r3, [r7, #4]
		while (j <= 1000) {j++;}
 8007066:	e002      	b.n	800706e <pl_callback_getSensor+0xfe>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	3301      	adds	r3, #1
 800706c:	607b      	str	r3, [r7, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007074:	ddf8      	ble.n	8007068 <pl_callback_getSensor+0xf8>
		break;
 8007076:	e05f      	b.n	8007138 <pl_callback_getSensor+0x1c8>
	case 3:
		g_sensor_off[0] = g_ADCBuffer[1];
 8007078:	4b45      	ldr	r3, [pc, #276]	; (8007190 <pl_callback_getSensor+0x220>)
 800707a:	885a      	ldrh	r2, [r3, #2]
 800707c:	4b46      	ldr	r3, [pc, #280]	; (8007198 <pl_callback_getSensor+0x228>)
 800707e:	801a      	strh	r2, [r3, #0]
		g_sensor_off[1] = g_ADCBuffer[2];
 8007080:	4b43      	ldr	r3, [pc, #268]	; (8007190 <pl_callback_getSensor+0x220>)
 8007082:	889a      	ldrh	r2, [r3, #4]
 8007084:	4b44      	ldr	r3, [pc, #272]	; (8007198 <pl_callback_getSensor+0x228>)
 8007086:	805a      	strh	r2, [r3, #2]
		g_sensor_on[3] = g_ADCBuffer[4];
 8007088:	4b41      	ldr	r3, [pc, #260]	; (8007190 <pl_callback_getSensor+0x220>)
 800708a:	891a      	ldrh	r2, [r3, #8]
 800708c:	4b41      	ldr	r3, [pc, #260]	; (8007194 <pl_callback_getSensor+0x224>)
 800708e:	80da      	strh	r2, [r3, #6]
		g_sensor_on[4] = g_ADCBuffer[5];
 8007090:	4b3f      	ldr	r3, [pc, #252]	; (8007190 <pl_callback_getSensor+0x220>)
 8007092:	895a      	ldrh	r2, [r3, #10]
 8007094:	4b3f      	ldr	r3, [pc, #252]	; (8007194 <pl_callback_getSensor+0x224>)
 8007096:	811a      	strh	r2, [r3, #8]


		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 8007098:	2200      	movs	r2, #0
 800709a:	2102      	movs	r1, #2
 800709c:	483a      	ldr	r0, [pc, #232]	; (8007188 <pl_callback_getSensor+0x218>)
 800709e:	f006 fcaf 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 80070a2:	2200      	movs	r2, #0
 80070a4:	2110      	movs	r1, #16
 80070a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80070aa:	f006 fca9 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 80070ae:	2200      	movs	r2, #0
 80070b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80070b4:	4835      	ldr	r0, [pc, #212]	; (800718c <pl_callback_getSensor+0x21c>)
 80070b6:	f006 fca3 	bl	800da00 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		j=0;
 80070ba:	2300      	movs	r3, #0
 80070bc:	607b      	str	r3, [r7, #4]
		while (j <= 50) {j++;}
 80070be:	e002      	b.n	80070c6 <pl_callback_getSensor+0x156>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3301      	adds	r3, #1
 80070c4:	607b      	str	r3, [r7, #4]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2b32      	cmp	r3, #50	; 0x32
 80070ca:	ddf9      	ble.n	80070c0 <pl_callback_getSensor+0x150>
		V_battAD = g_ADCBuffer[0];
 80070cc:	4b30      	ldr	r3, [pc, #192]	; (8007190 <pl_callback_getSensor+0x220>)
 80070ce:	881b      	ldrh	r3, [r3, #0]
 80070d0:	807b      	strh	r3, [r7, #2]
		g_V_batt = 3.3 * (float) V_battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 80070d2:	887b      	ldrh	r3, [r7, #2]
 80070d4:	ee07 3a90 	vmov	s15, r3
 80070d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070dc:	ee17 0a90 	vmov	r0, s15
 80070e0:	f7f9 fa5a 	bl	8000598 <__aeabi_f2d>
 80070e4:	a320      	add	r3, pc, #128	; (adr r3, 8007168 <pl_callback_getSensor+0x1f8>)
 80070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ea:	f7f9 faad 	bl	8000648 <__aeabi_dmul>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4610      	mov	r0, r2
 80070f4:	4619      	mov	r1, r3
 80070f6:	a31e      	add	r3, pc, #120	; (adr r3, 8007170 <pl_callback_getSensor+0x200>)
 80070f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fc:	f7f9 fbce 	bl	800089c <__aeabi_ddiv>
 8007100:	4602      	mov	r2, r0
 8007102:	460b      	mov	r3, r1
 8007104:	4610      	mov	r0, r2
 8007106:	4619      	mov	r1, r3
 8007108:	a31b      	add	r3, pc, #108	; (adr r3, 8007178 <pl_callback_getSensor+0x208>)
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	f7f9 fa9b 	bl	8000648 <__aeabi_dmul>
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	4610      	mov	r0, r2
 8007118:	4619      	mov	r1, r3
 800711a:	f04f 0200 	mov.w	r2, #0
 800711e:	4b1f      	ldr	r3, [pc, #124]	; (800719c <pl_callback_getSensor+0x22c>)
 8007120:	f7f9 fbbc 	bl	800089c <__aeabi_ddiv>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	4610      	mov	r0, r2
 800712a:	4619      	mov	r1, r3
 800712c:	f7f9 fd64 	bl	8000bf8 <__aeabi_d2f>
 8007130:	4603      	mov	r3, r0
 8007132:	4a1b      	ldr	r2, [pc, #108]	; (80071a0 <pl_callback_getSensor+0x230>)
 8007134:	6013      	str	r3, [r2, #0]
		break;
 8007136:	bf00      	nop

		break;
	}


	AD_step++;
 8007138:	4b12      	ldr	r3, [pc, #72]	; (8007184 <pl_callback_getSensor+0x214>)
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	3301      	adds	r3, #1
 800713e:	b2da      	uxtb	r2, r3
 8007140:	4b10      	ldr	r3, [pc, #64]	; (8007184 <pl_callback_getSensor+0x214>)
 8007142:	701a      	strb	r2, [r3, #0]
	//for(j=0;j<=2000;j++){}
	if (AD_step != 4) {
 8007144:	4b0f      	ldr	r3, [pc, #60]	; (8007184 <pl_callback_getSensor+0x214>)
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	2b04      	cmp	r3, #4
 800714a:	d005      	beq.n	8007158 <pl_callback_getSensor+0x1e8>
		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer, sizeof(g_ADCBuffer) / sizeof(uint16_t));
 800714c:	2206      	movs	r2, #6
 800714e:	4910      	ldr	r1, [pc, #64]	; (8007190 <pl_callback_getSensor+0x220>)
 8007150:	480b      	ldr	r0, [pc, #44]	; (8007180 <pl_callback_getSensor+0x210>)
 8007152:	f004 fb5b 	bl	800b80c <HAL_ADC_Start_DMA>
	 the HAL_ADC_ConvCpltCallback could be implemented in the user file
	 */
	//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,sizeof(g_ADCBuffer)/sizeof(uint16_t));
	//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
	//	sizeof(g_ADCBuffer) / sizeof(uint16_t));
}
 8007156:	e002      	b.n	800715e <pl_callback_getSensor+0x1ee>
		AD_step = 0;
 8007158:	4b0a      	ldr	r3, [pc, #40]	; (8007184 <pl_callback_getSensor+0x214>)
 800715a:	2200      	movs	r2, #0
 800715c:	701a      	strb	r2, [r3, #0]
}
 800715e:	bf00      	nop
 8007160:	3708      	adds	r7, #8
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	66666666 	.word	0x66666666
 800716c:	400a6666 	.word	0x400a6666
 8007170:	00000000 	.word	0x00000000
 8007174:	40affe00 	.word	0x40affe00
 8007178:	00000000 	.word	0x00000000
 800717c:	4062c000 	.word	0x4062c000
 8007180:	20000714 	.word	0x20000714
 8007184:	200006e8 	.word	0x200006e8
 8007188:	48000400 	.word	0x48000400
 800718c:	48000800 	.word	0x48000800
 8007190:	200006dc 	.word	0x200006dc
 8007194:	200006ec 	.word	0x200006ec
 8007198:	200006f8 	.word	0x200006f8
 800719c:	40490000 	.word	0x40490000
 80071a0:	20000704 	.word	0x20000704

080071a4 <pl_interupt_getSensor>:
/*******************************************************************/
/*	()			(interupt_calSensor)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void pl_interupt_getSensor(void){
 80071a4:	b580      	push	{r7, lr}
 80071a6:	af00      	add	r7, sp, #0

		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer, sizeof(g_ADCBuffer) / sizeof(uint16_t));
 80071a8:	2206      	movs	r2, #6
 80071aa:	4903      	ldr	r1, [pc, #12]	; (80071b8 <pl_interupt_getSensor+0x14>)
 80071ac:	4803      	ldr	r0, [pc, #12]	; (80071bc <pl_interupt_getSensor+0x18>)
 80071ae:	f004 fb2d 	bl	800b80c <HAL_ADC_Start_DMA>

}
 80071b2:	bf00      	nop
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	200006dc 	.word	0x200006dc
 80071bc:	20000714 	.word	0x20000714

080071c0 <pl_timer_init>:

volatile uint32_t g_timCount;
float g_timCount_sec;
uint8_t count_mode;

void pl_timer_init(void){
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0
	count_mode=0;
 80071c4:	4b05      	ldr	r3, [pc, #20]	; (80071dc <pl_timer_init+0x1c>)
 80071c6:	2200      	movs	r2, #0
 80071c8:	701a      	strb	r2, [r3, #0]
	g_timCount_sec=0;
 80071ca:	4b05      	ldr	r3, [pc, #20]	; (80071e0 <pl_timer_init+0x20>)
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim6);//
 80071d2:	4804      	ldr	r0, [pc, #16]	; (80071e4 <pl_timer_init+0x24>)
 80071d4:	f008 fbbc 	bl	800f950 <HAL_TIM_Base_Start_IT>
}
 80071d8:	bf00      	nop
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	20000710 	.word	0x20000710
 80071e0:	2000070c 	.word	0x2000070c
 80071e4:	2000c464 	.word	0x2000c464

080071e8 <interrupt_timer>:

void interrupt_timer(void){
 80071e8:	b580      	push	{r7, lr}
 80071ea:	af00      	add	r7, sp, #0
	g_timCount++;
 80071ec:	4b10      	ldr	r3, [pc, #64]	; (8007230 <interrupt_timer+0x48>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3301      	adds	r3, #1
 80071f2:	4a0f      	ldr	r2, [pc, #60]	; (8007230 <interrupt_timer+0x48>)
 80071f4:	6013      	str	r3, [r2, #0]
	if(count_mode==1){
 80071f6:	4b0f      	ldr	r3, [pc, #60]	; (8007234 <interrupt_timer+0x4c>)
 80071f8:	781b      	ldrb	r3, [r3, #0]
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d112      	bne.n	8007224 <interrupt_timer+0x3c>
	g_timCount_sec=g_timCount_sec + INTERRUPT_TIME;
 80071fe:	4b0e      	ldr	r3, [pc, #56]	; (8007238 <interrupt_timer+0x50>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4618      	mov	r0, r3
 8007204:	f7f9 f9c8 	bl	8000598 <__aeabi_f2d>
 8007208:	a307      	add	r3, pc, #28	; (adr r3, 8007228 <interrupt_timer+0x40>)
 800720a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720e:	f7f9 f865 	bl	80002dc <__adddf3>
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	4610      	mov	r0, r2
 8007218:	4619      	mov	r1, r3
 800721a:	f7f9 fced 	bl	8000bf8 <__aeabi_d2f>
 800721e:	4603      	mov	r3, r0
 8007220:	4a05      	ldr	r2, [pc, #20]	; (8007238 <interrupt_timer+0x50>)
 8007222:	6013      	str	r3, [r2, #0]
	}

}
 8007224:	bf00      	nop
 8007226:	bd80      	pop	{r7, pc}
 8007228:	d2f1a9fc 	.word	0xd2f1a9fc
 800722c:	3f50624d 	.word	0x3f50624d
 8007230:	20000708 	.word	0x20000708
 8007234:	20000710 	.word	0x20000710
 8007238:	2000070c 	.word	0x2000070c
 800723c:	00000000 	.word	0x00000000

08007240 <wait_ms>:
	count_mode=0;
	g_timCount_sec=0;
	return timer;
}

void wait_ms(uint32_t waitTime) {
 8007240:	b5b0      	push	{r4, r5, r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]

        g_timCount = 0;
 8007248:	4b1d      	ldr	r3, [pc, #116]	; (80072c0 <wait_ms+0x80>)
 800724a:	2200      	movs	r2, #0
 800724c:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim6, 0);
 800724e:	4b1d      	ldr	r3, [pc, #116]	; (80072c4 <wait_ms+0x84>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2200      	movs	r2, #0
 8007254:	625a      	str	r2, [r3, #36]	; 0x24
        while ((float)(g_timCount) * 0.001 / INTERRUPT_TIME < waitTime) {
 8007256:	bf00      	nop
 8007258:	4b19      	ldr	r3, [pc, #100]	; (80072c0 <wait_ms+0x80>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	ee07 3a90 	vmov	s15, r3
 8007260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007264:	ee17 0a90 	vmov	r0, s15
 8007268:	f7f9 f996 	bl	8000598 <__aeabi_f2d>
 800726c:	a312      	add	r3, pc, #72	; (adr r3, 80072b8 <wait_ms+0x78>)
 800726e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007272:	f7f9 f9e9 	bl	8000648 <__aeabi_dmul>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	4610      	mov	r0, r2
 800727c:	4619      	mov	r1, r3
 800727e:	a30e      	add	r3, pc, #56	; (adr r3, 80072b8 <wait_ms+0x78>)
 8007280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007284:	f7f9 fb0a 	bl	800089c <__aeabi_ddiv>
 8007288:	4602      	mov	r2, r0
 800728a:	460b      	mov	r3, r1
 800728c:	4614      	mov	r4, r2
 800728e:	461d      	mov	r5, r3
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f7f9 f95f 	bl	8000554 <__aeabi_ui2d>
 8007296:	4602      	mov	r2, r0
 8007298:	460b      	mov	r3, r1
 800729a:	4620      	mov	r0, r4
 800729c:	4629      	mov	r1, r5
 800729e:	f7f9 fc45 	bl	8000b2c <__aeabi_dcmplt>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1d7      	bne.n	8007258 <wait_ms+0x18>
        }

}
 80072a8:	bf00      	nop
 80072aa:	bf00      	nop
 80072ac:	3708      	adds	r7, #8
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bdb0      	pop	{r4, r5, r7, pc}
 80072b2:	bf00      	nop
 80072b4:	f3af 8000 	nop.w
 80072b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80072bc:	3f50624d 	.word	0x3f50624d
 80072c0:	20000708 	.word	0x20000708
 80072c4:	2000c464 	.word	0x2000c464

080072c8 <wait_ms_NoReset>:

void wait_ms_NoReset(uint32_t waitTime) {
 80072c8:	b5b0      	push	{r4, r5, r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]

        g_timCount = 0;
 80072d0:	4b1b      	ldr	r3, [pc, #108]	; (8007340 <wait_ms_NoReset+0x78>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	601a      	str	r2, [r3, #0]
        while ((float)(g_timCount) * 0.001 / INTERRUPT_TIME < waitTime) {
 80072d6:	bf00      	nop
 80072d8:	4b19      	ldr	r3, [pc, #100]	; (8007340 <wait_ms_NoReset+0x78>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	ee07 3a90 	vmov	s15, r3
 80072e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072e4:	ee17 0a90 	vmov	r0, s15
 80072e8:	f7f9 f956 	bl	8000598 <__aeabi_f2d>
 80072ec:	a312      	add	r3, pc, #72	; (adr r3, 8007338 <wait_ms_NoReset+0x70>)
 80072ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f2:	f7f9 f9a9 	bl	8000648 <__aeabi_dmul>
 80072f6:	4602      	mov	r2, r0
 80072f8:	460b      	mov	r3, r1
 80072fa:	4610      	mov	r0, r2
 80072fc:	4619      	mov	r1, r3
 80072fe:	a30e      	add	r3, pc, #56	; (adr r3, 8007338 <wait_ms_NoReset+0x70>)
 8007300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007304:	f7f9 faca 	bl	800089c <__aeabi_ddiv>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4614      	mov	r4, r2
 800730e:	461d      	mov	r5, r3
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f7f9 f91f 	bl	8000554 <__aeabi_ui2d>
 8007316:	4602      	mov	r2, r0
 8007318:	460b      	mov	r3, r1
 800731a:	4620      	mov	r0, r4
 800731c:	4629      	mov	r1, r5
 800731e:	f7f9 fc05 	bl	8000b2c <__aeabi_dcmplt>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1d7      	bne.n	80072d8 <wait_ms_NoReset+0x10>
        }

}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	3708      	adds	r7, #8
 800732e:	46bd      	mov	sp, r7
 8007330:	bdb0      	pop	{r4, r5, r7, pc}
 8007332:	bf00      	nop
 8007334:	f3af 8000 	nop.w
 8007338:	d2f1a9fc 	.word	0xd2f1a9fc
 800733c:	3f50624d 	.word	0x3f50624d
 8007340:	20000708 	.word	0x20000708

08007344 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08c      	sub	sp, #48	; 0x30
 8007348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800734a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]
 8007352:	605a      	str	r2, [r3, #4]
 8007354:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007356:	1d3b      	adds	r3, r7, #4
 8007358:	2220      	movs	r2, #32
 800735a:	2100      	movs	r1, #0
 800735c:	4618      	mov	r0, r3
 800735e:	f00a fc73 	bl	8011c48 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8007362:	4b56      	ldr	r3, [pc, #344]	; (80074bc <MX_ADC1_Init+0x178>)
 8007364:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007368:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800736a:	4b54      	ldr	r3, [pc, #336]	; (80074bc <MX_ADC1_Init+0x178>)
 800736c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007370:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007372:	4b52      	ldr	r3, [pc, #328]	; (80074bc <MX_ADC1_Init+0x178>)
 8007374:	2200      	movs	r2, #0
 8007376:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007378:	4b50      	ldr	r3, [pc, #320]	; (80074bc <MX_ADC1_Init+0x178>)
 800737a:	2200      	movs	r2, #0
 800737c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800737e:	4b4f      	ldr	r3, [pc, #316]	; (80074bc <MX_ADC1_Init+0x178>)
 8007380:	2200      	movs	r2, #0
 8007382:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8007384:	4b4d      	ldr	r3, [pc, #308]	; (80074bc <MX_ADC1_Init+0x178>)
 8007386:	2201      	movs	r2, #1
 8007388:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800738a:	4b4c      	ldr	r3, [pc, #304]	; (80074bc <MX_ADC1_Init+0x178>)
 800738c:	2208      	movs	r2, #8
 800738e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8007390:	4b4a      	ldr	r3, [pc, #296]	; (80074bc <MX_ADC1_Init+0x178>)
 8007392:	2200      	movs	r2, #0
 8007394:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8007396:	4b49      	ldr	r3, [pc, #292]	; (80074bc <MX_ADC1_Init+0x178>)
 8007398:	2201      	movs	r2, #1
 800739a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 6;
 800739c:	4b47      	ldr	r3, [pc, #284]	; (80074bc <MX_ADC1_Init+0x178>)
 800739e:	2206      	movs	r2, #6
 80073a0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80073a2:	4b46      	ldr	r3, [pc, #280]	; (80074bc <MX_ADC1_Init+0x178>)
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80073aa:	4b44      	ldr	r3, [pc, #272]	; (80074bc <MX_ADC1_Init+0x178>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80073b0:	4b42      	ldr	r3, [pc, #264]	; (80074bc <MX_ADC1_Init+0x178>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80073b6:	4b41      	ldr	r3, [pc, #260]	; (80074bc <MX_ADC1_Init+0x178>)
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80073be:	4b3f      	ldr	r3, [pc, #252]	; (80074bc <MX_ADC1_Init+0x178>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80073c4:	4b3d      	ldr	r3, [pc, #244]	; (80074bc <MX_ADC1_Init+0x178>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80073cc:	483b      	ldr	r0, [pc, #236]	; (80074bc <MX_ADC1_Init+0x178>)
 80073ce:	f003 fe77 	bl	800b0c0 <HAL_ADC_Init>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d001      	beq.n	80073dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80073d8:	f001 fed1 	bl	800917e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80073dc:	2300      	movs	r3, #0
 80073de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80073e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073e4:	4619      	mov	r1, r3
 80073e6:	4835      	ldr	r0, [pc, #212]	; (80074bc <MX_ADC1_Init+0x178>)
 80073e8:	f005 fcc4 	bl	800cd74 <HAL_ADCEx_MultiModeConfigChannel>
 80073ec:	4603      	mov	r3, r0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d001      	beq.n	80073f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80073f2:	f001 fec4 	bl	800917e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80073f6:	4b32      	ldr	r3, [pc, #200]	; (80074c0 <MX_ADC1_Init+0x17c>)
 80073f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80073fa:	2306      	movs	r3, #6
 80073fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80073fe:	2301      	movs	r3, #1
 8007400:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007402:	237f      	movs	r3, #127	; 0x7f
 8007404:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007406:	2304      	movs	r3, #4
 8007408:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800740a:	2300      	movs	r3, #0
 800740c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800740e:	1d3b      	adds	r3, r7, #4
 8007410:	4619      	mov	r1, r3
 8007412:	482a      	ldr	r0, [pc, #168]	; (80074bc <MX_ADC1_Init+0x178>)
 8007414:	f004 fd8a 	bl	800bf2c <HAL_ADC_ConfigChannel>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d001      	beq.n	8007422 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800741e:	f001 feae 	bl	800917e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8007422:	4b28      	ldr	r3, [pc, #160]	; (80074c4 <MX_ADC1_Init+0x180>)
 8007424:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8007426:	230c      	movs	r3, #12
 8007428:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800742a:	1d3b      	adds	r3, r7, #4
 800742c:	4619      	mov	r1, r3
 800742e:	4823      	ldr	r0, [pc, #140]	; (80074bc <MX_ADC1_Init+0x178>)
 8007430:	f004 fd7c 	bl	800bf2c <HAL_ADC_ConfigChannel>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800743a:	f001 fea0 	bl	800917e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800743e:	4b22      	ldr	r3, [pc, #136]	; (80074c8 <MX_ADC1_Init+0x184>)
 8007440:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8007442:	2312      	movs	r3, #18
 8007444:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007446:	1d3b      	adds	r3, r7, #4
 8007448:	4619      	mov	r1, r3
 800744a:	481c      	ldr	r0, [pc, #112]	; (80074bc <MX_ADC1_Init+0x178>)
 800744c:	f004 fd6e 	bl	800bf2c <HAL_ADC_ConfigChannel>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8007456:	f001 fe92 	bl	800917e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800745a:	4b1c      	ldr	r3, [pc, #112]	; (80074cc <MX_ADC1_Init+0x188>)
 800745c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800745e:	2318      	movs	r3, #24
 8007460:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007462:	1d3b      	adds	r3, r7, #4
 8007464:	4619      	mov	r1, r3
 8007466:	4815      	ldr	r0, [pc, #84]	; (80074bc <MX_ADC1_Init+0x178>)
 8007468:	f004 fd60 	bl	800bf2c <HAL_ADC_ConfigChannel>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8007472:	f001 fe84 	bl	800917e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8007476:	4b16      	ldr	r3, [pc, #88]	; (80074d0 <MX_ADC1_Init+0x18c>)
 8007478:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800747a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800747e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007480:	1d3b      	adds	r3, r7, #4
 8007482:	4619      	mov	r1, r3
 8007484:	480d      	ldr	r0, [pc, #52]	; (80074bc <MX_ADC1_Init+0x178>)
 8007486:	f004 fd51 	bl	800bf2c <HAL_ADC_ConfigChannel>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 8007490:	f001 fe75 	bl	800917e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8007494:	4b0f      	ldr	r3, [pc, #60]	; (80074d4 <MX_ADC1_Init+0x190>)
 8007496:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8007498:	f44f 7383 	mov.w	r3, #262	; 0x106
 800749c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800749e:	1d3b      	adds	r3, r7, #4
 80074a0:	4619      	mov	r1, r3
 80074a2:	4806      	ldr	r0, [pc, #24]	; (80074bc <MX_ADC1_Init+0x178>)
 80074a4:	f004 fd42 	bl	800bf2c <HAL_ADC_ConfigChannel>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 80074ae:	f001 fe66 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80074b2:	bf00      	nop
 80074b4:	3730      	adds	r7, #48	; 0x30
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	20000714 	.word	0x20000714
 80074c0:	2e300800 	.word	0x2e300800
 80074c4:	3ef08000 	.word	0x3ef08000
 80074c8:	10c00010 	.word	0x10c00010
 80074cc:	0c900008 	.word	0x0c900008
 80074d0:	08600004 	.word	0x08600004
 80074d4:	04300002 	.word	0x04300002

080074d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b09e      	sub	sp, #120	; 0x78
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074e0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80074e4:	2200      	movs	r2, #0
 80074e6:	601a      	str	r2, [r3, #0]
 80074e8:	605a      	str	r2, [r3, #4]
 80074ea:	609a      	str	r2, [r3, #8]
 80074ec:	60da      	str	r2, [r3, #12]
 80074ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80074f0:	f107 0314 	add.w	r3, r7, #20
 80074f4:	2250      	movs	r2, #80	; 0x50
 80074f6:	2100      	movs	r1, #0
 80074f8:	4618      	mov	r0, r3
 80074fa:	f00a fba5 	bl	8011c48 <memset>
  if(adcHandle->Instance==ADC1)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007506:	f040 8082 	bne.w	800760e <HAL_ADC_MspInit+0x136>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800750a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800750e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8007510:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8007514:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007516:	f107 0314 	add.w	r3, r7, #20
 800751a:	4618      	mov	r0, r3
 800751c:	f007 f86c 	bl	800e5f8 <HAL_RCCEx_PeriphCLKConfig>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8007526:	f001 fe2a 	bl	800917e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800752a:	4b3b      	ldr	r3, [pc, #236]	; (8007618 <HAL_ADC_MspInit+0x140>)
 800752c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800752e:	4a3a      	ldr	r2, [pc, #232]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007530:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007534:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007536:	4b38      	ldr	r3, [pc, #224]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800753a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800753e:	613b      	str	r3, [r7, #16]
 8007540:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007542:	4b35      	ldr	r3, [pc, #212]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007546:	4a34      	ldr	r2, [pc, #208]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007548:	f043 0301 	orr.w	r3, r3, #1
 800754c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800754e:	4b32      	ldr	r3, [pc, #200]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	60fb      	str	r3, [r7, #12]
 8007558:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800755a:	4b2f      	ldr	r3, [pc, #188]	; (8007618 <HAL_ADC_MspInit+0x140>)
 800755c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800755e:	4a2e      	ldr	r2, [pc, #184]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007560:	f043 0302 	orr.w	r3, r3, #2
 8007564:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007566:	4b2c      	ldr	r3, [pc, #176]	; (8007618 <HAL_ADC_MspInit+0x140>)
 8007568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800756a:	f003 0302 	and.w	r3, r3, #2
 800756e:	60bb      	str	r3, [r7, #8]
 8007570:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN15
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = SENSOR5_Pin|SENSOR4_Pin|SENSOR3_Pin|SENSOR2_Pin;
 8007572:	230f      	movs	r3, #15
 8007574:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007576:	2303      	movs	r3, #3
 8007578:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800757a:	2300      	movs	r3, #0
 800757c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800757e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8007582:	4619      	mov	r1, r3
 8007584:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007588:	f006 f8b8 	bl	800d6fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSOR1_Pin|BATT_Pin;
 800758c:	f241 0301 	movw	r3, #4097	; 0x1001
 8007590:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007592:	2303      	movs	r3, #3
 8007594:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007596:	2300      	movs	r3, #0
 8007598:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800759a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800759e:	4619      	mov	r1, r3
 80075a0:	481e      	ldr	r0, [pc, #120]	; (800761c <HAL_ADC_MspInit+0x144>)
 80075a2:	f006 f8ab 	bl	800d6fc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80075a6:	4b1e      	ldr	r3, [pc, #120]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075a8:	4a1e      	ldr	r2, [pc, #120]	; (8007624 <HAL_ADC_MspInit+0x14c>)
 80075aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80075ac:	4b1c      	ldr	r3, [pc, #112]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075ae:	2205      	movs	r2, #5
 80075b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80075b2:	4b1b      	ldr	r3, [pc, #108]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075b4:	2200      	movs	r2, #0
 80075b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80075b8:	4b19      	ldr	r3, [pc, #100]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80075be:	4b18      	ldr	r3, [pc, #96]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075c0:	2280      	movs	r2, #128	; 0x80
 80075c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80075c4:	4b16      	ldr	r3, [pc, #88]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80075cc:	4b14      	ldr	r3, [pc, #80]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80075d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80075d4:	4b12      	ldr	r3, [pc, #72]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075d6:	2220      	movs	r2, #32
 80075d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80075da:	4b11      	ldr	r3, [pc, #68]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80075e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80075e2:	480f      	ldr	r0, [pc, #60]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075e4:	f005 fdbe 	bl	800d164 <HAL_DMA_Init>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d001      	beq.n	80075f2 <HAL_ADC_MspInit+0x11a>
    {
      Error_Handler();
 80075ee:	f001 fdc6 	bl	800917e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a0a      	ldr	r2, [pc, #40]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075f6:	655a      	str	r2, [r3, #84]	; 0x54
 80075f8:	4a09      	ldr	r2, [pc, #36]	; (8007620 <HAL_ADC_MspInit+0x148>)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80075fe:	2200      	movs	r2, #0
 8007600:	2100      	movs	r1, #0
 8007602:	2012      	movs	r0, #18
 8007604:	f005 fd79 	bl	800d0fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8007608:	2012      	movs	r0, #18
 800760a:	f005 fd90 	bl	800d12e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800760e:	bf00      	nop
 8007610:	3778      	adds	r7, #120	; 0x78
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	40021000 	.word	0x40021000
 800761c:	48000400 	.word	0x48000400
 8007620:	20000780 	.word	0x20000780
 8007624:	40020008 	.word	0x40020008

08007628 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
	pl_callback_getSensor();
 8007630:	f7ff fc9e 	bl	8006f70 <pl_callback_getSensor>
}
 8007634:	bf00      	nop
 8007636:	3708      	adds	r7, #8
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <cal_table>:

volatile char g_acc_flag;
volatile char g_MotorEnd_flag;


void cal_table(TRAPEZOID input,TARGET *target){
 800763c:	b084      	sub	sp, #16
 800763e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	f107 0420 	add.w	r4, r7, #32
 800764a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
float time_over;
if (input.displacement>=0){
 800764e:	edd7 7a08 	vldr	s15, [r7, #32]
 8007652:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800765a:	f2c0 819d 	blt.w	8007998 <cal_table+0x35c>
	switch (g_acc_flag) {
 800765e:	4bcd      	ldr	r3, [pc, #820]	; (8007994 <cal_table+0x358>)
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	b2db      	uxtb	r3, r3
 8007664:	2b06      	cmp	r3, #6
 8007666:	f200 833a 	bhi.w	8007cde <cal_table+0x6a2>
 800766a:	a201      	add	r2, pc, #4	; (adr r2, 8007670 <cal_table+0x34>)
 800766c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007670:	08007cd1 	.word	0x08007cd1
 8007674:	0800768d 	.word	0x0800768d
 8007678:	080077ff 	.word	0x080077ff
 800767c:	0800791d 	.word	0x0800791d
 8007680:	08007cd1 	.word	0x08007cd1
 8007684:	08007949 	.word	0x08007949
 8007688:	0800796f 	.word	0x0800796f
	case 0:
		//FB
		break;
	case 1:
		//()
			if (target->velocity >= input.count_velocity){
 800768c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800768e:	ed93 7a00 	vldr	s14, [r3]
 8007692:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007696:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800769a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800769e:	db0a      	blt.n	80076b6 <cal_table+0x7a>
				target->velocity = input.count_velocity;
 80076a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a4:	601a      	str	r2, [r3, #0]
				target->acceleration = 0;
 80076a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a8:	f04f 0200 	mov.w	r2, #0
 80076ac:	605a      	str	r2, [r3, #4]
				g_acc_flag=2;
 80076ae:	4bb9      	ldr	r3, [pc, #740]	; (8007994 <cal_table+0x358>)
 80076b0:	2202      	movs	r2, #2
 80076b2:	701a      	strb	r2, [r3, #0]
				target->velocity -= input.acceleration*(2*time_over);

				target->acceleration = -input.acceleration;
				g_acc_flag=3;
			}
		break;
 80076b4:	e313      	b.n	8007cde <cal_table+0x6a2>
			else if((input.displacement <= (2*target->velocity*target->velocity
 80076b6:	ed97 7a08 	vldr	s14, [r7, #32]
 80076ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076bc:	edd3 7a00 	vldr	s15, [r3]
 80076c0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80076c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c6:	edd3 7a00 	vldr	s15, [r3]
 80076ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
					-input.start_velocity*input.start_velocity
 80076ce:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 80076d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80076d6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80076da:	ee76 6ae7 	vsub.f32	s13, s13, s15
					-input.end_velocity*input.end_velocity)
 80076de:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 80076e2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80076e6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80076ea:	ee76 7ae7 	vsub.f32	s15, s13, s15
					/2/input.acceleration)){
 80076ee:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80076f2:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80076f6:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80076fa:	eec6 7a26 	vdiv.f32	s15, s12, s13
			else if((input.displacement <= (2*target->velocity*target->velocity
 80076fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007706:	d900      	bls.n	800770a <cal_table+0xce>
		break;
 8007708:	e2e9      	b.n	8007cde <cal_table+0x6a2>
				time_over=((2*target->velocity*target->velocity
 800770a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800770c:	edd3 7a00 	vldr	s15, [r3]
 8007710:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8007714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007716:	edd3 7a00 	vldr	s15, [r3]
 800771a:	ee27 7a27 	vmul.f32	s14, s14, s15
						-input.start_velocity*input.start_velocity
 800771e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8007722:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007726:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800772a:	ee37 7a67 	vsub.f32	s14, s14, s15
						-input.end_velocity*input.end_velocity)
 800772e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8007732:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007736:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800773a:	ee77 7a67 	vsub.f32	s15, s14, s15
						/2/input.acceleration-input.displacement)/target->velocity;
 800773e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007742:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007746:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800774a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800774e:	edd7 7a08 	vldr	s15, [r7, #32]
 8007752:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007758:	ed93 7a00 	vldr	s14, [r3]
				time_over=((2*target->velocity*target->velocity
 800775c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007760:	edc7 7a01 	vstr	s15, [r7, #4]
				target->displacement -= 1/2*INTERRUPT_TIME*input.acceleration*(2*time_over);
 8007764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	4618      	mov	r0, r3
 800776a:	f7f8 ff15 	bl	8000598 <__aeabi_f2d>
 800776e:	4604      	mov	r4, r0
 8007770:	460d      	mov	r5, r1
 8007772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007774:	4618      	mov	r0, r3
 8007776:	f7f8 ff0f 	bl	8000598 <__aeabi_f2d>
 800777a:	f04f 0200 	mov.w	r2, #0
 800777e:	f04f 0300 	mov.w	r3, #0
 8007782:	f7f8 ff61 	bl	8000648 <__aeabi_dmul>
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	4690      	mov	r8, r2
 800778c:	4699      	mov	r9, r3
 800778e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007792:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007796:	ee17 0a90 	vmov	r0, s15
 800779a:	f7f8 fefd 	bl	8000598 <__aeabi_f2d>
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	4640      	mov	r0, r8
 80077a4:	4649      	mov	r1, r9
 80077a6:	f7f8 ff4f 	bl	8000648 <__aeabi_dmul>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4620      	mov	r0, r4
 80077b0:	4629      	mov	r1, r5
 80077b2:	f7f8 fd91 	bl	80002d8 <__aeabi_dsub>
 80077b6:	4602      	mov	r2, r0
 80077b8:	460b      	mov	r3, r1
 80077ba:	4610      	mov	r0, r2
 80077bc:	4619      	mov	r1, r3
 80077be:	f7f9 fa1b 	bl	8000bf8 <__aeabi_d2f>
 80077c2:	4602      	mov	r2, r0
 80077c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077c6:	609a      	str	r2, [r3, #8]
				target->velocity -= input.acceleration*(2*time_over);
 80077c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ca:	ed93 7a00 	vldr	s14, [r3]
 80077ce:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80077d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80077d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80077da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80077de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e4:	edc3 7a00 	vstr	s15, [r3]
				target->acceleration = -input.acceleration;
 80077e8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80077ec:	eef1 7a67 	vneg.f32	s15, s15
 80077f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f2:	edc3 7a01 	vstr	s15, [r3, #4]
				g_acc_flag=3;
 80077f6:	4b67      	ldr	r3, [pc, #412]	; (8007994 <cal_table+0x358>)
 80077f8:	2203      	movs	r2, #3
 80077fa:	701a      	strb	r2, [r3, #0]
		break;
 80077fc:	e26f      	b.n	8007cde <cal_table+0x6a2>
	case 2:
		//
		if (input.displacement-target->displacement <=
 80077fe:	ed97 7a08 	vldr	s14, [r7, #32]
 8007802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007804:	edd3 7a02 	vldr	s15, [r3, #8]
 8007808:	ee37 7a67 	vsub.f32	s14, s14, s15
				(input.count_velocity*input.count_velocity
 800780c:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8007810:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007814:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2/input.acceleration) {
 8007818:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 800781c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007820:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007824:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007828:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800782c:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8007830:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007834:	eec6 7a26 	vdiv.f32	s15, s12, s13
		if (input.displacement-target->displacement <=
 8007838:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800783c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007840:	d900      	bls.n	8007844 <cal_table+0x208>
			target->velocity -= input.acceleration*(time_over);

			target->acceleration = -input.acceleration;
			g_acc_flag=3;
		}
		break;
 8007842:	e24c      	b.n	8007cde <cal_table+0x6a2>
			time_over=(target->displacement+(input.count_velocity*input.count_velocity
 8007844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007846:	ed93 7a02 	vldr	s14, [r3, #8]
 800784a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800784e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007852:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2
 8007856:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 800785a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800785e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007862:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007866:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800786a:	ee87 6aa6 	vdiv.f32	s12, s15, s13
						/input.acceleration-input.displacement)/target->velocity;
 800786e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007872:	eec6 7a26 	vdiv.f32	s15, s12, s13
			time_over=(target->displacement+(input.count_velocity*input.count_velocity
 8007876:	ee37 7a27 	vadd.f32	s14, s14, s15
						/input.acceleration-input.displacement)/target->velocity;
 800787a:	edd7 7a08 	vldr	s15, [r7, #32]
 800787e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007884:	ed93 7a00 	vldr	s14, [r3]
			time_over=(target->displacement+(input.count_velocity*input.count_velocity
 8007888:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800788c:	edc7 7a01 	vstr	s15, [r7, #4]
			target->displacement -= 1/2*INTERRUPT_TIME*input.acceleration*time_over;
 8007890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	4618      	mov	r0, r3
 8007896:	f7f8 fe7f 	bl	8000598 <__aeabi_f2d>
 800789a:	4604      	mov	r4, r0
 800789c:	460d      	mov	r5, r1
 800789e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7f8 fe79 	bl	8000598 <__aeabi_f2d>
 80078a6:	f04f 0200 	mov.w	r2, #0
 80078aa:	f04f 0300 	mov.w	r3, #0
 80078ae:	f7f8 fecb 	bl	8000648 <__aeabi_dmul>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	4690      	mov	r8, r2
 80078b8:	4699      	mov	r9, r3
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7f8 fe6c 	bl	8000598 <__aeabi_f2d>
 80078c0:	4602      	mov	r2, r0
 80078c2:	460b      	mov	r3, r1
 80078c4:	4640      	mov	r0, r8
 80078c6:	4649      	mov	r1, r9
 80078c8:	f7f8 febe 	bl	8000648 <__aeabi_dmul>
 80078cc:	4602      	mov	r2, r0
 80078ce:	460b      	mov	r3, r1
 80078d0:	4620      	mov	r0, r4
 80078d2:	4629      	mov	r1, r5
 80078d4:	f7f8 fd00 	bl	80002d8 <__aeabi_dsub>
 80078d8:	4602      	mov	r2, r0
 80078da:	460b      	mov	r3, r1
 80078dc:	4610      	mov	r0, r2
 80078de:	4619      	mov	r1, r3
 80078e0:	f7f9 f98a 	bl	8000bf8 <__aeabi_d2f>
 80078e4:	4602      	mov	r2, r0
 80078e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e8:	609a      	str	r2, [r3, #8]
			target->velocity -= input.acceleration*(time_over);
 80078ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ec:	ed93 7a00 	vldr	s14, [r3]
 80078f0:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80078f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80078f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80078fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007902:	edc3 7a00 	vstr	s15, [r3]
			target->acceleration = -input.acceleration;
 8007906:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800790a:	eef1 7a67 	vneg.f32	s15, s15
 800790e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007910:	edc3 7a01 	vstr	s15, [r3, #4]
			g_acc_flag=3;
 8007914:	4b1f      	ldr	r3, [pc, #124]	; (8007994 <cal_table+0x358>)
 8007916:	2203      	movs	r2, #3
 8007918:	701a      	strb	r2, [r3, #0]
		break;
 800791a:	e1e0      	b.n	8007cde <cal_table+0x6a2>
	case 3:
		//()
		if (target->velocity <= input.end_velocity){
 800791c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800791e:	ed93 7a00 	vldr	s14, [r3]
 8007922:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007926:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800792a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800792e:	d900      	bls.n	8007932 <cal_table+0x2f6>
			target->velocity = input.end_velocity;
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 8007930:	e1d5      	b.n	8007cde <cal_table+0x6a2>
			target->velocity = input.end_velocity;
 8007932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007936:	601a      	str	r2, [r3, #0]
			target->acceleration = 0;
 8007938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800793a:	f04f 0200 	mov.w	r2, #0
 800793e:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8007940:	4b14      	ldr	r3, [pc, #80]	; (8007994 <cal_table+0x358>)
 8007942:	2204      	movs	r2, #4
 8007944:	701a      	strb	r2, [r3, #0]
		break;
 8007946:	e1ca      	b.n	8007cde <cal_table+0x6a2>
	case 4:
		//(0)
		break;
	case 5:
		//
		if (target->displacement >= input.displacement){
 8007948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800794a:	ed93 7a02 	vldr	s14, [r3, #8]
 800794e:	edd7 7a08 	vldr	s15, [r7, #32]
 8007952:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800795a:	da00      	bge.n	800795e <cal_table+0x322>
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 800795c:	e1bf      	b.n	8007cde <cal_table+0x6a2>
			target->acceleration = 0;
 800795e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007960:	f04f 0200 	mov.w	r2, #0
 8007964:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8007966:	4b0b      	ldr	r3, [pc, #44]	; (8007994 <cal_table+0x358>)
 8007968:	2204      	movs	r2, #4
 800796a:	701a      	strb	r2, [r3, #0]
		break;
 800796c:	e1b7      	b.n	8007cde <cal_table+0x6a2>
	case 6:
		//
		if (target->displacement >= input.displacement){
 800796e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007970:	ed93 7a02 	vldr	s14, [r3, #8]
 8007974:	edd7 7a08 	vldr	s15, [r7, #32]
 8007978:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800797c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007980:	da00      	bge.n	8007984 <cal_table+0x348>
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 8007982:	e1ac      	b.n	8007cde <cal_table+0x6a2>
			target->acceleration = 0;
 8007984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007986:	f04f 0200 	mov.w	r2, #0
 800798a:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 800798c:	4b01      	ldr	r3, [pc, #4]	; (8007994 <cal_table+0x358>)
 800798e:	2204      	movs	r2, #4
 8007990:	701a      	strb	r2, [r3, #0]
		break;
 8007992:	e1a4      	b.n	8007cde <cal_table+0x6a2>
 8007994:	200007e4 	.word	0x200007e4
	}
}else{
	switch (g_acc_flag) {
 8007998:	4bce      	ldr	r3, [pc, #824]	; (8007cd4 <cal_table+0x698>)
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b06      	cmp	r3, #6
 80079a0:	f200 819d 	bhi.w	8007cde <cal_table+0x6a2>
 80079a4:	a201      	add	r2, pc, #4	; (adr r2, 80079ac <cal_table+0x370>)
 80079a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079aa:	bf00      	nop
 80079ac:	08007cdd 	.word	0x08007cdd
 80079b0:	080079c9 	.word	0x080079c9
 80079b4:	08007b3b 	.word	0x08007b3b
 80079b8:	08007c51 	.word	0x08007c51
 80079bc:	08007c7d 	.word	0x08007c7d
 80079c0:	08007c85 	.word	0x08007c85
 80079c4:	08007cab 	.word	0x08007cab
	case 0:
		//FB
		break;
	case 1:
		//()
			if (target->velocity <= input.count_velocity){
 80079c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079ca:	ed93 7a00 	vldr	s14, [r3]
 80079ce:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80079d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80079d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079da:	d80a      	bhi.n	80079f2 <cal_table+0x3b6>
				target->velocity = input.count_velocity;
 80079dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e0:	601a      	str	r2, [r3, #0]
				target->acceleration = 0;
 80079e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e4:	f04f 0200 	mov.w	r2, #0
 80079e8:	605a      	str	r2, [r3, #4]
				g_acc_flag=2;
 80079ea:	4bba      	ldr	r3, [pc, #744]	; (8007cd4 <cal_table+0x698>)
 80079ec:	2202      	movs	r2, #2
 80079ee:	701a      	strb	r2, [r3, #0]
				target->velocity += input.acceleration*(2*time_over);

				target->acceleration = input.acceleration;
				g_acc_flag=3;
			}
		break;
 80079f0:	e175      	b.n	8007cde <cal_table+0x6a2>
			else if((-input.displacement <= (2*target->velocity*target->velocity
 80079f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80079f6:	eeb1 7a67 	vneg.f32	s14, s15
 80079fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079fc:	edd3 7a00 	vldr	s15, [r3]
 8007a00:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8007a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a06:	edd3 7a00 	vldr	s15, [r3]
 8007a0a:	ee66 6aa7 	vmul.f32	s13, s13, s15
					-input.start_velocity*input.start_velocity
 8007a0e:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8007a12:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007a16:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007a1a:	ee76 6ae7 	vsub.f32	s13, s13, s15
					-input.end_velocity*input.end_velocity)
 8007a1e:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8007a22:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007a26:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007a2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
					/2/input.acceleration)){
 8007a2e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007a32:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8007a36:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007a3a:	eec6 7a26 	vdiv.f32	s15, s12, s13
			else if((-input.displacement <= (2*target->velocity*target->velocity
 8007a3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a46:	d900      	bls.n	8007a4a <cal_table+0x40e>
		break;
 8007a48:	e149      	b.n	8007cde <cal_table+0x6a2>
				time_over=(-(2*target->velocity*target->velocity
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a4c:	edd3 7a00 	vldr	s15, [r3]
 8007a50:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8007a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a56:	edd3 7a00 	vldr	s15, [r3]
 8007a5a:	ee27 7a27 	vmul.f32	s14, s14, s15
						-input.start_velocity*input.start_velocity
 8007a5e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8007a62:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007a66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a6a:	ee37 7a67 	vsub.f32	s14, s14, s15
						-input.end_velocity*input.end_velocity)
 8007a6e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8007a72:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007a76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
				time_over=(-(2*target->velocity*target->velocity
 8007a7e:	eef1 7a67 	vneg.f32	s15, s15
						/2/input.acceleration-input.displacement)/target->velocity;
 8007a82:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007a86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007a8a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8007a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a92:	edd7 7a08 	vldr	s15, [r7, #32]
 8007a96:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a9c:	ed93 7a00 	vldr	s14, [r3]
				time_over=(-(2*target->velocity*target->velocity
 8007aa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aa4:	edc7 7a01 	vstr	s15, [r7, #4]
				target->displacement += 1/2*INTERRUPT_TIME*input.acceleration*(2*time_over);
 8007aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7f8 fd73 	bl	8000598 <__aeabi_f2d>
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	460d      	mov	r5, r1
 8007ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7f8 fd6d 	bl	8000598 <__aeabi_f2d>
 8007abe:	f04f 0200 	mov.w	r2, #0
 8007ac2:	f04f 0300 	mov.w	r3, #0
 8007ac6:	f7f8 fdbf 	bl	8000648 <__aeabi_dmul>
 8007aca:	4602      	mov	r2, r0
 8007acc:	460b      	mov	r3, r1
 8007ace:	4690      	mov	r8, r2
 8007ad0:	4699      	mov	r9, r3
 8007ad2:	edd7 7a01 	vldr	s15, [r7, #4]
 8007ad6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007ada:	ee17 0a90 	vmov	r0, s15
 8007ade:	f7f8 fd5b 	bl	8000598 <__aeabi_f2d>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	4640      	mov	r0, r8
 8007ae8:	4649      	mov	r1, r9
 8007aea:	f7f8 fdad 	bl	8000648 <__aeabi_dmul>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	4620      	mov	r0, r4
 8007af4:	4629      	mov	r1, r5
 8007af6:	f7f8 fbf1 	bl	80002dc <__adddf3>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	4610      	mov	r0, r2
 8007b00:	4619      	mov	r1, r3
 8007b02:	f7f9 f879 	bl	8000bf8 <__aeabi_d2f>
 8007b06:	4602      	mov	r2, r0
 8007b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b0a:	609a      	str	r2, [r3, #8]
				target->velocity += input.acceleration*(2*time_over);
 8007b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b0e:	ed93 7a00 	vldr	s14, [r3]
 8007b12:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007b16:	edd7 7a01 	vldr	s15, [r7, #4]
 8007b1a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007b1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b28:	edc3 7a00 	vstr	s15, [r3]
				target->acceleration = input.acceleration;
 8007b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b30:	605a      	str	r2, [r3, #4]
				g_acc_flag=3;
 8007b32:	4b68      	ldr	r3, [pc, #416]	; (8007cd4 <cal_table+0x698>)
 8007b34:	2203      	movs	r2, #3
 8007b36:	701a      	strb	r2, [r3, #0]
		break;
 8007b38:	e0d1      	b.n	8007cde <cal_table+0x6a2>
	case 2:
		//
		if (-input.displacement+target->displacement <=
 8007b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b3c:	ed93 7a02 	vldr	s14, [r3, #8]
 8007b40:	edd7 7a08 	vldr	s15, [r7, #32]
 8007b44:	ee37 7a67 	vsub.f32	s14, s14, s15
				(input.count_velocity*input.count_velocity
 8007b48:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8007b4c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007b50:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2/input.acceleration) {
 8007b54:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8007b58:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007b5c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007b60:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007b64:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007b68:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8007b6c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007b70:	eec6 7a26 	vdiv.f32	s15, s12, s13
		if (-input.displacement+target->displacement <=
 8007b74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b7c:	d900      	bls.n	8007b80 <cal_table+0x544>
			target->velocity += input.acceleration*(time_over);

			target->acceleration = input.acceleration;
			g_acc_flag=3;
		}
		break;
 8007b7e:	e0ae      	b.n	8007cde <cal_table+0x6a2>
			time_over=(target->displacement-(input.count_velocity*input.count_velocity
 8007b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b82:	ed93 7a02 	vldr	s14, [r3, #8]
 8007b86:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8007b8a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007b8e:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2
 8007b92:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8007b96:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007b9a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007b9e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007ba2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007ba6:	ee87 6aa6 	vdiv.f32	s12, s15, s13
						/input.acceleration-input.displacement)/target->velocity;
 8007baa:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007bae:	eec6 7a26 	vdiv.f32	s15, s12, s13
			time_over=(target->displacement-(input.count_velocity*input.count_velocity
 8007bb2:	ee37 7a67 	vsub.f32	s14, s14, s15
						/input.acceleration-input.displacement)/target->velocity;
 8007bb6:	edd7 7a08 	vldr	s15, [r7, #32]
 8007bba:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bc0:	ed93 7a00 	vldr	s14, [r3]
			time_over=(target->displacement-(input.count_velocity*input.count_velocity
 8007bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bc8:	edc7 7a01 	vstr	s15, [r7, #4]
			target->displacement += 1/2*INTERRUPT_TIME*input.acceleration*time_over;
 8007bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7f8 fce1 	bl	8000598 <__aeabi_f2d>
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	460d      	mov	r5, r1
 8007bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7f8 fcdb 	bl	8000598 <__aeabi_f2d>
 8007be2:	f04f 0200 	mov.w	r2, #0
 8007be6:	f04f 0300 	mov.w	r3, #0
 8007bea:	f7f8 fd2d 	bl	8000648 <__aeabi_dmul>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	4690      	mov	r8, r2
 8007bf4:	4699      	mov	r9, r3
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7f8 fcce 	bl	8000598 <__aeabi_f2d>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	4640      	mov	r0, r8
 8007c02:	4649      	mov	r1, r9
 8007c04:	f7f8 fd20 	bl	8000648 <__aeabi_dmul>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	4629      	mov	r1, r5
 8007c10:	f7f8 fb64 	bl	80002dc <__adddf3>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	4610      	mov	r0, r2
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	f7f8 ffec 	bl	8000bf8 <__aeabi_d2f>
 8007c20:	4602      	mov	r2, r0
 8007c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c24:	609a      	str	r2, [r3, #8]
			target->velocity += input.acceleration*(time_over);
 8007c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c28:	ed93 7a00 	vldr	s14, [r3]
 8007c2c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8007c30:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007c38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c3e:	edc3 7a00 	vstr	s15, [r3]
			target->acceleration = input.acceleration;
 8007c42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c46:	605a      	str	r2, [r3, #4]
			g_acc_flag=3;
 8007c48:	4b22      	ldr	r3, [pc, #136]	; (8007cd4 <cal_table+0x698>)
 8007c4a:	2203      	movs	r2, #3
 8007c4c:	701a      	strb	r2, [r3, #0]
		break;
 8007c4e:	e046      	b.n	8007cde <cal_table+0x6a2>
	case 3:
		//()
		if (target->velocity >= input.end_velocity){
 8007c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c52:	ed93 7a00 	vldr	s14, [r3]
 8007c56:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007c5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c62:	da00      	bge.n	8007c66 <cal_table+0x62a>
			target->velocity = input.end_velocity;
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 8007c64:	e03b      	b.n	8007cde <cal_table+0x6a2>
			target->velocity = input.end_velocity;
 8007c66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c6a:	601a      	str	r2, [r3, #0]
			target->acceleration = 0;
 8007c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c6e:	f04f 0200 	mov.w	r2, #0
 8007c72:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8007c74:	4b17      	ldr	r3, [pc, #92]	; (8007cd4 <cal_table+0x698>)
 8007c76:	2204      	movs	r2, #4
 8007c78:	701a      	strb	r2, [r3, #0]
		break;
 8007c7a:	e030      	b.n	8007cde <cal_table+0x6a2>
	case 4:
		//(0)
		g_MotorEnd_flag=1;
 8007c7c:	4b16      	ldr	r3, [pc, #88]	; (8007cd8 <cal_table+0x69c>)
 8007c7e:	2201      	movs	r2, #1
 8007c80:	701a      	strb	r2, [r3, #0]
		break;
 8007c82:	e02c      	b.n	8007cde <cal_table+0x6a2>
	case 5:
		//
		if (target->displacement <= input.displacement){
 8007c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c86:	ed93 7a02 	vldr	s14, [r3, #8]
 8007c8a:	edd7 7a08 	vldr	s15, [r7, #32]
 8007c8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c96:	d900      	bls.n	8007c9a <cal_table+0x65e>
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 8007c98:	e021      	b.n	8007cde <cal_table+0x6a2>
			target->acceleration = 0;
 8007c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c9c:	f04f 0200 	mov.w	r2, #0
 8007ca0:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8007ca2:	4b0c      	ldr	r3, [pc, #48]	; (8007cd4 <cal_table+0x698>)
 8007ca4:	2204      	movs	r2, #4
 8007ca6:	701a      	strb	r2, [r3, #0]
		break;
 8007ca8:	e019      	b.n	8007cde <cal_table+0x6a2>
	case 6:
		//
		if (target->displacement <= input.displacement){
 8007caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cac:	ed93 7a02 	vldr	s14, [r3, #8]
 8007cb0:	edd7 7a08 	vldr	s15, [r7, #32]
 8007cb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cbc:	d900      	bls.n	8007cc0 <cal_table+0x684>
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 8007cbe:	e00e      	b.n	8007cde <cal_table+0x6a2>
			target->acceleration = 0;
 8007cc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cc2:	f04f 0200 	mov.w	r2, #0
 8007cc6:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8007cc8:	4b02      	ldr	r3, [pc, #8]	; (8007cd4 <cal_table+0x698>)
 8007cca:	2204      	movs	r2, #4
 8007ccc:	701a      	strb	r2, [r3, #0]
		break;
 8007cce:	e006      	b.n	8007cde <cal_table+0x6a2>
		break;
 8007cd0:	bf00      	nop
 8007cd2:	e004      	b.n	8007cde <cal_table+0x6a2>
 8007cd4:	200007e4 	.word	0x200007e4
 8007cd8:	200007e5 	.word	0x200007e5
		break;
 8007cdc:	bf00      	nop
	}

}

}
 8007cde:	bf00      	nop
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8007ce8:	b004      	add	sp, #16
 8007cea:	4770      	bx	lr
 8007cec:	0000      	movs	r0, r0
	...

08007cf0 <cal_mollifier_table>:





void cal_mollifier_table(MOLLIFIER input,TARGET *target){
 8007cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cf4:	b08c      	sub	sp, #48	; 0x30
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	eef0 6a40 	vmov.f32	s13, s0
 8007cfc:	eeb0 7a60 	vmov.f32	s14, s1
 8007d00:	eef0 7a41 	vmov.f32	s15, s2
 8007d04:	6138      	str	r0, [r7, #16]
 8007d06:	edc7 6a05 	vstr	s13, [r7, #20]
 8007d0a:	ed87 7a06 	vstr	s14, [r7, #24]
 8007d0e:	edc7 7a07 	vstr	s15, [r7, #28]

float mollifier_T;
float old_velocity;
float time_delay=15;
 8007d12:	4be7      	ldr	r3, [pc, #924]	; (80080b0 <cal_mollifier_table+0x3c0>)
 8007d14:	62fb      	str	r3, [r7, #44]	; 0x2c
float time_delay2=-15;
 8007d16:	4be7      	ldr	r3, [pc, #924]	; (80080b4 <cal_mollifier_table+0x3c4>)
 8007d18:	62bb      	str	r3, [r7, #40]	; 0x28
	mollifier_timer+=INTERRUPT_TIME;
 8007d1a:	4be7      	ldr	r3, [pc, #924]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7f8 fc3a 	bl	8000598 <__aeabi_f2d>
 8007d24:	a3da      	add	r3, pc, #872	; (adr r3, 8008090 <cal_mollifier_table+0x3a0>)
 8007d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2a:	f7f8 fad7 	bl	80002dc <__adddf3>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	460b      	mov	r3, r1
 8007d32:	4610      	mov	r0, r2
 8007d34:	4619      	mov	r1, r3
 8007d36:	f7f8 ff5f 	bl	8000bf8 <__aeabi_d2f>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	4ade      	ldr	r2, [pc, #888]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007d3e:	6013      	str	r3, [r2, #0]
		mollifier_T=2*fabs(input.displacement)/MOLLIFIER_INTEGRAL*exp(-1)/input.max_turning_velocity;
 8007d40:	edd7 7a05 	vldr	s15, [r7, #20]
 8007d44:	eef0 7ae7 	vabs.f32	s15, s15
 8007d48:	ee17 0a90 	vmov	r0, s15
 8007d4c:	f7f8 fc24 	bl	8000598 <__aeabi_f2d>
 8007d50:	4602      	mov	r2, r0
 8007d52:	460b      	mov	r3, r1
 8007d54:	f7f8 fac2 	bl	80002dc <__adddf3>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	4610      	mov	r0, r2
 8007d5e:	4619      	mov	r1, r3
 8007d60:	a3cd      	add	r3, pc, #820	; (adr r3, 8008098 <cal_mollifier_table+0x3a8>)
 8007d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d66:	f7f8 fd99 	bl	800089c <__aeabi_ddiv>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	460b      	mov	r3, r1
 8007d6e:	4610      	mov	r0, r2
 8007d70:	4619      	mov	r1, r3
 8007d72:	a3cb      	add	r3, pc, #812	; (adr r3, 80080a0 <cal_mollifier_table+0x3b0>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 fc66 	bl	8000648 <__aeabi_dmul>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4614      	mov	r4, r2
 8007d82:	461d      	mov	r5, r3
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7f8 fc06 	bl	8000598 <__aeabi_f2d>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4620      	mov	r0, r4
 8007d92:	4629      	mov	r1, r5
 8007d94:	f7f8 fd82 	bl	800089c <__aeabi_ddiv>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	4619      	mov	r1, r3
 8007da0:	f7f8 ff2a 	bl	8000bf8 <__aeabi_d2f>
 8007da4:	4603      	mov	r3, r0
 8007da6:	627b      	str	r3, [r7, #36]	; 0x24
		if (mollifier_timer>-mollifier_T/2 && mollifier_timer<mollifier_T/2){
 8007da8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007dac:	eef1 7a67 	vneg.f32	s15, s15
 8007db0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007db4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007db8:	4bbf      	ldr	r3, [pc, #764]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007dba:	edd3 7a00 	vldr	s15, [r3]
 8007dbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dc6:	f140 8698 	bpl.w	8008afa <cal_mollifier_table+0xe0a>
 8007dca:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007dce:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007dd2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007dd6:	4bb8      	ldr	r3, [pc, #736]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007dd8:	edd3 7a00 	vldr	s15, [r3]
 8007ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007de4:	f340 8689 	ble.w	8008afa <cal_mollifier_table+0xe0a>
			old_velocity=target->velocity;
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	623b      	str	r3, [r7, #32]
			target->velocity = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-mollifier_timer*mollifier_timer));
 8007dee:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007df2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007df6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dfa:	edd7 7a05 	vldr	s15, [r7, #20]
 8007dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e02:	ee17 0a90 	vmov	r0, s15
 8007e06:	f7f8 fbc7 	bl	8000598 <__aeabi_f2d>
 8007e0a:	a3a3      	add	r3, pc, #652	; (adr r3, 8008098 <cal_mollifier_table+0x3a8>)
 8007e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e10:	f7f8 fd44 	bl	800089c <__aeabi_ddiv>
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	4614      	mov	r4, r2
 8007e1a:	461d      	mov	r5, r3
 8007e1c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007e20:	eeb1 7a67 	vneg.f32	s14, s15
 8007e24:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e2c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007e30:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007e34:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007e38:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007e3c:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 8007e40:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8007e44:	4b9c      	ldr	r3, [pc, #624]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007e46:	ed93 6a00 	vldr	s12, [r3]
 8007e4a:	4b9b      	ldr	r3, [pc, #620]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007e4c:	edd3 7a00 	vldr	s15, [r3]
 8007e50:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007e54:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007e58:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007e5c:	ee16 0a90 	vmov	r0, s13
 8007e60:	f7f8 fb9a 	bl	8000598 <__aeabi_f2d>
 8007e64:	4602      	mov	r2, r0
 8007e66:	460b      	mov	r3, r1
 8007e68:	ec43 2b10 	vmov	d0, r2, r3
 8007e6c:	f00c fc70 	bl	8014750 <exp>
 8007e70:	ec53 2b10 	vmov	r2, r3, d0
 8007e74:	4620      	mov	r0, r4
 8007e76:	4629      	mov	r1, r5
 8007e78:	f7f8 fbe6 	bl	8000648 <__aeabi_dmul>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	4610      	mov	r0, r2
 8007e82:	4619      	mov	r1, r3
 8007e84:	f7f8 feb8 	bl	8000bf8 <__aeabi_d2f>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	601a      	str	r2, [r3, #0]
			//if(mollifier_timer<0){
			if(mollifier_timer<-mollifier_T/2/1.316+time_delay*INTERRUPT_TIME){
 8007e8e:	4b8a      	ldr	r3, [pc, #552]	; (80080b8 <cal_mollifier_table+0x3c8>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7f8 fb80 	bl	8000598 <__aeabi_f2d>
 8007e98:	4604      	mov	r4, r0
 8007e9a:	460d      	mov	r5, r1
 8007e9c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007ea0:	eef1 7a67 	vneg.f32	s15, s15
 8007ea4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007ea8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007eac:	ee16 0a90 	vmov	r0, s13
 8007eb0:	f7f8 fb72 	bl	8000598 <__aeabi_f2d>
 8007eb4:	a37c      	add	r3, pc, #496	; (adr r3, 80080a8 <cal_mollifier_table+0x3b8>)
 8007eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eba:	f7f8 fcef 	bl	800089c <__aeabi_ddiv>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	4690      	mov	r8, r2
 8007ec4:	4699      	mov	r9, r3
 8007ec6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007ec8:	f7f8 fb66 	bl	8000598 <__aeabi_f2d>
 8007ecc:	a370      	add	r3, pc, #448	; (adr r3, 8008090 <cal_mollifier_table+0x3a0>)
 8007ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed2:	f7f8 fbb9 	bl	8000648 <__aeabi_dmul>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4640      	mov	r0, r8
 8007edc:	4649      	mov	r1, r9
 8007ede:	f7f8 f9fd 	bl	80002dc <__adddf3>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	4629      	mov	r1, r5
 8007eea:	f7f8 fe1f 	bl	8000b2c <__aeabi_dcmplt>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 8163 	beq.w	80081bc <cal_mollifier_table+0x4cc>
				target->acceleration = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*(-mollifier_T*mollifier_T/2*(-mollifier_T/2/1.316)/(mollifier_T*mollifier_T/4-(-mollifier_T/2/1.316)*(-mollifier_T/2/1.316))/(mollifier_T*mollifier_T/4-(-mollifier_T/2/1.316)*(-mollifier_T/2/1.316)))*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-(-mollifier_T/2/1.316)*(-mollifier_T/2/1.316)));
 8007ef6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007efa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007efe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f02:	edd7 7a05 	vldr	s15, [r7, #20]
 8007f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f0a:	ee17 0a90 	vmov	r0, s15
 8007f0e:	f7f8 fb43 	bl	8000598 <__aeabi_f2d>
 8007f12:	a361      	add	r3, pc, #388	; (adr r3, 8008098 <cal_mollifier_table+0x3a8>)
 8007f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f18:	f7f8 fcc0 	bl	800089c <__aeabi_ddiv>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007f24:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007f28:	eeb1 7a67 	vneg.f32	s14, s15
 8007f2c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007f30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f34:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007f38:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007f3c:	ee16 0a90 	vmov	r0, s13
 8007f40:	f7f8 fb2a 	bl	8000598 <__aeabi_f2d>
 8007f44:	4604      	mov	r4, r0
 8007f46:	460d      	mov	r5, r1
 8007f48:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007f4c:	eef1 7a67 	vneg.f32	s15, s15
 8007f50:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007f54:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007f58:	ee16 0a90 	vmov	r0, s13
 8007f5c:	f7f8 fb1c 	bl	8000598 <__aeabi_f2d>
 8007f60:	a351      	add	r3, pc, #324	; (adr r3, 80080a8 <cal_mollifier_table+0x3b8>)
 8007f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f66:	f7f8 fc99 	bl	800089c <__aeabi_ddiv>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4620      	mov	r0, r4
 8007f70:	4629      	mov	r1, r5
 8007f72:	f7f8 fb69 	bl	8000648 <__aeabi_dmul>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	4690      	mov	r8, r2
 8007f7c:	4699      	mov	r9, r3
 8007f7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007f82:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007f86:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007f8a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007f8e:	ee16 0a90 	vmov	r0, s13
 8007f92:	f7f8 fb01 	bl	8000598 <__aeabi_f2d>
 8007f96:	4604      	mov	r4, r0
 8007f98:	460d      	mov	r5, r1
 8007f9a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007f9e:	eef1 7a67 	vneg.f32	s15, s15
 8007fa2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007fa6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007faa:	ee16 0a90 	vmov	r0, s13
 8007fae:	f7f8 faf3 	bl	8000598 <__aeabi_f2d>
 8007fb2:	a33d      	add	r3, pc, #244	; (adr r3, 80080a8 <cal_mollifier_table+0x3b8>)
 8007fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb8:	f7f8 fc70 	bl	800089c <__aeabi_ddiv>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	4692      	mov	sl, r2
 8007fc2:	469b      	mov	fp, r3
 8007fc4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007fc8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007fcc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007fd0:	ee16 0a90 	vmov	r0, s13
 8007fd4:	f7f8 fae0 	bl	8000598 <__aeabi_f2d>
 8007fd8:	a333      	add	r3, pc, #204	; (adr r3, 80080a8 <cal_mollifier_table+0x3b8>)
 8007fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fde:	f7f8 fc5d 	bl	800089c <__aeabi_ddiv>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	4650      	mov	r0, sl
 8007fe8:	4659      	mov	r1, fp
 8007fea:	f7f8 fb2d 	bl	8000648 <__aeabi_dmul>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	4629      	mov	r1, r5
 8007ff6:	f7f8 f971 	bl	80002dc <__adddf3>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	460b      	mov	r3, r1
 8007ffe:	4640      	mov	r0, r8
 8008000:	4649      	mov	r1, r9
 8008002:	f7f8 fc4b 	bl	800089c <__aeabi_ddiv>
 8008006:	4602      	mov	r2, r0
 8008008:	460b      	mov	r3, r1
 800800a:	4690      	mov	r8, r2
 800800c:	4699      	mov	r9, r3
 800800e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008012:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008016:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800801a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800801e:	ee16 0a90 	vmov	r0, s13
 8008022:	f7f8 fab9 	bl	8000598 <__aeabi_f2d>
 8008026:	4604      	mov	r4, r0
 8008028:	460d      	mov	r5, r1
 800802a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800802e:	eef1 7a67 	vneg.f32	s15, s15
 8008032:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008036:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800803a:	ee16 0a90 	vmov	r0, s13
 800803e:	f7f8 faab 	bl	8000598 <__aeabi_f2d>
 8008042:	a319      	add	r3, pc, #100	; (adr r3, 80080a8 <cal_mollifier_table+0x3b8>)
 8008044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008048:	f7f8 fc28 	bl	800089c <__aeabi_ddiv>
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	4692      	mov	sl, r2
 8008052:	469b      	mov	fp, r3
 8008054:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008058:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800805c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008060:	ee16 0a90 	vmov	r0, s13
 8008064:	f7f8 fa98 	bl	8000598 <__aeabi_f2d>
 8008068:	a30f      	add	r3, pc, #60	; (adr r3, 80080a8 <cal_mollifier_table+0x3b8>)
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	f7f8 fc15 	bl	800089c <__aeabi_ddiv>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	4650      	mov	r0, sl
 8008078:	4659      	mov	r1, fp
 800807a:	f7f8 fae5 	bl	8000648 <__aeabi_dmul>
 800807e:	4602      	mov	r2, r0
 8008080:	460b      	mov	r3, r1
 8008082:	4620      	mov	r0, r4
 8008084:	4629      	mov	r1, r5
 8008086:	f7f8 f929 	bl	80002dc <__adddf3>
 800808a:	4602      	mov	r2, r0
 800808c:	e016      	b.n	80080bc <cal_mollifier_table+0x3cc>
 800808e:	bf00      	nop
 8008090:	d2f1a9fc 	.word	0xd2f1a9fc
 8008094:	3f50624d 	.word	0x3f50624d
 8008098:	f9db22d1 	.word	0xf9db22d1
 800809c:	3fdc6a7e 	.word	0x3fdc6a7e
 80080a0:	362cef38 	.word	0x362cef38
 80080a4:	3fd78b56 	.word	0x3fd78b56
 80080a8:	04189375 	.word	0x04189375
 80080ac:	3ff50e56 	.word	0x3ff50e56
 80080b0:	41700000 	.word	0x41700000
 80080b4:	c1700000 	.word	0xc1700000
 80080b8:	200007e0 	.word	0x200007e0
 80080bc:	460b      	mov	r3, r1
 80080be:	4640      	mov	r0, r8
 80080c0:	4649      	mov	r1, r9
 80080c2:	f7f8 fbeb 	bl	800089c <__aeabi_ddiv>
 80080c6:	4602      	mov	r2, r0
 80080c8:	460b      	mov	r3, r1
 80080ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080ce:	f7f8 fabb 	bl	8000648 <__aeabi_dmul>
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	4692      	mov	sl, r2
 80080d8:	469b      	mov	fp, r3
 80080da:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80080de:	eeb1 7a67 	vneg.f32	s14, s15
 80080e2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80080e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080ea:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80080ee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80080f2:	ee16 0a90 	vmov	r0, s13
 80080f6:	f7f8 fa4f 	bl	8000598 <__aeabi_f2d>
 80080fa:	4604      	mov	r4, r0
 80080fc:	460d      	mov	r5, r1
 80080fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008102:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008106:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800810a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800810e:	ee16 0a90 	vmov	r0, s13
 8008112:	f7f8 fa41 	bl	8000598 <__aeabi_f2d>
 8008116:	4680      	mov	r8, r0
 8008118:	4689      	mov	r9, r1
 800811a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800811e:	eef1 7a67 	vneg.f32	s15, s15
 8008122:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008126:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800812a:	ee16 0a90 	vmov	r0, s13
 800812e:	f7f8 fa33 	bl	8000598 <__aeabi_f2d>
 8008132:	a3e1      	add	r3, pc, #900	; (adr r3, 80084b8 <cal_mollifier_table+0x7c8>)
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	f7f8 fbb0 	bl	800089c <__aeabi_ddiv>
 800813c:	4602      	mov	r2, r0
 800813e:	460b      	mov	r3, r1
 8008140:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8008144:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008148:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800814c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008150:	ee16 0a90 	vmov	r0, s13
 8008154:	f7f8 fa20 	bl	8000598 <__aeabi_f2d>
 8008158:	a3d7      	add	r3, pc, #860	; (adr r3, 80084b8 <cal_mollifier_table+0x7c8>)
 800815a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815e:	f7f8 fb9d 	bl	800089c <__aeabi_ddiv>
 8008162:	4602      	mov	r2, r0
 8008164:	460b      	mov	r3, r1
 8008166:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800816a:	f7f8 fa6d 	bl	8000648 <__aeabi_dmul>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4640      	mov	r0, r8
 8008174:	4649      	mov	r1, r9
 8008176:	f7f8 f8b1 	bl	80002dc <__adddf3>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4620      	mov	r0, r4
 8008180:	4629      	mov	r1, r5
 8008182:	f7f8 fb8b 	bl	800089c <__aeabi_ddiv>
 8008186:	4602      	mov	r2, r0
 8008188:	460b      	mov	r3, r1
 800818a:	ec43 2b17 	vmov	d7, r2, r3
 800818e:	eeb0 0a47 	vmov.f32	s0, s14
 8008192:	eef0 0a67 	vmov.f32	s1, s15
 8008196:	f00c fadb 	bl	8014750 <exp>
 800819a:	ec53 2b10 	vmov	r2, r3, d0
 800819e:	4650      	mov	r0, sl
 80081a0:	4659      	mov	r1, fp
 80081a2:	f7f8 fa51 	bl	8000648 <__aeabi_dmul>
 80081a6:	4602      	mov	r2, r0
 80081a8:	460b      	mov	r3, r1
 80081aa:	4610      	mov	r0, r2
 80081ac:	4619      	mov	r1, r3
 80081ae:	f7f8 fd23 	bl	8000bf8 <__aeabi_d2f>
 80081b2:	4602      	mov	r2, r0
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	605a      	str	r2, [r3, #4]
			if(mollifier_timer<-mollifier_T/2/1.316+time_delay*INTERRUPT_TIME){
 80081b8:	f000 bcb4 	b.w	8008b24 <cal_mollifier_table+0xe34>
			}else if(mollifier_timer<0){
 80081bc:	4bc0      	ldr	r3, [pc, #768]	; (80084c0 <cal_mollifier_table+0x7d0>)
 80081be:	edd3 7a00 	vldr	s15, [r3]
 80081c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80081c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ca:	f140 817b 	bpl.w	80084c4 <cal_mollifier_table+0x7d4>
				target->acceleration = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*(-mollifier_T*mollifier_T/2*(mollifier_timer-INTERRUPT_TIME*time_delay)/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay))/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay)))*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay)));
 80081ce:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80081d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80081d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081da:	edd7 7a05 	vldr	s15, [r7, #20]
 80081de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081e2:	ee17 0a90 	vmov	r0, s15
 80081e6:	f7f8 f9d7 	bl	8000598 <__aeabi_f2d>
 80081ea:	a3af      	add	r3, pc, #700	; (adr r3, 80084a8 <cal_mollifier_table+0x7b8>)
 80081ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f0:	f7f8 fb54 	bl	800089c <__aeabi_ddiv>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80081fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008200:	eeb1 7a67 	vneg.f32	s14, s15
 8008204:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800820c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008210:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008214:	ee16 0a90 	vmov	r0, s13
 8008218:	f7f8 f9be 	bl	8000598 <__aeabi_f2d>
 800821c:	4604      	mov	r4, r0
 800821e:	460d      	mov	r5, r1
 8008220:	4ba7      	ldr	r3, [pc, #668]	; (80084c0 <cal_mollifier_table+0x7d0>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4618      	mov	r0, r3
 8008226:	f7f8 f9b7 	bl	8000598 <__aeabi_f2d>
 800822a:	4680      	mov	r8, r0
 800822c:	4689      	mov	r9, r1
 800822e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008230:	f7f8 f9b2 	bl	8000598 <__aeabi_f2d>
 8008234:	a39e      	add	r3, pc, #632	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 8008236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823a:	f7f8 fa05 	bl	8000648 <__aeabi_dmul>
 800823e:	4602      	mov	r2, r0
 8008240:	460b      	mov	r3, r1
 8008242:	4640      	mov	r0, r8
 8008244:	4649      	mov	r1, r9
 8008246:	f7f8 f847 	bl	80002d8 <__aeabi_dsub>
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	4620      	mov	r0, r4
 8008250:	4629      	mov	r1, r5
 8008252:	f7f8 f9f9 	bl	8000648 <__aeabi_dmul>
 8008256:	4602      	mov	r2, r0
 8008258:	460b      	mov	r3, r1
 800825a:	e9c7 2300 	strd	r2, r3, [r7]
 800825e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008262:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008266:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800826a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800826e:	ee16 0a90 	vmov	r0, s13
 8008272:	f7f8 f991 	bl	8000598 <__aeabi_f2d>
 8008276:	4680      	mov	r8, r0
 8008278:	4689      	mov	r9, r1
 800827a:	4b91      	ldr	r3, [pc, #580]	; (80084c0 <cal_mollifier_table+0x7d0>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4618      	mov	r0, r3
 8008280:	f7f8 f98a 	bl	8000598 <__aeabi_f2d>
 8008284:	4604      	mov	r4, r0
 8008286:	460d      	mov	r5, r1
 8008288:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800828a:	f7f8 f985 	bl	8000598 <__aeabi_f2d>
 800828e:	a388      	add	r3, pc, #544	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f7f8 f9d8 	bl	8000648 <__aeabi_dmul>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4620      	mov	r0, r4
 800829e:	4629      	mov	r1, r5
 80082a0:	f7f8 f81a 	bl	80002d8 <__aeabi_dsub>
 80082a4:	4602      	mov	r2, r0
 80082a6:	460b      	mov	r3, r1
 80082a8:	4692      	mov	sl, r2
 80082aa:	469b      	mov	fp, r3
 80082ac:	4b84      	ldr	r3, [pc, #528]	; (80084c0 <cal_mollifier_table+0x7d0>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7f8 f971 	bl	8000598 <__aeabi_f2d>
 80082b6:	4604      	mov	r4, r0
 80082b8:	460d      	mov	r5, r1
 80082ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80082bc:	f7f8 f96c 	bl	8000598 <__aeabi_f2d>
 80082c0:	a37b      	add	r3, pc, #492	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 80082c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c6:	f7f8 f9bf 	bl	8000648 <__aeabi_dmul>
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	4620      	mov	r0, r4
 80082d0:	4629      	mov	r1, r5
 80082d2:	f7f8 f801 	bl	80002d8 <__aeabi_dsub>
 80082d6:	4602      	mov	r2, r0
 80082d8:	460b      	mov	r3, r1
 80082da:	4650      	mov	r0, sl
 80082dc:	4659      	mov	r1, fp
 80082de:	f7f8 f9b3 	bl	8000648 <__aeabi_dmul>
 80082e2:	4602      	mov	r2, r0
 80082e4:	460b      	mov	r3, r1
 80082e6:	4640      	mov	r0, r8
 80082e8:	4649      	mov	r1, r9
 80082ea:	f7f7 fff5 	bl	80002d8 <__aeabi_dsub>
 80082ee:	4602      	mov	r2, r0
 80082f0:	460b      	mov	r3, r1
 80082f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80082f6:	f7f8 fad1 	bl	800089c <__aeabi_ddiv>
 80082fa:	4602      	mov	r2, r0
 80082fc:	460b      	mov	r3, r1
 80082fe:	e9c7 2300 	strd	r2, r3, [r7]
 8008302:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008306:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800830a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800830e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008312:	ee16 0a90 	vmov	r0, s13
 8008316:	f7f8 f93f 	bl	8000598 <__aeabi_f2d>
 800831a:	4680      	mov	r8, r0
 800831c:	4689      	mov	r9, r1
 800831e:	4b68      	ldr	r3, [pc, #416]	; (80084c0 <cal_mollifier_table+0x7d0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4618      	mov	r0, r3
 8008324:	f7f8 f938 	bl	8000598 <__aeabi_f2d>
 8008328:	4604      	mov	r4, r0
 800832a:	460d      	mov	r5, r1
 800832c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800832e:	f7f8 f933 	bl	8000598 <__aeabi_f2d>
 8008332:	a35f      	add	r3, pc, #380	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 8008334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008338:	f7f8 f986 	bl	8000648 <__aeabi_dmul>
 800833c:	4602      	mov	r2, r0
 800833e:	460b      	mov	r3, r1
 8008340:	4620      	mov	r0, r4
 8008342:	4629      	mov	r1, r5
 8008344:	f7f7 ffc8 	bl	80002d8 <__aeabi_dsub>
 8008348:	4602      	mov	r2, r0
 800834a:	460b      	mov	r3, r1
 800834c:	4692      	mov	sl, r2
 800834e:	469b      	mov	fp, r3
 8008350:	4b5b      	ldr	r3, [pc, #364]	; (80084c0 <cal_mollifier_table+0x7d0>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4618      	mov	r0, r3
 8008356:	f7f8 f91f 	bl	8000598 <__aeabi_f2d>
 800835a:	4604      	mov	r4, r0
 800835c:	460d      	mov	r5, r1
 800835e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008360:	f7f8 f91a 	bl	8000598 <__aeabi_f2d>
 8008364:	a352      	add	r3, pc, #328	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 8008366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836a:	f7f8 f96d 	bl	8000648 <__aeabi_dmul>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	4620      	mov	r0, r4
 8008374:	4629      	mov	r1, r5
 8008376:	f7f7 ffaf 	bl	80002d8 <__aeabi_dsub>
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4650      	mov	r0, sl
 8008380:	4659      	mov	r1, fp
 8008382:	f7f8 f961 	bl	8000648 <__aeabi_dmul>
 8008386:	4602      	mov	r2, r0
 8008388:	460b      	mov	r3, r1
 800838a:	4640      	mov	r0, r8
 800838c:	4649      	mov	r1, r9
 800838e:	f7f7 ffa3 	bl	80002d8 <__aeabi_dsub>
 8008392:	4602      	mov	r2, r0
 8008394:	460b      	mov	r3, r1
 8008396:	e9d7 0100 	ldrd	r0, r1, [r7]
 800839a:	f7f8 fa7f 	bl	800089c <__aeabi_ddiv>
 800839e:	4602      	mov	r2, r0
 80083a0:	460b      	mov	r3, r1
 80083a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80083a6:	f7f8 f94f 	bl	8000648 <__aeabi_dmul>
 80083aa:	4602      	mov	r2, r0
 80083ac:	460b      	mov	r3, r1
 80083ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80083b2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80083b6:	eeb1 7a67 	vneg.f32	s14, s15
 80083ba:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80083be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083c2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80083c6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80083ca:	ee16 0a90 	vmov	r0, s13
 80083ce:	f7f8 f8e3 	bl	8000598 <__aeabi_f2d>
 80083d2:	4680      	mov	r8, r0
 80083d4:	4689      	mov	r9, r1
 80083d6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80083da:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083de:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80083e2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80083e6:	ee16 0a90 	vmov	r0, s13
 80083ea:	f7f8 f8d5 	bl	8000598 <__aeabi_f2d>
 80083ee:	4682      	mov	sl, r0
 80083f0:	468b      	mov	fp, r1
 80083f2:	4b33      	ldr	r3, [pc, #204]	; (80084c0 <cal_mollifier_table+0x7d0>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7f8 f8ce 	bl	8000598 <__aeabi_f2d>
 80083fc:	4604      	mov	r4, r0
 80083fe:	460d      	mov	r5, r1
 8008400:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008402:	f7f8 f8c9 	bl	8000598 <__aeabi_f2d>
 8008406:	a32a      	add	r3, pc, #168	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 8008408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840c:	f7f8 f91c 	bl	8000648 <__aeabi_dmul>
 8008410:	4602      	mov	r2, r0
 8008412:	460b      	mov	r3, r1
 8008414:	4620      	mov	r0, r4
 8008416:	4629      	mov	r1, r5
 8008418:	f7f7 ff5e 	bl	80002d8 <__aeabi_dsub>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	e9c7 2300 	strd	r2, r3, [r7]
 8008424:	4b26      	ldr	r3, [pc, #152]	; (80084c0 <cal_mollifier_table+0x7d0>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4618      	mov	r0, r3
 800842a:	f7f8 f8b5 	bl	8000598 <__aeabi_f2d>
 800842e:	4604      	mov	r4, r0
 8008430:	460d      	mov	r5, r1
 8008432:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008434:	f7f8 f8b0 	bl	8000598 <__aeabi_f2d>
 8008438:	a31d      	add	r3, pc, #116	; (adr r3, 80084b0 <cal_mollifier_table+0x7c0>)
 800843a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843e:	f7f8 f903 	bl	8000648 <__aeabi_dmul>
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	4620      	mov	r0, r4
 8008448:	4629      	mov	r1, r5
 800844a:	f7f7 ff45 	bl	80002d8 <__aeabi_dsub>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008456:	f7f8 f8f7 	bl	8000648 <__aeabi_dmul>
 800845a:	4602      	mov	r2, r0
 800845c:	460b      	mov	r3, r1
 800845e:	4650      	mov	r0, sl
 8008460:	4659      	mov	r1, fp
 8008462:	f7f7 ff39 	bl	80002d8 <__aeabi_dsub>
 8008466:	4602      	mov	r2, r0
 8008468:	460b      	mov	r3, r1
 800846a:	4640      	mov	r0, r8
 800846c:	4649      	mov	r1, r9
 800846e:	f7f8 fa15 	bl	800089c <__aeabi_ddiv>
 8008472:	4602      	mov	r2, r0
 8008474:	460b      	mov	r3, r1
 8008476:	ec43 2b17 	vmov	d7, r2, r3
 800847a:	eeb0 0a47 	vmov.f32	s0, s14
 800847e:	eef0 0a67 	vmov.f32	s1, s15
 8008482:	f00c f965 	bl	8014750 <exp>
 8008486:	ec53 2b10 	vmov	r2, r3, d0
 800848a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800848e:	f7f8 f8db 	bl	8000648 <__aeabi_dmul>
 8008492:	4602      	mov	r2, r0
 8008494:	460b      	mov	r3, r1
 8008496:	4610      	mov	r0, r2
 8008498:	4619      	mov	r1, r3
 800849a:	f7f8 fbad 	bl	8000bf8 <__aeabi_d2f>
 800849e:	4602      	mov	r2, r0
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	605a      	str	r2, [r3, #4]
			if(mollifier_timer<-mollifier_T/2/1.316+time_delay*INTERRUPT_TIME){
 80084a4:	e33e      	b.n	8008b24 <cal_mollifier_table+0xe34>
 80084a6:	bf00      	nop
 80084a8:	f9db22d1 	.word	0xf9db22d1
 80084ac:	3fdc6a7e 	.word	0x3fdc6a7e
 80084b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80084b4:	3f50624d 	.word	0x3f50624d
 80084b8:	04189375 	.word	0x04189375
 80084bc:	3ff50e56 	.word	0x3ff50e56
 80084c0:	200007e0 	.word	0x200007e0
			}else if(mollifier_timer<mollifier_T/2/1.316+time_delay2*INTERRUPT_TIME){
 80084c4:	4bd4      	ldr	r3, [pc, #848]	; (8008818 <cal_mollifier_table+0xb28>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7f8 f865 	bl	8000598 <__aeabi_f2d>
 80084ce:	4604      	mov	r4, r0
 80084d0:	460d      	mov	r5, r1
 80084d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80084d6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80084da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80084de:	ee16 0a90 	vmov	r0, s13
 80084e2:	f7f8 f859 	bl	8000598 <__aeabi_f2d>
 80084e6:	a3c6      	add	r3, pc, #792	; (adr r3, 8008800 <cal_mollifier_table+0xb10>)
 80084e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ec:	f7f8 f9d6 	bl	800089c <__aeabi_ddiv>
 80084f0:	4602      	mov	r2, r0
 80084f2:	460b      	mov	r3, r1
 80084f4:	4690      	mov	r8, r2
 80084f6:	4699      	mov	r9, r3
 80084f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084fa:	f7f8 f84d 	bl	8000598 <__aeabi_f2d>
 80084fe:	a3c2      	add	r3, pc, #776	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 8008500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008504:	f7f8 f8a0 	bl	8000648 <__aeabi_dmul>
 8008508:	4602      	mov	r2, r0
 800850a:	460b      	mov	r3, r1
 800850c:	4640      	mov	r0, r8
 800850e:	4649      	mov	r1, r9
 8008510:	f7f7 fee4 	bl	80002dc <__adddf3>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4620      	mov	r0, r4
 800851a:	4629      	mov	r1, r5
 800851c:	f7f8 fb06 	bl	8000b2c <__aeabi_dcmplt>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 817a 	beq.w	800881c <cal_mollifier_table+0xb2c>
				//target->acceleration = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*(-mollifier_T*mollifier_T/2*(mollifier_timer-INTERRUPT_TIME*time_delay2)/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay2)*(mollifier_timer-INTERRUPT_TIME*time_delay2))/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay2)*(mollifier_timer-INTERRUPT_TIME*time_delay2)))*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay2)*(mollifier_timer-INTERRUPT_TIME*time_delay2)));
				target->acceleration = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*(-mollifier_T*mollifier_T/2*(mollifier_timer-INTERRUPT_TIME*time_delay)/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay))/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay)))*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay)));
 8008528:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800852c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008530:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008534:	edd7 7a05 	vldr	s15, [r7, #20]
 8008538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800853c:	ee17 0a90 	vmov	r0, s15
 8008540:	f7f8 f82a 	bl	8000598 <__aeabi_f2d>
 8008544:	a3b2      	add	r3, pc, #712	; (adr r3, 8008810 <cal_mollifier_table+0xb20>)
 8008546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854a:	f7f8 f9a7 	bl	800089c <__aeabi_ddiv>
 800854e:	4602      	mov	r2, r0
 8008550:	460b      	mov	r3, r1
 8008552:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8008556:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800855a:	eeb1 7a67 	vneg.f32	s14, s15
 800855e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008566:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800856a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800856e:	ee16 0a90 	vmov	r0, s13
 8008572:	f7f8 f811 	bl	8000598 <__aeabi_f2d>
 8008576:	4604      	mov	r4, r0
 8008578:	460d      	mov	r5, r1
 800857a:	4ba7      	ldr	r3, [pc, #668]	; (8008818 <cal_mollifier_table+0xb28>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4618      	mov	r0, r3
 8008580:	f7f8 f80a 	bl	8000598 <__aeabi_f2d>
 8008584:	4680      	mov	r8, r0
 8008586:	4689      	mov	r9, r1
 8008588:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800858a:	f7f8 f805 	bl	8000598 <__aeabi_f2d>
 800858e:	a39e      	add	r3, pc, #632	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 8008590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008594:	f7f8 f858 	bl	8000648 <__aeabi_dmul>
 8008598:	4602      	mov	r2, r0
 800859a:	460b      	mov	r3, r1
 800859c:	4640      	mov	r0, r8
 800859e:	4649      	mov	r1, r9
 80085a0:	f7f7 fe9a 	bl	80002d8 <__aeabi_dsub>
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	4620      	mov	r0, r4
 80085aa:	4629      	mov	r1, r5
 80085ac:	f7f8 f84c 	bl	8000648 <__aeabi_dmul>
 80085b0:	4602      	mov	r2, r0
 80085b2:	460b      	mov	r3, r1
 80085b4:	e9c7 2300 	strd	r2, r3, [r7]
 80085b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80085bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80085c0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80085c4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80085c8:	ee16 0a90 	vmov	r0, s13
 80085cc:	f7f7 ffe4 	bl	8000598 <__aeabi_f2d>
 80085d0:	4680      	mov	r8, r0
 80085d2:	4689      	mov	r9, r1
 80085d4:	4b90      	ldr	r3, [pc, #576]	; (8008818 <cal_mollifier_table+0xb28>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4618      	mov	r0, r3
 80085da:	f7f7 ffdd 	bl	8000598 <__aeabi_f2d>
 80085de:	4604      	mov	r4, r0
 80085e0:	460d      	mov	r5, r1
 80085e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085e4:	f7f7 ffd8 	bl	8000598 <__aeabi_f2d>
 80085e8:	a387      	add	r3, pc, #540	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 80085ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ee:	f7f8 f82b 	bl	8000648 <__aeabi_dmul>
 80085f2:	4602      	mov	r2, r0
 80085f4:	460b      	mov	r3, r1
 80085f6:	4620      	mov	r0, r4
 80085f8:	4629      	mov	r1, r5
 80085fa:	f7f7 fe6d 	bl	80002d8 <__aeabi_dsub>
 80085fe:	4602      	mov	r2, r0
 8008600:	460b      	mov	r3, r1
 8008602:	4692      	mov	sl, r2
 8008604:	469b      	mov	fp, r3
 8008606:	4b84      	ldr	r3, [pc, #528]	; (8008818 <cal_mollifier_table+0xb28>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4618      	mov	r0, r3
 800860c:	f7f7 ffc4 	bl	8000598 <__aeabi_f2d>
 8008610:	4604      	mov	r4, r0
 8008612:	460d      	mov	r5, r1
 8008614:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008616:	f7f7 ffbf 	bl	8000598 <__aeabi_f2d>
 800861a:	a37b      	add	r3, pc, #492	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 800861c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008620:	f7f8 f812 	bl	8000648 <__aeabi_dmul>
 8008624:	4602      	mov	r2, r0
 8008626:	460b      	mov	r3, r1
 8008628:	4620      	mov	r0, r4
 800862a:	4629      	mov	r1, r5
 800862c:	f7f7 fe54 	bl	80002d8 <__aeabi_dsub>
 8008630:	4602      	mov	r2, r0
 8008632:	460b      	mov	r3, r1
 8008634:	4650      	mov	r0, sl
 8008636:	4659      	mov	r1, fp
 8008638:	f7f8 f806 	bl	8000648 <__aeabi_dmul>
 800863c:	4602      	mov	r2, r0
 800863e:	460b      	mov	r3, r1
 8008640:	4640      	mov	r0, r8
 8008642:	4649      	mov	r1, r9
 8008644:	f7f7 fe48 	bl	80002d8 <__aeabi_dsub>
 8008648:	4602      	mov	r2, r0
 800864a:	460b      	mov	r3, r1
 800864c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008650:	f7f8 f924 	bl	800089c <__aeabi_ddiv>
 8008654:	4602      	mov	r2, r0
 8008656:	460b      	mov	r3, r1
 8008658:	e9c7 2300 	strd	r2, r3, [r7]
 800865c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008660:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008664:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008668:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800866c:	ee16 0a90 	vmov	r0, s13
 8008670:	f7f7 ff92 	bl	8000598 <__aeabi_f2d>
 8008674:	4680      	mov	r8, r0
 8008676:	4689      	mov	r9, r1
 8008678:	4b67      	ldr	r3, [pc, #412]	; (8008818 <cal_mollifier_table+0xb28>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4618      	mov	r0, r3
 800867e:	f7f7 ff8b 	bl	8000598 <__aeabi_f2d>
 8008682:	4604      	mov	r4, r0
 8008684:	460d      	mov	r5, r1
 8008686:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008688:	f7f7 ff86 	bl	8000598 <__aeabi_f2d>
 800868c:	a35e      	add	r3, pc, #376	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 800868e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008692:	f7f7 ffd9 	bl	8000648 <__aeabi_dmul>
 8008696:	4602      	mov	r2, r0
 8008698:	460b      	mov	r3, r1
 800869a:	4620      	mov	r0, r4
 800869c:	4629      	mov	r1, r5
 800869e:	f7f7 fe1b 	bl	80002d8 <__aeabi_dsub>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	4692      	mov	sl, r2
 80086a8:	469b      	mov	fp, r3
 80086aa:	4b5b      	ldr	r3, [pc, #364]	; (8008818 <cal_mollifier_table+0xb28>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7f7 ff72 	bl	8000598 <__aeabi_f2d>
 80086b4:	4604      	mov	r4, r0
 80086b6:	460d      	mov	r5, r1
 80086b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80086ba:	f7f7 ff6d 	bl	8000598 <__aeabi_f2d>
 80086be:	a352      	add	r3, pc, #328	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 80086c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c4:	f7f7 ffc0 	bl	8000648 <__aeabi_dmul>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	4620      	mov	r0, r4
 80086ce:	4629      	mov	r1, r5
 80086d0:	f7f7 fe02 	bl	80002d8 <__aeabi_dsub>
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	4650      	mov	r0, sl
 80086da:	4659      	mov	r1, fp
 80086dc:	f7f7 ffb4 	bl	8000648 <__aeabi_dmul>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4640      	mov	r0, r8
 80086e6:	4649      	mov	r1, r9
 80086e8:	f7f7 fdf6 	bl	80002d8 <__aeabi_dsub>
 80086ec:	4602      	mov	r2, r0
 80086ee:	460b      	mov	r3, r1
 80086f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086f4:	f7f8 f8d2 	bl	800089c <__aeabi_ddiv>
 80086f8:	4602      	mov	r2, r0
 80086fa:	460b      	mov	r3, r1
 80086fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008700:	f7f7 ffa2 	bl	8000648 <__aeabi_dmul>
 8008704:	4602      	mov	r2, r0
 8008706:	460b      	mov	r3, r1
 8008708:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800870c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008710:	eeb1 7a67 	vneg.f32	s14, s15
 8008714:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800871c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008720:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008724:	ee16 0a90 	vmov	r0, s13
 8008728:	f7f7 ff36 	bl	8000598 <__aeabi_f2d>
 800872c:	4680      	mov	r8, r0
 800872e:	4689      	mov	r9, r1
 8008730:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008734:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008738:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800873c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008740:	ee16 0a90 	vmov	r0, s13
 8008744:	f7f7 ff28 	bl	8000598 <__aeabi_f2d>
 8008748:	4682      	mov	sl, r0
 800874a:	468b      	mov	fp, r1
 800874c:	4b32      	ldr	r3, [pc, #200]	; (8008818 <cal_mollifier_table+0xb28>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4618      	mov	r0, r3
 8008752:	f7f7 ff21 	bl	8000598 <__aeabi_f2d>
 8008756:	4604      	mov	r4, r0
 8008758:	460d      	mov	r5, r1
 800875a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800875c:	f7f7 ff1c 	bl	8000598 <__aeabi_f2d>
 8008760:	a329      	add	r3, pc, #164	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	f7f7 ff6f 	bl	8000648 <__aeabi_dmul>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	4620      	mov	r0, r4
 8008770:	4629      	mov	r1, r5
 8008772:	f7f7 fdb1 	bl	80002d8 <__aeabi_dsub>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	e9c7 2300 	strd	r2, r3, [r7]
 800877e:	4b26      	ldr	r3, [pc, #152]	; (8008818 <cal_mollifier_table+0xb28>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4618      	mov	r0, r3
 8008784:	f7f7 ff08 	bl	8000598 <__aeabi_f2d>
 8008788:	4604      	mov	r4, r0
 800878a:	460d      	mov	r5, r1
 800878c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800878e:	f7f7 ff03 	bl	8000598 <__aeabi_f2d>
 8008792:	a31d      	add	r3, pc, #116	; (adr r3, 8008808 <cal_mollifier_table+0xb18>)
 8008794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008798:	f7f7 ff56 	bl	8000648 <__aeabi_dmul>
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4620      	mov	r0, r4
 80087a2:	4629      	mov	r1, r5
 80087a4:	f7f7 fd98 	bl	80002d8 <__aeabi_dsub>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087b0:	f7f7 ff4a 	bl	8000648 <__aeabi_dmul>
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	4650      	mov	r0, sl
 80087ba:	4659      	mov	r1, fp
 80087bc:	f7f7 fd8c 	bl	80002d8 <__aeabi_dsub>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	4640      	mov	r0, r8
 80087c6:	4649      	mov	r1, r9
 80087c8:	f7f8 f868 	bl	800089c <__aeabi_ddiv>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	ec43 2b17 	vmov	d7, r2, r3
 80087d4:	eeb0 0a47 	vmov.f32	s0, s14
 80087d8:	eef0 0a67 	vmov.f32	s1, s15
 80087dc:	f00b ffb8 	bl	8014750 <exp>
 80087e0:	ec53 2b10 	vmov	r2, r3, d0
 80087e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80087e8:	f7f7 ff2e 	bl	8000648 <__aeabi_dmul>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	4610      	mov	r0, r2
 80087f2:	4619      	mov	r1, r3
 80087f4:	f7f8 fa00 	bl	8000bf8 <__aeabi_d2f>
 80087f8:	4602      	mov	r2, r0
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	605a      	str	r2, [r3, #4]
			if(mollifier_timer<-mollifier_T/2/1.316+time_delay*INTERRUPT_TIME){
 80087fe:	e191      	b.n	8008b24 <cal_mollifier_table+0xe34>
 8008800:	04189375 	.word	0x04189375
 8008804:	3ff50e56 	.word	0x3ff50e56
 8008808:	d2f1a9fc 	.word	0xd2f1a9fc
 800880c:	3f50624d 	.word	0x3f50624d
 8008810:	f9db22d1 	.word	0xf9db22d1
 8008814:	3fdc6a7e 	.word	0x3fdc6a7e
 8008818:	200007e0 	.word	0x200007e0
			}else{
				time_delay=0;
 800881c:	f04f 0300 	mov.w	r3, #0
 8008820:	62fb      	str	r3, [r7, #44]	; 0x2c
				target->acceleration = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*(-mollifier_T*mollifier_T/2*(mollifier_timer-INTERRUPT_TIME*time_delay)/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay))/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay)))*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-(mollifier_timer-INTERRUPT_TIME*time_delay)*(mollifier_timer-INTERRUPT_TIME*time_delay)));
 8008822:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008826:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800882a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800882e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008836:	ee17 0a90 	vmov	r0, s15
 800883a:	f7f7 fead 	bl	8000598 <__aeabi_f2d>
 800883e:	a3c0      	add	r3, pc, #768	; (adr r3, 8008b40 <cal_mollifier_table+0xe50>)
 8008840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008844:	f7f8 f82a 	bl	800089c <__aeabi_ddiv>
 8008848:	4602      	mov	r2, r0
 800884a:	460b      	mov	r3, r1
 800884c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8008850:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008854:	eeb1 7a67 	vneg.f32	s14, s15
 8008858:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800885c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008860:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008864:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008868:	ee16 0a90 	vmov	r0, s13
 800886c:	f7f7 fe94 	bl	8000598 <__aeabi_f2d>
 8008870:	4604      	mov	r4, r0
 8008872:	460d      	mov	r5, r1
 8008874:	4bb0      	ldr	r3, [pc, #704]	; (8008b38 <cal_mollifier_table+0xe48>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4618      	mov	r0, r3
 800887a:	f7f7 fe8d 	bl	8000598 <__aeabi_f2d>
 800887e:	4680      	mov	r8, r0
 8008880:	4689      	mov	r9, r1
 8008882:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008884:	f7f7 fe88 	bl	8000598 <__aeabi_f2d>
 8008888:	a3a9      	add	r3, pc, #676	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 800888a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888e:	f7f7 fedb 	bl	8000648 <__aeabi_dmul>
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	4640      	mov	r0, r8
 8008898:	4649      	mov	r1, r9
 800889a:	f7f7 fd1d 	bl	80002d8 <__aeabi_dsub>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4620      	mov	r0, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	f7f7 fecf 	bl	8000648 <__aeabi_dmul>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	e9c7 2300 	strd	r2, r3, [r7]
 80088b2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80088b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80088ba:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80088be:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80088c2:	ee16 0a90 	vmov	r0, s13
 80088c6:	f7f7 fe67 	bl	8000598 <__aeabi_f2d>
 80088ca:	4680      	mov	r8, r0
 80088cc:	4689      	mov	r9, r1
 80088ce:	4b9a      	ldr	r3, [pc, #616]	; (8008b38 <cal_mollifier_table+0xe48>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7f7 fe60 	bl	8000598 <__aeabi_f2d>
 80088d8:	4604      	mov	r4, r0
 80088da:	460d      	mov	r5, r1
 80088dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80088de:	f7f7 fe5b 	bl	8000598 <__aeabi_f2d>
 80088e2:	a393      	add	r3, pc, #588	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 80088e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e8:	f7f7 feae 	bl	8000648 <__aeabi_dmul>
 80088ec:	4602      	mov	r2, r0
 80088ee:	460b      	mov	r3, r1
 80088f0:	4620      	mov	r0, r4
 80088f2:	4629      	mov	r1, r5
 80088f4:	f7f7 fcf0 	bl	80002d8 <__aeabi_dsub>
 80088f8:	4602      	mov	r2, r0
 80088fa:	460b      	mov	r3, r1
 80088fc:	4692      	mov	sl, r2
 80088fe:	469b      	mov	fp, r3
 8008900:	4b8d      	ldr	r3, [pc, #564]	; (8008b38 <cal_mollifier_table+0xe48>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4618      	mov	r0, r3
 8008906:	f7f7 fe47 	bl	8000598 <__aeabi_f2d>
 800890a:	4604      	mov	r4, r0
 800890c:	460d      	mov	r5, r1
 800890e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008910:	f7f7 fe42 	bl	8000598 <__aeabi_f2d>
 8008914:	a386      	add	r3, pc, #536	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 8008916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891a:	f7f7 fe95 	bl	8000648 <__aeabi_dmul>
 800891e:	4602      	mov	r2, r0
 8008920:	460b      	mov	r3, r1
 8008922:	4620      	mov	r0, r4
 8008924:	4629      	mov	r1, r5
 8008926:	f7f7 fcd7 	bl	80002d8 <__aeabi_dsub>
 800892a:	4602      	mov	r2, r0
 800892c:	460b      	mov	r3, r1
 800892e:	4650      	mov	r0, sl
 8008930:	4659      	mov	r1, fp
 8008932:	f7f7 fe89 	bl	8000648 <__aeabi_dmul>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4640      	mov	r0, r8
 800893c:	4649      	mov	r1, r9
 800893e:	f7f7 fccb 	bl	80002d8 <__aeabi_dsub>
 8008942:	4602      	mov	r2, r0
 8008944:	460b      	mov	r3, r1
 8008946:	e9d7 0100 	ldrd	r0, r1, [r7]
 800894a:	f7f7 ffa7 	bl	800089c <__aeabi_ddiv>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	e9c7 2300 	strd	r2, r3, [r7]
 8008956:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800895a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800895e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008962:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008966:	ee16 0a90 	vmov	r0, s13
 800896a:	f7f7 fe15 	bl	8000598 <__aeabi_f2d>
 800896e:	4680      	mov	r8, r0
 8008970:	4689      	mov	r9, r1
 8008972:	4b71      	ldr	r3, [pc, #452]	; (8008b38 <cal_mollifier_table+0xe48>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4618      	mov	r0, r3
 8008978:	f7f7 fe0e 	bl	8000598 <__aeabi_f2d>
 800897c:	4604      	mov	r4, r0
 800897e:	460d      	mov	r5, r1
 8008980:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008982:	f7f7 fe09 	bl	8000598 <__aeabi_f2d>
 8008986:	a36a      	add	r3, pc, #424	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 8008988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898c:	f7f7 fe5c 	bl	8000648 <__aeabi_dmul>
 8008990:	4602      	mov	r2, r0
 8008992:	460b      	mov	r3, r1
 8008994:	4620      	mov	r0, r4
 8008996:	4629      	mov	r1, r5
 8008998:	f7f7 fc9e 	bl	80002d8 <__aeabi_dsub>
 800899c:	4602      	mov	r2, r0
 800899e:	460b      	mov	r3, r1
 80089a0:	4692      	mov	sl, r2
 80089a2:	469b      	mov	fp, r3
 80089a4:	4b64      	ldr	r3, [pc, #400]	; (8008b38 <cal_mollifier_table+0xe48>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4618      	mov	r0, r3
 80089aa:	f7f7 fdf5 	bl	8000598 <__aeabi_f2d>
 80089ae:	4604      	mov	r4, r0
 80089b0:	460d      	mov	r5, r1
 80089b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089b4:	f7f7 fdf0 	bl	8000598 <__aeabi_f2d>
 80089b8:	a35d      	add	r3, pc, #372	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 80089ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089be:	f7f7 fe43 	bl	8000648 <__aeabi_dmul>
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	4620      	mov	r0, r4
 80089c8:	4629      	mov	r1, r5
 80089ca:	f7f7 fc85 	bl	80002d8 <__aeabi_dsub>
 80089ce:	4602      	mov	r2, r0
 80089d0:	460b      	mov	r3, r1
 80089d2:	4650      	mov	r0, sl
 80089d4:	4659      	mov	r1, fp
 80089d6:	f7f7 fe37 	bl	8000648 <__aeabi_dmul>
 80089da:	4602      	mov	r2, r0
 80089dc:	460b      	mov	r3, r1
 80089de:	4640      	mov	r0, r8
 80089e0:	4649      	mov	r1, r9
 80089e2:	f7f7 fc79 	bl	80002d8 <__aeabi_dsub>
 80089e6:	4602      	mov	r2, r0
 80089e8:	460b      	mov	r3, r1
 80089ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089ee:	f7f7 ff55 	bl	800089c <__aeabi_ddiv>
 80089f2:	4602      	mov	r2, r0
 80089f4:	460b      	mov	r3, r1
 80089f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80089fa:	f7f7 fe25 	bl	8000648 <__aeabi_dmul>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8008a06:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008a0a:	eeb1 7a67 	vneg.f32	s14, s15
 8008a0e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a16:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008a1a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008a1e:	ee16 0a90 	vmov	r0, s13
 8008a22:	f7f7 fdb9 	bl	8000598 <__aeabi_f2d>
 8008a26:	4680      	mov	r8, r0
 8008a28:	4689      	mov	r9, r1
 8008a2a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008a2e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008a32:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008a36:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008a3a:	ee16 0a90 	vmov	r0, s13
 8008a3e:	f7f7 fdab 	bl	8000598 <__aeabi_f2d>
 8008a42:	4682      	mov	sl, r0
 8008a44:	468b      	mov	fp, r1
 8008a46:	4b3c      	ldr	r3, [pc, #240]	; (8008b38 <cal_mollifier_table+0xe48>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7f7 fda4 	bl	8000598 <__aeabi_f2d>
 8008a50:	4604      	mov	r4, r0
 8008a52:	460d      	mov	r5, r1
 8008a54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a56:	f7f7 fd9f 	bl	8000598 <__aeabi_f2d>
 8008a5a:	a335      	add	r3, pc, #212	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 8008a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a60:	f7f7 fdf2 	bl	8000648 <__aeabi_dmul>
 8008a64:	4602      	mov	r2, r0
 8008a66:	460b      	mov	r3, r1
 8008a68:	4620      	mov	r0, r4
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	f7f7 fc34 	bl	80002d8 <__aeabi_dsub>
 8008a70:	4602      	mov	r2, r0
 8008a72:	460b      	mov	r3, r1
 8008a74:	e9c7 2300 	strd	r2, r3, [r7]
 8008a78:	4b2f      	ldr	r3, [pc, #188]	; (8008b38 <cal_mollifier_table+0xe48>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f7f7 fd8b 	bl	8000598 <__aeabi_f2d>
 8008a82:	4604      	mov	r4, r0
 8008a84:	460d      	mov	r5, r1
 8008a86:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a88:	f7f7 fd86 	bl	8000598 <__aeabi_f2d>
 8008a8c:	a328      	add	r3, pc, #160	; (adr r3, 8008b30 <cal_mollifier_table+0xe40>)
 8008a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a92:	f7f7 fdd9 	bl	8000648 <__aeabi_dmul>
 8008a96:	4602      	mov	r2, r0
 8008a98:	460b      	mov	r3, r1
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	f7f7 fc1b 	bl	80002d8 <__aeabi_dsub>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008aaa:	f7f7 fdcd 	bl	8000648 <__aeabi_dmul>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	4650      	mov	r0, sl
 8008ab4:	4659      	mov	r1, fp
 8008ab6:	f7f7 fc0f 	bl	80002d8 <__aeabi_dsub>
 8008aba:	4602      	mov	r2, r0
 8008abc:	460b      	mov	r3, r1
 8008abe:	4640      	mov	r0, r8
 8008ac0:	4649      	mov	r1, r9
 8008ac2:	f7f7 feeb 	bl	800089c <__aeabi_ddiv>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	ec43 2b17 	vmov	d7, r2, r3
 8008ace:	eeb0 0a47 	vmov.f32	s0, s14
 8008ad2:	eef0 0a67 	vmov.f32	s1, s15
 8008ad6:	f00b fe3b 	bl	8014750 <exp>
 8008ada:	ec53 2b10 	vmov	r2, r3, d0
 8008ade:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008ae2:	f7f7 fdb1 	bl	8000648 <__aeabi_dmul>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4610      	mov	r0, r2
 8008aec:	4619      	mov	r1, r3
 8008aee:	f7f8 f883 	bl	8000bf8 <__aeabi_d2f>
 8008af2:	4602      	mov	r2, r0
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	605a      	str	r2, [r3, #4]
			if(mollifier_timer<-mollifier_T/2/1.316+time_delay*INTERRUPT_TIME){
 8008af8:	e014      	b.n	8008b24 <cal_mollifier_table+0xe34>
//				target->acceleration = (2/mollifier_T)*input.displacement/MOLLIFIER_INTEGRAL*(-mollifier_T*mollifier_T/2*(mollifier_T/2/1.316)/(mollifier_T*mollifier_T/4-(mollifier_T/2/1.316)*(mollifier_T/2/1.316))/(mollifier_T*mollifier_T/4-(mollifier_T/2/1.316)*(mollifier_T/2/1.316)))*exp(-mollifier_T*mollifier_T/4/(mollifier_T*mollifier_T/4-(mollifier_T/2/1.316)*(mollifier_T/2/1.316)));;
				//target->acceleration = 0;
			}
		}else{
			old_velocity=target->velocity;
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	623b      	str	r3, [r7, #32]
			target->velocity=0;
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	f04f 0200 	mov.w	r2, #0
 8008b06:	601a      	str	r2, [r3, #0]
			target->acceleration = target->velocity-old_velocity;
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	ed93 7a00 	vldr	s14, [r3]
 8008b0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8008b12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	edc3 7a01 	vstr	s15, [r3, #4]
			g_acc_flag=4;
 8008b1c:	4b07      	ldr	r3, [pc, #28]	; (8008b3c <cal_mollifier_table+0xe4c>)
 8008b1e:	2204      	movs	r2, #4
 8008b20:	701a      	strb	r2, [r3, #0]
		}

}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	3730      	adds	r7, #48	; 0x30
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b2e:	bf00      	nop
 8008b30:	d2f1a9fc 	.word	0xd2f1a9fc
 8008b34:	3f50624d 	.word	0x3f50624d
 8008b38:	200007e0 	.word	0x200007e0
 8008b3c:	200007e4 	.word	0x200007e4
 8008b40:	f9db22d1 	.word	0xf9db22d1
 8008b44:	3fdc6a7e 	.word	0x3fdc6a7e

08008b48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8008b4e:	4b16      	ldr	r3, [pc, #88]	; (8008ba8 <MX_DMA_Init+0x60>)
 8008b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b52:	4a15      	ldr	r2, [pc, #84]	; (8008ba8 <MX_DMA_Init+0x60>)
 8008b54:	f043 0304 	orr.w	r3, r3, #4
 8008b58:	6493      	str	r3, [r2, #72]	; 0x48
 8008b5a:	4b13      	ldr	r3, [pc, #76]	; (8008ba8 <MX_DMA_Init+0x60>)
 8008b5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b5e:	f003 0304 	and.w	r3, r3, #4
 8008b62:	607b      	str	r3, [r7, #4]
 8008b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008b66:	4b10      	ldr	r3, [pc, #64]	; (8008ba8 <MX_DMA_Init+0x60>)
 8008b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b6a:	4a0f      	ldr	r2, [pc, #60]	; (8008ba8 <MX_DMA_Init+0x60>)
 8008b6c:	f043 0301 	orr.w	r3, r3, #1
 8008b70:	6493      	str	r3, [r2, #72]	; 0x48
 8008b72:	4b0d      	ldr	r3, [pc, #52]	; (8008ba8 <MX_DMA_Init+0x60>)
 8008b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b76:	f003 0301 	and.w	r3, r3, #1
 8008b7a:	603b      	str	r3, [r7, #0]
 8008b7c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8008b7e:	2200      	movs	r2, #0
 8008b80:	2100      	movs	r1, #0
 8008b82:	200b      	movs	r0, #11
 8008b84:	f004 fab9 	bl	800d0fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8008b88:	200b      	movs	r0, #11
 8008b8a:	f004 fad0 	bl	800d12e <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8008b8e:	2200      	movs	r2, #0
 8008b90:	2100      	movs	r1, #0
 8008b92:	205e      	movs	r0, #94	; 0x5e
 8008b94:	f004 fab1 	bl	800d0fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8008b98:	205e      	movs	r0, #94	; 0x5e
 8008b9a:	f004 fac8 	bl	800d12e <HAL_NVIC_EnableIRQ>

}
 8008b9e:	bf00      	nop
 8008ba0:	3708      	adds	r7, #8
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	40021000 	.word	0x40021000

08008bac <init_FailSafe>:
float encoder_PID_error_highspeed;
float gyro_PID_error_highspeed;
float gyro_x_error_highspeed;
int error_time_count;

void init_FailSafe(void){
 8008bac:	b480      	push	{r7}
 8008bae:	af00      	add	r7, sp, #0
	error_mode=0;
 8008bb0:	4b11      	ldr	r3, [pc, #68]	; (8008bf8 <init_FailSafe+0x4c>)
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	701a      	strb	r2, [r3, #0]
	no_safty=0;
 8008bb6:	4b11      	ldr	r3, [pc, #68]	; (8008bfc <init_FailSafe+0x50>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	701a      	strb	r2, [r3, #0]
	highspeed_mode = 0;
 8008bbc:	4b10      	ldr	r3, [pc, #64]	; (8008c00 <init_FailSafe+0x54>)
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	701a      	strb	r2, [r3, #0]
	error_time_count=0;
 8008bc2:	4b10      	ldr	r3, [pc, #64]	; (8008c04 <init_FailSafe+0x58>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	601a      	str	r2, [r3, #0]
	encoder_PID_error=1200;
 8008bc8:	4b0f      	ldr	r3, [pc, #60]	; (8008c08 <init_FailSafe+0x5c>)
 8008bca:	4a10      	ldr	r2, [pc, #64]	; (8008c0c <init_FailSafe+0x60>)
 8008bcc:	601a      	str	r2, [r3, #0]
	gyro_PID_error=1200;
 8008bce:	4b10      	ldr	r3, [pc, #64]	; (8008c10 <init_FailSafe+0x64>)
 8008bd0:	4a0e      	ldr	r2, [pc, #56]	; (8008c0c <init_FailSafe+0x60>)
 8008bd2:	601a      	str	r2, [r3, #0]
	gyro_x_error=1200;
 8008bd4:	4b0f      	ldr	r3, [pc, #60]	; (8008c14 <init_FailSafe+0x68>)
 8008bd6:	4a0d      	ldr	r2, [pc, #52]	; (8008c0c <init_FailSafe+0x60>)
 8008bd8:	601a      	str	r2, [r3, #0]

	encoder_PID_error_highspeed=2000;//3000
 8008bda:	4b0f      	ldr	r3, [pc, #60]	; (8008c18 <init_FailSafe+0x6c>)
 8008bdc:	4a0f      	ldr	r2, [pc, #60]	; (8008c1c <init_FailSafe+0x70>)
 8008bde:	601a      	str	r2, [r3, #0]
	gyro_PID_error_highspeed=2000;
 8008be0:	4b0f      	ldr	r3, [pc, #60]	; (8008c20 <init_FailSafe+0x74>)
 8008be2:	4a0e      	ldr	r2, [pc, #56]	; (8008c1c <init_FailSafe+0x70>)
 8008be4:	601a      	str	r2, [r3, #0]
	gyro_x_error_highspeed=1500;
 8008be6:	4b0f      	ldr	r3, [pc, #60]	; (8008c24 <init_FailSafe+0x78>)
 8008be8:	4a0f      	ldr	r2, [pc, #60]	; (8008c28 <init_FailSafe+0x7c>)
 8008bea:	601a      	str	r2, [r3, #0]
}
 8008bec:	bf00      	nop
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr
 8008bf6:	bf00      	nop
 8008bf8:	200007e7 	.word	0x200007e7
 8008bfc:	200007e6 	.word	0x200007e6
 8008c00:	200007e8 	.word	0x200007e8
 8008c04:	20000804 	.word	0x20000804
 8008c08:	200007ec 	.word	0x200007ec
 8008c0c:	44960000 	.word	0x44960000
 8008c10:	200007f0 	.word	0x200007f0
 8008c14:	200007f4 	.word	0x200007f4
 8008c18:	200007f8 	.word	0x200007f8
 8008c1c:	44fa0000 	.word	0x44fa0000
 8008c20:	200007fc 	.word	0x200007fc
 8008c24:	20000800 	.word	0x20000800
 8008c28:	44bb8000 	.word	0x44bb8000

08008c2c <interrupt_FailSafe>:


void interrupt_FailSafe(void){
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
	float encoder_PID_error_in;
	float gyro_PID_error_in;
	float gyro_x_error_in;

	if (highspeed_mode == 0) {
 8008c32:	4b6e      	ldr	r3, [pc, #440]	; (8008dec <interrupt_FailSafe+0x1c0>)
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d109      	bne.n	8008c4e <interrupt_FailSafe+0x22>
		encoder_PID_error_in=encoder_PID_error;
 8008c3a:	4b6d      	ldr	r3, [pc, #436]	; (8008df0 <interrupt_FailSafe+0x1c4>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	60fb      	str	r3, [r7, #12]
		gyro_PID_error_in=gyro_PID_error;
 8008c40:	4b6c      	ldr	r3, [pc, #432]	; (8008df4 <interrupt_FailSafe+0x1c8>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	60bb      	str	r3, [r7, #8]
		gyro_x_error_in=gyro_x_error;
 8008c46:	4b6c      	ldr	r3, [pc, #432]	; (8008df8 <interrupt_FailSafe+0x1cc>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	607b      	str	r3, [r7, #4]
 8008c4c:	e008      	b.n	8008c60 <interrupt_FailSafe+0x34>
	}else{
		encoder_PID_error_in=encoder_PID_error_highspeed;
 8008c4e:	4b6b      	ldr	r3, [pc, #428]	; (8008dfc <interrupt_FailSafe+0x1d0>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	60fb      	str	r3, [r7, #12]
		gyro_PID_error_in=gyro_PID_error_highspeed;
 8008c54:	4b6a      	ldr	r3, [pc, #424]	; (8008e00 <interrupt_FailSafe+0x1d4>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	60bb      	str	r3, [r7, #8]
		gyro_x_error_in=gyro_x_error_highspeed;
 8008c5a:	4b6a      	ldr	r3, [pc, #424]	; (8008e04 <interrupt_FailSafe+0x1d8>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	607b      	str	r3, [r7, #4]
	}

	if (modeacc != 0 && modeacc != 3){
 8008c60:	4b69      	ldr	r3, [pc, #420]	; (8008e08 <interrupt_FailSafe+0x1dc>)
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d062      	beq.n	8008d2e <interrupt_FailSafe+0x102>
 8008c68:	4b67      	ldr	r3, [pc, #412]	; (8008e08 <interrupt_FailSafe+0x1dc>)
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	2b03      	cmp	r3, #3
 8008c6e:	d05e      	beq.n	8008d2e <interrupt_FailSafe+0x102>
		if (no_safty == 0 && error_mode == 0) {
 8008c70:	4b66      	ldr	r3, [pc, #408]	; (8008e0c <interrupt_FailSafe+0x1e0>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d15a      	bne.n	8008d2e <interrupt_FailSafe+0x102>
 8008c78:	4b65      	ldr	r3, [pc, #404]	; (8008e10 <interrupt_FailSafe+0x1e4>)
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d156      	bne.n	8008d2e <interrupt_FailSafe+0x102>
			//
					if (fabs(turning.velocity - angle_speed) >= gyro_PID_error_in ) {
 8008c80:	4b64      	ldr	r3, [pc, #400]	; (8008e14 <interrupt_FailSafe+0x1e8>)
 8008c82:	ed93 7a00 	vldr	s14, [r3]
 8008c86:	4b64      	ldr	r3, [pc, #400]	; (8008e18 <interrupt_FailSafe+0x1ec>)
 8008c88:	edd3 7a00 	vldr	s15, [r3]
 8008c8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c90:	eef0 7ae7 	vabs.f32	s15, s15
 8008c94:	ed97 7a02 	vldr	s14, [r7, #8]
 8008c98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ca0:	d809      	bhi.n	8008cb6 <interrupt_FailSafe+0x8a>
						//(gyro.omega_x >= 320 && gyro.omega_y >= 320) ||
						//pl_DriveMotor_stop();
						pl_FunMotor_stop();
 8008ca2:	f7fe f8a1 	bl	8006de8 <pl_FunMotor_stop>
						//pl_DriveMotor_standby(OFF);
						pl_yellow_LED_count(1);
 8008ca6:	2001      	movs	r0, #1
 8008ca8:	f7fd fcae 	bl	8006608 <pl_yellow_LED_count>
						error_mode = 1;
 8008cac:	4b58      	ldr	r3, [pc, #352]	; (8008e10 <interrupt_FailSafe+0x1e4>)
 8008cae:	2201      	movs	r2, #1
 8008cb0:	701a      	strb	r2, [r3, #0]
						clear_Ierror();
 8008cb2:	f7fb fe4b 	bl	800494c <clear_Ierror>
					}
					if (angle_speedx_set >= gyro_x_error_in) {
 8008cb6:	4b59      	ldr	r3, [pc, #356]	; (8008e1c <interrupt_FailSafe+0x1f0>)
 8008cb8:	edd3 7a00 	vldr	s15, [r3]
 8008cbc:	ed97 7a01 	vldr	s14, [r7, #4]
 8008cc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cc8:	d809      	bhi.n	8008cde <interrupt_FailSafe+0xb2>
						//pl_DriveMotor_stop();
						pl_FunMotor_stop();
 8008cca:	f7fe f88d 	bl	8006de8 <pl_FunMotor_stop>
						//pl_DriveMotor_standby(OFF);
						pl_yellow_LED_count(2);
 8008cce:	2002      	movs	r0, #2
 8008cd0:	f7fd fc9a 	bl	8006608 <pl_yellow_LED_count>
						error_mode = 1;
 8008cd4:	4b4e      	ldr	r3, [pc, #312]	; (8008e10 <interrupt_FailSafe+0x1e4>)
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	701a      	strb	r2, [r3, #0]
						clear_Ierror();
 8008cda:	f7fb fe37 	bl	800494c <clear_Ierror>
					}
					if(fabs(straight.velocity - (fusion_speedR+fusion_speedL)/2) >= encoder_PID_error_in && modeacc==1){
 8008cde:	4b50      	ldr	r3, [pc, #320]	; (8008e20 <interrupt_FailSafe+0x1f4>)
 8008ce0:	ed93 7a00 	vldr	s14, [r3]
 8008ce4:	4b4f      	ldr	r3, [pc, #316]	; (8008e24 <interrupt_FailSafe+0x1f8>)
 8008ce6:	edd3 6a00 	vldr	s13, [r3]
 8008cea:	4b4f      	ldr	r3, [pc, #316]	; (8008e28 <interrupt_FailSafe+0x1fc>)
 8008cec:	edd3 7a00 	vldr	s15, [r3]
 8008cf0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8008cf4:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8008cf8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008cfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d00:	eef0 7ae7 	vabs.f32	s15, s15
 8008d04:	ed97 7a03 	vldr	s14, [r7, #12]
 8008d08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d10:	d80d      	bhi.n	8008d2e <interrupt_FailSafe+0x102>
 8008d12:	4b3d      	ldr	r3, [pc, #244]	; (8008e08 <interrupt_FailSafe+0x1dc>)
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d109      	bne.n	8008d2e <interrupt_FailSafe+0x102>
						//pl_DriveMotor_stop();
						pl_FunMotor_stop();
 8008d1a:	f7fe f865 	bl	8006de8 <pl_FunMotor_stop>
						//pl_DriveMotor_standby(OFF);
						pl_yellow_LED_count(4);
 8008d1e:	2004      	movs	r0, #4
 8008d20:	f7fd fc72 	bl	8006608 <pl_yellow_LED_count>
						error_mode = 1;
 8008d24:	4b3a      	ldr	r3, [pc, #232]	; (8008e10 <interrupt_FailSafe+0x1e4>)
 8008d26:	2201      	movs	r2, #1
 8008d28:	701a      	strb	r2, [r3, #0]
						clear_Ierror();
 8008d2a:	f7fb fe0f 	bl	800494c <clear_Ierror>

				}

	}

	if(error_mode==1){
 8008d2e:	4b38      	ldr	r3, [pc, #224]	; (8008e10 <interrupt_FailSafe+0x1e4>)
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d153      	bne.n	8008dde <interrupt_FailSafe+0x1b2>
		record_mode=0;
 8008d36:	4b3d      	ldr	r3, [pc, #244]	; (8008e2c <interrupt_FailSafe+0x200>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	701a      	strb	r2, [r3, #0]
		error_time_count++;
 8008d3c:	4b3c      	ldr	r3, [pc, #240]	; (8008e30 <interrupt_FailSafe+0x204>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	3301      	adds	r3, #1
 8008d42:	4a3b      	ldr	r2, [pc, #236]	; (8008e30 <interrupt_FailSafe+0x204>)
 8008d44:	6013      	str	r3, [r2, #0]
		if(error_time_count<=1000){
 8008d46:	4b3a      	ldr	r3, [pc, #232]	; (8008e30 <interrupt_FailSafe+0x204>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d4e:	dc05      	bgt.n	8008d5c <interrupt_FailSafe+0x130>
			init_WallControl();
 8008d50:	f7fb ff28 	bl	8004ba4 <init_WallControl>
			modeacc=100;//
 8008d54:	4b2c      	ldr	r3, [pc, #176]	; (8008e08 <interrupt_FailSafe+0x1dc>)
 8008d56:	2264      	movs	r2, #100	; 0x64
 8008d58:	701a      	strb	r2, [r3, #0]
 8008d5a:	e009      	b.n	8008d70 <interrupt_FailSafe+0x144>
			//pl_R_DriveMotor_mode(MOTOR_BREAK);
			//pl_L_DriveMotor_mode(MOTOR_BREAK);
		}else{
			pl_DriveMotor_standby(OFF);
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	f7fd ffaf 	bl	8006cc0 <pl_DriveMotor_standby>
			pl_DriveMotor_stop();
 8008d62:	f7fe f813 	bl	8006d8c <pl_DriveMotor_stop>
			pl_FunMotor_stop();
 8008d66:	f7fe f83f 	bl	8006de8 <pl_FunMotor_stop>
			modeacc=0;
 8008d6a:	4b27      	ldr	r3, [pc, #156]	; (8008e08 <interrupt_FailSafe+0x1dc>)
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	701a      	strb	r2, [r3, #0]
		}
					NoWallCountL90 = 4294967295;
 8008d70:	4b30      	ldr	r3, [pc, #192]	; (8008e34 <interrupt_FailSafe+0x208>)
 8008d72:	f04f 32ff 	mov.w	r2, #4294967295
 8008d76:	601a      	str	r2, [r3, #0]
					NoWallCountR90 = 4294967295;
 8008d78:	4b2f      	ldr	r3, [pc, #188]	; (8008e38 <interrupt_FailSafe+0x20c>)
 8008d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d7e:	601a      	str	r2, [r3, #0]
					NoWallCountL45 = 4294967295;
 8008d80:	4b2e      	ldr	r3, [pc, #184]	; (8008e3c <interrupt_FailSafe+0x210>)
 8008d82:	f04f 32ff 	mov.w	r2, #4294967295
 8008d86:	601a      	str	r2, [r3, #0]
					NoWallCountR45 = 4294967295;
 8008d88:	4b2d      	ldr	r3, [pc, #180]	; (8008e40 <interrupt_FailSafe+0x214>)
 8008d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d8e:	601a      	str	r2, [r3, #0]
					NoWallCountL45slant = 4294967295;
 8008d90:	4b2c      	ldr	r3, [pc, #176]	; (8008e44 <interrupt_FailSafe+0x218>)
 8008d92:	f04f 32ff 	mov.w	r2, #4294967295
 8008d96:	601a      	str	r2, [r3, #0]
					NoWallCountR45slant = 4294967295;
 8008d98:	4b2b      	ldr	r3, [pc, #172]	; (8008e48 <interrupt_FailSafe+0x21c>)
 8008d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d9e:	601a      	str	r2, [r3, #0]
					NoWallDisplacementL90 = 100;
 8008da0:	4b2a      	ldr	r3, [pc, #168]	; (8008e4c <interrupt_FailSafe+0x220>)
 8008da2:	4a2b      	ldr	r2, [pc, #172]	; (8008e50 <interrupt_FailSafe+0x224>)
 8008da4:	601a      	str	r2, [r3, #0]
					NoWallDisplacementR90 = 100;
 8008da6:	4b2b      	ldr	r3, [pc, #172]	; (8008e54 <interrupt_FailSafe+0x228>)
 8008da8:	4a29      	ldr	r2, [pc, #164]	; (8008e50 <interrupt_FailSafe+0x224>)
 8008daa:	601a      	str	r2, [r3, #0]
					NoWallDisplacementL45 = 40;
 8008dac:	4b2a      	ldr	r3, [pc, #168]	; (8008e58 <interrupt_FailSafe+0x22c>)
 8008dae:	4a2b      	ldr	r2, [pc, #172]	; (8008e5c <interrupt_FailSafe+0x230>)
 8008db0:	601a      	str	r2, [r3, #0]
					NoWallDisplacementR45 = 40;
 8008db2:	4b2b      	ldr	r3, [pc, #172]	; (8008e60 <interrupt_FailSafe+0x234>)
 8008db4:	4a29      	ldr	r2, [pc, #164]	; (8008e5c <interrupt_FailSafe+0x230>)
 8008db6:	601a      	str	r2, [r3, #0]
					NoWallDisplacementL45slant = 70;
 8008db8:	4b2a      	ldr	r3, [pc, #168]	; (8008e64 <interrupt_FailSafe+0x238>)
 8008dba:	4a2b      	ldr	r2, [pc, #172]	; (8008e68 <interrupt_FailSafe+0x23c>)
 8008dbc:	601a      	str	r2, [r3, #0]
					NoWallDisplacementR45slant = 70;
 8008dbe:	4b2b      	ldr	r3, [pc, #172]	; (8008e6c <interrupt_FailSafe+0x240>)
 8008dc0:	4a29      	ldr	r2, [pc, #164]	; (8008e68 <interrupt_FailSafe+0x23c>)
 8008dc2:	601a      	str	r2, [r3, #0]
					NoWallDisplacementL45slant2 = 70;
 8008dc4:	4b2a      	ldr	r3, [pc, #168]	; (8008e70 <interrupt_FailSafe+0x244>)
 8008dc6:	4a28      	ldr	r2, [pc, #160]	; (8008e68 <interrupt_FailSafe+0x23c>)
 8008dc8:	601a      	str	r2, [r3, #0]
					NoWallDisplacementR45slant2 = 70;
 8008dca:	4b2a      	ldr	r3, [pc, #168]	; (8008e74 <interrupt_FailSafe+0x248>)
 8008dcc:	4a26      	ldr	r2, [pc, #152]	; (8008e68 <interrupt_FailSafe+0x23c>)
 8008dce:	601a      	str	r2, [r3, #0]
					g_acc_flag=4;
 8008dd0:	4b29      	ldr	r3, [pc, #164]	; (8008e78 <interrupt_FailSafe+0x24c>)
 8008dd2:	2204      	movs	r2, #4
 8008dd4:	701a      	strb	r2, [r3, #0]
					g_wallCut_mode = 0;
 8008dd6:	4b29      	ldr	r3, [pc, #164]	; (8008e7c <interrupt_FailSafe+0x250>)
 8008dd8:	2200      	movs	r2, #0
 8008dda:	701a      	strb	r2, [r3, #0]
	}else{
		error_time_count=0;
	}


}
 8008ddc:	e002      	b.n	8008de4 <interrupt_FailSafe+0x1b8>
		error_time_count=0;
 8008dde:	4b14      	ldr	r3, [pc, #80]	; (8008e30 <interrupt_FailSafe+0x204>)
 8008de0:	2200      	movs	r2, #0
 8008de2:	601a      	str	r2, [r3, #0]
}
 8008de4:	bf00      	nop
 8008de6:	3710      	adds	r7, #16
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	200007e8 	.word	0x200007e8
 8008df0:	200007ec 	.word	0x200007ec
 8008df4:	200007f0 	.word	0x200007f0
 8008df8:	200007f4 	.word	0x200007f4
 8008dfc:	200007f8 	.word	0x200007f8
 8008e00:	200007fc 	.word	0x200007fc
 8008e04:	20000800 	.word	0x20000800
 8008e08:	20000508 	.word	0x20000508
 8008e0c:	200007e6 	.word	0x200007e6
 8008e10:	200007e7 	.word	0x200007e7
 8008e14:	200004c4 	.word	0x200004c4
 8008e18:	20000248 	.word	0x20000248
 8008e1c:	20000254 	.word	0x20000254
 8008e20:	200004b8 	.word	0x200004b8
 8008e24:	2000023c 	.word	0x2000023c
 8008e28:	20000238 	.word	0x20000238
 8008e2c:	2000c388 	.word	0x2000c388
 8008e30:	20000804 	.word	0x20000804
 8008e34:	20000598 	.word	0x20000598
 8008e38:	20000594 	.word	0x20000594
 8008e3c:	200005a0 	.word	0x200005a0
 8008e40:	2000059c 	.word	0x2000059c
 8008e44:	200005a8 	.word	0x200005a8
 8008e48:	200005a4 	.word	0x200005a4
 8008e4c:	200005b0 	.word	0x200005b0
 8008e50:	42c80000 	.word	0x42c80000
 8008e54:	200005ac 	.word	0x200005ac
 8008e58:	200005b8 	.word	0x200005b8
 8008e5c:	42200000 	.word	0x42200000
 8008e60:	200005b4 	.word	0x200005b4
 8008e64:	200005c0 	.word	0x200005c0
 8008e68:	428c0000 	.word	0x428c0000
 8008e6c:	200005bc 	.word	0x200005bc
 8008e70:	200005c8 	.word	0x200005c8
 8008e74:	200005c4 	.word	0x200005c4
 8008e78:	200007e4 	.word	0x200007e4
 8008e7c:	20000572 	.word	0x20000572

08008e80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b08a      	sub	sp, #40	; 0x28
 8008e84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e86:	f107 0314 	add.w	r3, r7, #20
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]
 8008e8e:	605a      	str	r2, [r3, #4]
 8008e90:	609a      	str	r2, [r3, #8]
 8008e92:	60da      	str	r2, [r3, #12]
 8008e94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e96:	4b3a      	ldr	r3, [pc, #232]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e9a:	4a39      	ldr	r2, [pc, #228]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008e9c:	f043 0304 	orr.w	r3, r3, #4
 8008ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008ea2:	4b37      	ldr	r3, [pc, #220]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ea6:	f003 0304 	and.w	r3, r3, #4
 8008eaa:	613b      	str	r3, [r7, #16]
 8008eac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008eae:	4b34      	ldr	r3, [pc, #208]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eb2:	4a33      	ldr	r2, [pc, #204]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008eb4:	f043 0320 	orr.w	r3, r3, #32
 8008eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008eba:	4b31      	ldr	r3, [pc, #196]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ebe:	f003 0320 	and.w	r3, r3, #32
 8008ec2:	60fb      	str	r3, [r7, #12]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ec6:	4b2e      	ldr	r3, [pc, #184]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eca:	4a2d      	ldr	r2, [pc, #180]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ecc:	f043 0301 	orr.w	r3, r3, #1
 8008ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008ed2:	4b2b      	ldr	r3, [pc, #172]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ed6:	f003 0301 	and.w	r3, r3, #1
 8008eda:	60bb      	str	r3, [r7, #8]
 8008edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ede:	4b28      	ldr	r3, [pc, #160]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ee2:	4a27      	ldr	r2, [pc, #156]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008ee4:	f043 0302 	orr.w	r3, r3, #2
 8008ee8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008eea:	4b25      	ldr	r3, [pc, #148]	; (8008f80 <MX_GPIO_Init+0x100>)
 8008eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	607b      	str	r3, [r7, #4]
 8008ef4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_L_CWCCW_Pin|BLUE_R_LED_Pin|SENSOR_LED3_Pin|GYRO_CS_Pin
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f24e 0150 	movw	r1, #57424	; 0xe050
 8008efc:	4821      	ldr	r0, [pc, #132]	; (8008f84 <MX_GPIO_Init+0x104>)
 8008efe:	f004 fd7f 	bl	800da00 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSOR_LED2_Pin|LED2_Pin|LED1_Pin|ENCODER_L_CS_Pin, GPIO_PIN_RESET);
 8008f02:	2200      	movs	r2, #0
 8008f04:	f648 1110 	movw	r1, #35088	; 0x8910
 8008f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008f0c:	f004 fd78 	bl	800da00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SENSOR_LED1_Pin|BLUE_L_LED_Pin|LED8_Pin|LED7_Pin
 8008f10:	2200      	movs	r2, #0
 8008f12:	f64e 4196 	movw	r1, #60566	; 0xec96
 8008f16:	481c      	ldr	r0, [pc, #112]	; (8008f88 <MX_GPIO_Init+0x108>)
 8008f18:	f004 fd72 	bl	800da00 <HAL_GPIO_WritePin>
                          |LED6_Pin|LED5_Pin|LED4_Pin|ENCODER_R_CS_Pin
                          |MOTOR_R_CWCCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = MOTOR_L_CWCCW_Pin|BLUE_R_LED_Pin|SENSOR_LED3_Pin|GYRO_CS_Pin
 8008f1c:	f24e 0350 	movw	r3, #57424	; 0xe050
 8008f20:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f22:	2301      	movs	r3, #1
 8008f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f26:	2300      	movs	r3, #0
 8008f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f2e:	f107 0314 	add.w	r3, r7, #20
 8008f32:	4619      	mov	r1, r3
 8008f34:	4813      	ldr	r0, [pc, #76]	; (8008f84 <MX_GPIO_Init+0x104>)
 8008f36:	f004 fbe1 	bl	800d6fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SENSOR_LED2_Pin|LED2_Pin|LED1_Pin|ENCODER_L_CS_Pin;
 8008f3a:	f648 1310 	movw	r3, #35088	; 0x8910
 8008f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f40:	2301      	movs	r3, #1
 8008f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f44:	2300      	movs	r3, #0
 8008f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f4c:	f107 0314 	add.w	r3, r7, #20
 8008f50:	4619      	mov	r1, r3
 8008f52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008f56:	f004 fbd1 	bl	800d6fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = SENSOR_LED1_Pin|BLUE_L_LED_Pin|LED8_Pin|LED7_Pin
 8008f5a:	f64e 4396 	movw	r3, #60566	; 0xec96
 8008f5e:	617b      	str	r3, [r7, #20]
                          |LED6_Pin|LED5_Pin|LED4_Pin|ENCODER_R_CS_Pin
                          |MOTOR_R_CWCCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f60:	2301      	movs	r3, #1
 8008f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f64:	2300      	movs	r3, #0
 8008f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f6c:	f107 0314 	add.w	r3, r7, #20
 8008f70:	4619      	mov	r1, r3
 8008f72:	4805      	ldr	r0, [pc, #20]	; (8008f88 <MX_GPIO_Init+0x108>)
 8008f74:	f004 fbc2 	bl	800d6fc <HAL_GPIO_Init>

}
 8008f78:	bf00      	nop
 8008f7a:	3728      	adds	r7, #40	; 0x28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	40021000 	.word	0x40021000
 8008f84:	48000800 	.word	0x48000800
 8008f88:	48000400 	.word	0x48000400

08008f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008f8c:	b590      	push	{r4, r7, lr}
 8008f8e:	b087      	sub	sp, #28
 8008f90:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008f92:	f001 fd70 	bl	800aa76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008f96:	f000 f8a7 	bl	80090e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_DMA_Init();
 8008f9a:	f7ff fdd5 	bl	8008b48 <MX_DMA_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008f9e:	f7ff ff6f 	bl	8008e80 <MX_GPIO_Init>
  MX_ADC1_Init();
 8008fa2:	f7fe f9cf 	bl	8007344 <MX_ADC1_Init>
  MX_SPI1_Init();
 8008fa6:	f001 f811 	bl	8009fcc <MX_SPI1_Init>
  MX_TIM6_Init();
 8008faa:	f001 fa81 	bl	800a4b0 <MX_TIM6_Init>
  MX_TIM8_Init();
 8008fae:	f001 fab5 	bl	800a51c <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8008fb2:	f001 fc93 	bl	800a8dc <MX_USART1_UART_Init>
  MX_DMA_Init();
 8008fb6:	f7ff fdc7 	bl	8008b48 <MX_DMA_Init>
  MX_SPI3_Init();
 8008fba:	f001 f845 	bl	800a048 <MX_SPI3_Init>
  MX_TIM16_Init();
 8008fbe:	f001 fb4d 	bl	800a65c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  pl_timer_init();
 8008fc2:	f7fe f8fd 	bl	80071c0 <pl_timer_init>
  pl_gyro_init();
 8008fc6:	f7fd fd77 	bl	8006ab8 <pl_gyro_init>
  pl_sensor_init();
 8008fca:	f7fd ff3d 	bl	8006e48 <pl_sensor_init>
  reset_distance();
 8008fce:	f7f7 ffe5 	bl	8000f9c <reset_distance>
  reset_gyro();
 8008fd2:	f7f8 fc15 	bl	8001800 <reset_gyro>
  reset_speed();
 8008fd6:	f7f8 f81f 	bl	8001018 <reset_speed>
  record_reset();
 8008fda:	f000 fe47 	bl	8009c6c <record_reset>
  pl_motor_init();
 8008fde:	f7fd fe49 	bl	8006c74 <pl_motor_init>
  PID_Init();
 8008fe2:	f7fb fc77 	bl	80048d4 <PID_Init>
  init_WallControl();
 8008fe6:	f7fb fddd 	bl	8004ba4 <init_WallControl>
  Control_mode_Init();
 8008fea:	f7f8 ff6b 	bl	8001ec4 <Control_mode_Init>
  init_FailSafe();
 8008fee:	f7ff fddd 	bl	8008bac <init_FailSafe>

	//uint8_t hello[] = "Hello World\n\r";
  //float PI=3.14;
  //uint8_t hoge = 3;
  int mode=0;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
	printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8008ff6:	4b37      	ldr	r3, [pc, #220]	; (80090d4 <main+0x148>)
 8008ff8:	881b      	ldrh	r3, [r3, #0]
 8008ffa:	4619      	mov	r1, r3
							g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8008ffc:	4b35      	ldr	r3, [pc, #212]	; (80090d4 <main+0x148>)
 8008ffe:	885b      	ldrh	r3, [r3, #2]
	printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8009000:	4618      	mov	r0, r3
							g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8009002:	4b34      	ldr	r3, [pc, #208]	; (80090d4 <main+0x148>)
 8009004:	889b      	ldrh	r3, [r3, #4]
	printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8009006:	461c      	mov	r4, r3
							g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8009008:	4b32      	ldr	r3, [pc, #200]	; (80090d4 <main+0x148>)
 800900a:	88db      	ldrh	r3, [r3, #6]
	printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 800900c:	461a      	mov	r2, r3
							g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 800900e:	4b31      	ldr	r3, [pc, #196]	; (80090d4 <main+0x148>)
 8009010:	891b      	ldrh	r3, [r3, #8]
	printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8009012:	9301      	str	r3, [sp, #4]
 8009014:	9200      	str	r2, [sp, #0]
 8009016:	4623      	mov	r3, r4
 8009018:	4602      	mov	r2, r0
 800901a:	482f      	ldr	r0, [pc, #188]	; (80090d8 <main+0x14c>)
 800901c:	f009 fa86 	bl	801252c <iprintf>
	printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8009020:	4b2e      	ldr	r3, [pc, #184]	; (80090dc <main+0x150>)
 8009022:	881b      	ldrh	r3, [r3, #0]
 8009024:	4619      	mov	r1, r3
							g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8009026:	4b2d      	ldr	r3, [pc, #180]	; (80090dc <main+0x150>)
 8009028:	885b      	ldrh	r3, [r3, #2]
	printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 800902a:	4618      	mov	r0, r3
							g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 800902c:	4b2b      	ldr	r3, [pc, #172]	; (80090dc <main+0x150>)
 800902e:	889b      	ldrh	r3, [r3, #4]
	printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8009030:	461c      	mov	r4, r3
							g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8009032:	4b2a      	ldr	r3, [pc, #168]	; (80090dc <main+0x150>)
 8009034:	88db      	ldrh	r3, [r3, #6]
	printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8009036:	461a      	mov	r2, r3
							g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8009038:	4b28      	ldr	r3, [pc, #160]	; (80090dc <main+0x150>)
 800903a:	891b      	ldrh	r3, [r3, #8]
	printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 800903c:	9301      	str	r3, [sp, #4]
 800903e:	9200      	str	r2, [sp, #0]
 8009040:	4623      	mov	r3, r4
 8009042:	4602      	mov	r2, r0
 8009044:	4826      	ldr	r0, [pc, #152]	; (80090e0 <main+0x154>)
 8009046:	f009 fa71 	bl	801252c <iprintf>
	battcheak();
 800904a:	f7f8 fde5 	bl	8001c18 <battcheak>

//cheak
	int yellow_count=1;
 800904e:	2301      	movs	r3, #1
 8009050:	60bb      	str	r3, [r7, #8]
	for(int i=0;i<8;i++){
 8009052:	2300      	movs	r3, #0
 8009054:	607b      	str	r3, [r7, #4]
 8009056:	e00d      	b.n	8009074 <main+0xe8>
		pl_yellow_LED_count(yellow_count);
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	b2db      	uxtb	r3, r3
 800905c:	4618      	mov	r0, r3
 800905e:	f7fd fad3 	bl	8006608 <pl_yellow_LED_count>
		HAL_Delay(50);
 8009062:	2032      	movs	r0, #50	; 0x32
 8009064:	f001 fd78 	bl	800ab58 <HAL_Delay>
		yellow_count=yellow_count*2;
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	005b      	lsls	r3, r3, #1
 800906c:	60bb      	str	r3, [r7, #8]
	for(int i=0;i<8;i++){
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	3301      	adds	r3, #1
 8009072:	607b      	str	r3, [r7, #4]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2b07      	cmp	r3, #7
 8009078:	ddee      	ble.n	8009058 <main+0xcc>
	}
	for(int i=0;i<9;i++){
 800907a:	2300      	movs	r3, #0
 800907c:	603b      	str	r3, [r7, #0]
 800907e:	e00f      	b.n	80090a0 <main+0x114>
			pl_yellow_LED_count(yellow_count);
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	b2db      	uxtb	r3, r3
 8009084:	4618      	mov	r0, r3
 8009086:	f7fd fabf 	bl	8006608 <pl_yellow_LED_count>
			HAL_Delay(50);
 800908a:	2032      	movs	r0, #50	; 0x32
 800908c:	f001 fd64 	bl	800ab58 <HAL_Delay>
			yellow_count=yellow_count/2;
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	0fda      	lsrs	r2, r3, #31
 8009094:	4413      	add	r3, r2
 8009096:	105b      	asrs	r3, r3, #1
 8009098:	60bb      	str	r3, [r7, #8]
	for(int i=0;i<9;i++){
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	3301      	adds	r3, #1
 800909e:	603b      	str	r3, [r7, #0]
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	2b08      	cmp	r3, #8
 80090a4:	ddec      	ble.n	8009080 <main+0xf4>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  		mode=mode_decision(mode);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	4618      	mov	r0, r3
 80090ac:	f000 f86c 	bl	8009188 <mode_decision>
 80090b0:	4603      	mov	r3, r0
 80090b2:	60fb      	str	r3, [r7, #12]
//	  		clear_Ierror();
	  		reset_distance();
 80090b4:	f7f7 ff72 	bl	8000f9c <reset_distance>
	  		reset_gyro();
 80090b8:	f7f8 fba2 	bl	8001800 <reset_gyro>
	  		reset_speed();
 80090bc:	f7f7 ffac 	bl	8001018 <reset_speed>

	  		mode_execution(mode);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	4618      	mov	r0, r3
 80090c6:	f000 f959 	bl	800937c <mode_execution>

	  		error_mode = 0;
 80090ca:	4b06      	ldr	r3, [pc, #24]	; (80090e4 <main+0x158>)
 80090cc:	2200      	movs	r2, #0
 80090ce:	701a      	strb	r2, [r3, #0]
	  		mode=mode_decision(mode);
 80090d0:	e7e9      	b.n	80090a6 <main+0x11a>
 80090d2:	bf00      	nop
 80090d4:	200006ec 	.word	0x200006ec
 80090d8:	08014bf8 	.word	0x08014bf8
 80090dc:	200006f8 	.word	0x200006f8
 80090e0:	08014c24 	.word	0x08014c24
 80090e4:	200007e7 	.word	0x200007e7

080090e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b094      	sub	sp, #80	; 0x50
 80090ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80090ee:	f107 0318 	add.w	r3, r7, #24
 80090f2:	2238      	movs	r2, #56	; 0x38
 80090f4:	2100      	movs	r1, #0
 80090f6:	4618      	mov	r0, r3
 80090f8:	f008 fda6 	bl	8011c48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80090fc:	1d3b      	adds	r3, r7, #4
 80090fe:	2200      	movs	r2, #0
 8009100:	601a      	str	r2, [r3, #0]
 8009102:	605a      	str	r2, [r3, #4]
 8009104:	609a      	str	r2, [r3, #8]
 8009106:	60da      	str	r2, [r3, #12]
 8009108:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800910a:	2000      	movs	r0, #0
 800910c:	f004 fc90 	bl	800da30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009110:	2301      	movs	r3, #1
 8009112:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009114:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009118:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800911a:	2302      	movs	r3, #2
 800911c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800911e:	2303      	movs	r3, #3
 8009120:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8009122:	2304      	movs	r3, #4
 8009124:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8009126:	2355      	movs	r3, #85	; 0x55
 8009128:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800912a:	2302      	movs	r3, #2
 800912c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800912e:	2302      	movs	r3, #2
 8009130:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009132:	2302      	movs	r3, #2
 8009134:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009136:	f107 0318 	add.w	r3, r7, #24
 800913a:	4618      	mov	r0, r3
 800913c:	f004 fd2c 	bl	800db98 <HAL_RCC_OscConfig>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d001      	beq.n	800914a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8009146:	f000 f81a 	bl	800917e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800914a:	230f      	movs	r3, #15
 800914c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800914e:	2303      	movs	r3, #3
 8009150:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009152:	2300      	movs	r3, #0
 8009154:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009156:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800915a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800915c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8009160:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009162:	1d3b      	adds	r3, r7, #4
 8009164:	2104      	movs	r1, #4
 8009166:	4618      	mov	r0, r3
 8009168:	f005 f82e 	bl	800e1c8 <HAL_RCC_ClockConfig>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d001      	beq.n	8009176 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8009172:	f000 f804 	bl	800917e <Error_Handler>
  }
}
 8009176:	bf00      	nop
 8009178:	3750      	adds	r7, #80	; 0x50
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800917e:	b480      	push	{r7}
 8009180:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009182:	b672      	cpsid	i
}
 8009184:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009186:	e7fe      	b.n	8009186 <Error_Handler+0x8>

08009188 <mode_decision>:
#include "fail_safe.h"




unsigned char mode_decision(unsigned char now_mode){
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	4603      	mov	r3, r0
 8009190:	71fb      	strb	r3, [r7, #7]

unsigned char main_modeR=0;
 8009192:	2300      	movs	r3, #0
 8009194:	73fb      	strb	r3, [r7, #15]
unsigned char main_modeL=0;
 8009196:	2300      	movs	r3, #0
 8009198:	73bb      	strb	r3, [r7, #14]
unsigned char main_mode=0;
 800919a:	2300      	movs	r3, #0
 800919c:	737b      	strb	r3, [r7, #13]
float dis8 =10;
 800919e:	4b71      	ldr	r3, [pc, #452]	; (8009364 <mode_decision+0x1dc>)
 80091a0:	60bb      	str	r3, [r7, #8]
main_modeR=now_mode & 0x0F;
 80091a2:	79fb      	ldrb	r3, [r7, #7]
 80091a4:	f003 030f 	and.w	r3, r3, #15
 80091a8:	73fb      	strb	r3, [r7, #15]
main_modeL=now_mode >> 4;
 80091aa:	79fb      	ldrb	r3, [r7, #7]
 80091ac:	091b      	lsrs	r3, r3, #4
 80091ae:	73bb      	strb	r3, [r7, #14]

	pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 80091b0:	7bbb      	ldrb	r3, [r7, #14]
 80091b2:	011b      	lsls	r3, r3, #4
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	7bfb      	ldrb	r3, [r7, #15]
 80091b8:	4413      	add	r3, r2
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	4618      	mov	r0, r3
 80091be:	f7fd fa23 	bl	8006608 <pl_yellow_LED_count>
			//pl_play_oneSound(main_modeR);
			//*************************************************************************
			while (angle_speedx <= 400) {
 80091c2:	e07f      	b.n	80092c4 <mode_decision+0x13c>
				HAL_Delay(1);
 80091c4:	2001      	movs	r0, #1
 80091c6:	f001 fcc7 	bl	800ab58 <HAL_Delay>
				if (E_distanceR >= dis8) {
 80091ca:	4b67      	ldr	r3, [pc, #412]	; (8009368 <mode_decision+0x1e0>)
 80091cc:	edd3 7a00 	vldr	s15, [r3]
 80091d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80091d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80091d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091dc:	d813      	bhi.n	8009206 <mode_decision+0x7e>
					if (main_modeR == 15) {
 80091de:	7bfb      	ldrb	r3, [r7, #15]
 80091e0:	2b0f      	cmp	r3, #15
 80091e2:	d102      	bne.n	80091ea <mode_decision+0x62>
						main_modeR = 0;
 80091e4:	2300      	movs	r3, #0
 80091e6:	73fb      	strb	r3, [r7, #15]
 80091e8:	e002      	b.n	80091f0 <mode_decision+0x68>
					} else {
						main_modeR++;
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	3301      	adds	r3, #1
 80091ee:	73fb      	strb	r3, [r7, #15]
					}
					reset_distance();
 80091f0:	f7f7 fed4 	bl	8000f9c <reset_distance>

					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 80091f4:	7bbb      	ldrb	r3, [r7, #14]
 80091f6:	011b      	lsls	r3, r3, #4
 80091f8:	b2da      	uxtb	r2, r3
 80091fa:	7bfb      	ldrb	r3, [r7, #15]
 80091fc:	4413      	add	r3, r2
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	4618      	mov	r0, r3
 8009202:	f7fd fa01 	bl	8006608 <pl_yellow_LED_count>
				}
				if (E_distanceR <= -dis8) {
 8009206:	edd7 7a02 	vldr	s15, [r7, #8]
 800920a:	eeb1 7a67 	vneg.f32	s14, s15
 800920e:	4b56      	ldr	r3, [pc, #344]	; (8009368 <mode_decision+0x1e0>)
 8009210:	edd3 7a00 	vldr	s15, [r3]
 8009214:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800921c:	db13      	blt.n	8009246 <mode_decision+0xbe>
					if (main_modeR == 0) {
 800921e:	7bfb      	ldrb	r3, [r7, #15]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d102      	bne.n	800922a <mode_decision+0xa2>
						main_modeR = 15;
 8009224:	230f      	movs	r3, #15
 8009226:	73fb      	strb	r3, [r7, #15]
 8009228:	e002      	b.n	8009230 <mode_decision+0xa8>
					} else {
						main_modeR = main_modeR - 1;
 800922a:	7bfb      	ldrb	r3, [r7, #15]
 800922c:	3b01      	subs	r3, #1
 800922e:	73fb      	strb	r3, [r7, #15]
					}
					reset_distance();
 8009230:	f7f7 feb4 	bl	8000f9c <reset_distance>
					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8009234:	7bbb      	ldrb	r3, [r7, #14]
 8009236:	011b      	lsls	r3, r3, #4
 8009238:	b2da      	uxtb	r2, r3
 800923a:	7bfb      	ldrb	r3, [r7, #15]
 800923c:	4413      	add	r3, r2
 800923e:	b2db      	uxtb	r3, r3
 8009240:	4618      	mov	r0, r3
 8009242:	f7fd f9e1 	bl	8006608 <pl_yellow_LED_count>
				}
				if (E_distanceL >= dis8) {
 8009246:	4b49      	ldr	r3, [pc, #292]	; (800936c <mode_decision+0x1e4>)
 8009248:	edd3 7a00 	vldr	s15, [r3]
 800924c:	ed97 7a02 	vldr	s14, [r7, #8]
 8009250:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009258:	d813      	bhi.n	8009282 <mode_decision+0xfa>
					if (main_modeL == 15) {
 800925a:	7bbb      	ldrb	r3, [r7, #14]
 800925c:	2b0f      	cmp	r3, #15
 800925e:	d102      	bne.n	8009266 <mode_decision+0xde>
						main_modeL = 0;
 8009260:	2300      	movs	r3, #0
 8009262:	73bb      	strb	r3, [r7, #14]
 8009264:	e002      	b.n	800926c <mode_decision+0xe4>
					} else {
						main_modeL = main_modeL + 1;
 8009266:	7bbb      	ldrb	r3, [r7, #14]
 8009268:	3301      	adds	r3, #1
 800926a:	73bb      	strb	r3, [r7, #14]
					}
					reset_distance();
 800926c:	f7f7 fe96 	bl	8000f9c <reset_distance>
					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8009270:	7bbb      	ldrb	r3, [r7, #14]
 8009272:	011b      	lsls	r3, r3, #4
 8009274:	b2da      	uxtb	r2, r3
 8009276:	7bfb      	ldrb	r3, [r7, #15]
 8009278:	4413      	add	r3, r2
 800927a:	b2db      	uxtb	r3, r3
 800927c:	4618      	mov	r0, r3
 800927e:	f7fd f9c3 	bl	8006608 <pl_yellow_LED_count>
				}
				if (E_distanceL <= -dis8) {
 8009282:	edd7 7a02 	vldr	s15, [r7, #8]
 8009286:	eeb1 7a67 	vneg.f32	s14, s15
 800928a:	4b38      	ldr	r3, [pc, #224]	; (800936c <mode_decision+0x1e4>)
 800928c:	edd3 7a00 	vldr	s15, [r3]
 8009290:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009298:	da00      	bge.n	800929c <mode_decision+0x114>
 800929a:	e013      	b.n	80092c4 <mode_decision+0x13c>
					if (main_modeL == 0) {
 800929c:	7bbb      	ldrb	r3, [r7, #14]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d102      	bne.n	80092a8 <mode_decision+0x120>
						main_modeL = 15;
 80092a2:	230f      	movs	r3, #15
 80092a4:	73bb      	strb	r3, [r7, #14]
 80092a6:	e002      	b.n	80092ae <mode_decision+0x126>
					} else {
						main_modeL = main_modeL - 1;
 80092a8:	7bbb      	ldrb	r3, [r7, #14]
 80092aa:	3b01      	subs	r3, #1
 80092ac:	73bb      	strb	r3, [r7, #14]
					}
					reset_distance();
 80092ae:	f7f7 fe75 	bl	8000f9c <reset_distance>
					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 80092b2:	7bbb      	ldrb	r3, [r7, #14]
 80092b4:	011b      	lsls	r3, r3, #4
 80092b6:	b2da      	uxtb	r2, r3
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	4413      	add	r3, r2
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	4618      	mov	r0, r3
 80092c0:	f7fd f9a2 	bl	8006608 <pl_yellow_LED_count>
			while (angle_speedx <= 400) {
 80092c4:	4b2a      	ldr	r3, [pc, #168]	; (8009370 <mode_decision+0x1e8>)
 80092c6:	edd3 7a00 	vldr	s15, [r3]
 80092ca:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8009374 <mode_decision+0x1ec>
 80092ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d6:	f67f af75 	bls.w	80091c4 <mode_decision+0x3c>
				}
				//main_mode=main_modeL << 4 | main_modeR;
	//printf("main_mode=%x L=%x R=%x\n",main_mode,main_modeL,main_modeR);

			}
			pl_yellow_LED_on();
 80092da:	f7fd f95b 	bl	8006594 <pl_yellow_LED_on>
			pl_r_blue_LED(ON);
 80092de:	2001      	movs	r0, #1
 80092e0:	f7fd fa42 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 80092e4:	2001      	movs	r0, #1
 80092e6:	f7fd fa51 	bl	800678c <pl_l_blue_LED>
			HAL_Delay(1000);
 80092ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80092ee:	f001 fc33 	bl	800ab58 <HAL_Delay>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {	//
 80092f2:	e011      	b.n	8009318 <mode_decision+0x190>

				if (angle_speedx >= 400) {
 80092f4:	4b1e      	ldr	r3, [pc, #120]	; (8009370 <mode_decision+0x1e8>)
 80092f6:	edd3 7a00 	vldr	s15, [r3]
 80092fa:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8009374 <mode_decision+0x1ec>
 80092fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009306:	db04      	blt.n	8009312 <mode_decision+0x18a>
					main_modeL = 0;
 8009308:	2300      	movs	r3, #0
 800930a:	73bb      	strb	r3, [r7, #14]
					main_modeR = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	73fb      	strb	r3, [r7, #15]
					break;
 8009310:	e013      	b.n	800933a <mode_decision+0x1b2>
				}
				HAL_Delay(1);
 8009312:	2001      	movs	r0, #1
 8009314:	f001 fc20 	bl	800ab58 <HAL_Delay>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {	//
 8009318:	4b17      	ldr	r3, [pc, #92]	; (8009378 <mode_decision+0x1f0>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009320:	dde8      	ble.n	80092f4 <mode_decision+0x16c>
 8009322:	4b15      	ldr	r3, [pc, #84]	; (8009378 <mode_decision+0x1f0>)
 8009324:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009328:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800932c:	dde2      	ble.n	80092f4 <mode_decision+0x16c>
 800932e:	4b12      	ldr	r3, [pc, #72]	; (8009378 <mode_decision+0x1f0>)
 8009330:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8009334:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009338:	dddc      	ble.n	80092f4 <mode_decision+0x16c>
			}
			pl_r_blue_LED(OFF);
 800933a:	2000      	movs	r0, #0
 800933c:	f7fd fa14 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 8009340:	2000      	movs	r0, #0
 8009342:	f7fd fa23 	bl	800678c <pl_l_blue_LED>
			pl_yellow_LED_off();
 8009346:	f7fd f8eb 	bl	8006520 <pl_yellow_LED_off>

			main_mode=main_modeL << 4 | main_modeR;
 800934a:	7bbb      	ldrb	r3, [r7, #14]
 800934c:	011b      	lsls	r3, r3, #4
 800934e:	b25a      	sxtb	r2, r3
 8009350:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009354:	4313      	orrs	r3, r2
 8009356:	b25b      	sxtb	r3, r3
 8009358:	737b      	strb	r3, [r7, #13]

return main_mode;
 800935a:	7b7b      	ldrb	r3, [r7, #13]
}
 800935c:	4618      	mov	r0, r3
 800935e:	3710      	adds	r7, #16
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	41200000 	.word	0x41200000
 8009368:	20000204 	.word	0x20000204
 800936c:	20000200 	.word	0x20000200
 8009370:	20000250 	.word	0x20000250
 8009374:	43c80000 	.word	0x43c80000
 8009378:	20000298 	.word	0x20000298

0800937c <mode_execution>:


void mode_execution(unsigned char now_mode){
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	4603      	mov	r3, r0
 8009384:	71fb      	strb	r3, [r7, #7]

unsigned char main_modeR=0;
 8009386:	2300      	movs	r3, #0
 8009388:	73fb      	strb	r3, [r7, #15]
unsigned char main_modeL=0;
 800938a:	2300      	movs	r3, #0
 800938c:	73bb      	strb	r3, [r7, #14]

main_modeR=now_mode & 0x0F;
 800938e:	79fb      	ldrb	r3, [r7, #7]
 8009390:	f003 030f 	and.w	r3, r3, #15
 8009394:	73fb      	strb	r3, [r7, #15]
main_modeL=now_mode >> 4;
 8009396:	79fb      	ldrb	r3, [r7, #7]
 8009398:	091b      	lsrs	r3, r3, #4
 800939a:	73bb      	strb	r3, [r7, #14]


switch (main_modeL) {
 800939c:	7bbb      	ldrb	r3, [r7, #14]
 800939e:	2b0f      	cmp	r3, #15
 80093a0:	d82d      	bhi.n	80093fe <mode_execution+0x82>
 80093a2:	a201      	add	r2, pc, #4	; (adr r2, 80093a8 <mode_execution+0x2c>)
 80093a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a8:	080093e9 	.word	0x080093e9
 80093ac:	080093fd 	.word	0x080093fd
 80093b0:	080093fd 	.word	0x080093fd
 80093b4:	080093f3 	.word	0x080093f3
 80093b8:	080093fd 	.word	0x080093fd
 80093bc:	080093fd 	.word	0x080093fd
 80093c0:	080093fd 	.word	0x080093fd
 80093c4:	080093fd 	.word	0x080093fd
 80093c8:	080093fd 	.word	0x080093fd
 80093cc:	080093fd 	.word	0x080093fd
 80093d0:	080093fd 	.word	0x080093fd
 80093d4:	080093fd 	.word	0x080093fd
 80093d8:	080093fd 	.word	0x080093fd
 80093dc:	080093fd 	.word	0x080093fd
 80093e0:	080093fd 	.word	0x080093fd
 80093e4:	080093fd 	.word	0x080093fd
	case 0b0000://PL1
		mode_PLtest(main_modeR);
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 f80c 	bl	8009408 <mode_PLtest>
	break;
 80093f0:	e005      	b.n	80093fe <mode_execution+0x82>

	break;
	case 0b0010://2
	break;
	case 0b0011:
		mode_Tuning0(main_modeR);
 80093f2:	7bfb      	ldrb	r3, [r7, #15]
 80093f4:	4618      	mov	r0, r3
 80093f6:	f000 f97b 	bl	80096f0 <mode_Tuning0>
	break;
 80093fa:	e000      	b.n	80093fe <mode_execution+0x82>
	break;
 80093fc:	bf00      	nop
	case 0b1110:
	break;
	case 0b1111:
	break;
}
}
 80093fe:	bf00      	nop
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop

08009408 <mode_PLtest>:



void mode_PLtest(unsigned char main_modeR) {
 8009408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800940c:	b090      	sub	sp, #64	; 0x40
 800940e:	af0a      	add	r7, sp, #40	; 0x28
 8009410:	4603      	mov	r3, r0
 8009412:	75fb      	strb	r3, [r7, #23]

	switch (main_modeR) {
 8009414:	7dfb      	ldrb	r3, [r7, #23]
 8009416:	2b0f      	cmp	r3, #15
 8009418:	f200 8159 	bhi.w	80096ce <mode_PLtest+0x2c6>
 800941c:	a201      	add	r2, pc, #4	; (adr r2, 8009424 <mode_PLtest+0x1c>)
 800941e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009422:	bf00      	nop
 8009424:	080096cd 	.word	0x080096cd
 8009428:	08009465 	.word	0x08009465
 800942c:	08009497 	.word	0x08009497
 8009430:	08009513 	.word	0x08009513
 8009434:	08009577 	.word	0x08009577
 8009438:	080096cf 	.word	0x080096cf
 800943c:	080096cf 	.word	0x080096cf
 8009440:	080096cf 	.word	0x080096cf
 8009444:	080096cf 	.word	0x080096cf
 8009448:	080095f7 	.word	0x080095f7
 800944c:	0800965f 	.word	0x0800965f
 8009450:	080096cf 	.word	0x080096cf
 8009454:	080096cf 	.word	0x080096cf
 8009458:	080096cf 	.word	0x080096cf
 800945c:	080096cf 	.word	0x080096cf
 8009460:	080096c7 	.word	0x080096c7
	case 0b0000:
		//error
		break;
	case 0b0001:	//sensor
		while (1) {
			printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor[0][0],
 8009464:	4b9c      	ldr	r3, [pc, #624]	; (80096d8 <mode_PLtest+0x2d0>)
 8009466:	6819      	ldr	r1, [r3, #0]
 8009468:	4b9b      	ldr	r3, [pc, #620]	; (80096d8 <mode_PLtest+0x2d0>)
 800946a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800946c:	4b9a      	ldr	r3, [pc, #616]	; (80096d8 <mode_PLtest+0x2d0>)
 800946e:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
 8009472:	4b99      	ldr	r3, [pc, #612]	; (80096d8 <mode_PLtest+0x2d0>)
 8009474:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8009478:	4a97      	ldr	r2, [pc, #604]	; (80096d8 <mode_PLtest+0x2d0>)
 800947a:	f8d2 2140 	ldr.w	r2, [r2, #320]	; 0x140
 800947e:	9201      	str	r2, [sp, #4]
 8009480:	9300      	str	r3, [sp, #0]
 8009482:	4623      	mov	r3, r4
 8009484:	4602      	mov	r2, r0
 8009486:	4895      	ldr	r0, [pc, #596]	; (80096dc <mode_PLtest+0x2d4>)
 8009488:	f009 f850 	bl	801252c <iprintf>
					g_sensor[1][0], g_sensor[2][0], g_sensor[3][0],
					g_sensor[4][0]);
			wait_ms(500);
 800948c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009490:	f7fd fed6 	bl	8007240 <wait_ms>
			printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor[0][0],
 8009494:	e7e6      	b.n	8009464 <mode_PLtest+0x5c>
		}
		break;
	case 0b0010:	//encoder
		pl_r_blue_LED(ON);
 8009496:	2001      	movs	r0, #1
 8009498:	f7fd f966 	bl	8006768 <pl_r_blue_LED>
		pl_l_blue_LED(ON);
 800949c:	2001      	movs	r0, #1
 800949e:	f7fd f975 	bl	800678c <pl_l_blue_LED>
		record_mode = 1;
 80094a2:	4b8f      	ldr	r3, [pc, #572]	; (80096e0 <mode_PLtest+0x2d8>)
 80094a4:	2201      	movs	r2, #1
 80094a6:	701a      	strb	r2, [r3, #0]
		pl_DriveMotor_duty(500, 500);
 80094a8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80094ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80094b0:	f7fd fc7a 	bl	8006da8 <pl_DriveMotor_duty>
		pl_R_DriveMotor_mode(MOTOR_FRONT);
 80094b4:	2001      	movs	r0, #1
 80094b6:	f7fd fc35 	bl	8006d24 <pl_R_DriveMotor_mode>
		pl_L_DriveMotor_mode(MOTOR_FRONT);
 80094ba:	2001      	movs	r0, #1
 80094bc:	f7fd fc0a 	bl	8006cd4 <pl_L_DriveMotor_mode>
		pl_DriveMotor_start();
 80094c0:	f7fd fc56 	bl	8006d70 <pl_DriveMotor_start>
		wait_ms(2500);
 80094c4:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80094c8:	f7fd feba 	bl	8007240 <wait_ms>
		pl_DriveMotor_stop();
 80094cc:	f7fd fc5e 	bl	8006d8c <pl_DriveMotor_stop>
		pl_r_blue_LED(OFF);
 80094d0:	2000      	movs	r0, #0
 80094d2:	f7fd f949 	bl	8006768 <pl_r_blue_LED>
		pl_l_blue_LED(OFF);
 80094d6:	2000      	movs	r0, #0
 80094d8:	f7fd f958 	bl	800678c <pl_l_blue_LED>
		record_mode = 0;
 80094dc:	4b80      	ldr	r3, [pc, #512]	; (80096e0 <mode_PLtest+0x2d8>)
 80094de:	2200      	movs	r2, #0
 80094e0:	701a      	strb	r2, [r3, #0]
		while (g_sensor[0][0] <= SENSOR_FINGER_0
 80094e2:	e002      	b.n	80094ea <mode_PLtest+0xe2>
				|| g_sensor[2][0] <= SENSOR_FINGER_2
				|| g_sensor[4][0] <= SENSOR_FINGER_4) {
			wait_ms(1);
 80094e4:	2001      	movs	r0, #1
 80094e6:	f7fd feab 	bl	8007240 <wait_ms>
		while (g_sensor[0][0] <= SENSOR_FINGER_0
 80094ea:	4b7b      	ldr	r3, [pc, #492]	; (80096d8 <mode_PLtest+0x2d0>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80094f2:	ddf7      	ble.n	80094e4 <mode_PLtest+0xdc>
				|| g_sensor[2][0] <= SENSOR_FINGER_2
 80094f4:	4b78      	ldr	r3, [pc, #480]	; (80096d8 <mode_PLtest+0x2d0>)
 80094f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80094fa:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80094fe:	ddf1      	ble.n	80094e4 <mode_PLtest+0xdc>
				|| g_sensor[4][0] <= SENSOR_FINGER_4) {
 8009500:	4b75      	ldr	r3, [pc, #468]	; (80096d8 <mode_PLtest+0x2d0>)
 8009502:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8009506:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800950a:	ddeb      	ble.n	80094e4 <mode_PLtest+0xdc>
		}
		record_print();
 800950c:	f000 fc0a 	bl	8009d24 <record_print>
		break;
 8009510:	e0dd      	b.n	80096ce <mode_PLtest+0x2c6>
	case 0b0011:	//gyro
		reset_gyro();
 8009512:	f7f8 f975 	bl	8001800 <reset_gyro>
		reset_speed();
 8009516:	f7f7 fd7f 	bl	8001018 <reset_speed>
		pl_r_blue_LED(ON);
 800951a:	2001      	movs	r0, #1
 800951c:	f7fd f924 	bl	8006768 <pl_r_blue_LED>
		pl_l_blue_LED(ON);
 8009520:	2001      	movs	r0, #1
 8009522:	f7fd f933 	bl	800678c <pl_l_blue_LED>
		record_mode = 2;
 8009526:	4b6e      	ldr	r3, [pc, #440]	; (80096e0 <mode_PLtest+0x2d8>)
 8009528:	2202      	movs	r2, #2
 800952a:	701a      	strb	r2, [r3, #0]
		wait_ms(2500);
 800952c:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8009530:	f7fd fe86 	bl	8007240 <wait_ms>
		pl_r_blue_LED(OFF);
 8009534:	2000      	movs	r0, #0
 8009536:	f7fd f917 	bl	8006768 <pl_r_blue_LED>
		pl_l_blue_LED(OFF);
 800953a:	2000      	movs	r0, #0
 800953c:	f7fd f926 	bl	800678c <pl_l_blue_LED>
		record_mode = 0;
 8009540:	4b67      	ldr	r3, [pc, #412]	; (80096e0 <mode_PLtest+0x2d8>)
 8009542:	2200      	movs	r2, #0
 8009544:	701a      	strb	r2, [r3, #0]
		while (g_sensor[0][0] <= SENSOR_FINGER_0
 8009546:	e002      	b.n	800954e <mode_PLtest+0x146>
				|| g_sensor[2][0] <= SENSOR_FINGER_2
				|| g_sensor[4][0] <= SENSOR_FINGER_4) {
			wait_ms(1);
 8009548:	2001      	movs	r0, #1
 800954a:	f7fd fe79 	bl	8007240 <wait_ms>
		while (g_sensor[0][0] <= SENSOR_FINGER_0
 800954e:	4b62      	ldr	r3, [pc, #392]	; (80096d8 <mode_PLtest+0x2d0>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009556:	ddf7      	ble.n	8009548 <mode_PLtest+0x140>
				|| g_sensor[2][0] <= SENSOR_FINGER_2
 8009558:	4b5f      	ldr	r3, [pc, #380]	; (80096d8 <mode_PLtest+0x2d0>)
 800955a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800955e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009562:	ddf1      	ble.n	8009548 <mode_PLtest+0x140>
				|| g_sensor[4][0] <= SENSOR_FINGER_4) {
 8009564:	4b5c      	ldr	r3, [pc, #368]	; (80096d8 <mode_PLtest+0x2d0>)
 8009566:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800956a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800956e:	ddeb      	ble.n	8009548 <mode_PLtest+0x140>
		}
		record_print();
 8009570:	f000 fbd8 	bl	8009d24 <record_print>
		break;
 8009574:	e0ab      	b.n	80096ce <mode_PLtest+0x2c6>
	case 0b0100://speaker
		while (1) {
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
				  			gyro.omega_x, gyro.omega_y, gyro.omega_z, gyro.accel_x,gyro.accel_y, gyro.accel_z);
 8009576:	4b5b      	ldr	r3, [pc, #364]	; (80096e4 <mode_PLtest+0x2dc>)
 8009578:	681b      	ldr	r3, [r3, #0]
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 800957a:	4618      	mov	r0, r3
 800957c:	f7f7 f80c 	bl	8000598 <__aeabi_f2d>
 8009580:	e9c7 0102 	strd	r0, r1, [r7, #8]
				  			gyro.omega_x, gyro.omega_y, gyro.omega_z, gyro.accel_x,gyro.accel_y, gyro.accel_z);
 8009584:	4b57      	ldr	r3, [pc, #348]	; (80096e4 <mode_PLtest+0x2dc>)
 8009586:	685b      	ldr	r3, [r3, #4]
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 8009588:	4618      	mov	r0, r3
 800958a:	f7f7 f805 	bl	8000598 <__aeabi_f2d>
 800958e:	4604      	mov	r4, r0
 8009590:	460d      	mov	r5, r1
				  			gyro.omega_x, gyro.omega_y, gyro.omega_z, gyro.accel_x,gyro.accel_y, gyro.accel_z);
 8009592:	4b54      	ldr	r3, [pc, #336]	; (80096e4 <mode_PLtest+0x2dc>)
 8009594:	689b      	ldr	r3, [r3, #8]
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 8009596:	4618      	mov	r0, r3
 8009598:	f7f6 fffe 	bl	8000598 <__aeabi_f2d>
 800959c:	4680      	mov	r8, r0
 800959e:	4689      	mov	r9, r1
				  			gyro.omega_x, gyro.omega_y, gyro.omega_z, gyro.accel_x,gyro.accel_y, gyro.accel_z);
 80095a0:	4b50      	ldr	r3, [pc, #320]	; (80096e4 <mode_PLtest+0x2dc>)
 80095a2:	68db      	ldr	r3, [r3, #12]
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7f6 fff7 	bl	8000598 <__aeabi_f2d>
 80095aa:	4682      	mov	sl, r0
 80095ac:	468b      	mov	fp, r1
				  			gyro.omega_x, gyro.omega_y, gyro.omega_z, gyro.accel_x,gyro.accel_y, gyro.accel_z);
 80095ae:	4b4d      	ldr	r3, [pc, #308]	; (80096e4 <mode_PLtest+0x2dc>)
 80095b0:	691b      	ldr	r3, [r3, #16]
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7f6 fff0 	bl	8000598 <__aeabi_f2d>
 80095b8:	e9c7 0100 	strd	r0, r1, [r7]
				  			gyro.omega_x, gyro.omega_y, gyro.omega_z, gyro.accel_x,gyro.accel_y, gyro.accel_z);
 80095bc:	4b49      	ldr	r3, [pc, #292]	; (80096e4 <mode_PLtest+0x2dc>)
 80095be:	695b      	ldr	r3, [r3, #20]
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 80095c0:	4618      	mov	r0, r3
 80095c2:	f7f6 ffe9 	bl	8000598 <__aeabi_f2d>
 80095c6:	4602      	mov	r2, r0
 80095c8:	460b      	mov	r3, r1
 80095ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80095ce:	ed97 7b00 	vldr	d7, [r7]
 80095d2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80095d6:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80095da:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80095de:	e9cd 4500 	strd	r4, r5, [sp]
 80095e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80095e6:	4840      	ldr	r0, [pc, #256]	; (80096e8 <mode_PLtest+0x2e0>)
 80095e8:	f008 ffa0 	bl	801252c <iprintf>
			wait_ms(500);
 80095ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80095f0:	f7fd fe26 	bl	8007240 <wait_ms>
		  	printf("gyro x : %5.5f, y : %5.5f,z : %5.5f, accel x : %5.5f, y :%5.5f, z : %5.5f\r",
 80095f4:	e7bf      	b.n	8009576 <mode_PLtest+0x16e>
		}
	break;
	case 0b1001://fun
			pl_FunMotor_duty(0.5);
 80095f6:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80095fa:	f7fd fbff 	bl	8006dfc <pl_FunMotor_duty>
			pl_FunMotor_start();
 80095fe:	f7fd fbe9 	bl	8006dd4 <pl_FunMotor_start>
			HAL_Delay(2000);
 8009602:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009606:	f001 faa7 	bl	800ab58 <HAL_Delay>
			reset_gyro();
 800960a:	f7f8 f8f9 	bl	8001800 <reset_gyro>
			reset_speed();
 800960e:	f7f7 fd03 	bl	8001018 <reset_speed>
			clear_Ierror();
 8009612:	f7fb f99b 	bl	800494c <clear_Ierror>
			pl_r_blue_LED(ON);
 8009616:	2001      	movs	r0, #1
 8009618:	f7fd f8a6 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 800961c:	2001      	movs	r0, #1
 800961e:	f7fd f8b5 	bl	800678c <pl_l_blue_LED>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8009622:	e002      	b.n	800962a <mode_PLtest+0x222>
				HAL_Delay(1);
 8009624:	2001      	movs	r0, #1
 8009626:	f001 fa97 	bl	800ab58 <HAL_Delay>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 800962a:	4b2b      	ldr	r3, [pc, #172]	; (80096d8 <mode_PLtest+0x2d0>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009632:	ddf7      	ble.n	8009624 <mode_PLtest+0x21c>
 8009634:	4b28      	ldr	r3, [pc, #160]	; (80096d8 <mode_PLtest+0x2d0>)
 8009636:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800963a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800963e:	ddf1      	ble.n	8009624 <mode_PLtest+0x21c>
 8009640:	4b25      	ldr	r3, [pc, #148]	; (80096d8 <mode_PLtest+0x2d0>)
 8009642:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8009646:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800964a:	ddeb      	ble.n	8009624 <mode_PLtest+0x21c>
			}
			pl_r_blue_LED(OFF);
 800964c:	2000      	movs	r0, #0
 800964e:	f7fd f88b 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 8009652:	2000      	movs	r0, #0
 8009654:	f7fd f89a 	bl	800678c <pl_l_blue_LED>
			pl_FunMotor_stop();
 8009658:	f7fd fbc6 	bl	8006de8 <pl_FunMotor_stop>
		break;
 800965c:	e037      	b.n	80096ce <mode_PLtest+0x2c6>
	case 0b1010://fun
			pl_FunMotor_duty(0.99);
 800965e:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80096ec <mode_PLtest+0x2e4>
 8009662:	f7fd fbcb 	bl	8006dfc <pl_FunMotor_duty>
			pl_FunMotor_start();
 8009666:	f7fd fbb5 	bl	8006dd4 <pl_FunMotor_start>
			HAL_Delay(2000);
 800966a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800966e:	f001 fa73 	bl	800ab58 <HAL_Delay>
			reset_gyro();
 8009672:	f7f8 f8c5 	bl	8001800 <reset_gyro>
			reset_speed();
 8009676:	f7f7 fccf 	bl	8001018 <reset_speed>
			clear_Ierror();
 800967a:	f7fb f967 	bl	800494c <clear_Ierror>
			pl_r_blue_LED(ON);
 800967e:	2001      	movs	r0, #1
 8009680:	f7fd f872 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 8009684:	2001      	movs	r0, #1
 8009686:	f7fd f881 	bl	800678c <pl_l_blue_LED>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 800968a:	e002      	b.n	8009692 <mode_PLtest+0x28a>
				HAL_Delay(1);
 800968c:	2001      	movs	r0, #1
 800968e:	f001 fa63 	bl	800ab58 <HAL_Delay>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8009692:	4b11      	ldr	r3, [pc, #68]	; (80096d8 <mode_PLtest+0x2d0>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800969a:	ddf7      	ble.n	800968c <mode_PLtest+0x284>
 800969c:	4b0e      	ldr	r3, [pc, #56]	; (80096d8 <mode_PLtest+0x2d0>)
 800969e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80096a2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80096a6:	ddf1      	ble.n	800968c <mode_PLtest+0x284>
 80096a8:	4b0b      	ldr	r3, [pc, #44]	; (80096d8 <mode_PLtest+0x2d0>)
 80096aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80096ae:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80096b2:	ddeb      	ble.n	800968c <mode_PLtest+0x284>
			}
			pl_r_blue_LED(OFF);
 80096b4:	2000      	movs	r0, #0
 80096b6:	f7fd f857 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 80096ba:	2000      	movs	r0, #0
 80096bc:	f7fd f866 	bl	800678c <pl_l_blue_LED>
			pl_FunMotor_stop();
 80096c0:	f7fd fb92 	bl	8006de8 <pl_FunMotor_stop>
		break;
 80096c4:	e003      	b.n	80096ce <mode_PLtest+0x2c6>
	case 0b1111:	//record_out
		record_print();
 80096c6:	f000 fb2d 	bl	8009d24 <record_print>
		break;
 80096ca:	e000      	b.n	80096ce <mode_PLtest+0x2c6>
		break;
 80096cc:	bf00      	nop
//			record_print();
//		break;
	}
//

}
 80096ce:	bf00      	nop
 80096d0:	3718      	adds	r7, #24
 80096d2:	46bd      	mov	sp, r7
 80096d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096d8:	20000298 	.word	0x20000298
 80096dc:	08014c54 	.word	0x08014c54
 80096e0:	2000c388 	.word	0x2000c388
 80096e4:	200006c4 	.word	0x200006c4
 80096e8:	08014c80 	.word	0x08014c80
 80096ec:	3f7d70a4 	.word	0x3f7d70a4

080096f0 <mode_Tuning0>:



void mode_Tuning0(unsigned char main_modeR){
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	4603      	mov	r3, r0
 80096f8:	71fb      	strb	r3, [r7, #7]
	MOTOR_MODE mode;
	mode.WallControlMode=0;
 80096fa:	2300      	movs	r3, #0
 80096fc:	723b      	strb	r3, [r7, #8]
	mode.WallControlStatus=0;
 80096fe:	2300      	movs	r3, #0
 8009700:	727b      	strb	r3, [r7, #9]
	mode.WallCutMode=0;
 8009702:	2300      	movs	r3, #0
 8009704:	72fb      	strb	r3, [r7, #11]
	mode.calMazeMode=0;
 8009706:	2300      	movs	r3, #0
 8009708:	72bb      	strb	r3, [r7, #10]
	//pl_FunMotor_duty(150);
	//pl_FunMotor_start();
	//HAL_Delay(1000);
	pl_L_DriveMotor_mode(MOTOR_BREAK);
 800970a:	2003      	movs	r0, #3
 800970c:	f7fd fae2 	bl	8006cd4 <pl_L_DriveMotor_mode>
	pl_R_DriveMotor_mode(MOTOR_BREAK);
 8009710:	2003      	movs	r0, #3
 8009712:	f7fd fb07 	bl	8006d24 <pl_R_DriveMotor_mode>
	reset_gyro();
 8009716:	f7f8 f873 	bl	8001800 <reset_gyro>
	reset_speed();
 800971a:	f7f7 fc7d 	bl	8001018 <reset_speed>
	reset_distance();
 800971e:	f7f7 fc3d 	bl	8000f9c <reset_distance>
	clear_Ierror();
 8009722:	f7fb f913 	bl	800494c <clear_Ierror>

	switch (main_modeR) {
 8009726:	79fb      	ldrb	r3, [r7, #7]
 8009728:	2b0f      	cmp	r3, #15
 800972a:	f200 8255 	bhi.w	8009bd8 <mode_Tuning0+0x4e8>
 800972e:	a201      	add	r2, pc, #4	; (adr r2, 8009734 <mode_Tuning0+0x44>)
 8009730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009734:	08009775 	.word	0x08009775
 8009738:	080097ff 	.word	0x080097ff
 800973c:	08009825 	.word	0x08009825
 8009740:	0800984b 	.word	0x0800984b
 8009744:	08009891 	.word	0x08009891
 8009748:	080098d7 	.word	0x080098d7
 800974c:	080098fd 	.word	0x080098fd
 8009750:	08009923 	.word	0x08009923
 8009754:	08009949 	.word	0x08009949
 8009758:	0800996d 	.word	0x0800996d
 800975c:	080099ed 	.word	0x080099ed
 8009760:	08009a6d 	.word	0x08009a6d
 8009764:	08009a93 	.word	0x08009a93
 8009768:	08009ac5 	.word	0x08009ac5
 800976c:	08009b3d 	.word	0x08009b3d
 8009770:	08009b8d 	.word	0x08009b8d
		case 0://+PID
			record_mode=3;
 8009774:	4bdb      	ldr	r3, [pc, #876]	; (8009ae4 <mode_Tuning0+0x3f4>)
 8009776:	2203      	movs	r2, #3
 8009778:	701a      	strb	r2, [r3, #0]
			mode.WallControlMode=0;
 800977a:	2300      	movs	r3, #0
 800977c:	723b      	strb	r3, [r7, #8]
			//straight_table2(720, 0, 0, 3000, 20000,mode);
			straight_table2(540, 0, 0, 1600, 13000,mode);
 800977e:	68b8      	ldr	r0, [r7, #8]
 8009780:	ed9f 2ad9 	vldr	s4, [pc, #868]	; 8009ae8 <mode_Tuning0+0x3f8>
 8009784:	eddf 1ad9 	vldr	s3, [pc, #868]	; 8009aec <mode_Tuning0+0x3fc>
 8009788:	ed9f 1ad9 	vldr	s2, [pc, #868]	; 8009af0 <mode_Tuning0+0x400>
 800978c:	eddf 0ad8 	vldr	s1, [pc, #864]	; 8009af0 <mode_Tuning0+0x400>
 8009790:	ed9f 0ad8 	vldr	s0, [pc, #864]	; 8009af4 <mode_Tuning0+0x404>
 8009794:	f7f9 fd20 	bl	80031d8 <straight_table2>
			turning_table2(180, 0, 0, 400, 4000);
 8009798:	ed9f 2ad7 	vldr	s4, [pc, #860]	; 8009af8 <mode_Tuning0+0x408>
 800979c:	eddf 1ad7 	vldr	s3, [pc, #860]	; 8009afc <mode_Tuning0+0x40c>
 80097a0:	ed9f 1ad3 	vldr	s2, [pc, #844]	; 8009af0 <mode_Tuning0+0x400>
 80097a4:	eddf 0ad2 	vldr	s1, [pc, #840]	; 8009af0 <mode_Tuning0+0x400>
 80097a8:	ed9f 0ad5 	vldr	s0, [pc, #852]	; 8009b00 <mode_Tuning0+0x410>
 80097ac:	f7fa f9be 	bl	8003b2c <turning_table2>
			straight_table2(540, 0, 0, 2000, 15000,mode);
 80097b0:	68b8      	ldr	r0, [r7, #8]
 80097b2:	ed9f 2ad4 	vldr	s4, [pc, #848]	; 8009b04 <mode_Tuning0+0x414>
 80097b6:	eddf 1ad4 	vldr	s3, [pc, #848]	; 8009b08 <mode_Tuning0+0x418>
 80097ba:	ed9f 1acd 	vldr	s2, [pc, #820]	; 8009af0 <mode_Tuning0+0x400>
 80097be:	eddf 0acc 	vldr	s1, [pc, #816]	; 8009af0 <mode_Tuning0+0x400>
 80097c2:	ed9f 0acc 	vldr	s0, [pc, #816]	; 8009af4 <mode_Tuning0+0x404>
 80097c6:	f7f9 fd07 	bl	80031d8 <straight_table2>
			turning_table2(180, 0, 0, 400, 4000);
 80097ca:	ed9f 2acb 	vldr	s4, [pc, #812]	; 8009af8 <mode_Tuning0+0x408>
 80097ce:	eddf 1acb 	vldr	s3, [pc, #812]	; 8009afc <mode_Tuning0+0x40c>
 80097d2:	ed9f 1ac7 	vldr	s2, [pc, #796]	; 8009af0 <mode_Tuning0+0x400>
 80097d6:	eddf 0ac6 	vldr	s1, [pc, #792]	; 8009af0 <mode_Tuning0+0x400>
 80097da:	ed9f 0ac9 	vldr	s0, [pc, #804]	; 8009b00 <mode_Tuning0+0x410>
 80097de:	f7fa f9a5 	bl	8003b2c <turning_table2>
			straight_table2(540, 0, 0, 2400, 20000,mode);
 80097e2:	68b8      	ldr	r0, [r7, #8]
 80097e4:	ed9f 2ac9 	vldr	s4, [pc, #804]	; 8009b0c <mode_Tuning0+0x41c>
 80097e8:	eddf 1ac9 	vldr	s3, [pc, #804]	; 8009b10 <mode_Tuning0+0x420>
 80097ec:	ed9f 1ac0 	vldr	s2, [pc, #768]	; 8009af0 <mode_Tuning0+0x400>
 80097f0:	eddf 0abf 	vldr	s1, [pc, #764]	; 8009af0 <mode_Tuning0+0x400>
 80097f4:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8009af4 <mode_Tuning0+0x404>
 80097f8:	f7f9 fcee 	bl	80031d8 <straight_table2>
			//straight_table2(720, 0, 0, 3000, 20000,mode);
			//straight_table2(450, 0, 0, 1000, 13000,mode);
			//control_test_motor2(0,0,10);
		break;
 80097fc:	e1ec      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 1://??
			record_mode = 5;
 80097fe:	4bb9      	ldr	r3, [pc, #740]	; (8009ae4 <mode_Tuning0+0x3f4>)
 8009800:	2205      	movs	r2, #5
 8009802:	701a      	strb	r2, [r3, #0]
			mode.WallControlMode=0;
 8009804:	2300      	movs	r3, #0
 8009806:	723b      	strb	r3, [r7, #8]
			straight_table2(400, 0, 0, 400, 3000,mode);
 8009808:	68b8      	ldr	r0, [r7, #8]
 800980a:	ed9f 2ac2 	vldr	s4, [pc, #776]	; 8009b14 <mode_Tuning0+0x424>
 800980e:	eddf 1abb 	vldr	s3, [pc, #748]	; 8009afc <mode_Tuning0+0x40c>
 8009812:	ed9f 1ab7 	vldr	s2, [pc, #732]	; 8009af0 <mode_Tuning0+0x400>
 8009816:	eddf 0ab6 	vldr	s1, [pc, #728]	; 8009af0 <mode_Tuning0+0x400>
 800981a:	ed9f 0ab8 	vldr	s0, [pc, #736]	; 8009afc <mode_Tuning0+0x40c>
 800981e:	f7f9 fcdb 	bl	80031d8 <straight_table2>
			//turning_table2(360*10, 0, 0, 800, 8000);
			//control_test_motor2(1,0,5);
		break;
 8009822:	e1d9      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 2://
			record_mode=6;
 8009824:	4baf      	ldr	r3, [pc, #700]	; (8009ae4 <mode_Tuning0+0x3f4>)
 8009826:	2206      	movs	r2, #6
 8009828:	701a      	strb	r2, [r3, #0]
			mode.WallControlMode=1;
 800982a:	2301      	movs	r3, #1
 800982c:	723b      	strb	r3, [r7, #8]
			straight_table2(90*8, 0, 0, 300, 6000,mode);
 800982e:	68b8      	ldr	r0, [r7, #8]
 8009830:	ed9f 2ab9 	vldr	s4, [pc, #740]	; 8009b18 <mode_Tuning0+0x428>
 8009834:	eddf 1ab9 	vldr	s3, [pc, #740]	; 8009b1c <mode_Tuning0+0x42c>
 8009838:	ed9f 1aad 	vldr	s2, [pc, #692]	; 8009af0 <mode_Tuning0+0x400>
 800983c:	eddf 0aac 	vldr	s1, [pc, #688]	; 8009af0 <mode_Tuning0+0x400>
 8009840:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 8009b20 <mode_Tuning0+0x430>
 8009844:	f7f9 fcc8 	bl	80031d8 <straight_table2>
			//control_test_motor2(0,1,6);
		break;
 8009848:	e1c6      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 3://()
			straight_table2(180, 0, 300, 300,300 * 300  / 2 / 90,mode);
 800984a:	68b8      	ldr	r0, [r7, #8]
 800984c:	ed9f 2ab5 	vldr	s4, [pc, #724]	; 8009b24 <mode_Tuning0+0x434>
 8009850:	eddf 1ab2 	vldr	s3, [pc, #712]	; 8009b1c <mode_Tuning0+0x42c>
 8009854:	ed9f 1ab1 	vldr	s2, [pc, #708]	; 8009b1c <mode_Tuning0+0x42c>
 8009858:	eddf 0aa5 	vldr	s1, [pc, #660]	; 8009af0 <mode_Tuning0+0x400>
 800985c:	ed9f 0aa8 	vldr	s0, [pc, #672]	; 8009b00 <mode_Tuning0+0x410>
 8009860:	f7f9 fcba 	bl	80031d8 <straight_table2>
			mollifier_slalom_table(300,-90,500);
 8009864:	ed9f 1aaf 	vldr	s2, [pc, #700]	; 8009b24 <mode_Tuning0+0x434>
 8009868:	eddf 0aaf 	vldr	s1, [pc, #700]	; 8009b28 <mode_Tuning0+0x438>
 800986c:	ed9f 0aab 	vldr	s0, [pc, #684]	; 8009b1c <mode_Tuning0+0x42c>
 8009870:	f7fa faaa 	bl	8003dc8 <mollifier_slalom_table>
			straight_table2(180, 300, 0, 300,300 * 300  / 2 / 90,mode);
 8009874:	68b8      	ldr	r0, [r7, #8]
 8009876:	ed9f 2aab 	vldr	s4, [pc, #684]	; 8009b24 <mode_Tuning0+0x434>
 800987a:	eddf 1aa8 	vldr	s3, [pc, #672]	; 8009b1c <mode_Tuning0+0x42c>
 800987e:	ed9f 1a9c 	vldr	s2, [pc, #624]	; 8009af0 <mode_Tuning0+0x400>
 8009882:	eddf 0aa6 	vldr	s1, [pc, #664]	; 8009b1c <mode_Tuning0+0x42c>
 8009886:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8009b00 <mode_Tuning0+0x410>
 800988a:	f7f9 fca5 	bl	80031d8 <straight_table2>
			//testturning(speed500_exploration,0,0,0,0,0);
		break;
 800988e:	e1a3      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 4://()
			straight_table2(180, 0, 300, 300,300 * 300  / 2 / 90,mode);
 8009890:	68b8      	ldr	r0, [r7, #8]
 8009892:	ed9f 2aa4 	vldr	s4, [pc, #656]	; 8009b24 <mode_Tuning0+0x434>
 8009896:	eddf 1aa1 	vldr	s3, [pc, #644]	; 8009b1c <mode_Tuning0+0x42c>
 800989a:	ed9f 1aa0 	vldr	s2, [pc, #640]	; 8009b1c <mode_Tuning0+0x42c>
 800989e:	eddf 0a94 	vldr	s1, [pc, #592]	; 8009af0 <mode_Tuning0+0x400>
 80098a2:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8009b00 <mode_Tuning0+0x410>
 80098a6:	f7f9 fc97 	bl	80031d8 <straight_table2>
			mollifier_slalom_table(300,90,500);
 80098aa:	ed9f 1a9e 	vldr	s2, [pc, #632]	; 8009b24 <mode_Tuning0+0x434>
 80098ae:	eddf 0a9f 	vldr	s1, [pc, #636]	; 8009b2c <mode_Tuning0+0x43c>
 80098b2:	ed9f 0a9a 	vldr	s0, [pc, #616]	; 8009b1c <mode_Tuning0+0x42c>
 80098b6:	f7fa fa87 	bl	8003dc8 <mollifier_slalom_table>
			straight_table2(180, 300, 0, 300,300 * 300  / 2 / 90,mode);
 80098ba:	68b8      	ldr	r0, [r7, #8]
 80098bc:	ed9f 2a99 	vldr	s4, [pc, #612]	; 8009b24 <mode_Tuning0+0x434>
 80098c0:	eddf 1a96 	vldr	s3, [pc, #600]	; 8009b1c <mode_Tuning0+0x42c>
 80098c4:	ed9f 1a8a 	vldr	s2, [pc, #552]	; 8009af0 <mode_Tuning0+0x400>
 80098c8:	eddf 0a94 	vldr	s1, [pc, #592]	; 8009b1c <mode_Tuning0+0x42c>
 80098cc:	ed9f 0a8c 	vldr	s0, [pc, #560]	; 8009b00 <mode_Tuning0+0x410>
 80098d0:	f7f9 fc82 	bl	80031d8 <straight_table2>
			//testturning(speed500_exploration,1,0,0,0,0);
		break;
 80098d4:	e180      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 5://()
			record_mode=3;
 80098d6:	4b83      	ldr	r3, [pc, #524]	; (8009ae4 <mode_Tuning0+0x3f4>)
 80098d8:	2203      	movs	r2, #3
 80098da:	701a      	strb	r2, [r3, #0]
			mode.WallControlMode=0;
 80098dc:	2300      	movs	r3, #0
 80098de:	723b      	strb	r3, [r7, #8]
			straight_table2(180*3*sqrt(2), 0, 0, 500, 6000,mode);
 80098e0:	68b8      	ldr	r0, [r7, #8]
 80098e2:	ed9f 2a8d 	vldr	s4, [pc, #564]	; 8009b18 <mode_Tuning0+0x428>
 80098e6:	eddf 1a8f 	vldr	s3, [pc, #572]	; 8009b24 <mode_Tuning0+0x434>
 80098ea:	ed9f 1a81 	vldr	s2, [pc, #516]	; 8009af0 <mode_Tuning0+0x400>
 80098ee:	eddf 0a80 	vldr	s1, [pc, #512]	; 8009af0 <mode_Tuning0+0x400>
 80098f2:	ed9f 0a8f 	vldr	s0, [pc, #572]	; 8009b30 <mode_Tuning0+0x440>
 80098f6:	f7f9 fc6f 	bl	80031d8 <straight_table2>
		break;
 80098fa:	e16d      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 6://()
			record_mode=7;//or3
 80098fc:	4b79      	ldr	r3, [pc, #484]	; (8009ae4 <mode_Tuning0+0x3f4>)
 80098fe:	2207      	movs	r2, #7
 8009900:	701a      	strb	r2, [r3, #0]
			mode.WallControlMode=0;
 8009902:	2300      	movs	r3, #0
 8009904:	723b      	strb	r3, [r7, #8]
			straight_table2(180*3*sqrt(2), 0, 0, 500, 6000,mode);
 8009906:	68b8      	ldr	r0, [r7, #8]
 8009908:	ed9f 2a83 	vldr	s4, [pc, #524]	; 8009b18 <mode_Tuning0+0x428>
 800990c:	eddf 1a85 	vldr	s3, [pc, #532]	; 8009b24 <mode_Tuning0+0x434>
 8009910:	ed9f 1a77 	vldr	s2, [pc, #476]	; 8009af0 <mode_Tuning0+0x400>
 8009914:	eddf 0a76 	vldr	s1, [pc, #472]	; 8009af0 <mode_Tuning0+0x400>
 8009918:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8009b30 <mode_Tuning0+0x440>
 800991c:	f7f9 fc5c 	bl	80031d8 <straight_table2>
		break;
 8009920:	e15a      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 7://()
			record_mode=7;
 8009922:	4b70      	ldr	r3, [pc, #448]	; (8009ae4 <mode_Tuning0+0x3f4>)
 8009924:	2207      	movs	r2, #7
 8009926:	701a      	strb	r2, [r3, #0]
			mode.WallControlMode=3;
 8009928:	2303      	movs	r3, #3
 800992a:	723b      	strb	r3, [r7, #8]
			straight_table2(180*3*sqrt(2), 0, 0, 2000, 6000,mode);
 800992c:	68b8      	ldr	r0, [r7, #8]
 800992e:	ed9f 2a7a 	vldr	s4, [pc, #488]	; 8009b18 <mode_Tuning0+0x428>
 8009932:	eddf 1a75 	vldr	s3, [pc, #468]	; 8009b08 <mode_Tuning0+0x418>
 8009936:	ed9f 1a6e 	vldr	s2, [pc, #440]	; 8009af0 <mode_Tuning0+0x400>
 800993a:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8009af0 <mode_Tuning0+0x400>
 800993e:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 8009b30 <mode_Tuning0+0x440>
 8009942:	f7f9 fc49 	bl	80031d8 <straight_table2>
		break;
 8009946:	e147      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 8://
			record_mode=2;
 8009948:	4b66      	ldr	r3, [pc, #408]	; (8009ae4 <mode_Tuning0+0x3f4>)
 800994a:	2202      	movs	r2, #2
 800994c:	701a      	strb	r2, [r3, #0]
			pl_r_blue_LED(ON);
 800994e:	2001      	movs	r0, #1
 8009950:	f7fc ff0a 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 8009954:	2001      	movs	r0, #1
 8009956:	f7fc ff19 	bl	800678c <pl_l_blue_LED>
			no_angle();
 800995a:	f7fa f9ef 	bl	8003d3c <no_angle>
			pl_r_blue_LED(OFF);
 800995e:	2000      	movs	r0, #0
 8009960:	f7fc ff02 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 8009964:	2000      	movs	r0, #0
 8009966:	f7fc ff11 	bl	800678c <pl_l_blue_LED>
		break;
 800996a:	e135      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 9://enc
			record_mode=1;
 800996c:	4b5d      	ldr	r3, [pc, #372]	; (8009ae4 <mode_Tuning0+0x3f4>)
 800996e:	2201      	movs	r2, #1
 8009970:	701a      	strb	r2, [r3, #0]
			pl_r_blue_LED(ON);
 8009972:	2001      	movs	r0, #1
 8009974:	f7fc fef8 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 8009978:	2001      	movs	r0, #1
 800997a:	f7fc ff07 	bl	800678c <pl_l_blue_LED>
			straight_table_ff(90, 0, 300, 300, 500);
 800997e:	ed9f 2a69 	vldr	s4, [pc, #420]	; 8009b24 <mode_Tuning0+0x434>
 8009982:	eddf 1a66 	vldr	s3, [pc, #408]	; 8009b1c <mode_Tuning0+0x42c>
 8009986:	ed9f 1a65 	vldr	s2, [pc, #404]	; 8009b1c <mode_Tuning0+0x42c>
 800998a:	eddf 0a59 	vldr	s1, [pc, #356]	; 8009af0 <mode_Tuning0+0x400>
 800998e:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8009b2c <mode_Tuning0+0x43c>
 8009992:	f7fa fae5 	bl	8003f60 <straight_table_ff>
			straight_table_ff(90, 300, 600, 600, 1500);
 8009996:	ed9f 2a67 	vldr	s4, [pc, #412]	; 8009b34 <mode_Tuning0+0x444>
 800999a:	eddf 1a67 	vldr	s3, [pc, #412]	; 8009b38 <mode_Tuning0+0x448>
 800999e:	ed9f 1a66 	vldr	s2, [pc, #408]	; 8009b38 <mode_Tuning0+0x448>
 80099a2:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8009b1c <mode_Tuning0+0x42c>
 80099a6:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8009b2c <mode_Tuning0+0x43c>
 80099aa:	f7fa fad9 	bl	8003f60 <straight_table_ff>
			straight_table_ff(90, 600, 300, 600, 1500);
 80099ae:	ed9f 2a61 	vldr	s4, [pc, #388]	; 8009b34 <mode_Tuning0+0x444>
 80099b2:	eddf 1a61 	vldr	s3, [pc, #388]	; 8009b38 <mode_Tuning0+0x448>
 80099b6:	ed9f 1a59 	vldr	s2, [pc, #356]	; 8009b1c <mode_Tuning0+0x42c>
 80099ba:	eddf 0a5f 	vldr	s1, [pc, #380]	; 8009b38 <mode_Tuning0+0x448>
 80099be:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 8009b2c <mode_Tuning0+0x43c>
 80099c2:	f7fa facd 	bl	8003f60 <straight_table_ff>
			straight_table_ff(90, 300, 0, 300, 500);
 80099c6:	ed9f 2a57 	vldr	s4, [pc, #348]	; 8009b24 <mode_Tuning0+0x434>
 80099ca:	eddf 1a54 	vldr	s3, [pc, #336]	; 8009b1c <mode_Tuning0+0x42c>
 80099ce:	ed9f 1a48 	vldr	s2, [pc, #288]	; 8009af0 <mode_Tuning0+0x400>
 80099d2:	eddf 0a52 	vldr	s1, [pc, #328]	; 8009b1c <mode_Tuning0+0x42c>
 80099d6:	ed9f 0a55 	vldr	s0, [pc, #340]	; 8009b2c <mode_Tuning0+0x43c>
 80099da:	f7fa fac1 	bl	8003f60 <straight_table_ff>
//				if(record_rupe_flag==1){
//					break;
//				}
//			}
//			pl_DriveMotor_stop();
			pl_r_blue_LED(OFF);
 80099de:	2000      	movs	r0, #0
 80099e0:	f7fc fec2 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 80099e4:	2000      	movs	r0, #0
 80099e6:	f7fc fed1 	bl	800678c <pl_l_blue_LED>
		break;
 80099ea:	e0f5      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 10://gyro
			record_mode=2;
 80099ec:	4b3d      	ldr	r3, [pc, #244]	; (8009ae4 <mode_Tuning0+0x3f4>)
 80099ee:	2202      	movs	r2, #2
 80099f0:	701a      	strb	r2, [r3, #0]
			pl_r_blue_LED(ON);
 80099f2:	2001      	movs	r0, #1
 80099f4:	f7fc feb8 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 80099f8:	2001      	movs	r0, #1
 80099fa:	f7fc fec7 	bl	800678c <pl_l_blue_LED>
			turning_table_ff(90, 0, 300, 300, 500);
 80099fe:	ed9f 2a49 	vldr	s4, [pc, #292]	; 8009b24 <mode_Tuning0+0x434>
 8009a02:	eddf 1a46 	vldr	s3, [pc, #280]	; 8009b1c <mode_Tuning0+0x42c>
 8009a06:	ed9f 1a45 	vldr	s2, [pc, #276]	; 8009b1c <mode_Tuning0+0x42c>
 8009a0a:	eddf 0a39 	vldr	s1, [pc, #228]	; 8009af0 <mode_Tuning0+0x400>
 8009a0e:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8009b2c <mode_Tuning0+0x43c>
 8009a12:	f7fa fbdd 	bl	80041d0 <turning_table_ff>
			turning_table_ff(90, 300, 600, 600, 1500);
 8009a16:	ed9f 2a47 	vldr	s4, [pc, #284]	; 8009b34 <mode_Tuning0+0x444>
 8009a1a:	eddf 1a47 	vldr	s3, [pc, #284]	; 8009b38 <mode_Tuning0+0x448>
 8009a1e:	ed9f 1a46 	vldr	s2, [pc, #280]	; 8009b38 <mode_Tuning0+0x448>
 8009a22:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8009b1c <mode_Tuning0+0x42c>
 8009a26:	ed9f 0a41 	vldr	s0, [pc, #260]	; 8009b2c <mode_Tuning0+0x43c>
 8009a2a:	f7fa fbd1 	bl	80041d0 <turning_table_ff>
			turning_table_ff(90, 600, 300, 600, 1500);
 8009a2e:	ed9f 2a41 	vldr	s4, [pc, #260]	; 8009b34 <mode_Tuning0+0x444>
 8009a32:	eddf 1a41 	vldr	s3, [pc, #260]	; 8009b38 <mode_Tuning0+0x448>
 8009a36:	ed9f 1a39 	vldr	s2, [pc, #228]	; 8009b1c <mode_Tuning0+0x42c>
 8009a3a:	eddf 0a3f 	vldr	s1, [pc, #252]	; 8009b38 <mode_Tuning0+0x448>
 8009a3e:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8009b2c <mode_Tuning0+0x43c>
 8009a42:	f7fa fbc5 	bl	80041d0 <turning_table_ff>
			turning_table_ff(90, 300, 0, 300, 500);
 8009a46:	ed9f 2a37 	vldr	s4, [pc, #220]	; 8009b24 <mode_Tuning0+0x434>
 8009a4a:	eddf 1a34 	vldr	s3, [pc, #208]	; 8009b1c <mode_Tuning0+0x42c>
 8009a4e:	ed9f 1a28 	vldr	s2, [pc, #160]	; 8009af0 <mode_Tuning0+0x400>
 8009a52:	eddf 0a32 	vldr	s1, [pc, #200]	; 8009b1c <mode_Tuning0+0x42c>
 8009a56:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8009b2c <mode_Tuning0+0x43c>
 8009a5a:	f7fa fbb9 	bl	80041d0 <turning_table_ff>
//					record_mode=0;
//					break;
//				}
//			}
//			pl_DriveMotor_stop();
			pl_r_blue_LED(OFF);
 8009a5e:	2000      	movs	r0, #0
 8009a60:	f7fc fe82 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 8009a64:	2000      	movs	r0, #0
 8009a66:	f7fc fe91 	bl	800678c <pl_l_blue_LED>
		break;
 8009a6a:	e0b5      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 11:
		record_mode=1;
 8009a6c:	4b1d      	ldr	r3, [pc, #116]	; (8009ae4 <mode_Tuning0+0x3f4>)
 8009a6e:	2201      	movs	r2, #1
 8009a70:	701a      	strb	r2, [r3, #0]
		mode.WallControlMode=0;
 8009a72:	2300      	movs	r3, #0
 8009a74:	723b      	strb	r3, [r7, #8]
		straight_table2(BACK_TO_CENTER, 0, 0, 300, 6000,mode);
 8009a76:	68b8      	ldr	r0, [r7, #8]
 8009a78:	ed9f 2a27 	vldr	s4, [pc, #156]	; 8009b18 <mode_Tuning0+0x428>
 8009a7c:	eddf 1a27 	vldr	s3, [pc, #156]	; 8009b1c <mode_Tuning0+0x42c>
 8009a80:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 8009af0 <mode_Tuning0+0x400>
 8009a84:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8009af0 <mode_Tuning0+0x400>
 8009a88:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8009a8c:	f7f9 fba4 	bl	80031d8 <straight_table2>
		break;
 8009a90:	e0a2      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 12:
		record_mode=17;
 8009a92:	4b14      	ldr	r3, [pc, #80]	; (8009ae4 <mode_Tuning0+0x3f4>)
 8009a94:	2211      	movs	r2, #17
 8009a96:	701a      	strb	r2, [r3, #0]
		for(int i=0;i<40;i++){
 8009a98:	2300      	movs	r3, #0
 8009a9a:	60fb      	str	r3, [r7, #12]
 8009a9c:	e00e      	b.n	8009abc <mode_Tuning0+0x3cc>
		turning_table2(90, 0, 0, 400, 3000);
 8009a9e:	ed9f 2a1d 	vldr	s4, [pc, #116]	; 8009b14 <mode_Tuning0+0x424>
 8009aa2:	eddf 1a16 	vldr	s3, [pc, #88]	; 8009afc <mode_Tuning0+0x40c>
 8009aa6:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8009af0 <mode_Tuning0+0x400>
 8009aaa:	eddf 0a11 	vldr	s1, [pc, #68]	; 8009af0 <mode_Tuning0+0x400>
 8009aae:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8009b2c <mode_Tuning0+0x43c>
 8009ab2:	f7fa f83b 	bl	8003b2c <turning_table2>
		for(int i=0;i<40;i++){
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	3301      	adds	r3, #1
 8009aba:	60fb      	str	r3, [r7, #12]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2b27      	cmp	r3, #39	; 0x27
 8009ac0:	dded      	ble.n	8009a9e <mode_Tuning0+0x3ae>
		}
		break;
 8009ac2:	e089      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 13:
			pl_r_blue_LED(ON);
 8009ac4:	2001      	movs	r0, #1
 8009ac6:	f7fc fe4f 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 8009aca:	2001      	movs	r0, #1
 8009acc:	f7fc fe5e 	bl	800678c <pl_l_blue_LED>
			no_frontwall_straight();
 8009ad0:	f7fa fa0e 	bl	8003ef0 <no_frontwall_straight>
			pl_r_blue_LED(OFF);
 8009ad4:	2000      	movs	r0, #0
 8009ad6:	f7fc fe47 	bl	8006768 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 8009ada:	2000      	movs	r0, #0
 8009adc:	f7fc fe56 	bl	800678c <pl_l_blue_LED>
		break;
 8009ae0:	e07a      	b.n	8009bd8 <mode_Tuning0+0x4e8>
 8009ae2:	bf00      	nop
 8009ae4:	2000c388 	.word	0x2000c388
 8009ae8:	464b2000 	.word	0x464b2000
 8009aec:	44c80000 	.word	0x44c80000
 8009af0:	00000000 	.word	0x00000000
 8009af4:	44070000 	.word	0x44070000
 8009af8:	457a0000 	.word	0x457a0000
 8009afc:	43c80000 	.word	0x43c80000
 8009b00:	43340000 	.word	0x43340000
 8009b04:	466a6000 	.word	0x466a6000
 8009b08:	44fa0000 	.word	0x44fa0000
 8009b0c:	469c4000 	.word	0x469c4000
 8009b10:	45160000 	.word	0x45160000
 8009b14:	453b8000 	.word	0x453b8000
 8009b18:	45bb8000 	.word	0x45bb8000
 8009b1c:	43960000 	.word	0x43960000
 8009b20:	44340000 	.word	0x44340000
 8009b24:	43fa0000 	.word	0x43fa0000
 8009b28:	c2b40000 	.word	0xc2b40000
 8009b2c:	42b40000 	.word	0x42b40000
 8009b30:	443eeb39 	.word	0x443eeb39
 8009b34:	44bb8000 	.word	0x44bb8000
 8009b38:	44160000 	.word	0x44160000
		case 14://
			highspeed_mode = 1;
 8009b3c:	4b43      	ldr	r3, [pc, #268]	; (8009c4c <mode_Tuning0+0x55c>)
 8009b3e:	2201      	movs	r2, #1
 8009b40:	701a      	strb	r2, [r3, #0]
			pl_FunMotor_duty(0.95);
 8009b42:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8009c50 <mode_Tuning0+0x560>
 8009b46:	f7fd f959 	bl	8006dfc <pl_FunMotor_duty>
			pl_FunMotor_start();
 8009b4a:	f7fd f943 	bl	8006dd4 <pl_FunMotor_start>
			HAL_Delay(600);
 8009b4e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009b52:	f001 f801 	bl	800ab58 <HAL_Delay>
			reset_gyro();
 8009b56:	f7f7 fe53 	bl	8001800 <reset_gyro>
			reset_speed();
 8009b5a:	f7f7 fa5d 	bl	8001018 <reset_speed>
			reset_distance();
 8009b5e:	f7f7 fa1d 	bl	8000f9c <reset_distance>
			clear_Ierror();
 8009b62:	f7fa fef3 	bl	800494c <clear_Ierror>
			record_mode=3;
 8009b66:	4b3b      	ldr	r3, [pc, #236]	; (8009c54 <mode_Tuning0+0x564>)
 8009b68:	2203      	movs	r2, #3
 8009b6a:	701a      	strb	r2, [r3, #0]
//			mode.WallControlMode=0;
//			straight_table2(90*32, 0, 0, 4000, 17000,mode);
			mode.WallControlMode=1;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	723b      	strb	r3, [r7, #8]
			straight_table2(90*8, 0, 0, 1000, 7000,mode);
 8009b70:	68b8      	ldr	r0, [r7, #8]
 8009b72:	ed9f 2a39 	vldr	s4, [pc, #228]	; 8009c58 <mode_Tuning0+0x568>
 8009b76:	eddf 1a39 	vldr	s3, [pc, #228]	; 8009c5c <mode_Tuning0+0x56c>
 8009b7a:	ed9f 1a39 	vldr	s2, [pc, #228]	; 8009c60 <mode_Tuning0+0x570>
 8009b7e:	eddf 0a38 	vldr	s1, [pc, #224]	; 8009c60 <mode_Tuning0+0x570>
 8009b82:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8009c64 <mode_Tuning0+0x574>
 8009b86:	f7f9 fb27 	bl	80031d8 <straight_table2>
		break;
 8009b8a:	e025      	b.n	8009bd8 <mode_Tuning0+0x4e8>
		case 15:
			highspeed_mode = 1;
 8009b8c:	4b2f      	ldr	r3, [pc, #188]	; (8009c4c <mode_Tuning0+0x55c>)
 8009b8e:	2201      	movs	r2, #1
 8009b90:	701a      	strb	r2, [r3, #0]
						pl_FunMotor_duty(0.95);
 8009b92:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8009c50 <mode_Tuning0+0x560>
 8009b96:	f7fd f931 	bl	8006dfc <pl_FunMotor_duty>
						//pl_FunMotor_start();
						HAL_Delay(600);
 8009b9a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009b9e:	f000 ffdb 	bl	800ab58 <HAL_Delay>
						reset_gyro();
 8009ba2:	f7f7 fe2d 	bl	8001800 <reset_gyro>
						reset_speed();
 8009ba6:	f7f7 fa37 	bl	8001018 <reset_speed>
						reset_distance();
 8009baa:	f7f7 f9f7 	bl	8000f9c <reset_distance>
						clear_Ierror();
 8009bae:	f7fa fecd 	bl	800494c <clear_Ierror>
						record_mode=3;
 8009bb2:	4b28      	ldr	r3, [pc, #160]	; (8009c54 <mode_Tuning0+0x564>)
 8009bb4:	2203      	movs	r2, #3
 8009bb6:	701a      	strb	r2, [r3, #0]
			//			mode.WallControlMode=0;
			//			straight_table2(90*32, 0, 0, 4000, 17000,mode);
						mode.WallControlMode=1;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	723b      	strb	r3, [r7, #8]
						straight_table2(90*8, 0, 0, 1000, 7000,mode);
 8009bbc:	68b8      	ldr	r0, [r7, #8]
 8009bbe:	ed9f 2a26 	vldr	s4, [pc, #152]	; 8009c58 <mode_Tuning0+0x568>
 8009bc2:	eddf 1a26 	vldr	s3, [pc, #152]	; 8009c5c <mode_Tuning0+0x56c>
 8009bc6:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8009c60 <mode_Tuning0+0x570>
 8009bca:	eddf 0a25 	vldr	s1, [pc, #148]	; 8009c60 <mode_Tuning0+0x570>
 8009bce:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8009c64 <mode_Tuning0+0x574>
 8009bd2:	f7f9 fb01 	bl	80031d8 <straight_table2>
//			record_mode=1;
//			mode.WallControlMode=0;
//			straight_table2(BACK_TO_CENTER_SLANT, 0, 0, 300, 6000,mode);
		break;
 8009bd6:	bf00      	nop
	}
	record_mode=0;
 8009bd8:	4b1e      	ldr	r3, [pc, #120]	; (8009c54 <mode_Tuning0+0x564>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	701a      	strb	r2, [r3, #0]
	pl_R_DriveMotor_mode(MOTOR_BREAK);
 8009bde:	2003      	movs	r0, #3
 8009be0:	f7fd f8a0 	bl	8006d24 <pl_R_DriveMotor_mode>
	pl_L_DriveMotor_mode(MOTOR_BREAK);
 8009be4:	2003      	movs	r0, #3
 8009be6:	f7fd f875 	bl	8006cd4 <pl_L_DriveMotor_mode>
	wait_ms_NoReset(500);
 8009bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009bee:	f7fd fb6b 	bl	80072c8 <wait_ms_NoReset>
	pl_FunMotor_stop();
 8009bf2:	f7fd f8f9 	bl	8006de8 <pl_FunMotor_stop>
	wait_ms_NoReset(500);
 8009bf6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009bfa:	f7fd fb65 	bl	80072c8 <wait_ms_NoReset>
	pl_DriveMotor_standby(OFF);
 8009bfe:	2000      	movs	r0, #0
 8009c00:	f7fd f85e 	bl	8006cc0 <pl_DriveMotor_standby>
	record_mode=0;
 8009c04:	4b13      	ldr	r3, [pc, #76]	; (8009c54 <mode_Tuning0+0x564>)
 8009c06:	2200      	movs	r2, #0
 8009c08:	701a      	strb	r2, [r3, #0]
	//pl_FunMotor_stop();
	while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8009c0a:	e002      	b.n	8009c12 <mode_Tuning0+0x522>
		HAL_Delay(1);
 8009c0c:	2001      	movs	r0, #1
 8009c0e:	f000 ffa3 	bl	800ab58 <HAL_Delay>
	while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8009c12:	4b15      	ldr	r3, [pc, #84]	; (8009c68 <mode_Tuning0+0x578>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009c1a:	ddf7      	ble.n	8009c0c <mode_Tuning0+0x51c>
 8009c1c:	4b12      	ldr	r3, [pc, #72]	; (8009c68 <mode_Tuning0+0x578>)
 8009c1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009c22:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009c26:	ddf1      	ble.n	8009c0c <mode_Tuning0+0x51c>
 8009c28:	4b0f      	ldr	r3, [pc, #60]	; (8009c68 <mode_Tuning0+0x578>)
 8009c2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8009c2e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009c32:	ddeb      	ble.n	8009c0c <mode_Tuning0+0x51c>
	}
	pl_r_blue_LED(ON);
 8009c34:	2001      	movs	r0, #1
 8009c36:	f7fc fd97 	bl	8006768 <pl_r_blue_LED>
	pl_l_blue_LED(ON);
 8009c3a:	2001      	movs	r0, #1
 8009c3c:	f7fc fda6 	bl	800678c <pl_l_blue_LED>
	record_print();
 8009c40:	f000 f870 	bl	8009d24 <record_print>



}
 8009c44:	bf00      	nop
 8009c46:	3710      	adds	r7, #16
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	200007e8 	.word	0x200007e8
 8009c50:	3f733333 	.word	0x3f733333
 8009c54:	2000c388 	.word	0x2000c388
 8009c58:	45dac000 	.word	0x45dac000
 8009c5c:	447a0000 	.word	0x447a0000
 8009c60:	00000000 	.word	0x00000000
 8009c64:	44340000 	.word	0x44340000
 8009c68:	20000298 	.word	0x20000298

08009c6c <record_reset>:
char record_rupe_flag;

//int SEN_record[5][15];
//int SEN_recordD[5][15];

void record_reset(void) {
 8009c6c:	b480      	push	{r7}
 8009c6e:	af00      	add	r7, sp, #0
	record_mode = 0;
 8009c70:	4b06      	ldr	r3, [pc, #24]	; (8009c8c <record_reset+0x20>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	701a      	strb	r2, [r3, #0]
	record_time = 0;
 8009c76:	4b06      	ldr	r3, [pc, #24]	; (8009c90 <record_reset+0x24>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	601a      	str	r2, [r3, #0]
	record_rupe_flag = 0;
 8009c7c:	4b05      	ldr	r3, [pc, #20]	; (8009c94 <record_reset+0x28>)
 8009c7e:	2200      	movs	r2, #0
 8009c80:	701a      	strb	r2, [r3, #0]
}
 8009c82:	bf00      	nop
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr
 8009c8c:	2000c388 	.word	0x2000c388
 8009c90:	2000c38c 	.word	0x2000c38c
 8009c94:	2000c394 	.word	0x2000c394

08009c98 <record_data>:

void record_data(float *input_record_data, int numlen) {
 8009c98:	b490      	push	{r4, r7}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]

	for (int record_count = 0; record_count < numlen; record_count++) {
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	60fb      	str	r3, [r7, #12]
 8009ca6:	e013      	b.n	8009cd0 <record_data+0x38>
		record_value[record_count][record_time] =
				input_record_data[record_count];
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	441a      	add	r2, r3
		record_value[record_count][record_time] =
 8009cb0:	4b18      	ldr	r3, [pc, #96]	; (8009d14 <record_data+0x7c>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
				input_record_data[record_count];
 8009cb4:	6812      	ldr	r2, [r2, #0]
		record_value[record_count][record_time] =
 8009cb6:	4818      	ldr	r0, [pc, #96]	; (8009d18 <record_data+0x80>)
 8009cb8:	68f9      	ldr	r1, [r7, #12]
 8009cba:	f640 34b8 	movw	r4, #3000	; 0xbb8
 8009cbe:	fb04 f101 	mul.w	r1, r4, r1
 8009cc2:	440b      	add	r3, r1
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	4403      	add	r3, r0
 8009cc8:	601a      	str	r2, [r3, #0]
	for (int record_count = 0; record_count < numlen; record_count++) {
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	60fb      	str	r3, [r7, #12]
 8009cd0:	68fa      	ldr	r2, [r7, #12]
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	dbe7      	blt.n	8009ca8 <record_data+0x10>
	}
	if (record_rupe_flag == 1) {
 8009cd8:	4b10      	ldr	r3, [pc, #64]	; (8009d1c <record_data+0x84>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d103      	bne.n	8009ce8 <record_data+0x50>
		record_end_point = record_time;
 8009ce0:	4b0c      	ldr	r3, [pc, #48]	; (8009d14 <record_data+0x7c>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a0e      	ldr	r2, [pc, #56]	; (8009d20 <record_data+0x88>)
 8009ce6:	6013      	str	r3, [r2, #0]
	}
	record_time++;
 8009ce8:	4b0a      	ldr	r3, [pc, #40]	; (8009d14 <record_data+0x7c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	3301      	adds	r3, #1
 8009cee:	4a09      	ldr	r2, [pc, #36]	; (8009d14 <record_data+0x7c>)
 8009cf0:	6013      	str	r3, [r2, #0]
	if (record_time >= max_record_time) {
 8009cf2:	4b08      	ldr	r3, [pc, #32]	; (8009d14 <record_data+0x7c>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	dd05      	ble.n	8009d0a <record_data+0x72>
		record_time = 0;
 8009cfe:	4b05      	ldr	r3, [pc, #20]	; (8009d14 <record_data+0x7c>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	601a      	str	r2, [r3, #0]
		record_rupe_flag = 1;
 8009d04:	4b05      	ldr	r3, [pc, #20]	; (8009d1c <record_data+0x84>)
 8009d06:	2201      	movs	r2, #1
 8009d08:	701a      	strb	r2, [r3, #0]
	}

}
 8009d0a:	bf00      	nop
 8009d0c:	3710      	adds	r7, #16
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bc90      	pop	{r4, r7}
 8009d12:	4770      	bx	lr
 8009d14:	2000c38c 	.word	0x2000c38c
 8009d18:	20000808 	.word	0x20000808
 8009d1c:	2000c394 	.word	0x2000c394
 8009d20:	2000c390 	.word	0x2000c390

08009d24 <record_print>:

void record_print(void) {
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
	int a, time_index;
	if (record_rupe_flag == 0) {
 8009d2a:	4b3a      	ldr	r3, [pc, #232]	; (8009e14 <record_print+0xf0>)
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d12e      	bne.n	8009d90 <record_print+0x6c>
		for (a = 0; a <= record_time - 1; a++) {
 8009d32:	2300      	movs	r3, #0
 8009d34:	60fb      	str	r3, [r7, #12]
 8009d36:	e025      	b.n	8009d84 <record_print+0x60>

			printf("%d", a);
 8009d38:	68f9      	ldr	r1, [r7, #12]
 8009d3a:	4837      	ldr	r0, [pc, #220]	; (8009e18 <record_print+0xf4>)
 8009d3c:	f008 fbf6 	bl	801252c <iprintf>
			for (int record_count = 0; record_count < max_record_num;
 8009d40:	2300      	movs	r3, #0
 8009d42:	607b      	str	r3, [r7, #4]
 8009d44:	e015      	b.n	8009d72 <record_print+0x4e>
					record_count++) {
				printf(",%f", record_value[record_count][a]);
 8009d46:	4935      	ldr	r1, [pc, #212]	; (8009e1c <record_print+0xf8>)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009d4e:	fb03 f202 	mul.w	r2, r3, r2
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	4413      	add	r3, r2
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	440b      	add	r3, r1
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7f6 fc1b 	bl	8000598 <__aeabi_f2d>
 8009d62:	4602      	mov	r2, r0
 8009d64:	460b      	mov	r3, r1
 8009d66:	482e      	ldr	r0, [pc, #184]	; (8009e20 <record_print+0xfc>)
 8009d68:	f008 fbe0 	bl	801252c <iprintf>
					record_count++) {
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	3301      	adds	r3, #1
 8009d70:	607b      	str	r3, [r7, #4]
			for (int record_count = 0; record_count < max_record_num;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2b03      	cmp	r3, #3
 8009d76:	dde6      	ble.n	8009d46 <record_print+0x22>
			}
			printf("\n");
 8009d78:	200a      	movs	r0, #10
 8009d7a:	f008 fbef 	bl	801255c <putchar>
		for (a = 0; a <= record_time - 1; a++) {
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	3301      	adds	r3, #1
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	4b27      	ldr	r3, [pc, #156]	; (8009e24 <record_print+0x100>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	dbd4      	blt.n	8009d38 <record_print+0x14>
			}
			printf("\n");
		}
	}

}
 8009d8e:	e03c      	b.n	8009e0a <record_print+0xe6>
		for (a = 0; a <= max_record_time - 1; a++) {
 8009d90:	2300      	movs	r3, #0
 8009d92:	60fb      	str	r3, [r7, #12]
 8009d94:	e034      	b.n	8009e00 <record_print+0xdc>
			time_index = record_end_point + 1 + a;
 8009d96:	4b24      	ldr	r3, [pc, #144]	; (8009e28 <record_print+0x104>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	68fa      	ldr	r2, [r7, #12]
 8009d9e:	4413      	add	r3, r2
 8009da0:	60bb      	str	r3, [r7, #8]
			if (time_index >= max_record_time) {
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8009da8:	4293      	cmp	r3, r2
 8009daa:	dd03      	ble.n	8009db4 <record_print+0x90>
				time_index -= max_record_time;
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	f6a3 33b8 	subw	r3, r3, #3000	; 0xbb8
 8009db2:	60bb      	str	r3, [r7, #8]
			printf("%d", a);
 8009db4:	68f9      	ldr	r1, [r7, #12]
 8009db6:	4818      	ldr	r0, [pc, #96]	; (8009e18 <record_print+0xf4>)
 8009db8:	f008 fbb8 	bl	801252c <iprintf>
			for (int record_count = 0; record_count < max_record_num;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	603b      	str	r3, [r7, #0]
 8009dc0:	e015      	b.n	8009dee <record_print+0xca>
				printf(",%f", record_value[record_count][time_index]);
 8009dc2:	4916      	ldr	r1, [pc, #88]	; (8009e1c <record_print+0xf8>)
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009dca:	fb03 f202 	mul.w	r2, r3, r2
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	4413      	add	r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	440b      	add	r3, r1
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f7f6 fbdd 	bl	8000598 <__aeabi_f2d>
 8009dde:	4602      	mov	r2, r0
 8009de0:	460b      	mov	r3, r1
 8009de2:	480f      	ldr	r0, [pc, #60]	; (8009e20 <record_print+0xfc>)
 8009de4:	f008 fba2 	bl	801252c <iprintf>
					record_count++) {
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	3301      	adds	r3, #1
 8009dec:	603b      	str	r3, [r7, #0]
			for (int record_count = 0; record_count < max_record_num;
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	2b03      	cmp	r3, #3
 8009df2:	dde6      	ble.n	8009dc2 <record_print+0x9e>
			printf("\n");
 8009df4:	200a      	movs	r0, #10
 8009df6:	f008 fbb1 	bl	801255c <putchar>
		for (a = 0; a <= max_record_time - 1; a++) {
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	60fb      	str	r3, [r7, #12]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8009e06:	4293      	cmp	r3, r2
 8009e08:	ddc5      	ble.n	8009d96 <record_print+0x72>
}
 8009e0a:	bf00      	nop
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}
 8009e12:	bf00      	nop
 8009e14:	2000c394 	.word	0x2000c394
 8009e18:	08014ccc 	.word	0x08014ccc
 8009e1c:	20000808 	.word	0x20000808
 8009e20:	08014cd0 	.word	0x08014cd0
 8009e24:	2000c38c 	.word	0x2000c38c
 8009e28:	2000c390 	.word	0x2000c390

08009e2c <interrupt_record>:

void interrupt_record(void) {
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0

	float r_data[4];

	if (record_mode == 1) {
 8009e32:	4b57      	ldr	r3, [pc, #348]	; (8009f90 <interrupt_record+0x164>)
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d110      	bne.n	8009e5c <interrupt_record+0x30>
			r_data[0] = E_speedR;
 8009e3a:	4b56      	ldr	r3, [pc, #344]	; (8009f94 <interrupt_record+0x168>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	603b      	str	r3, [r7, #0]
			r_data[1] = E_speedL;
 8009e40:	4b55      	ldr	r3, [pc, #340]	; (8009f98 <interrupt_record+0x16c>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	607b      	str	r3, [r7, #4]
			r_data[2] = E_distanceR;
 8009e46:	4b55      	ldr	r3, [pc, #340]	; (8009f9c <interrupt_record+0x170>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	60bb      	str	r3, [r7, #8]
			r_data[3] = E_distanceL;
 8009e4c:	4b54      	ldr	r3, [pc, #336]	; (8009fa0 <interrupt_record+0x174>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	60fb      	str	r3, [r7, #12]
			record_data(r_data, 4);
 8009e52:	463b      	mov	r3, r7
 8009e54:	2104      	movs	r1, #4
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7ff ff1e 	bl	8009c98 <record_data>
		}
	if (record_mode == 2) {
 8009e5c:	4b4c      	ldr	r3, [pc, #304]	; (8009f90 <interrupt_record+0x164>)
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	d110      	bne.n	8009e86 <interrupt_record+0x5a>
				r_data[0] = angle_speed;
 8009e64:	4b4f      	ldr	r3, [pc, #316]	; (8009fa4 <interrupt_record+0x178>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	603b      	str	r3, [r7, #0]
				r_data[1] = angle;
 8009e6a:	4b4f      	ldr	r3, [pc, #316]	; (8009fa8 <interrupt_record+0x17c>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	607b      	str	r3, [r7, #4]
				r_data[2] = gf_speed;
 8009e70:	4b4e      	ldr	r3, [pc, #312]	; (8009fac <interrupt_record+0x180>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	60bb      	str	r3, [r7, #8]
				r_data[3] = gf_distance;
 8009e76:	4b4e      	ldr	r3, [pc, #312]	; (8009fb0 <interrupt_record+0x184>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	60fb      	str	r3, [r7, #12]
				record_data(r_data, 4);
 8009e7c:	463b      	mov	r3, r7
 8009e7e:	2104      	movs	r1, #4
 8009e80:	4618      	mov	r0, r3
 8009e82:	f7ff ff09 	bl	8009c98 <record_data>
		}
	if (record_mode == 3) {
 8009e86:	4b42      	ldr	r3, [pc, #264]	; (8009f90 <interrupt_record+0x164>)
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	2b03      	cmp	r3, #3
 8009e8c:	d126      	bne.n	8009edc <interrupt_record+0xb0>
			r_data[0] = straight.velocity;
 8009e8e:	4b49      	ldr	r3, [pc, #292]	; (8009fb4 <interrupt_record+0x188>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	603b      	str	r3, [r7, #0]
			r_data[1] = straight.displacement;
 8009e94:	4b47      	ldr	r3, [pc, #284]	; (8009fb4 <interrupt_record+0x188>)
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	607b      	str	r3, [r7, #4]
			r_data[2] = (fusion_speedR + fusion_speedL) / 2;
 8009e9a:	4b47      	ldr	r3, [pc, #284]	; (8009fb8 <interrupt_record+0x18c>)
 8009e9c:	ed93 7a00 	vldr	s14, [r3]
 8009ea0:	4b46      	ldr	r3, [pc, #280]	; (8009fbc <interrupt_record+0x190>)
 8009ea2:	edd3 7a00 	vldr	s15, [r3]
 8009ea6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009eaa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009eae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009eb2:	edc7 7a02 	vstr	s15, [r7, #8]
			r_data[3] = (fusion_distanceR + fusion_distanceL) / 2;
 8009eb6:	4b42      	ldr	r3, [pc, #264]	; (8009fc0 <interrupt_record+0x194>)
 8009eb8:	ed93 7a00 	vldr	s14, [r3]
 8009ebc:	4b41      	ldr	r3, [pc, #260]	; (8009fc4 <interrupt_record+0x198>)
 8009ebe:	edd3 7a00 	vldr	s15, [r3]
 8009ec2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ec6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009ece:	edc7 7a03 	vstr	s15, [r7, #12]
			record_data(r_data, 4);
 8009ed2:	463b      	mov	r3, r7
 8009ed4:	2104      	movs	r1, #4
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7ff fede 	bl	8009c98 <record_data>
		}
	if (record_mode == 4) { //
 8009edc:	4b2c      	ldr	r3, [pc, #176]	; (8009f90 <interrupt_record+0x164>)
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	2b04      	cmp	r3, #4
 8009ee2:	d126      	bne.n	8009f32 <interrupt_record+0x106>
			r_data[0] = straight.displacement;
 8009ee4:	4b33      	ldr	r3, [pc, #204]	; (8009fb4 <interrupt_record+0x188>)
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	603b      	str	r3, [r7, #0]
			r_data[1] = (E_distanceR + E_distanceL) / 2;
 8009eea:	4b2c      	ldr	r3, [pc, #176]	; (8009f9c <interrupt_record+0x170>)
 8009eec:	ed93 7a00 	vldr	s14, [r3]
 8009ef0:	4b2b      	ldr	r3, [pc, #172]	; (8009fa0 <interrupt_record+0x174>)
 8009ef2:	edd3 7a00 	vldr	s15, [r3]
 8009ef6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009efa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009efe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009f02:	edc7 7a01 	vstr	s15, [r7, #4]
			r_data[2] = gf_distance;
 8009f06:	4b2a      	ldr	r3, [pc, #168]	; (8009fb0 <interrupt_record+0x184>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	60bb      	str	r3, [r7, #8]
			r_data[3] = (fusion_distanceR + fusion_distanceL) / 2;
 8009f0c:	4b2c      	ldr	r3, [pc, #176]	; (8009fc0 <interrupt_record+0x194>)
 8009f0e:	ed93 7a00 	vldr	s14, [r3]
 8009f12:	4b2c      	ldr	r3, [pc, #176]	; (8009fc4 <interrupt_record+0x198>)
 8009f14:	edd3 7a00 	vldr	s15, [r3]
 8009f18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009f1c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009f24:	edc7 7a03 	vstr	s15, [r7, #12]
			record_data(r_data, 4);
 8009f28:	463b      	mov	r3, r7
 8009f2a:	2104      	movs	r1, #4
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7ff feb3 	bl	8009c98 <record_data>
		}
	if (record_mode == 5) { //
 8009f32:	4b17      	ldr	r3, [pc, #92]	; (8009f90 <interrupt_record+0x164>)
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	2b05      	cmp	r3, #5
 8009f38:	d110      	bne.n	8009f5c <interrupt_record+0x130>
			r_data[0] = straight.displacement;
 8009f3a:	4b1e      	ldr	r3, [pc, #120]	; (8009fb4 <interrupt_record+0x188>)
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	603b      	str	r3, [r7, #0]
			r_data[1] = E_distanceR;
 8009f40:	4b16      	ldr	r3, [pc, #88]	; (8009f9c <interrupt_record+0x170>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	607b      	str	r3, [r7, #4]
			r_data[2] = E_distanceL;
 8009f46:	4b16      	ldr	r3, [pc, #88]	; (8009fa0 <interrupt_record+0x174>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	60bb      	str	r3, [r7, #8]
			r_data[3] = gf_distance;
 8009f4c:	4b18      	ldr	r3, [pc, #96]	; (8009fb0 <interrupt_record+0x184>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	60fb      	str	r3, [r7, #12]
			record_data(r_data, 4);
 8009f52:	463b      	mov	r3, r7
 8009f54:	2104      	movs	r1, #4
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7ff fe9e 	bl	8009c98 <record_data>
		}
	if (record_mode == 5) { //
 8009f5c:	4b0c      	ldr	r3, [pc, #48]	; (8009f90 <interrupt_record+0x164>)
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	2b05      	cmp	r3, #5
 8009f62:	d110      	bne.n	8009f86 <interrupt_record+0x15a>
			r_data[0] = g_V_L;
 8009f64:	4b18      	ldr	r3, [pc, #96]	; (8009fc8 <interrupt_record+0x19c>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	603b      	str	r3, [r7, #0]
			r_data[1] = E_distanceR;
 8009f6a:	4b0c      	ldr	r3, [pc, #48]	; (8009f9c <interrupt_record+0x170>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	607b      	str	r3, [r7, #4]
			r_data[2] = E_distanceL;
 8009f70:	4b0b      	ldr	r3, [pc, #44]	; (8009fa0 <interrupt_record+0x174>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	60bb      	str	r3, [r7, #8]
			r_data[3] = gf_distance;
 8009f76:	4b0e      	ldr	r3, [pc, #56]	; (8009fb0 <interrupt_record+0x184>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	60fb      	str	r3, [r7, #12]
			record_data(r_data, 4);
 8009f7c:	463b      	mov	r3, r7
 8009f7e:	2104      	movs	r1, #4
 8009f80:	4618      	mov	r0, r3
 8009f82:	f7ff fe89 	bl	8009c98 <record_data>
		r_data[3] = g_V_L;
		record_data(r_data, 4);
	}
*/

}
 8009f86:	bf00      	nop
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	bf00      	nop
 8009f90:	2000c388 	.word	0x2000c388
 8009f94:	2000020c 	.word	0x2000020c
 8009f98:	20000208 	.word	0x20000208
 8009f9c:	20000204 	.word	0x20000204
 8009fa0:	20000200 	.word	0x20000200
 8009fa4:	20000248 	.word	0x20000248
 8009fa8:	20000244 	.word	0x20000244
 8009fac:	20000258 	.word	0x20000258
 8009fb0:	2000025c 	.word	0x2000025c
 8009fb4:	200004b8 	.word	0x200004b8
 8009fb8:	2000023c 	.word	0x2000023c
 8009fbc:	20000238 	.word	0x20000238
 8009fc0:	20000234 	.word	0x20000234
 8009fc4:	20000230 	.word	0x20000230
 8009fc8:	2000050c 	.word	0x2000050c

08009fcc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8009fd0:	4b1b      	ldr	r3, [pc, #108]	; (800a040 <MX_SPI1_Init+0x74>)
 8009fd2:	4a1c      	ldr	r2, [pc, #112]	; (800a044 <MX_SPI1_Init+0x78>)
 8009fd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009fd6:	4b1a      	ldr	r3, [pc, #104]	; (800a040 <MX_SPI1_Init+0x74>)
 8009fd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009fdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009fde:	4b18      	ldr	r3, [pc, #96]	; (800a040 <MX_SPI1_Init+0x74>)
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009fe4:	4b16      	ldr	r3, [pc, #88]	; (800a040 <MX_SPI1_Init+0x74>)
 8009fe6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009fea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009fec:	4b14      	ldr	r3, [pc, #80]	; (800a040 <MX_SPI1_Init+0x74>)
 8009fee:	2200      	movs	r2, #0
 8009ff0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009ff2:	4b13      	ldr	r3, [pc, #76]	; (800a040 <MX_SPI1_Init+0x74>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009ff8:	4b11      	ldr	r3, [pc, #68]	; (800a040 <MX_SPI1_Init+0x74>)
 8009ffa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ffe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800a000:	4b0f      	ldr	r3, [pc, #60]	; (800a040 <MX_SPI1_Init+0x74>)
 800a002:	2218      	movs	r2, #24
 800a004:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a006:	4b0e      	ldr	r3, [pc, #56]	; (800a040 <MX_SPI1_Init+0x74>)
 800a008:	2200      	movs	r2, #0
 800a00a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800a00c:	4b0c      	ldr	r3, [pc, #48]	; (800a040 <MX_SPI1_Init+0x74>)
 800a00e:	2200      	movs	r2, #0
 800a010:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a012:	4b0b      	ldr	r3, [pc, #44]	; (800a040 <MX_SPI1_Init+0x74>)
 800a014:	2200      	movs	r2, #0
 800a016:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800a018:	4b09      	ldr	r3, [pc, #36]	; (800a040 <MX_SPI1_Init+0x74>)
 800a01a:	2207      	movs	r2, #7
 800a01c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800a01e:	4b08      	ldr	r3, [pc, #32]	; (800a040 <MX_SPI1_Init+0x74>)
 800a020:	2200      	movs	r2, #0
 800a022:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800a024:	4b06      	ldr	r3, [pc, #24]	; (800a040 <MX_SPI1_Init+0x74>)
 800a026:	2208      	movs	r2, #8
 800a028:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800a02a:	4805      	ldr	r0, [pc, #20]	; (800a040 <MX_SPI1_Init+0x74>)
 800a02c:	f004 fd20 	bl	800ea70 <HAL_SPI_Init>
 800a030:	4603      	mov	r3, r0
 800a032:	2b00      	cmp	r3, #0
 800a034:	d001      	beq.n	800a03a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800a036:	f7ff f8a2 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800a03a:	bf00      	nop
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	2000c398 	.word	0x2000c398
 800a044:	40013000 	.word	0x40013000

0800a048 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800a04c:	4b1b      	ldr	r3, [pc, #108]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a04e:	4a1c      	ldr	r2, [pc, #112]	; (800a0c0 <MX_SPI3_Init+0x78>)
 800a050:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a052:	4b1a      	ldr	r3, [pc, #104]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a054:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a058:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a05a:	4b18      	ldr	r3, [pc, #96]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a05c:	2200      	movs	r2, #0
 800a05e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800a060:	4b16      	ldr	r3, [pc, #88]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a062:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800a066:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a068:	4b14      	ldr	r3, [pc, #80]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a06a:	2200      	movs	r2, #0
 800a06c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800a06e:	4b13      	ldr	r3, [pc, #76]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a070:	2201      	movs	r2, #1
 800a072:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a074:	4b11      	ldr	r3, [pc, #68]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a076:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a07a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800a07c:	4b0f      	ldr	r3, [pc, #60]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a07e:	2218      	movs	r2, #24
 800a080:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a082:	4b0e      	ldr	r3, [pc, #56]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a084:	2200      	movs	r2, #0
 800a086:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a088:	4b0c      	ldr	r3, [pc, #48]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a08a:	2200      	movs	r2, #0
 800a08c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a08e:	4b0b      	ldr	r3, [pc, #44]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a090:	2200      	movs	r2, #0
 800a092:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800a094:	4b09      	ldr	r3, [pc, #36]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a096:	2207      	movs	r2, #7
 800a098:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800a09a:	4b08      	ldr	r3, [pc, #32]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a09c:	2200      	movs	r2, #0
 800a09e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800a0a0:	4b06      	ldr	r3, [pc, #24]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a0a6:	4805      	ldr	r0, [pc, #20]	; (800a0bc <MX_SPI3_Init+0x74>)
 800a0a8:	f004 fce2 	bl	800ea70 <HAL_SPI_Init>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d001      	beq.n	800a0b6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800a0b2:	f7ff f864 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800a0b6:	bf00      	nop
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	2000c3fc 	.word	0x2000c3fc
 800a0c0:	40003c00 	.word	0x40003c00

0800a0c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b08c      	sub	sp, #48	; 0x30
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0cc:	f107 031c 	add.w	r3, r7, #28
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	601a      	str	r2, [r3, #0]
 800a0d4:	605a      	str	r2, [r3, #4]
 800a0d6:	609a      	str	r2, [r3, #8]
 800a0d8:	60da      	str	r2, [r3, #12]
 800a0da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a3d      	ldr	r2, [pc, #244]	; (800a1d8 <HAL_SPI_MspInit+0x114>)
 800a0e2:	4293      	cmp	r3, r2
 800a0e4:	d129      	bne.n	800a13a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a0e6:	4b3d      	ldr	r3, [pc, #244]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a0e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0ea:	4a3c      	ldr	r2, [pc, #240]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a0ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a0f0:	6613      	str	r3, [r2, #96]	; 0x60
 800a0f2:	4b3a      	ldr	r3, [pc, #232]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a0f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a0fa:	61bb      	str	r3, [r7, #24]
 800a0fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a0fe:	4b37      	ldr	r3, [pc, #220]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a102:	4a36      	ldr	r2, [pc, #216]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a104:	f043 0301 	orr.w	r3, r3, #1
 800a108:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a10a:	4b34      	ldr	r3, [pc, #208]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a10c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a10e:	f003 0301 	and.w	r3, r3, #1
 800a112:	617b      	str	r3, [r7, #20]
 800a114:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a116:	23e0      	movs	r3, #224	; 0xe0
 800a118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a11a:	2302      	movs	r3, #2
 800a11c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a11e:	2300      	movs	r3, #0
 800a120:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a122:	2300      	movs	r3, #0
 800a124:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a126:	2305      	movs	r3, #5
 800a128:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a12a:	f107 031c 	add.w	r3, r7, #28
 800a12e:	4619      	mov	r1, r3
 800a130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a134:	f003 fae2 	bl	800d6fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800a138:	e049      	b.n	800a1ce <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI3)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a28      	ldr	r2, [pc, #160]	; (800a1e0 <HAL_SPI_MspInit+0x11c>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d144      	bne.n	800a1ce <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800a144:	4b25      	ldr	r3, [pc, #148]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a148:	4a24      	ldr	r2, [pc, #144]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a14a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a14e:	6593      	str	r3, [r2, #88]	; 0x58
 800a150:	4b22      	ldr	r3, [pc, #136]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a154:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a158:	613b      	str	r3, [r7, #16]
 800a15a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a15c:	4b1f      	ldr	r3, [pc, #124]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a15e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a160:	4a1e      	ldr	r2, [pc, #120]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a162:	f043 0304 	orr.w	r3, r3, #4
 800a166:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a168:	4b1c      	ldr	r3, [pc, #112]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a16a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a16c:	f003 0304 	and.w	r3, r3, #4
 800a170:	60fb      	str	r3, [r7, #12]
 800a172:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a174:	4b19      	ldr	r3, [pc, #100]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a178:	4a18      	ldr	r2, [pc, #96]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a17a:	f043 0302 	orr.w	r3, r3, #2
 800a17e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a180:	4b16      	ldr	r3, [pc, #88]	; (800a1dc <HAL_SPI_MspInit+0x118>)
 800a182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a184:	f003 0302 	and.w	r3, r3, #2
 800a188:	60bb      	str	r3, [r7, #8]
 800a18a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800a18c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a192:	2302      	movs	r3, #2
 800a194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a196:	2300      	movs	r3, #0
 800a198:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a19a:	2300      	movs	r3, #0
 800a19c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a19e:	2306      	movs	r3, #6
 800a1a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a1a2:	f107 031c 	add.w	r3, r7, #28
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	480e      	ldr	r0, [pc, #56]	; (800a1e4 <HAL_SPI_MspInit+0x120>)
 800a1aa:	f003 faa7 	bl	800d6fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800a1ae:	2320      	movs	r3, #32
 800a1b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1b2:	2302      	movs	r3, #2
 800a1b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a1be:	2306      	movs	r3, #6
 800a1c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a1c2:	f107 031c 	add.w	r3, r7, #28
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	4807      	ldr	r0, [pc, #28]	; (800a1e8 <HAL_SPI_MspInit+0x124>)
 800a1ca:	f003 fa97 	bl	800d6fc <HAL_GPIO_Init>
}
 800a1ce:	bf00      	nop
 800a1d0:	3730      	adds	r7, #48	; 0x30
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
 800a1d6:	bf00      	nop
 800a1d8:	40013000 	.word	0x40013000
 800a1dc:	40021000 	.word	0x40021000
 800a1e0:	40003c00 	.word	0x40003c00
 800a1e4:	48000800 	.word	0x48000800
 800a1e8:	48000400 	.word	0x48000400

0800a1ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a1f2:	4b0f      	ldr	r3, [pc, #60]	; (800a230 <HAL_MspInit+0x44>)
 800a1f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1f6:	4a0e      	ldr	r2, [pc, #56]	; (800a230 <HAL_MspInit+0x44>)
 800a1f8:	f043 0301 	orr.w	r3, r3, #1
 800a1fc:	6613      	str	r3, [r2, #96]	; 0x60
 800a1fe:	4b0c      	ldr	r3, [pc, #48]	; (800a230 <HAL_MspInit+0x44>)
 800a200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a202:	f003 0301 	and.w	r3, r3, #1
 800a206:	607b      	str	r3, [r7, #4]
 800a208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a20a:	4b09      	ldr	r3, [pc, #36]	; (800a230 <HAL_MspInit+0x44>)
 800a20c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a20e:	4a08      	ldr	r2, [pc, #32]	; (800a230 <HAL_MspInit+0x44>)
 800a210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a214:	6593      	str	r3, [r2, #88]	; 0x58
 800a216:	4b06      	ldr	r3, [pc, #24]	; (800a230 <HAL_MspInit+0x44>)
 800a218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a21a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a21e:	603b      	str	r3, [r7, #0]
 800a220:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800a222:	f003 fca9 	bl	800db78 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a226:	bf00      	nop
 800a228:	3708      	adds	r7, #8
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	40021000 	.word	0x40021000

0800a234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a234:	b480      	push	{r7}
 800a236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a238:	e7fe      	b.n	800a238 <NMI_Handler+0x4>

0800a23a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a23a:	b480      	push	{r7}
 800a23c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */

	while (1)
 800a23e:	e7fe      	b.n	800a23e <HardFault_Handler+0x4>

0800a240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a240:	b480      	push	{r7}
 800a242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a244:	e7fe      	b.n	800a244 <MemManage_Handler+0x4>

0800a246 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a246:	b480      	push	{r7}
 800a248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a24a:	e7fe      	b.n	800a24a <BusFault_Handler+0x4>

0800a24c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a24c:	b480      	push	{r7}
 800a24e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a250:	e7fe      	b.n	800a250 <UsageFault_Handler+0x4>

0800a252 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a252:	b480      	push	{r7}
 800a254:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a256:	bf00      	nop
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a260:	b480      	push	{r7}
 800a262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a264:	bf00      	nop
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr

0800a26e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a26e:	b480      	push	{r7}
 800a270:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a272:	bf00      	nop
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a280:	f000 fc4c 	bl	800ab1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a284:	bf00      	nop
 800a286:	bd80      	pop	{r7, pc}

0800a288 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a28c:	4802      	ldr	r0, [pc, #8]	; (800a298 <DMA1_Channel1_IRQHandler+0x10>)
 800a28e:	f003 f8e5 	bl	800d45c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800a292:	bf00      	nop
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	20000780 	.word	0x20000780

0800a29c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800a2a0:	4802      	ldr	r0, [pc, #8]	; (800a2ac <ADC1_2_IRQHandler+0x10>)
 800a2a2:	f001 fbeb 	bl	800ba7c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
//  pl_callback_getSensor();
  /* USER CODE END ADC1_2_IRQn 1 */
}
 800a2a6:	bf00      	nop
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	20000714 	.word	0x20000714

0800a2b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a2b4:	480c      	ldr	r0, [pc, #48]	; (800a2e8 <TIM6_DAC_IRQHandler+0x38>)
 800a2b6:	f005 fdbb 	bl	800fe30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  interrupt_timer();
 800a2ba:	f7fc ff95 	bl	80071e8 <interrupt_timer>
  interupt_calSensor();
 800a2be:	f7f7 fd25 	bl	8001d0c <interupt_calSensor>
  ICM20602_DataUpdate();
 800a2c2:	f7fc fc9b 	bl	8006bfc <ICM20602_DataUpdate>
  interrupt_calGyro();
 800a2c6:	f7f7 fb2f 	bl	8001928 <interrupt_calGyro>
  AS5047_DataUpdate();
 800a2ca:	f7fc fb63 	bl	8006994 <AS5047_DataUpdate>
  interupt_calEncoder();
 800a2ce:	f7f6 fecb 	bl	8001068 <interupt_calEncoder>
  interupt_calFusion();
 800a2d2:	f7f7 f889 	bl	80013e8 <interupt_calFusion>
  interupt_DriveMotor();
 800a2d6:	f7f7 fe9b 	bl	8002010 <interupt_DriveMotor>


  interrupt_FailSafe();
 800a2da:	f7fe fca7 	bl	8008c2c <interrupt_FailSafe>
  interrupt_record();
 800a2de:	f7ff fda5 	bl	8009e2c <interrupt_record>

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800a2e2:	bf00      	nop
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	2000c464 	.word	0x2000c464

0800a2ec <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	af00      	add	r7, sp, #0
  /* USER CODE END DMAMUX_OVR_IRQn 0 */

  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 800a2f0:	bf00      	nop
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a2fa:	b480      	push	{r7}
 800a2fc:	af00      	add	r7, sp, #0
	return 1;
 800a2fe:	2301      	movs	r3, #1
}
 800a300:	4618      	mov	r0, r3
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr

0800a30a <_kill>:

int _kill(int pid, int sig)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b082      	sub	sp, #8
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
 800a312:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800a314:	f007 fc60 	bl	8011bd8 <__errno>
 800a318:	4603      	mov	r3, r0
 800a31a:	2216      	movs	r2, #22
 800a31c:	601a      	str	r2, [r3, #0]
	return -1;
 800a31e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a322:	4618      	mov	r0, r3
 800a324:	3708      	adds	r7, #8
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <_exit>:

void _exit (int status)
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b082      	sub	sp, #8
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800a332:	f04f 31ff 	mov.w	r1, #4294967295
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f7ff ffe7 	bl	800a30a <_kill>
	while (1) {}		/* Make sure we hang here */
 800a33c:	e7fe      	b.n	800a33c <_exit+0x12>

0800a33e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b086      	sub	sp, #24
 800a342:	af00      	add	r7, sp, #0
 800a344:	60f8      	str	r0, [r7, #12]
 800a346:	60b9      	str	r1, [r7, #8]
 800a348:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a34a:	2300      	movs	r3, #0
 800a34c:	617b      	str	r3, [r7, #20]
 800a34e:	e00a      	b.n	800a366 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a350:	f3af 8000 	nop.w
 800a354:	4601      	mov	r1, r0
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	1c5a      	adds	r2, r3, #1
 800a35a:	60ba      	str	r2, [r7, #8]
 800a35c:	b2ca      	uxtb	r2, r1
 800a35e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	3301      	adds	r3, #1
 800a364:	617b      	str	r3, [r7, #20]
 800a366:	697a      	ldr	r2, [r7, #20]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	429a      	cmp	r2, r3
 800a36c:	dbf0      	blt.n	800a350 <_read+0x12>
	}

return len;
 800a36e:	687b      	ldr	r3, [r7, #4]
}
 800a370:	4618      	mov	r0, r3
 800a372:	3718      	adds	r7, #24
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a384:	2300      	movs	r3, #0
 800a386:	617b      	str	r3, [r7, #20]
 800a388:	e00a      	b.n	800a3a0 <_write+0x28>
	{
		HAL_UART_Transmit(&huart1, ptr++, 1, 1);
 800a38a:	68b9      	ldr	r1, [r7, #8]
 800a38c:	1c4b      	adds	r3, r1, #1
 800a38e:	60bb      	str	r3, [r7, #8]
 800a390:	2301      	movs	r3, #1
 800a392:	2201      	movs	r2, #1
 800a394:	4807      	ldr	r0, [pc, #28]	; (800a3b4 <_write+0x3c>)
 800a396:	f006 fdd5 	bl	8010f44 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	3301      	adds	r3, #1
 800a39e:	617b      	str	r3, [r7, #20]
 800a3a0:	697a      	ldr	r2, [r7, #20]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	dbf0      	blt.n	800a38a <_write+0x12>
	}
	return len;
 800a3a8:	687b      	ldr	r3, [r7, #4]
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3718      	adds	r7, #24
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	2000c548 	.word	0x2000c548

0800a3b8 <_close>:

int _close(int file)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b083      	sub	sp, #12
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
	return -1;
 800a3c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	370c      	adds	r7, #12
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a3e0:	605a      	str	r2, [r3, #4]
	return 0;
 800a3e2:	2300      	movs	r3, #0
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	370c      	adds	r7, #12
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr

0800a3f0 <_isatty>:

int _isatty(int file)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b083      	sub	sp, #12
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
	return 1;
 800a3f8:	2301      	movs	r3, #1
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	370c      	adds	r7, #12
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr

0800a406 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a406:	b480      	push	{r7}
 800a408:	b085      	sub	sp, #20
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	60f8      	str	r0, [r7, #12]
 800a40e:	60b9      	str	r1, [r7, #8]
 800a410:	607a      	str	r2, [r7, #4]
	return 0;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a428:	4a14      	ldr	r2, [pc, #80]	; (800a47c <_sbrk+0x5c>)
 800a42a:	4b15      	ldr	r3, [pc, #84]	; (800a480 <_sbrk+0x60>)
 800a42c:	1ad3      	subs	r3, r2, r3
 800a42e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a434:	4b13      	ldr	r3, [pc, #76]	; (800a484 <_sbrk+0x64>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d102      	bne.n	800a442 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a43c:	4b11      	ldr	r3, [pc, #68]	; (800a484 <_sbrk+0x64>)
 800a43e:	4a12      	ldr	r2, [pc, #72]	; (800a488 <_sbrk+0x68>)
 800a440:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a442:	4b10      	ldr	r3, [pc, #64]	; (800a484 <_sbrk+0x64>)
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	4413      	add	r3, r2
 800a44a:	693a      	ldr	r2, [r7, #16]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d207      	bcs.n	800a460 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a450:	f007 fbc2 	bl	8011bd8 <__errno>
 800a454:	4603      	mov	r3, r0
 800a456:	220c      	movs	r2, #12
 800a458:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a45a:	f04f 33ff 	mov.w	r3, #4294967295
 800a45e:	e009      	b.n	800a474 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a460:	4b08      	ldr	r3, [pc, #32]	; (800a484 <_sbrk+0x64>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a466:	4b07      	ldr	r3, [pc, #28]	; (800a484 <_sbrk+0x64>)
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	4413      	add	r3, r2
 800a46e:	4a05      	ldr	r2, [pc, #20]	; (800a484 <_sbrk+0x64>)
 800a470:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a472:	68fb      	ldr	r3, [r7, #12]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	2001c000 	.word	0x2001c000
 800a480:	00000400 	.word	0x00000400
 800a484:	2000c460 	.word	0x2000c460
 800a488:	2000c5f0 	.word	0x2000c5f0

0800a48c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800a48c:	b480      	push	{r7}
 800a48e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a490:	4b06      	ldr	r3, [pc, #24]	; (800a4ac <SystemInit+0x20>)
 800a492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a496:	4a05      	ldr	r2, [pc, #20]	; (800a4ac <SystemInit+0x20>)
 800a498:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a49c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a4a0:	bf00      	nop
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a8:	4770      	bx	lr
 800a4aa:	bf00      	nop
 800a4ac:	e000ed00 	.word	0xe000ed00

0800a4b0 <MX_TIM6_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b084      	sub	sp, #16
 800a4b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a4b6:	1d3b      	adds	r3, r7, #4
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]
 800a4bc:	605a      	str	r2, [r3, #4]
 800a4be:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800a4c0:	4b14      	ldr	r3, [pc, #80]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4c2:	4a15      	ldr	r2, [pc, #84]	; (800a518 <MX_TIM6_Init+0x68>)
 800a4c4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 85-1;
 800a4c6:	4b13      	ldr	r3, [pc, #76]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4c8:	2254      	movs	r2, #84	; 0x54
 800a4ca:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a4cc:	4b11      	ldr	r3, [pc, #68]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800a4d2:	4b10      	ldr	r3, [pc, #64]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a4d8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a4da:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4dc:	2200      	movs	r2, #0
 800a4de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800a4e0:	480c      	ldr	r0, [pc, #48]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4e2:	f005 f9dd 	bl	800f8a0 <HAL_TIM_Base_Init>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d001      	beq.n	800a4f0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800a4ec:	f7fe fe47 	bl	800917e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800a4f8:	1d3b      	adds	r3, r7, #4
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	4805      	ldr	r0, [pc, #20]	; (800a514 <MX_TIM6_Init+0x64>)
 800a4fe:	f006 fb4b 	bl	8010b98 <HAL_TIMEx_MasterConfigSynchronization>
 800a502:	4603      	mov	r3, r0
 800a504:	2b00      	cmp	r3, #0
 800a506:	d001      	beq.n	800a50c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800a508:	f7fe fe39 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800a50c:	bf00      	nop
 800a50e:	3710      	adds	r7, #16
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}
 800a514:	2000c464 	.word	0x2000c464
 800a518:	40001000 	.word	0x40001000

0800a51c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b098      	sub	sp, #96	; 0x60
 800a520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a522:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a526:	2200      	movs	r2, #0
 800a528:	601a      	str	r2, [r3, #0]
 800a52a:	605a      	str	r2, [r3, #4]
 800a52c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a52e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a532:	2200      	movs	r2, #0
 800a534:	601a      	str	r2, [r3, #0]
 800a536:	605a      	str	r2, [r3, #4]
 800a538:	609a      	str	r2, [r3, #8]
 800a53a:	60da      	str	r2, [r3, #12]
 800a53c:	611a      	str	r2, [r3, #16]
 800a53e:	615a      	str	r2, [r3, #20]
 800a540:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a542:	1d3b      	adds	r3, r7, #4
 800a544:	2234      	movs	r2, #52	; 0x34
 800a546:	2100      	movs	r1, #0
 800a548:	4618      	mov	r0, r3
 800a54a:	f007 fb7d 	bl	8011c48 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a54e:	4b41      	ldr	r3, [pc, #260]	; (800a654 <MX_TIM8_Init+0x138>)
 800a550:	4a41      	ldr	r2, [pc, #260]	; (800a658 <MX_TIM8_Init+0x13c>)
 800a552:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 800a554:	4b3f      	ldr	r3, [pc, #252]	; (800a654 <MX_TIM8_Init+0x138>)
 800a556:	2201      	movs	r2, #1
 800a558:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a55a:	4b3e      	ldr	r3, [pc, #248]	; (800a654 <MX_TIM8_Init+0x138>)
 800a55c:	2200      	movs	r2, #0
 800a55e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 800a560:	4b3c      	ldr	r3, [pc, #240]	; (800a654 <MX_TIM8_Init+0x138>)
 800a562:	f240 628f 	movw	r2, #1679	; 0x68f
 800a566:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a568:	4b3a      	ldr	r3, [pc, #232]	; (800a654 <MX_TIM8_Init+0x138>)
 800a56a:	2200      	movs	r2, #0
 800a56c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a56e:	4b39      	ldr	r3, [pc, #228]	; (800a654 <MX_TIM8_Init+0x138>)
 800a570:	2200      	movs	r2, #0
 800a572:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a574:	4b37      	ldr	r3, [pc, #220]	; (800a654 <MX_TIM8_Init+0x138>)
 800a576:	2200      	movs	r2, #0
 800a578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800a57a:	4836      	ldr	r0, [pc, #216]	; (800a654 <MX_TIM8_Init+0x138>)
 800a57c:	f005 fa58 	bl	800fa30 <HAL_TIM_PWM_Init>
 800a580:	4603      	mov	r3, r0
 800a582:	2b00      	cmp	r3, #0
 800a584:	d001      	beq.n	800a58a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 800a586:	f7fe fdfa 	bl	800917e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a58a:	2300      	movs	r3, #0
 800a58c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a58e:	2300      	movs	r3, #0
 800a590:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a592:	2300      	movs	r3, #0
 800a594:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a596:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a59a:	4619      	mov	r1, r3
 800a59c:	482d      	ldr	r0, [pc, #180]	; (800a654 <MX_TIM8_Init+0x138>)
 800a59e:	f006 fafb 	bl	8010b98 <HAL_TIMEx_MasterConfigSynchronization>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d001      	beq.n	800a5ac <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 800a5a8:	f7fe fde9 	bl	800917e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a5ac:	2360      	movs	r3, #96	; 0x60
 800a5ae:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 419;
 800a5b0:	f240 13a3 	movw	r3, #419	; 0x1a3
 800a5b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a5ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	4820      	ldr	r0, [pc, #128]	; (800a654 <MX_TIM8_Init+0x138>)
 800a5d4:	f005 fdac 	bl	8010130 <HAL_TIM_PWM_ConfigChannel>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 800a5de:	f7fe fdce 	bl	800917e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800a5e2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a5e6:	2208      	movs	r2, #8
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	481a      	ldr	r0, [pc, #104]	; (800a654 <MX_TIM8_Init+0x138>)
 800a5ec:	f005 fda0 	bl	8010130 <HAL_TIM_PWM_ConfigChannel>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d001      	beq.n	800a5fa <MX_TIM8_Init+0xde>
  {
    Error_Handler();
 800a5f6:	f7fe fdc2 	bl	800917e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a5fe:	2300      	movs	r3, #0
 800a600:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a602:	2300      	movs	r3, #0
 800a604:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a606:	2300      	movs	r3, #0
 800a608:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a60a:	2300      	movs	r3, #0
 800a60c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a60e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a612:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a614:	2300      	movs	r3, #0
 800a616:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a618:	2300      	movs	r3, #0
 800a61a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a61c:	2300      	movs	r3, #0
 800a61e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a620:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a624:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a626:	2300      	movs	r3, #0
 800a628:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a62a:	2300      	movs	r3, #0
 800a62c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a62e:	2300      	movs	r3, #0
 800a630:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800a632:	1d3b      	adds	r3, r7, #4
 800a634:	4619      	mov	r1, r3
 800a636:	4807      	ldr	r0, [pc, #28]	; (800a654 <MX_TIM8_Init+0x138>)
 800a638:	f006 fb3c 	bl	8010cb4 <HAL_TIMEx_ConfigBreakDeadTime>
 800a63c:	4603      	mov	r3, r0
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d001      	beq.n	800a646 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800a642:	f7fe fd9c 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800a646:	4803      	ldr	r0, [pc, #12]	; (800a654 <MX_TIM8_Init+0x138>)
 800a648:	f000 f8da 	bl	800a800 <HAL_TIM_MspPostInit>

}
 800a64c:	bf00      	nop
 800a64e:	3760      	adds	r7, #96	; 0x60
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}
 800a654:	2000c4b0 	.word	0x2000c4b0
 800a658:	40013400 	.word	0x40013400

0800a65c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b094      	sub	sp, #80	; 0x50
 800a660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800a662:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a666:	2200      	movs	r2, #0
 800a668:	601a      	str	r2, [r3, #0]
 800a66a:	605a      	str	r2, [r3, #4]
 800a66c:	609a      	str	r2, [r3, #8]
 800a66e:	60da      	str	r2, [r3, #12]
 800a670:	611a      	str	r2, [r3, #16]
 800a672:	615a      	str	r2, [r3, #20]
 800a674:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a676:	463b      	mov	r3, r7
 800a678:	2234      	movs	r2, #52	; 0x34
 800a67a:	2100      	movs	r1, #0
 800a67c:	4618      	mov	r0, r3
 800a67e:	f007 fae3 	bl	8011c48 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800a682:	4b30      	ldr	r3, [pc, #192]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a684:	4a30      	ldr	r2, [pc, #192]	; (800a748 <MX_TIM16_Init+0xec>)
 800a686:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 2-1;
 800a688:	4b2e      	ldr	r3, [pc, #184]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a68a:	2201      	movs	r2, #1
 800a68c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a68e:	4b2d      	ldr	r3, [pc, #180]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a690:	2200      	movs	r2, #0
 800a692:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100;
 800a694:	4b2b      	ldr	r3, [pc, #172]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a696:	2264      	movs	r2, #100	; 0x64
 800a698:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a69a:	4b2a      	ldr	r3, [pc, #168]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a69c:	2200      	movs	r2, #0
 800a69e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800a6a0:	4b28      	ldr	r3, [pc, #160]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a6a6:	4b27      	ldr	r3, [pc, #156]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800a6ac:	4825      	ldr	r0, [pc, #148]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a6ae:	f005 f8f7 	bl	800f8a0 <HAL_TIM_Base_Init>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d001      	beq.n	800a6bc <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 800a6b8:	f7fe fd61 	bl	800917e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800a6bc:	4821      	ldr	r0, [pc, #132]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a6be:	f005 f9b7 	bl	800fa30 <HAL_TIM_PWM_Init>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d001      	beq.n	800a6cc <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 800a6c8:	f7fe fd59 	bl	800917e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a6cc:	2360      	movs	r3, #96	; 0x60
 800a6ce:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 30;
 800a6d0:	231e      	movs	r3, #30
 800a6d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a6e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	4814      	ldr	r0, [pc, #80]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a6f2:	f005 fd1d 	bl	8010130 <HAL_TIM_PWM_ConfigChannel>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d001      	beq.n	800a700 <MX_TIM16_Init+0xa4>
  {
    Error_Handler();
 800a6fc:	f7fe fd3f 	bl	800917e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a700:	2300      	movs	r3, #0
 800a702:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a704:	2300      	movs	r3, #0
 800a706:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a708:	2300      	movs	r3, #0
 800a70a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a70c:	2300      	movs	r3, #0
 800a70e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a710:	2300      	movs	r3, #0
 800a712:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a714:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a718:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a71a:	2300      	movs	r3, #0
 800a71c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a71e:	2300      	movs	r3, #0
 800a720:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800a722:	463b      	mov	r3, r7
 800a724:	4619      	mov	r1, r3
 800a726:	4807      	ldr	r0, [pc, #28]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a728:	f006 fac4 	bl	8010cb4 <HAL_TIMEx_ConfigBreakDeadTime>
 800a72c:	4603      	mov	r3, r0
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <MX_TIM16_Init+0xda>
  {
    Error_Handler();
 800a732:	f7fe fd24 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 800a736:	4803      	ldr	r0, [pc, #12]	; (800a744 <MX_TIM16_Init+0xe8>)
 800a738:	f000 f862 	bl	800a800 <HAL_TIM_MspPostInit>

}
 800a73c:	bf00      	nop
 800a73e:	3750      	adds	r7, #80	; 0x50
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}
 800a744:	2000c4fc 	.word	0x2000c4fc
 800a748:	40014400 	.word	0x40014400

0800a74c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4a16      	ldr	r2, [pc, #88]	; (800a7b4 <HAL_TIM_Base_MspInit+0x68>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d114      	bne.n	800a788 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800a75e:	4b16      	ldr	r3, [pc, #88]	; (800a7b8 <HAL_TIM_Base_MspInit+0x6c>)
 800a760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a762:	4a15      	ldr	r2, [pc, #84]	; (800a7b8 <HAL_TIM_Base_MspInit+0x6c>)
 800a764:	f043 0310 	orr.w	r3, r3, #16
 800a768:	6593      	str	r3, [r2, #88]	; 0x58
 800a76a:	4b13      	ldr	r3, [pc, #76]	; (800a7b8 <HAL_TIM_Base_MspInit+0x6c>)
 800a76c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a76e:	f003 0310 	and.w	r3, r3, #16
 800a772:	60fb      	str	r3, [r7, #12]
 800a774:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800a776:	2200      	movs	r2, #0
 800a778:	2103      	movs	r1, #3
 800a77a:	2036      	movs	r0, #54	; 0x36
 800a77c:	f002 fcbd 	bl	800d0fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800a780:	2036      	movs	r0, #54	; 0x36
 800a782:	f002 fcd4 	bl	800d12e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800a786:	e010      	b.n	800a7aa <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM16)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a0b      	ldr	r2, [pc, #44]	; (800a7bc <HAL_TIM_Base_MspInit+0x70>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d10b      	bne.n	800a7aa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800a792:	4b09      	ldr	r3, [pc, #36]	; (800a7b8 <HAL_TIM_Base_MspInit+0x6c>)
 800a794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a796:	4a08      	ldr	r2, [pc, #32]	; (800a7b8 <HAL_TIM_Base_MspInit+0x6c>)
 800a798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a79c:	6613      	str	r3, [r2, #96]	; 0x60
 800a79e:	4b06      	ldr	r3, [pc, #24]	; (800a7b8 <HAL_TIM_Base_MspInit+0x6c>)
 800a7a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7a6:	60bb      	str	r3, [r7, #8]
 800a7a8:	68bb      	ldr	r3, [r7, #8]
}
 800a7aa:	bf00      	nop
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop
 800a7b4:	40001000 	.word	0x40001000
 800a7b8:	40021000 	.word	0x40021000
 800a7bc:	40014400 	.word	0x40014400

0800a7c0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b085      	sub	sp, #20
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a0a      	ldr	r2, [pc, #40]	; (800a7f8 <HAL_TIM_PWM_MspInit+0x38>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d10b      	bne.n	800a7ea <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a7d2:	4b0a      	ldr	r3, [pc, #40]	; (800a7fc <HAL_TIM_PWM_MspInit+0x3c>)
 800a7d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7d6:	4a09      	ldr	r2, [pc, #36]	; (800a7fc <HAL_TIM_PWM_MspInit+0x3c>)
 800a7d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a7dc:	6613      	str	r3, [r2, #96]	; 0x60
 800a7de:	4b07      	ldr	r3, [pc, #28]	; (800a7fc <HAL_TIM_PWM_MspInit+0x3c>)
 800a7e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a7e6:	60fb      	str	r3, [r7, #12]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800a7ea:	bf00      	nop
 800a7ec:	3714      	adds	r7, #20
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr
 800a7f6:	bf00      	nop
 800a7f8:	40013400 	.word	0x40013400
 800a7fc:	40021000 	.word	0x40021000

0800a800 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b08a      	sub	sp, #40	; 0x28
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a808:	f107 0314 	add.w	r3, r7, #20
 800a80c:	2200      	movs	r2, #0
 800a80e:	601a      	str	r2, [r3, #0]
 800a810:	605a      	str	r2, [r3, #4]
 800a812:	609a      	str	r2, [r3, #8]
 800a814:	60da      	str	r2, [r3, #12]
 800a816:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a2b      	ldr	r2, [pc, #172]	; (800a8cc <HAL_TIM_MspPostInit+0xcc>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d12d      	bne.n	800a87e <HAL_TIM_MspPostInit+0x7e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a822:	4b2b      	ldr	r3, [pc, #172]	; (800a8d0 <HAL_TIM_MspPostInit+0xd0>)
 800a824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a826:	4a2a      	ldr	r2, [pc, #168]	; (800a8d0 <HAL_TIM_MspPostInit+0xd0>)
 800a828:	f043 0302 	orr.w	r3, r3, #2
 800a82c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a82e:	4b28      	ldr	r3, [pc, #160]	; (800a8d0 <HAL_TIM_MspPostInit+0xd0>)
 800a830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a832:	f003 0302 	and.w	r3, r3, #2
 800a836:	613b      	str	r3, [r7, #16]
 800a838:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PB6     ------> TIM8_CH1
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = MOTOR_R_ENABLE_Pin;
 800a83a:	2340      	movs	r3, #64	; 0x40
 800a83c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a83e:	2302      	movs	r3, #2
 800a840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a842:	2300      	movs	r3, #0
 800a844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a846:	2300      	movs	r3, #0
 800a848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 800a84a:	2305      	movs	r3, #5
 800a84c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_R_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800a84e:	f107 0314 	add.w	r3, r7, #20
 800a852:	4619      	mov	r1, r3
 800a854:	481f      	ldr	r0, [pc, #124]	; (800a8d4 <HAL_TIM_MspPostInit+0xd4>)
 800a856:	f002 ff51 	bl	800d6fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_L_ENABLE_Pin;
 800a85a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a85e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a860:	2302      	movs	r3, #2
 800a862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a864:	2300      	movs	r3, #0
 800a866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a868:	2300      	movs	r3, #0
 800a86a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 800a86c:	230a      	movs	r3, #10
 800a86e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_L_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800a870:	f107 0314 	add.w	r3, r7, #20
 800a874:	4619      	mov	r1, r3
 800a876:	4817      	ldr	r0, [pc, #92]	; (800a8d4 <HAL_TIM_MspPostInit+0xd4>)
 800a878:	f002 ff40 	bl	800d6fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 800a87c:	e022      	b.n	800a8c4 <HAL_TIM_MspPostInit+0xc4>
  else if(timHandle->Instance==TIM16)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a15      	ldr	r2, [pc, #84]	; (800a8d8 <HAL_TIM_MspPostInit+0xd8>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d11d      	bne.n	800a8c4 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a888:	4b11      	ldr	r3, [pc, #68]	; (800a8d0 <HAL_TIM_MspPostInit+0xd0>)
 800a88a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a88c:	4a10      	ldr	r2, [pc, #64]	; (800a8d0 <HAL_TIM_MspPostInit+0xd0>)
 800a88e:	f043 0301 	orr.w	r3, r3, #1
 800a892:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a894:	4b0e      	ldr	r3, [pc, #56]	; (800a8d0 <HAL_TIM_MspPostInit+0xd0>)
 800a896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a898:	f003 0301 	and.w	r3, r3, #1
 800a89c:	60fb      	str	r3, [r7, #12]
 800a89e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_MOTOR_Pin;
 800a8a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a8a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8a6:	2302      	movs	r3, #2
 800a8a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FAN_MOTOR_GPIO_Port, &GPIO_InitStruct);
 800a8b6:	f107 0314 	add.w	r3, r7, #20
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a8c0:	f002 ff1c 	bl	800d6fc <HAL_GPIO_Init>
}
 800a8c4:	bf00      	nop
 800a8c6:	3728      	adds	r7, #40	; 0x28
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	40013400 	.word	0x40013400
 800a8d0:	40021000 	.word	0x40021000
 800a8d4:	48000400 	.word	0x48000400
 800a8d8:	40014400 	.word	0x40014400

0800a8dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a8e0:	4b22      	ldr	r3, [pc, #136]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a8e2:	4a23      	ldr	r2, [pc, #140]	; (800a970 <MX_USART1_UART_Init+0x94>)
 800a8e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a8e6:	4b21      	ldr	r3, [pc, #132]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a8e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a8ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a8ee:	4b1f      	ldr	r3, [pc, #124]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a8f4:	4b1d      	ldr	r3, [pc, #116]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a8fa:	4b1c      	ldr	r3, [pc, #112]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a900:	4b1a      	ldr	r3, [pc, #104]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a902:	220c      	movs	r2, #12
 800a904:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a906:	4b19      	ldr	r3, [pc, #100]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a908:	2200      	movs	r2, #0
 800a90a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a90c:	4b17      	ldr	r3, [pc, #92]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a90e:	2200      	movs	r2, #0
 800a910:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a912:	4b16      	ldr	r3, [pc, #88]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a914:	2200      	movs	r2, #0
 800a916:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a918:	4b14      	ldr	r3, [pc, #80]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a91a:	2200      	movs	r2, #0
 800a91c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a91e:	4b13      	ldr	r3, [pc, #76]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a920:	2200      	movs	r2, #0
 800a922:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a924:	4811      	ldr	r0, [pc, #68]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a926:	f006 fabd 	bl	8010ea4 <HAL_UART_Init>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d001      	beq.n	800a934 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800a930:	f7fe fc25 	bl	800917e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a934:	2100      	movs	r1, #0
 800a936:	480d      	ldr	r0, [pc, #52]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a938:	f007 f884 	bl	8011a44 <HAL_UARTEx_SetTxFifoThreshold>
 800a93c:	4603      	mov	r3, r0
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d001      	beq.n	800a946 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800a942:	f7fe fc1c 	bl	800917e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a946:	2100      	movs	r1, #0
 800a948:	4808      	ldr	r0, [pc, #32]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a94a:	f007 f8b9 	bl	8011ac0 <HAL_UARTEx_SetRxFifoThreshold>
 800a94e:	4603      	mov	r3, r0
 800a950:	2b00      	cmp	r3, #0
 800a952:	d001      	beq.n	800a958 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800a954:	f7fe fc13 	bl	800917e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800a958:	4804      	ldr	r0, [pc, #16]	; (800a96c <MX_USART1_UART_Init+0x90>)
 800a95a:	f007 f83a 	bl	80119d2 <HAL_UARTEx_DisableFifoMode>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d001      	beq.n	800a968 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800a964:	f7fe fc0b 	bl	800917e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a968:	bf00      	nop
 800a96a:	bd80      	pop	{r7, pc}
 800a96c:	2000c548 	.word	0x2000c548
 800a970:	40013800 	.word	0x40013800

0800a974 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b09e      	sub	sp, #120	; 0x78
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a97c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800a980:	2200      	movs	r2, #0
 800a982:	601a      	str	r2, [r3, #0]
 800a984:	605a      	str	r2, [r3, #4]
 800a986:	609a      	str	r2, [r3, #8]
 800a988:	60da      	str	r2, [r3, #12]
 800a98a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a98c:	f107 0314 	add.w	r3, r7, #20
 800a990:	2250      	movs	r2, #80	; 0x50
 800a992:	2100      	movs	r1, #0
 800a994:	4618      	mov	r0, r3
 800a996:	f007 f957 	bl	8011c48 <memset>
  if(uartHandle->Instance==USART1)
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4a1f      	ldr	r2, [pc, #124]	; (800aa1c <HAL_UART_MspInit+0xa8>)
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d137      	bne.n	800aa14 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a9ac:	f107 0314 	add.w	r3, r7, #20
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f003 fe21 	bl	800e5f8 <HAL_RCCEx_PeriphCLKConfig>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d001      	beq.n	800a9c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a9bc:	f7fe fbdf 	bl	800917e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a9c0:	4b17      	ldr	r3, [pc, #92]	; (800aa20 <HAL_UART_MspInit+0xac>)
 800a9c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9c4:	4a16      	ldr	r2, [pc, #88]	; (800aa20 <HAL_UART_MspInit+0xac>)
 800a9c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a9ca:	6613      	str	r3, [r2, #96]	; 0x60
 800a9cc:	4b14      	ldr	r3, [pc, #80]	; (800aa20 <HAL_UART_MspInit+0xac>)
 800a9ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9d4:	613b      	str	r3, [r7, #16]
 800a9d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9d8:	4b11      	ldr	r3, [pc, #68]	; (800aa20 <HAL_UART_MspInit+0xac>)
 800a9da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9dc:	4a10      	ldr	r2, [pc, #64]	; (800aa20 <HAL_UART_MspInit+0xac>)
 800a9de:	f043 0301 	orr.w	r3, r3, #1
 800a9e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a9e4:	4b0e      	ldr	r3, [pc, #56]	; (800aa20 <HAL_UART_MspInit+0xac>)
 800a9e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9e8:	f003 0301 	and.w	r3, r3, #1
 800a9ec:	60fb      	str	r3, [r7, #12]
 800a9ee:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800a9f0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800a9f4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9f6:	2302      	movs	r3, #2
 800a9f8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800aa02:	2307      	movs	r3, #7
 800aa04:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa06:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800aa0a:	4619      	mov	r1, r3
 800aa0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aa10:	f002 fe74 	bl	800d6fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800aa14:	bf00      	nop
 800aa16:	3778      	adds	r7, #120	; 0x78
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}
 800aa1c:	40013800 	.word	0x40013800
 800aa20:	40021000 	.word	0x40021000

0800aa24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800aa24:	480d      	ldr	r0, [pc, #52]	; (800aa5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800aa26:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800aa28:	480d      	ldr	r0, [pc, #52]	; (800aa60 <LoopForever+0x6>)
  ldr r1, =_edata
 800aa2a:	490e      	ldr	r1, [pc, #56]	; (800aa64 <LoopForever+0xa>)
  ldr r2, =_sidata
 800aa2c:	4a0e      	ldr	r2, [pc, #56]	; (800aa68 <LoopForever+0xe>)
  movs r3, #0
 800aa2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800aa30:	e002      	b.n	800aa38 <LoopCopyDataInit>

0800aa32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800aa32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800aa34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800aa36:	3304      	adds	r3, #4

0800aa38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800aa38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800aa3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800aa3c:	d3f9      	bcc.n	800aa32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800aa3e:	4a0b      	ldr	r2, [pc, #44]	; (800aa6c <LoopForever+0x12>)
  ldr r4, =_ebss
 800aa40:	4c0b      	ldr	r4, [pc, #44]	; (800aa70 <LoopForever+0x16>)
  movs r3, #0
 800aa42:	2300      	movs	r3, #0
  b LoopFillZerobss
 800aa44:	e001      	b.n	800aa4a <LoopFillZerobss>

0800aa46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800aa46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800aa48:	3204      	adds	r2, #4

0800aa4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800aa4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800aa4c:	d3fb      	bcc.n	800aa46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800aa4e:	f7ff fd1d 	bl	800a48c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800aa52:	f007 f8c7 	bl	8011be4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800aa56:	f7fe fa99 	bl	8008f8c <main>

0800aa5a <LoopForever>:

LoopForever:
    b LoopForever
 800aa5a:	e7fe      	b.n	800aa5a <LoopForever>
  ldr   r0, =_estack
 800aa5c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800aa60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800aa64:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800aa68:	08015130 	.word	0x08015130
  ldr r2, =_sbss
 800aa6c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800aa70:	2000c5ec 	.word	0x2000c5ec

0800aa74 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800aa74:	e7fe      	b.n	800aa74 <ADC3_IRQHandler>

0800aa76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b082      	sub	sp, #8
 800aa7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800aa80:	2003      	movs	r0, #3
 800aa82:	f002 fb2f 	bl	800d0e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800aa86:	200f      	movs	r0, #15
 800aa88:	f000 f80e 	bl	800aaa8 <HAL_InitTick>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d002      	beq.n	800aa98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800aa92:	2301      	movs	r3, #1
 800aa94:	71fb      	strb	r3, [r7, #7]
 800aa96:	e001      	b.n	800aa9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800aa98:	f7ff fba8 	bl	800a1ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800aa9c:	79fb      	ldrb	r3, [r7, #7]

}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3708      	adds	r7, #8
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
	...

0800aaa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800aab0:	2300      	movs	r3, #0
 800aab2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800aab4:	4b16      	ldr	r3, [pc, #88]	; (800ab10 <HAL_InitTick+0x68>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d022      	beq.n	800ab02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800aabc:	4b15      	ldr	r3, [pc, #84]	; (800ab14 <HAL_InitTick+0x6c>)
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	4b13      	ldr	r3, [pc, #76]	; (800ab10 <HAL_InitTick+0x68>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800aac8:	fbb1 f3f3 	udiv	r3, r1, r3
 800aacc:	fbb2 f3f3 	udiv	r3, r2, r3
 800aad0:	4618      	mov	r0, r3
 800aad2:	f002 fb3a 	bl	800d14a <HAL_SYSTICK_Config>
 800aad6:	4603      	mov	r3, r0
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d10f      	bne.n	800aafc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2b0f      	cmp	r3, #15
 800aae0:	d809      	bhi.n	800aaf6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800aae2:	2200      	movs	r2, #0
 800aae4:	6879      	ldr	r1, [r7, #4]
 800aae6:	f04f 30ff 	mov.w	r0, #4294967295
 800aaea:	f002 fb06 	bl	800d0fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800aaee:	4a0a      	ldr	r2, [pc, #40]	; (800ab18 <HAL_InitTick+0x70>)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6013      	str	r3, [r2, #0]
 800aaf4:	e007      	b.n	800ab06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	73fb      	strb	r3, [r7, #15]
 800aafa:	e004      	b.n	800ab06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800aafc:	2301      	movs	r3, #1
 800aafe:	73fb      	strb	r3, [r7, #15]
 800ab00:	e001      	b.n	800ab06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ab02:	2301      	movs	r3, #1
 800ab04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ab06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3710      	adds	r7, #16
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	20000008 	.word	0x20000008
 800ab14:	20000000 	.word	0x20000000
 800ab18:	20000004 	.word	0x20000004

0800ab1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ab20:	4b05      	ldr	r3, [pc, #20]	; (800ab38 <HAL_IncTick+0x1c>)
 800ab22:	681a      	ldr	r2, [r3, #0]
 800ab24:	4b05      	ldr	r3, [pc, #20]	; (800ab3c <HAL_IncTick+0x20>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4413      	add	r3, r2
 800ab2a:	4a03      	ldr	r2, [pc, #12]	; (800ab38 <HAL_IncTick+0x1c>)
 800ab2c:	6013      	str	r3, [r2, #0]
}
 800ab2e:	bf00      	nop
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr
 800ab38:	2000c5d8 	.word	0x2000c5d8
 800ab3c:	20000008 	.word	0x20000008

0800ab40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ab40:	b480      	push	{r7}
 800ab42:	af00      	add	r7, sp, #0
  return uwTick;
 800ab44:	4b03      	ldr	r3, [pc, #12]	; (800ab54 <HAL_GetTick+0x14>)
 800ab46:	681b      	ldr	r3, [r3, #0]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	2000c5d8 	.word	0x2000c5d8

0800ab58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ab60:	f7ff ffee 	bl	800ab40 <HAL_GetTick>
 800ab64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab70:	d004      	beq.n	800ab7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800ab72:	4b09      	ldr	r3, [pc, #36]	; (800ab98 <HAL_Delay+0x40>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	68fa      	ldr	r2, [r7, #12]
 800ab78:	4413      	add	r3, r2
 800ab7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ab7c:	bf00      	nop
 800ab7e:	f7ff ffdf 	bl	800ab40 <HAL_GetTick>
 800ab82:	4602      	mov	r2, r0
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	1ad3      	subs	r3, r2, r3
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d8f7      	bhi.n	800ab7e <HAL_Delay+0x26>
  {
  }
}
 800ab8e:	bf00      	nop
 800ab90:	bf00      	nop
 800ab92:	3710      	adds	r7, #16
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}
 800ab98:	20000008 	.word	0x20000008

0800ab9c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	431a      	orrs	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	609a      	str	r2, [r3, #8]
}
 800abb6:	bf00      	nop
 800abb8:	370c      	adds	r7, #12
 800abba:	46bd      	mov	sp, r7
 800abbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc0:	4770      	bx	lr

0800abc2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800abc2:	b480      	push	{r7}
 800abc4:	b083      	sub	sp, #12
 800abc6:	af00      	add	r7, sp, #0
 800abc8:	6078      	str	r0, [r7, #4]
 800abca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	431a      	orrs	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	609a      	str	r2, [r3, #8]
}
 800abdc:	bf00      	nop
 800abde:	370c      	adds	r7, #12
 800abe0:	46bd      	mov	sp, r7
 800abe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe6:	4770      	bx	lr

0800abe8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b087      	sub	sp, #28
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	60b9      	str	r1, [r7, #8]
 800ac0e:	607a      	str	r2, [r7, #4]
 800ac10:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	3360      	adds	r3, #96	; 0x60
 800ac16:	461a      	mov	r2, r3
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	4413      	add	r3, r2
 800ac1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	4b08      	ldr	r3, [pc, #32]	; (800ac48 <LL_ADC_SetOffset+0x44>)
 800ac26:	4013      	ands	r3, r2
 800ac28:	687a      	ldr	r2, [r7, #4]
 800ac2a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800ac2e:	683a      	ldr	r2, [r7, #0]
 800ac30:	430a      	orrs	r2, r1
 800ac32:	4313      	orrs	r3, r2
 800ac34:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800ac3c:	bf00      	nop
 800ac3e:	371c      	adds	r7, #28
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr
 800ac48:	03fff000 	.word	0x03fff000

0800ac4c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b085      	sub	sp, #20
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	3360      	adds	r3, #96	; 0x60
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	4413      	add	r3, r2
 800ac62:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3714      	adds	r7, #20
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr

0800ac78 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b087      	sub	sp, #28
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	60b9      	str	r1, [r7, #8]
 800ac82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	3360      	adds	r3, #96	; 0x60
 800ac88:	461a      	mov	r2, r3
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	4413      	add	r3, r2
 800ac90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	431a      	orrs	r2, r3
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800aca2:	bf00      	nop
 800aca4:	371c      	adds	r7, #28
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800acae:	b480      	push	{r7}
 800acb0:	b087      	sub	sp, #28
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	60f8      	str	r0, [r7, #12]
 800acb6:	60b9      	str	r1, [r7, #8]
 800acb8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	3360      	adds	r3, #96	; 0x60
 800acbe:	461a      	mov	r2, r3
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	4413      	add	r3, r2
 800acc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	431a      	orrs	r2, r3
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800acd8:	bf00      	nop
 800acda:	371c      	adds	r7, #28
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b087      	sub	sp, #28
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	60b9      	str	r1, [r7, #8]
 800acee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	3360      	adds	r3, #96	; 0x60
 800acf4:	461a      	mov	r2, r3
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	4413      	add	r3, r2
 800acfc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	431a      	orrs	r2, r3
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800ad0e:	bf00      	nop
 800ad10:	371c      	adds	r7, #28
 800ad12:	46bd      	mov	sp, r7
 800ad14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad18:	4770      	bx	lr

0800ad1a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800ad1a:	b480      	push	{r7}
 800ad1c:	b083      	sub	sp, #12
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
 800ad22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	695b      	ldr	r3, [r3, #20]
 800ad28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	431a      	orrs	r2, r3
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	615a      	str	r2, [r3, #20]
}
 800ad34:	bf00      	nop
 800ad36:	370c      	adds	r7, #12
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b083      	sub	sp, #12
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	68db      	ldr	r3, [r3, #12]
 800ad4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d101      	bne.n	800ad58 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800ad54:	2301      	movs	r3, #1
 800ad56:	e000      	b.n	800ad5a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800ad58:	2300      	movs	r3, #0
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	370c      	adds	r7, #12
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr

0800ad66 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ad66:	b480      	push	{r7}
 800ad68:	b087      	sub	sp, #28
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	60f8      	str	r0, [r7, #12]
 800ad6e:	60b9      	str	r1, [r7, #8]
 800ad70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	3330      	adds	r3, #48	; 0x30
 800ad76:	461a      	mov	r2, r3
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	0a1b      	lsrs	r3, r3, #8
 800ad7c:	009b      	lsls	r3, r3, #2
 800ad7e:	f003 030c 	and.w	r3, r3, #12
 800ad82:	4413      	add	r3, r2
 800ad84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	f003 031f 	and.w	r3, r3, #31
 800ad90:	211f      	movs	r1, #31
 800ad92:	fa01 f303 	lsl.w	r3, r1, r3
 800ad96:	43db      	mvns	r3, r3
 800ad98:	401a      	ands	r2, r3
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	0e9b      	lsrs	r3, r3, #26
 800ad9e:	f003 011f 	and.w	r1, r3, #31
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	f003 031f 	and.w	r3, r3, #31
 800ada8:	fa01 f303 	lsl.w	r3, r1, r3
 800adac:	431a      	orrs	r2, r3
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800adb2:	bf00      	nop
 800adb4:	371c      	adds	r7, #28
 800adb6:	46bd      	mov	sp, r7
 800adb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbc:	4770      	bx	lr

0800adbe <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800adbe:	b480      	push	{r7}
 800adc0:	b083      	sub	sp, #12
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adca:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800adce:	2b00      	cmp	r3, #0
 800add0:	d101      	bne.n	800add6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800add2:	2301      	movs	r3, #1
 800add4:	e000      	b.n	800add8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800add6:	2300      	movs	r3, #0
}
 800add8:	4618      	mov	r0, r3
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b087      	sub	sp, #28
 800ade8:	af00      	add	r7, sp, #0
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3314      	adds	r3, #20
 800adf4:	461a      	mov	r2, r3
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	0e5b      	lsrs	r3, r3, #25
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	f003 0304 	and.w	r3, r3, #4
 800ae00:	4413      	add	r3, r2
 800ae02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	0d1b      	lsrs	r3, r3, #20
 800ae0c:	f003 031f 	and.w	r3, r3, #31
 800ae10:	2107      	movs	r1, #7
 800ae12:	fa01 f303 	lsl.w	r3, r1, r3
 800ae16:	43db      	mvns	r3, r3
 800ae18:	401a      	ands	r2, r3
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	0d1b      	lsrs	r3, r3, #20
 800ae1e:	f003 031f 	and.w	r3, r3, #31
 800ae22:	6879      	ldr	r1, [r7, #4]
 800ae24:	fa01 f303 	lsl.w	r3, r1, r3
 800ae28:	431a      	orrs	r2, r3
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800ae2e:	bf00      	nop
 800ae30:	371c      	adds	r7, #28
 800ae32:	46bd      	mov	sp, r7
 800ae34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae38:	4770      	bx	lr
	...

0800ae3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b085      	sub	sp, #20
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a0f      	ldr	r2, [pc, #60]	; (800ae88 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d10a      	bne.n	800ae66 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae5c:	431a      	orrs	r2, r3
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800ae64:	e00a      	b.n	800ae7c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae72:	43db      	mvns	r3, r3
 800ae74:	401a      	ands	r2, r3
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800ae7c:	bf00      	nop
 800ae7e:	3714      	adds	r7, #20
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr
 800ae88:	407f0000 	.word	0x407f0000

0800ae8c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	689b      	ldr	r3, [r3, #8]
 800ae98:	f003 031f 	and.w	r3, r3, #31
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr

0800aea8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	370c      	adds	r7, #12
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr

0800aec4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b083      	sub	sp, #12
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800aed4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	6093      	str	r3, [r2, #8]
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aef8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aefc:	d101      	bne.n	800af02 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800aefe:	2301      	movs	r3, #1
 800af00:	e000      	b.n	800af04 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	370c      	adds	r7, #12
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800af10:	b480      	push	{r7}
 800af12:	b083      	sub	sp, #12
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800af20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800af24:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800af2c:	bf00      	nop
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	689b      	ldr	r3, [r3, #8]
 800af44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af48:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800af4c:	d101      	bne.n	800af52 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800af4e:	2301      	movs	r3, #1
 800af50:	e000      	b.n	800af54 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800af52:	2300      	movs	r3, #0
}
 800af54:	4618      	mov	r0, r3
 800af56:	370c      	adds	r7, #12
 800af58:	46bd      	mov	sp, r7
 800af5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5e:	4770      	bx	lr

0800af60 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800af60:	b480      	push	{r7}
 800af62:	b083      	sub	sp, #12
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800af74:	f043 0201 	orr.w	r2, r3, #1
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800af7c:	bf00      	nop
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800af9c:	f043 0202 	orr.w	r2, r3, #2
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800afa4:	bf00      	nop
 800afa6:	370c      	adds	r7, #12
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	f003 0301 	and.w	r3, r3, #1
 800afc0:	2b01      	cmp	r3, #1
 800afc2:	d101      	bne.n	800afc8 <LL_ADC_IsEnabled+0x18>
 800afc4:	2301      	movs	r3, #1
 800afc6:	e000      	b.n	800afca <LL_ADC_IsEnabled+0x1a>
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	370c      	adds	r7, #12
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr

0800afd6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800afd6:	b480      	push	{r7}
 800afd8:	b083      	sub	sp, #12
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	689b      	ldr	r3, [r3, #8]
 800afe2:	f003 0302 	and.w	r3, r3, #2
 800afe6:	2b02      	cmp	r3, #2
 800afe8:	d101      	bne.n	800afee <LL_ADC_IsDisableOngoing+0x18>
 800afea:	2301      	movs	r3, #1
 800afec:	e000      	b.n	800aff0 <LL_ADC_IsDisableOngoing+0x1a>
 800afee:	2300      	movs	r3, #0
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	370c      	adds	r7, #12
 800aff4:	46bd      	mov	sp, r7
 800aff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affa:	4770      	bx	lr

0800affc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	689b      	ldr	r3, [r3, #8]
 800b008:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b00c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b010:	f043 0204 	orr.w	r2, r3, #4
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b018:	bf00      	nop
 800b01a:	370c      	adds	r7, #12
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	689b      	ldr	r3, [r3, #8]
 800b030:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b034:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b038:	f043 0210 	orr.w	r2, r3, #16
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800b040:	bf00      	nop
 800b042:	370c      	adds	r7, #12
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	f003 0304 	and.w	r3, r3, #4
 800b05c:	2b04      	cmp	r3, #4
 800b05e:	d101      	bne.n	800b064 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b060:	2301      	movs	r3, #1
 800b062:	e000      	b.n	800b066 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	370c      	adds	r7, #12
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800b072:	b480      	push	{r7}
 800b074:	b083      	sub	sp, #12
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b082:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b086:	f043 0220 	orr.w	r2, r3, #32
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800b08e:	bf00      	nop
 800b090:	370c      	adds	r7, #12
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr

0800b09a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800b09a:	b480      	push	{r7}
 800b09c:	b083      	sub	sp, #12
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	689b      	ldr	r3, [r3, #8]
 800b0a6:	f003 0308 	and.w	r3, r3, #8
 800b0aa:	2b08      	cmp	r3, #8
 800b0ac:	d101      	bne.n	800b0b2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e000      	b.n	800b0b4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b0b2:	2300      	movs	r3, #0
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	370c      	adds	r7, #12
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0be:	4770      	bx	lr

0800b0c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b0c0:	b590      	push	{r4, r7, lr}
 800b0c2:	b089      	sub	sp, #36	; 0x24
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d101      	bne.n	800b0da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	e1a1      	b.n	800b41e <HAL_ADC_Init+0x35e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	695b      	ldr	r3, [r3, #20]
 800b0de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d109      	bne.n	800b0fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7fc f9f5 	bl	80074d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	4618      	mov	r0, r3
 800b102:	f7ff fef1 	bl	800aee8 <LL_ADC_IsDeepPowerDownEnabled>
 800b106:	4603      	mov	r3, r0
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d004      	beq.n	800b116 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	4618      	mov	r0, r3
 800b112:	f7ff fed7 	bl	800aec4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7ff ff0c 	bl	800af38 <LL_ADC_IsInternalRegulatorEnabled>
 800b120:	4603      	mov	r3, r0
 800b122:	2b00      	cmp	r3, #0
 800b124:	d115      	bne.n	800b152 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4618      	mov	r0, r3
 800b12c:	f7ff fef0 	bl	800af10 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b130:	4b9a      	ldr	r3, [pc, #616]	; (800b39c <HAL_ADC_Init+0x2dc>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	099b      	lsrs	r3, r3, #6
 800b136:	4a9a      	ldr	r2, [pc, #616]	; (800b3a0 <HAL_ADC_Init+0x2e0>)
 800b138:	fba2 2303 	umull	r2, r3, r2, r3
 800b13c:	099b      	lsrs	r3, r3, #6
 800b13e:	3301      	adds	r3, #1
 800b140:	005b      	lsls	r3, r3, #1
 800b142:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b144:	e002      	b.n	800b14c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	3b01      	subs	r3, #1
 800b14a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d1f9      	bne.n	800b146 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4618      	mov	r0, r3
 800b158:	f7ff feee 	bl	800af38 <LL_ADC_IsInternalRegulatorEnabled>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10d      	bne.n	800b17e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b166:	f043 0210 	orr.w	r2, r3, #16
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b172:	f043 0201 	orr.w	r2, r3, #1
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	4618      	mov	r0, r3
 800b184:	f7ff ff62 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800b188:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b18e:	f003 0310 	and.w	r3, r3, #16
 800b192:	2b00      	cmp	r3, #0
 800b194:	f040 813a 	bne.w	800b40c <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f040 8136 	bne.w	800b40c <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b1a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800b1a8:	f043 0202 	orr.w	r2, r3, #2
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	f7ff fefb 	bl	800afb0 <LL_ADC_IsEnabled>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d137      	bne.n	800b230 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b1c8:	d004      	beq.n	800b1d4 <HAL_ADC_Init+0x114>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	4a75      	ldr	r2, [pc, #468]	; (800b3a4 <HAL_ADC_Init+0x2e4>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d10f      	bne.n	800b1f4 <HAL_ADC_Init+0x134>
 800b1d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800b1d8:	f7ff feea 	bl	800afb0 <LL_ADC_IsEnabled>
 800b1dc:	4604      	mov	r4, r0
 800b1de:	4871      	ldr	r0, [pc, #452]	; (800b3a4 <HAL_ADC_Init+0x2e4>)
 800b1e0:	f7ff fee6 	bl	800afb0 <LL_ADC_IsEnabled>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	4323      	orrs	r3, r4
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	bf0c      	ite	eq
 800b1ec:	2301      	moveq	r3, #1
 800b1ee:	2300      	movne	r3, #0
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	e008      	b.n	800b206 <HAL_ADC_Init+0x146>
 800b1f4:	486c      	ldr	r0, [pc, #432]	; (800b3a8 <HAL_ADC_Init+0x2e8>)
 800b1f6:	f7ff fedb 	bl	800afb0 <LL_ADC_IsEnabled>
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	bf0c      	ite	eq
 800b200:	2301      	moveq	r3, #1
 800b202:	2300      	movne	r3, #0
 800b204:	b2db      	uxtb	r3, r3
 800b206:	2b00      	cmp	r3, #0
 800b208:	d012      	beq.n	800b230 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b212:	d004      	beq.n	800b21e <HAL_ADC_Init+0x15e>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a62      	ldr	r2, [pc, #392]	; (800b3a4 <HAL_ADC_Init+0x2e4>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d101      	bne.n	800b222 <HAL_ADC_Init+0x162>
 800b21e:	4a63      	ldr	r2, [pc, #396]	; (800b3ac <HAL_ADC_Init+0x2ec>)
 800b220:	e000      	b.n	800b224 <HAL_ADC_Init+0x164>
 800b222:	4a63      	ldr	r2, [pc, #396]	; (800b3b0 <HAL_ADC_Init+0x2f0>)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	4619      	mov	r1, r3
 800b22a:	4610      	mov	r0, r2
 800b22c:	f7ff fcb6 	bl	800ab9c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	7f5b      	ldrb	r3, [r3, #29]
 800b234:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b23a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800b240:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800b246:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b24e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b250:	4313      	orrs	r3, r2
 800b252:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	d106      	bne.n	800b26c <HAL_ADC_Init+0x1ac>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b262:	3b01      	subs	r3, #1
 800b264:	045b      	lsls	r3, r3, #17
 800b266:	69ba      	ldr	r2, [r7, #24]
 800b268:	4313      	orrs	r3, r2
 800b26a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b270:	2b00      	cmp	r3, #0
 800b272:	d009      	beq.n	800b288 <HAL_ADC_Init+0x1c8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b278:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b280:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b282:	69ba      	ldr	r2, [r7, #24]
 800b284:	4313      	orrs	r3, r2
 800b286:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	68da      	ldr	r2, [r3, #12]
 800b28e:	4b49      	ldr	r3, [pc, #292]	; (800b3b4 <HAL_ADC_Init+0x2f4>)
 800b290:	4013      	ands	r3, r2
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	6812      	ldr	r2, [r2, #0]
 800b296:	69b9      	ldr	r1, [r7, #24]
 800b298:	430b      	orrs	r3, r1
 800b29a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	691b      	ldr	r3, [r3, #16]
 800b2a2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	430a      	orrs	r2, r1
 800b2b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f7ff fec8 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800b2bc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f7ff fee9 	bl	800b09a <LL_ADC_INJ_IsConversionOngoing>
 800b2c8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d17b      	bne.n	800b3c8 <HAL_ADC_Init+0x308>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d178      	bne.n	800b3c8 <HAL_ADC_Init+0x308>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b2da:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b2e2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	68db      	ldr	r3, [r3, #12]
 800b2ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b2f2:	f023 0302 	bic.w	r3, r3, #2
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	6812      	ldr	r2, [r2, #0]
 800b2fa:	69b9      	ldr	r1, [r7, #24]
 800b2fc:	430b      	orrs	r3, r1
 800b2fe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	691b      	ldr	r3, [r3, #16]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d017      	beq.n	800b338 <HAL_ADC_Init+0x278>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	691a      	ldr	r2, [r3, #16]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b316:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800b320:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800b324:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	6911      	ldr	r1, [r2, #16]
 800b32c:	687a      	ldr	r2, [r7, #4]
 800b32e:	6812      	ldr	r2, [r2, #0]
 800b330:	430b      	orrs	r3, r1
 800b332:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800b336:	e013      	b.n	800b360 <HAL_ADC_Init+0x2a0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	691a      	ldr	r2, [r3, #16]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b346:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800b350:	687a      	ldr	r2, [r7, #4]
 800b352:	6812      	ldr	r2, [r2, #0]
 800b354:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800b358:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b35c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b366:	2b01      	cmp	r3, #1
 800b368:	d126      	bne.n	800b3b8 <HAL_ADC_Init+0x2f8>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	691b      	ldr	r3, [r3, #16]
 800b370:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b374:	f023 0304 	bic.w	r3, r3, #4
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800b37c:	687a      	ldr	r2, [r7, #4]
 800b37e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b380:	4311      	orrs	r1, r2
 800b382:	687a      	ldr	r2, [r7, #4]
 800b384:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800b386:	4311      	orrs	r1, r2
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b38c:	430a      	orrs	r2, r1
 800b38e:	431a      	orrs	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f042 0201 	orr.w	r2, r2, #1
 800b398:	611a      	str	r2, [r3, #16]
 800b39a:	e015      	b.n	800b3c8 <HAL_ADC_Init+0x308>
 800b39c:	20000000 	.word	0x20000000
 800b3a0:	053e2d63 	.word	0x053e2d63
 800b3a4:	50000100 	.word	0x50000100
 800b3a8:	50000400 	.word	0x50000400
 800b3ac:	50000300 	.word	0x50000300
 800b3b0:	50000700 	.word	0x50000700
 800b3b4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	691a      	ldr	r2, [r3, #16]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f022 0201 	bic.w	r2, r2, #1
 800b3c6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	695b      	ldr	r3, [r3, #20]
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d10c      	bne.n	800b3ea <HAL_ADC_Init+0x32a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3d6:	f023 010f 	bic.w	r1, r3, #15
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6a1b      	ldr	r3, [r3, #32]
 800b3de:	1e5a      	subs	r2, r3, #1
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	430a      	orrs	r2, r1
 800b3e6:	631a      	str	r2, [r3, #48]	; 0x30
 800b3e8:	e007      	b.n	800b3fa <HAL_ADC_Init+0x33a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f022 020f 	bic.w	r2, r2, #15
 800b3f8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b3fe:	f023 0303 	bic.w	r3, r3, #3
 800b402:	f043 0201 	orr.w	r2, r3, #1
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	65da      	str	r2, [r3, #92]	; 0x5c
 800b40a:	e007      	b.n	800b41c <HAL_ADC_Init+0x35c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b410:	f043 0210 	orr.w	r2, r3, #16
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800b418:	2301      	movs	r3, #1
 800b41a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b41c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b41e:	4618      	mov	r0, r3
 800b420:	3724      	adds	r7, #36	; 0x24
 800b422:	46bd      	mov	sp, r7
 800b424:	bd90      	pop	{r4, r7, pc}
 800b426:	bf00      	nop

0800b428 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b086      	sub	sp, #24
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b438:	d004      	beq.n	800b444 <HAL_ADC_Start+0x1c>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	4a5c      	ldr	r2, [pc, #368]	; (800b5b0 <HAL_ADC_Start+0x188>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d101      	bne.n	800b448 <HAL_ADC_Start+0x20>
 800b444:	4b5b      	ldr	r3, [pc, #364]	; (800b5b4 <HAL_ADC_Start+0x18c>)
 800b446:	e000      	b.n	800b44a <HAL_ADC_Start+0x22>
 800b448:	4b5b      	ldr	r3, [pc, #364]	; (800b5b8 <HAL_ADC_Start+0x190>)
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7ff fd1e 	bl	800ae8c <LL_ADC_GetMultimode>
 800b450:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	4618      	mov	r0, r3
 800b458:	f7ff fdf8 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800b45c:	4603      	mov	r3, r0
 800b45e:	2b00      	cmp	r3, #0
 800b460:	f040 809f 	bne.w	800b5a2 <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b46a:	2b01      	cmp	r3, #1
 800b46c:	d101      	bne.n	800b472 <HAL_ADC_Start+0x4a>
 800b46e:	2302      	movs	r3, #2
 800b470:	e09a      	b.n	800b5a8 <HAL_ADC_Start+0x180>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2201      	movs	r2, #1
 800b476:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f001 fa3e 	bl	800c8fc <ADC_Enable>
 800b480:	4603      	mov	r3, r0
 800b482:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800b484:	7dfb      	ldrb	r3, [r7, #23]
 800b486:	2b00      	cmp	r3, #0
 800b488:	f040 8086 	bne.w	800b598 <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b490:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b494:	f023 0301 	bic.w	r3, r3, #1
 800b498:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	4a42      	ldr	r2, [pc, #264]	; (800b5b0 <HAL_ADC_Start+0x188>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d002      	beq.n	800b4b0 <HAL_ADC_Start+0x88>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	e001      	b.n	800b4b4 <HAL_ADC_Start+0x8c>
 800b4b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	6812      	ldr	r2, [r2, #0]
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d002      	beq.n	800b4c2 <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d105      	bne.n	800b4ce <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b4c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b4d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b4d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4da:	d106      	bne.n	800b4ea <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4e0:	f023 0206 	bic.w	r2, r3, #6
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	661a      	str	r2, [r3, #96]	; 0x60
 800b4e8:	e002      	b.n	800b4f0 <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	221c      	movs	r2, #28
 800b4f6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	4a2a      	ldr	r2, [pc, #168]	; (800b5b0 <HAL_ADC_Start+0x188>)
 800b506:	4293      	cmp	r3, r2
 800b508:	d002      	beq.n	800b510 <HAL_ADC_Start+0xe8>
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	e001      	b.n	800b514 <HAL_ADC_Start+0xec>
 800b510:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	6812      	ldr	r2, [r2, #0]
 800b518:	4293      	cmp	r3, r2
 800b51a:	d008      	beq.n	800b52e <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d005      	beq.n	800b52e <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	2b05      	cmp	r3, #5
 800b526:	d002      	beq.n	800b52e <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	2b09      	cmp	r3, #9
 800b52c:	d114      	bne.n	800b558 <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d007      	beq.n	800b54c <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b540:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b544:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	4618      	mov	r0, r3
 800b552:	f7ff fd53 	bl	800affc <LL_ADC_REG_StartConversion>
 800b556:	e026      	b.n	800b5a6 <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b55c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a11      	ldr	r2, [pc, #68]	; (800b5b0 <HAL_ADC_Start+0x188>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d002      	beq.n	800b574 <HAL_ADC_Start+0x14c>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	e001      	b.n	800b578 <HAL_ADC_Start+0x150>
 800b574:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b578:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	68db      	ldr	r3, [r3, #12]
 800b57e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b582:	2b00      	cmp	r3, #0
 800b584:	d00f      	beq.n	800b5a6 <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b58a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b58e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	65da      	str	r2, [r3, #92]	; 0x5c
 800b596:	e006      	b.n	800b5a6 <HAL_ADC_Start+0x17e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2200      	movs	r2, #0
 800b59c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800b5a0:	e001      	b.n	800b5a6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b5a2:	2302      	movs	r3, #2
 800b5a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3718      	adds	r7, #24
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	50000100 	.word	0x50000100
 800b5b4:	50000300 	.word	0x50000300
 800b5b8:	50000700 	.word	0x50000700

0800b5bc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d101      	bne.n	800b5d2 <HAL_ADC_Stop+0x16>
 800b5ce:	2302      	movs	r3, #2
 800b5d0:	e023      	b.n	800b61a <HAL_ADC_Stop+0x5e>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800b5da:	2103      	movs	r1, #3
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f001 f8d1 	bl	800c784 <ADC_ConversionStop>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800b5e6:	7bfb      	ldrb	r3, [r7, #15]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d111      	bne.n	800b610 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f001 f9e7 	bl	800c9c0 <ADC_Disable>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800b5f6:	7bfb      	ldrb	r3, [r7, #15]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d109      	bne.n	800b610 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b600:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b604:	f023 0301 	bic.w	r3, r3, #1
 800b608:	f043 0201 	orr.w	r2, r3, #1
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2200      	movs	r2, #0
 800b614:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800b618:	7bfb      	ldrb	r3, [r7, #15]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3710      	adds	r7, #16
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}
	...

0800b624 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b088      	sub	sp, #32
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
 800b62c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b636:	d004      	beq.n	800b642 <HAL_ADC_PollForConversion+0x1e>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4a70      	ldr	r2, [pc, #448]	; (800b800 <HAL_ADC_PollForConversion+0x1dc>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d101      	bne.n	800b646 <HAL_ADC_PollForConversion+0x22>
 800b642:	4b70      	ldr	r3, [pc, #448]	; (800b804 <HAL_ADC_PollForConversion+0x1e0>)
 800b644:	e000      	b.n	800b648 <HAL_ADC_PollForConversion+0x24>
 800b646:	4b70      	ldr	r3, [pc, #448]	; (800b808 <HAL_ADC_PollForConversion+0x1e4>)
 800b648:	4618      	mov	r0, r3
 800b64a:	f7ff fc1f 	bl	800ae8c <LL_ADC_GetMultimode>
 800b64e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	699b      	ldr	r3, [r3, #24]
 800b654:	2b08      	cmp	r3, #8
 800b656:	d102      	bne.n	800b65e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800b658:	2308      	movs	r3, #8
 800b65a:	61fb      	str	r3, [r7, #28]
 800b65c:	e037      	b.n	800b6ce <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d005      	beq.n	800b670 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	2b05      	cmp	r3, #5
 800b668:	d002      	beq.n	800b670 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	2b09      	cmp	r3, #9
 800b66e:	d111      	bne.n	800b694 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	f003 0301 	and.w	r3, r3, #1
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d007      	beq.n	800b68e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b682:	f043 0220 	orr.w	r2, r3, #32
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800b68a:	2301      	movs	r3, #1
 800b68c:	e0b3      	b.n	800b7f6 <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b68e:	2304      	movs	r3, #4
 800b690:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b692:	e01c      	b.n	800b6ce <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b69c:	d004      	beq.n	800b6a8 <HAL_ADC_PollForConversion+0x84>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	4a57      	ldr	r2, [pc, #348]	; (800b800 <HAL_ADC_PollForConversion+0x1dc>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d101      	bne.n	800b6ac <HAL_ADC_PollForConversion+0x88>
 800b6a8:	4b56      	ldr	r3, [pc, #344]	; (800b804 <HAL_ADC_PollForConversion+0x1e0>)
 800b6aa:	e000      	b.n	800b6ae <HAL_ADC_PollForConversion+0x8a>
 800b6ac:	4b56      	ldr	r3, [pc, #344]	; (800b808 <HAL_ADC_PollForConversion+0x1e4>)
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f7ff fbfa 	bl	800aea8 <LL_ADC_GetMultiDMATransfer>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d007      	beq.n	800b6ca <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6be:	f043 0220 	orr.w	r2, r3, #32
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	e095      	b.n	800b7f6 <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b6ca:	2304      	movs	r3, #4
 800b6cc:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800b6ce:	f7ff fa37 	bl	800ab40 <HAL_GetTick>
 800b6d2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b6d4:	e021      	b.n	800b71a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6dc:	d01d      	beq.n	800b71a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800b6de:	f7ff fa2f 	bl	800ab40 <HAL_GetTick>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	1ad3      	subs	r3, r2, r3
 800b6e8:	683a      	ldr	r2, [r7, #0]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d302      	bcc.n	800b6f4 <HAL_ADC_PollForConversion+0xd0>
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d112      	bne.n	800b71a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	4013      	ands	r3, r2
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d10b      	bne.n	800b71a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b706:	f043 0204 	orr.w	r2, r3, #4
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2200      	movs	r2, #0
 800b712:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 800b716:	2303      	movs	r3, #3
 800b718:	e06d      	b.n	800b7f6 <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	681a      	ldr	r2, [r3, #0]
 800b720:	69fb      	ldr	r3, [r7, #28]
 800b722:	4013      	ands	r3, r2
 800b724:	2b00      	cmp	r3, #0
 800b726:	d0d6      	beq.n	800b6d6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b72c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4618      	mov	r0, r3
 800b73a:	f7ff fb01 	bl	800ad40 <LL_ADC_REG_IsTriggerSourceSWStart>
 800b73e:	4603      	mov	r3, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d01c      	beq.n	800b77e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	7f5b      	ldrb	r3, [r3, #29]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d118      	bne.n	800b77e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f003 0308 	and.w	r3, r3, #8
 800b756:	2b08      	cmp	r3, #8
 800b758:	d111      	bne.n	800b77e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b75e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b76a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d105      	bne.n	800b77e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b776:	f043 0201 	orr.w	r2, r3, #1
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	4a1f      	ldr	r2, [pc, #124]	; (800b800 <HAL_ADC_PollForConversion+0x1dc>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d002      	beq.n	800b78e <HAL_ADC_PollForConversion+0x16a>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	e001      	b.n	800b792 <HAL_ADC_PollForConversion+0x16e>
 800b78e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	6812      	ldr	r2, [r2, #0]
 800b796:	4293      	cmp	r3, r2
 800b798:	d008      	beq.n	800b7ac <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d005      	beq.n	800b7ac <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	2b05      	cmp	r3, #5
 800b7a4:	d002      	beq.n	800b7ac <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	2b09      	cmp	r3, #9
 800b7aa:	d104      	bne.n	800b7b6 <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	68db      	ldr	r3, [r3, #12]
 800b7b2:	61bb      	str	r3, [r7, #24]
 800b7b4:	e00d      	b.n	800b7d2 <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a11      	ldr	r2, [pc, #68]	; (800b800 <HAL_ADC_PollForConversion+0x1dc>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d002      	beq.n	800b7c6 <HAL_ADC_PollForConversion+0x1a2>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	e001      	b.n	800b7ca <HAL_ADC_PollForConversion+0x1a6>
 800b7c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b7ca:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	68db      	ldr	r3, [r3, #12]
 800b7d0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800b7d2:	69fb      	ldr	r3, [r7, #28]
 800b7d4:	2b08      	cmp	r3, #8
 800b7d6:	d104      	bne.n	800b7e2 <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	2208      	movs	r2, #8
 800b7de:	601a      	str	r2, [r3, #0]
 800b7e0:	e008      	b.n	800b7f4 <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800b7e2:	69bb      	ldr	r3, [r7, #24]
 800b7e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d103      	bne.n	800b7f4 <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	220c      	movs	r2, #12
 800b7f2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800b7f4:	2300      	movs	r3, #0
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3720      	adds	r7, #32
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	50000100 	.word	0x50000100
 800b804:	50000300 	.word	0x50000300
 800b808:	50000700 	.word	0x50000700

0800b80c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b086      	sub	sp, #24
 800b810:	af00      	add	r7, sp, #0
 800b812:	60f8      	str	r0, [r7, #12]
 800b814:	60b9      	str	r1, [r7, #8]
 800b816:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b820:	d004      	beq.n	800b82c <HAL_ADC_Start_DMA+0x20>
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	4a57      	ldr	r2, [pc, #348]	; (800b984 <HAL_ADC_Start_DMA+0x178>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d101      	bne.n	800b830 <HAL_ADC_Start_DMA+0x24>
 800b82c:	4b56      	ldr	r3, [pc, #344]	; (800b988 <HAL_ADC_Start_DMA+0x17c>)
 800b82e:	e000      	b.n	800b832 <HAL_ADC_Start_DMA+0x26>
 800b830:	4b56      	ldr	r3, [pc, #344]	; (800b98c <HAL_ADC_Start_DMA+0x180>)
 800b832:	4618      	mov	r0, r3
 800b834:	f7ff fb2a 	bl	800ae8c <LL_ADC_GetMultimode>
 800b838:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	4618      	mov	r0, r3
 800b840:	f7ff fc04 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	f040 8094 	bne.w	800b974 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b852:	2b01      	cmp	r3, #1
 800b854:	d101      	bne.n	800b85a <HAL_ADC_Start_DMA+0x4e>
 800b856:	2302      	movs	r3, #2
 800b858:	e08f      	b.n	800b97a <HAL_ADC_Start_DMA+0x16e>
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2201      	movs	r2, #1
 800b85e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a4a      	ldr	r2, [pc, #296]	; (800b990 <HAL_ADC_Start_DMA+0x184>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d008      	beq.n	800b87e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d005      	beq.n	800b87e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	2b05      	cmp	r3, #5
 800b876:	d002      	beq.n	800b87e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	2b09      	cmp	r3, #9
 800b87c:	d173      	bne.n	800b966 <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800b87e:	68f8      	ldr	r0, [r7, #12]
 800b880:	f001 f83c 	bl	800c8fc <ADC_Enable>
 800b884:	4603      	mov	r3, r0
 800b886:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800b888:	7dfb      	ldrb	r3, [r7, #23]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d166      	bne.n	800b95c <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b892:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b896:	f023 0301 	bic.w	r3, r3, #1
 800b89a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	4a37      	ldr	r2, [pc, #220]	; (800b984 <HAL_ADC_Start_DMA+0x178>)
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	d002      	beq.n	800b8b2 <HAL_ADC_Start_DMA+0xa6>
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	e001      	b.n	800b8b6 <HAL_ADC_Start_DMA+0xaa>
 800b8b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	6812      	ldr	r2, [r2, #0]
 800b8ba:	4293      	cmp	r3, r2
 800b8bc:	d002      	beq.n	800b8c4 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d105      	bne.n	800b8d0 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d006      	beq.n	800b8ea <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b8e0:	f023 0206 	bic.w	r2, r3, #6
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	661a      	str	r2, [r3, #96]	; 0x60
 800b8e8:	e002      	b.n	800b8f0 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8f4:	4a27      	ldr	r2, [pc, #156]	; (800b994 <HAL_ADC_Start_DMA+0x188>)
 800b8f6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8fc:	4a26      	ldr	r2, [pc, #152]	; (800b998 <HAL_ADC_Start_DMA+0x18c>)
 800b8fe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b904:	4a25      	ldr	r2, [pc, #148]	; (800b99c <HAL_ADC_Start_DMA+0x190>)
 800b906:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	221c      	movs	r2, #28
 800b90e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2200      	movs	r2, #0
 800b914:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	685a      	ldr	r2, [r3, #4]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f042 0210 	orr.w	r2, r2, #16
 800b926:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	68da      	ldr	r2, [r3, #12]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f042 0201 	orr.w	r2, r2, #1
 800b936:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	3340      	adds	r3, #64	; 0x40
 800b942:	4619      	mov	r1, r3
 800b944:	68ba      	ldr	r2, [r7, #8]
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f001 fcb4 	bl	800d2b4 <HAL_DMA_Start_IT>
 800b94c:	4603      	mov	r3, r0
 800b94e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	4618      	mov	r0, r3
 800b956:	f7ff fb51 	bl	800affc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800b95a:	e00d      	b.n	800b978 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800b964:	e008      	b.n	800b978 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800b966:	2301      	movs	r3, #1
 800b968:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2200      	movs	r2, #0
 800b96e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800b972:	e001      	b.n	800b978 <HAL_ADC_Start_DMA+0x16c>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b974:	2302      	movs	r3, #2
 800b976:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b978:	7dfb      	ldrb	r3, [r7, #23]
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3718      	adds	r7, #24
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	50000100 	.word	0x50000100
 800b988:	50000300 	.word	0x50000300
 800b98c:	50000700 	.word	0x50000700
 800b990:	50000400 	.word	0x50000400
 800b994:	0800ca7f 	.word	0x0800ca7f
 800b998:	0800cb57 	.word	0x0800cb57
 800b99c:	0800cb73 	.word	0x0800cb73

0800b9a0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b084      	sub	sp, #16
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b9ae:	2b01      	cmp	r3, #1
 800b9b0:	d101      	bne.n	800b9b6 <HAL_ADC_Stop_DMA+0x16>
 800b9b2:	2302      	movs	r3, #2
 800b9b4:	e051      	b.n	800ba5a <HAL_ADC_Stop_DMA+0xba>
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800b9be:	2103      	movs	r1, #3
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 fedf 	bl	800c784 <ADC_ConversionStop>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800b9ca:	7bfb      	ldrb	r3, [r7, #15]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d13f      	bne.n	800ba50 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	68da      	ldr	r2, [r3, #12]
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f022 0201 	bic.w	r2, r2, #1
 800b9de:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	2b02      	cmp	r3, #2
 800b9ec:	d10f      	bne.n	800ba0e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f001 fcd9 	bl	800d3aa <HAL_DMA_Abort>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d005      	beq.n	800ba0e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	685a      	ldr	r2, [r3, #4]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	f022 0210 	bic.w	r2, r2, #16
 800ba1c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800ba1e:	7bfb      	ldrb	r3, [r7, #15]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d105      	bne.n	800ba30 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f000 ffcb 	bl	800c9c0 <ADC_Disable>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	73fb      	strb	r3, [r7, #15]
 800ba2e:	e002      	b.n	800ba36 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f000 ffc5 	bl	800c9c0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d109      	bne.n	800ba50 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba40:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ba44:	f023 0301 	bic.w	r3, r3, #1
 800ba48:	f043 0201 	orr.w	r2, r3, #1
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2200      	movs	r2, #0
 800ba54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800ba58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}

0800ba62 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800ba62:	b480      	push	{r7}
 800ba64:	b083      	sub	sp, #12
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b08a      	sub	sp, #40	; 0x28
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800ba84:	2300      	movs	r3, #0
 800ba86:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800baa0:	d004      	beq.n	800baac <HAL_ADC_IRQHandler+0x30>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4a87      	ldr	r2, [pc, #540]	; (800bcc4 <HAL_ADC_IRQHandler+0x248>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d101      	bne.n	800bab0 <HAL_ADC_IRQHandler+0x34>
 800baac:	4b86      	ldr	r3, [pc, #536]	; (800bcc8 <HAL_ADC_IRQHandler+0x24c>)
 800baae:	e000      	b.n	800bab2 <HAL_ADC_IRQHandler+0x36>
 800bab0:	4b86      	ldr	r3, [pc, #536]	; (800bccc <HAL_ADC_IRQHandler+0x250>)
 800bab2:	4618      	mov	r0, r3
 800bab4:	f7ff f9ea 	bl	800ae8c <LL_ADC_GetMultimode>
 800bab8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800baba:	69fb      	ldr	r3, [r7, #28]
 800babc:	f003 0302 	and.w	r3, r3, #2
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d017      	beq.n	800baf4 <HAL_ADC_IRQHandler+0x78>
 800bac4:	69bb      	ldr	r3, [r7, #24]
 800bac6:	f003 0302 	and.w	r3, r3, #2
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d012      	beq.n	800baf4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bad2:	f003 0310 	and.w	r3, r3, #16
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d105      	bne.n	800bae6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bade:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f001 f93a 	bl	800cd60 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2202      	movs	r2, #2
 800baf2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800baf4:	69fb      	ldr	r3, [r7, #28]
 800baf6:	f003 0304 	and.w	r3, r3, #4
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d004      	beq.n	800bb08 <HAL_ADC_IRQHandler+0x8c>
 800bafe:	69bb      	ldr	r3, [r7, #24]
 800bb00:	f003 0304 	and.w	r3, r3, #4
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d10a      	bne.n	800bb1e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800bb08:	69fb      	ldr	r3, [r7, #28]
 800bb0a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	f000 8085 	beq.w	800bc1e <HAL_ADC_IRQHandler+0x1a2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	f003 0308 	and.w	r3, r3, #8
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d07f      	beq.n	800bc1e <HAL_ADC_IRQHandler+0x1a2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb22:	f003 0310 	and.w	r3, r3, #16
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d105      	bne.n	800bb36 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f7ff f900 	bl	800ad40 <LL_ADC_REG_IsTriggerSourceSWStart>
 800bb40:	4603      	mov	r3, r0
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d064      	beq.n	800bc10 <HAL_ADC_IRQHandler+0x194>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4a5e      	ldr	r2, [pc, #376]	; (800bcc4 <HAL_ADC_IRQHandler+0x248>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d002      	beq.n	800bb56 <HAL_ADC_IRQHandler+0xda>
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	e001      	b.n	800bb5a <HAL_ADC_IRQHandler+0xde>
 800bb56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	6812      	ldr	r2, [r2, #0]
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	d008      	beq.n	800bb74 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d005      	beq.n	800bb74 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	2b05      	cmp	r3, #5
 800bb6c:	d002      	beq.n	800bb74 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	2b09      	cmp	r3, #9
 800bb72:	d104      	bne.n	800bb7e <HAL_ADC_IRQHandler+0x102>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	68db      	ldr	r3, [r3, #12]
 800bb7a:	623b      	str	r3, [r7, #32]
 800bb7c:	e00d      	b.n	800bb9a <HAL_ADC_IRQHandler+0x11e>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a50      	ldr	r2, [pc, #320]	; (800bcc4 <HAL_ADC_IRQHandler+0x248>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d002      	beq.n	800bb8e <HAL_ADC_IRQHandler+0x112>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	e001      	b.n	800bb92 <HAL_ADC_IRQHandler+0x116>
 800bb8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800bb92:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800bb94:	693b      	ldr	r3, [r7, #16]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800bb9a:	6a3b      	ldr	r3, [r7, #32]
 800bb9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d135      	bne.n	800bc10 <HAL_ADC_IRQHandler+0x194>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f003 0308 	and.w	r3, r3, #8
 800bbae:	2b08      	cmp	r3, #8
 800bbb0:	d12e      	bne.n	800bc10 <HAL_ADC_IRQHandler+0x194>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f7ff fa48 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d11a      	bne.n	800bbf8 <HAL_ADC_IRQHandler+0x17c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	685a      	ldr	r2, [r3, #4]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f022 020c 	bic.w	r2, r2, #12
 800bbd0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d112      	bne.n	800bc10 <HAL_ADC_IRQHandler+0x194>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbee:	f043 0201 	orr.w	r2, r3, #1
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	65da      	str	r2, [r3, #92]	; 0x5c
 800bbf6:	e00b      	b.n	800bc10 <HAL_ADC_IRQHandler+0x194>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bbfc:	f043 0210 	orr.w	r2, r3, #16
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc08:	f043 0201 	orr.w	r2, r3, #1
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f7fb fd09 	bl	8007628 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	220c      	movs	r2, #12
 800bc1c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800bc1e:	69fb      	ldr	r3, [r7, #28]
 800bc20:	f003 0320 	and.w	r3, r3, #32
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d004      	beq.n	800bc32 <HAL_ADC_IRQHandler+0x1b6>
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	f003 0320 	and.w	r3, r3, #32
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d10b      	bne.n	800bc4a <HAL_ADC_IRQHandler+0x1ce>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800bc32:	69fb      	ldr	r3, [r7, #28]
 800bc34:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f000 80a1 	beq.w	800bd80 <HAL_ADC_IRQHandler+0x304>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800bc3e:	69bb      	ldr	r3, [r7, #24]
 800bc40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	f000 809b 	beq.w	800bd80 <HAL_ADC_IRQHandler+0x304>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc4e:	f003 0310 	and.w	r3, r3, #16
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d105      	bne.n	800bc62 <HAL_ADC_IRQHandler+0x1e6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc5a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7ff f8a9 	bl	800adbe <LL_ADC_INJ_IsTriggerSourceSWStart>
 800bc6c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7ff f864 	bl	800ad40 <LL_ADC_REG_IsTriggerSourceSWStart>
 800bc78:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	4a11      	ldr	r2, [pc, #68]	; (800bcc4 <HAL_ADC_IRQHandler+0x248>)
 800bc80:	4293      	cmp	r3, r2
 800bc82:	d002      	beq.n	800bc8a <HAL_ADC_IRQHandler+0x20e>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	e001      	b.n	800bc8e <HAL_ADC_IRQHandler+0x212>
 800bc8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800bc8e:	687a      	ldr	r2, [r7, #4]
 800bc90:	6812      	ldr	r2, [r2, #0]
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d008      	beq.n	800bca8 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800bc96:	697b      	ldr	r3, [r7, #20]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d005      	beq.n	800bca8 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	2b06      	cmp	r3, #6
 800bca0:	d002      	beq.n	800bca8 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800bca2:	697b      	ldr	r3, [r7, #20]
 800bca4:	2b07      	cmp	r3, #7
 800bca6:	d104      	bne.n	800bcb2 <HAL_ADC_IRQHandler+0x236>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	68db      	ldr	r3, [r3, #12]
 800bcae:	623b      	str	r3, [r7, #32]
 800bcb0:	e014      	b.n	800bcdc <HAL_ADC_IRQHandler+0x260>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	4a03      	ldr	r2, [pc, #12]	; (800bcc4 <HAL_ADC_IRQHandler+0x248>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d009      	beq.n	800bcd0 <HAL_ADC_IRQHandler+0x254>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	e008      	b.n	800bcd4 <HAL_ADC_IRQHandler+0x258>
 800bcc2:	bf00      	nop
 800bcc4:	50000100 	.word	0x50000100
 800bcc8:	50000300 	.word	0x50000300
 800bccc:	50000700 	.word	0x50000700
 800bcd0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800bcd4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d047      	beq.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800bce2:	6a3b      	ldr	r3, [r7, #32]
 800bce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d007      	beq.n	800bcfc <HAL_ADC_IRQHandler+0x280>
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d03f      	beq.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800bcf2:	6a3b      	ldr	r3, [r7, #32]
 800bcf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d13a      	bne.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd06:	2b40      	cmp	r3, #64	; 0x40
 800bd08:	d133      	bne.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800bd0a:	6a3b      	ldr	r3, [r7, #32]
 800bd0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d12e      	bne.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7ff f9be 	bl	800b09a <LL_ADC_INJ_IsConversionOngoing>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d11a      	bne.n	800bd5a <HAL_ADC_IRQHandler+0x2de>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	685a      	ldr	r2, [r3, #4]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bd32:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd38:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d112      	bne.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd50:	f043 0201 	orr.w	r2, r3, #1
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	65da      	str	r2, [r3, #92]	; 0x5c
 800bd58:	e00b      	b.n	800bd72 <HAL_ADC_IRQHandler+0x2f6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd5e:	f043 0210 	orr.w	r2, r3, #16
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd6a:	f043 0201 	orr.w	r2, r3, #1
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f000 ffcc 	bl	800cd10 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2260      	movs	r2, #96	; 0x60
 800bd7e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800bd80:	69fb      	ldr	r3, [r7, #28]
 800bd82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d011      	beq.n	800bdae <HAL_ADC_IRQHandler+0x332>
 800bd8a:	69bb      	ldr	r3, [r7, #24]
 800bd8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d00c      	beq.n	800bdae <HAL_ADC_IRQHandler+0x332>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd98:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f000 f8af 	bl	800bf04 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	2280      	movs	r2, #128	; 0x80
 800bdac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800bdae:	69fb      	ldr	r3, [r7, #28]
 800bdb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d012      	beq.n	800bdde <HAL_ADC_IRQHandler+0x362>
 800bdb8:	69bb      	ldr	r3, [r7, #24]
 800bdba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d00d      	beq.n	800bdde <HAL_ADC_IRQHandler+0x362>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdc6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	f000 ffb2 	bl	800cd38 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bddc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800bdde:	69fb      	ldr	r3, [r7, #28]
 800bde0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d012      	beq.n	800be0e <HAL_ADC_IRQHandler+0x392>
 800bde8:	69bb      	ldr	r3, [r7, #24]
 800bdea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d00d      	beq.n	800be0e <HAL_ADC_IRQHandler+0x392>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bdf6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800bdfe:	6878      	ldr	r0, [r7, #4]
 800be00:	f000 ffa4 	bl	800cd4c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800be0e:	69fb      	ldr	r3, [r7, #28]
 800be10:	f003 0310 	and.w	r3, r3, #16
 800be14:	2b00      	cmp	r3, #0
 800be16:	d043      	beq.n	800bea0 <HAL_ADC_IRQHandler+0x424>
 800be18:	69bb      	ldr	r3, [r7, #24]
 800be1a:	f003 0310 	and.w	r3, r3, #16
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d03e      	beq.n	800bea0 <HAL_ADC_IRQHandler+0x424>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be26:	2b00      	cmp	r3, #0
 800be28:	d102      	bne.n	800be30 <HAL_ADC_IRQHandler+0x3b4>
    {
      overrun_error = 1UL;
 800be2a:	2301      	movs	r3, #1
 800be2c:	627b      	str	r3, [r7, #36]	; 0x24
 800be2e:	e021      	b.n	800be74 <HAL_ADC_IRQHandler+0x3f8>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d015      	beq.n	800be62 <HAL_ADC_IRQHandler+0x3e6>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be3e:	d004      	beq.n	800be4a <HAL_ADC_IRQHandler+0x3ce>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4a27      	ldr	r2, [pc, #156]	; (800bee4 <HAL_ADC_IRQHandler+0x468>)
 800be46:	4293      	cmp	r3, r2
 800be48:	d101      	bne.n	800be4e <HAL_ADC_IRQHandler+0x3d2>
 800be4a:	4b27      	ldr	r3, [pc, #156]	; (800bee8 <HAL_ADC_IRQHandler+0x46c>)
 800be4c:	e000      	b.n	800be50 <HAL_ADC_IRQHandler+0x3d4>
 800be4e:	4b27      	ldr	r3, [pc, #156]	; (800beec <HAL_ADC_IRQHandler+0x470>)
 800be50:	4618      	mov	r0, r3
 800be52:	f7ff f829 	bl	800aea8 <LL_ADC_GetMultiDMATransfer>
 800be56:	4603      	mov	r3, r0
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d00b      	beq.n	800be74 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800be5c:	2301      	movs	r3, #1
 800be5e:	627b      	str	r3, [r7, #36]	; 0x24
 800be60:	e008      	b.n	800be74 <HAL_ADC_IRQHandler+0x3f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	68db      	ldr	r3, [r3, #12]
 800be68:	f003 0301 	and.w	r3, r3, #1
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d001      	beq.n	800be74 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800be70:	2301      	movs	r3, #1
 800be72:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800be74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be76:	2b01      	cmp	r3, #1
 800be78:	d10e      	bne.n	800be98 <HAL_ADC_IRQHandler+0x41c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be7e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be8a:	f043 0202 	orr.w	r2, r3, #2
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f000 f840 	bl	800bf18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2210      	movs	r2, #16
 800be9e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d018      	beq.n	800bedc <HAL_ADC_IRQHandler+0x460>
 800beaa:	69bb      	ldr	r3, [r7, #24]
 800beac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d013      	beq.n	800bedc <HAL_ADC_IRQHandler+0x460>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800beb8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bec4:	f043 0208 	orr.w	r2, r3, #8
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bed4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f000 ff24 	bl	800cd24 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800bedc:	bf00      	nop
 800bede:	3728      	adds	r7, #40	; 0x28
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	50000100 	.word	0x50000100
 800bee8:	50000300 	.word	0x50000300
 800beec:	50000700 	.word	0x50000700

0800bef0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b083      	sub	sp, #12
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800bef8:	bf00      	nop
 800befa:	370c      	adds	r7, #12
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr

0800bf04 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800bf04:	b480      	push	{r7}
 800bf06:	b083      	sub	sp, #12
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800bf0c:	bf00      	nop
 800bf0e:	370c      	adds	r7, #12
 800bf10:	46bd      	mov	sp, r7
 800bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf16:	4770      	bx	lr

0800bf18 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b083      	sub	sp, #12
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800bf20:	bf00      	nop
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b0b6      	sub	sp, #216	; 0xd8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bf36:	2300      	movs	r3, #0
 800bf38:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d102      	bne.n	800bf50 <HAL_ADC_ConfigChannel+0x24>
 800bf4a:	2302      	movs	r3, #2
 800bf4c:	f000 bc04 	b.w	800c758 <HAL_ADC_ConfigChannel+0x82c>
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2201      	movs	r2, #1
 800bf54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f7ff f875 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800bf62:	4603      	mov	r3, r0
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	f040 83e8 	bne.w	800c73a <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6818      	ldr	r0, [r3, #0]
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	6859      	ldr	r1, [r3, #4]
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	461a      	mov	r2, r3
 800bf78:	f7fe fef5 	bl	800ad66 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	4618      	mov	r0, r3
 800bf82:	f7ff f863 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800bf86:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f7ff f883 	bl	800b09a <LL_ADC_INJ_IsConversionOngoing>
 800bf94:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800bf98:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f040 81d9 	bne.w	800c354 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800bfa2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	f040 81d4 	bne.w	800c354 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	689b      	ldr	r3, [r3, #8]
 800bfb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bfb4:	d10f      	bne.n	800bfd6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6818      	ldr	r0, [r3, #0]
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	f7fe ff0f 	bl	800ade4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f7fe fea3 	bl	800ad1a <LL_ADC_SetSamplingTimeCommonConfig>
 800bfd4:	e00e      	b.n	800bff4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6818      	ldr	r0, [r3, #0]
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	6819      	ldr	r1, [r3, #0]
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	689b      	ldr	r3, [r3, #8]
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	f7fe fefe 	bl	800ade4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	2100      	movs	r1, #0
 800bfee:	4618      	mov	r0, r3
 800bff0:	f7fe fe93 	bl	800ad1a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	695a      	ldr	r2, [r3, #20]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	68db      	ldr	r3, [r3, #12]
 800bffe:	08db      	lsrs	r3, r3, #3
 800c000:	f003 0303 	and.w	r3, r3, #3
 800c004:	005b      	lsls	r3, r3, #1
 800c006:	fa02 f303 	lsl.w	r3, r2, r3
 800c00a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	691b      	ldr	r3, [r3, #16]
 800c012:	2b04      	cmp	r3, #4
 800c014:	d022      	beq.n	800c05c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6818      	ldr	r0, [r3, #0]
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	6919      	ldr	r1, [r3, #16]
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	681a      	ldr	r2, [r3, #0]
 800c022:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c026:	f7fe fded 	bl	800ac04 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6818      	ldr	r0, [r3, #0]
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	6919      	ldr	r1, [r3, #16]
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	699b      	ldr	r3, [r3, #24]
 800c036:	461a      	mov	r2, r3
 800c038:	f7fe fe39 	bl	800acae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6818      	ldr	r0, [r3, #0]
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	6919      	ldr	r1, [r3, #16]
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	7f1b      	ldrb	r3, [r3, #28]
 800c048:	2b01      	cmp	r3, #1
 800c04a:	d102      	bne.n	800c052 <HAL_ADC_ConfigChannel+0x126>
 800c04c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c050:	e000      	b.n	800c054 <HAL_ADC_ConfigChannel+0x128>
 800c052:	2300      	movs	r3, #0
 800c054:	461a      	mov	r2, r3
 800c056:	f7fe fe45 	bl	800ace4 <LL_ADC_SetOffsetSaturation>
 800c05a:	e17b      	b.n	800c354 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2100      	movs	r1, #0
 800c062:	4618      	mov	r0, r3
 800c064:	f7fe fdf2 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c068:	4603      	mov	r3, r0
 800c06a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d10a      	bne.n	800c088 <HAL_ADC_ConfigChannel+0x15c>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2100      	movs	r1, #0
 800c078:	4618      	mov	r0, r3
 800c07a:	f7fe fde7 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c07e:	4603      	mov	r3, r0
 800c080:	0e9b      	lsrs	r3, r3, #26
 800c082:	f003 021f 	and.w	r2, r3, #31
 800c086:	e01e      	b.n	800c0c6 <HAL_ADC_ConfigChannel+0x19a>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	2100      	movs	r1, #0
 800c08e:	4618      	mov	r0, r3
 800c090:	f7fe fddc 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c094:	4603      	mov	r3, r0
 800c096:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c09a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c09e:	fa93 f3a3 	rbit	r3, r3
 800c0a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800c0a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c0aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800c0ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d101      	bne.n	800c0ba <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800c0b6:	2320      	movs	r3, #32
 800c0b8:	e004      	b.n	800c0c4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800c0ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c0be:	fab3 f383 	clz	r3, r3
 800c0c2:	b2db      	uxtb	r3, r3
 800c0c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d105      	bne.n	800c0de <HAL_ADC_ConfigChannel+0x1b2>
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	0e9b      	lsrs	r3, r3, #26
 800c0d8:	f003 031f 	and.w	r3, r3, #31
 800c0dc:	e018      	b.n	800c110 <HAL_ADC_ConfigChannel+0x1e4>
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c0e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c0ea:	fa93 f3a3 	rbit	r3, r3
 800c0ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800c0f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c0f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800c0fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d101      	bne.n	800c106 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800c102:	2320      	movs	r3, #32
 800c104:	e004      	b.n	800c110 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800c106:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c10a:	fab3 f383 	clz	r3, r3
 800c10e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800c110:	429a      	cmp	r2, r3
 800c112:	d106      	bne.n	800c122 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	2200      	movs	r2, #0
 800c11a:	2100      	movs	r1, #0
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7fe fdab 	bl	800ac78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2101      	movs	r1, #1
 800c128:	4618      	mov	r0, r3
 800c12a:	f7fe fd8f 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c12e:	4603      	mov	r3, r0
 800c130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c134:	2b00      	cmp	r3, #0
 800c136:	d10a      	bne.n	800c14e <HAL_ADC_ConfigChannel+0x222>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2101      	movs	r1, #1
 800c13e:	4618      	mov	r0, r3
 800c140:	f7fe fd84 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c144:	4603      	mov	r3, r0
 800c146:	0e9b      	lsrs	r3, r3, #26
 800c148:	f003 021f 	and.w	r2, r3, #31
 800c14c:	e01e      	b.n	800c18c <HAL_ADC_ConfigChannel+0x260>
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	2101      	movs	r1, #1
 800c154:	4618      	mov	r0, r3
 800c156:	f7fe fd79 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c15a:	4603      	mov	r3, r0
 800c15c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c160:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c164:	fa93 f3a3 	rbit	r3, r3
 800c168:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800c16c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c170:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800c174:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d101      	bne.n	800c180 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800c17c:	2320      	movs	r3, #32
 800c17e:	e004      	b.n	800c18a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800c180:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c184:	fab3 f383 	clz	r3, r3
 800c188:	b2db      	uxtb	r3, r3
 800c18a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c194:	2b00      	cmp	r3, #0
 800c196:	d105      	bne.n	800c1a4 <HAL_ADC_ConfigChannel+0x278>
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	0e9b      	lsrs	r3, r3, #26
 800c19e:	f003 031f 	and.w	r3, r3, #31
 800c1a2:	e018      	b.n	800c1d6 <HAL_ADC_ConfigChannel+0x2aa>
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c1ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c1b0:	fa93 f3a3 	rbit	r3, r3
 800c1b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800c1b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c1bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800c1c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d101      	bne.n	800c1cc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800c1c8:	2320      	movs	r3, #32
 800c1ca:	e004      	b.n	800c1d6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800c1cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c1d0:	fab3 f383 	clz	r3, r3
 800c1d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d106      	bne.n	800c1e8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	2101      	movs	r1, #1
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7fe fd48 	bl	800ac78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	2102      	movs	r1, #2
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f7fe fd2c 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d10a      	bne.n	800c214 <HAL_ADC_ConfigChannel+0x2e8>
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2102      	movs	r1, #2
 800c204:	4618      	mov	r0, r3
 800c206:	f7fe fd21 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c20a:	4603      	mov	r3, r0
 800c20c:	0e9b      	lsrs	r3, r3, #26
 800c20e:	f003 021f 	and.w	r2, r3, #31
 800c212:	e01e      	b.n	800c252 <HAL_ADC_ConfigChannel+0x326>
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	2102      	movs	r1, #2
 800c21a:	4618      	mov	r0, r3
 800c21c:	f7fe fd16 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c220:	4603      	mov	r3, r0
 800c222:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c226:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c22a:	fa93 f3a3 	rbit	r3, r3
 800c22e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800c232:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c236:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800c23a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d101      	bne.n	800c246 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800c242:	2320      	movs	r3, #32
 800c244:	e004      	b.n	800c250 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800c246:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c24a:	fab3 f383 	clz	r3, r3
 800c24e:	b2db      	uxtb	r3, r3
 800c250:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d105      	bne.n	800c26a <HAL_ADC_ConfigChannel+0x33e>
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	0e9b      	lsrs	r3, r3, #26
 800c264:	f003 031f 	and.w	r3, r3, #31
 800c268:	e016      	b.n	800c298 <HAL_ADC_ConfigChannel+0x36c>
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c272:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c276:	fa93 f3a3 	rbit	r3, r3
 800c27a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800c27c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c27e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800c282:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c286:	2b00      	cmp	r3, #0
 800c288:	d101      	bne.n	800c28e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800c28a:	2320      	movs	r3, #32
 800c28c:	e004      	b.n	800c298 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800c28e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c292:	fab3 f383 	clz	r3, r3
 800c296:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800c298:	429a      	cmp	r2, r3
 800c29a:	d106      	bne.n	800c2aa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	2102      	movs	r1, #2
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f7fe fce7 	bl	800ac78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	2103      	movs	r1, #3
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f7fe fccb 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d10a      	bne.n	800c2d6 <HAL_ADC_ConfigChannel+0x3aa>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	2103      	movs	r1, #3
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f7fe fcc0 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	0e9b      	lsrs	r3, r3, #26
 800c2d0:	f003 021f 	and.w	r2, r3, #31
 800c2d4:	e017      	b.n	800c306 <HAL_ADC_ConfigChannel+0x3da>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	2103      	movs	r1, #3
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f7fe fcb5 	bl	800ac4c <LL_ADC_GetOffsetChannel>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c2e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c2e8:	fa93 f3a3 	rbit	r3, r3
 800c2ec:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800c2ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c2f0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800c2f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d101      	bne.n	800c2fc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800c2f8:	2320      	movs	r3, #32
 800c2fa:	e003      	b.n	800c304 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800c2fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c2fe:	fab3 f383 	clz	r3, r3
 800c302:	b2db      	uxtb	r3, r3
 800c304:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d105      	bne.n	800c31e <HAL_ADC_ConfigChannel+0x3f2>
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	0e9b      	lsrs	r3, r3, #26
 800c318:	f003 031f 	and.w	r3, r3, #31
 800c31c:	e011      	b.n	800c342 <HAL_ADC_ConfigChannel+0x416>
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c324:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c326:	fa93 f3a3 	rbit	r3, r3
 800c32a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800c32c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c32e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800c330:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c332:	2b00      	cmp	r3, #0
 800c334:	d101      	bne.n	800c33a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800c336:	2320      	movs	r3, #32
 800c338:	e003      	b.n	800c342 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800c33a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c33c:	fab3 f383 	clz	r3, r3
 800c340:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800c342:	429a      	cmp	r2, r3
 800c344:	d106      	bne.n	800c354 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	2200      	movs	r2, #0
 800c34c:	2103      	movs	r1, #3
 800c34e:	4618      	mov	r0, r3
 800c350:	f7fe fc92 	bl	800ac78 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4618      	mov	r0, r3
 800c35a:	f7fe fe29 	bl	800afb0 <LL_ADC_IsEnabled>
 800c35e:	4603      	mov	r3, r0
 800c360:	2b00      	cmp	r3, #0
 800c362:	f040 813d 	bne.w	800c5e0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	6818      	ldr	r0, [r3, #0]
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	6819      	ldr	r1, [r3, #0]
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	68db      	ldr	r3, [r3, #12]
 800c372:	461a      	mov	r2, r3
 800c374:	f7fe fd62 	bl	800ae3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	68db      	ldr	r3, [r3, #12]
 800c37c:	4aa2      	ldr	r2, [pc, #648]	; (800c608 <HAL_ADC_ConfigChannel+0x6dc>)
 800c37e:	4293      	cmp	r3, r2
 800c380:	f040 812e 	bne.w	800c5e0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c390:	2b00      	cmp	r3, #0
 800c392:	d10b      	bne.n	800c3ac <HAL_ADC_ConfigChannel+0x480>
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	0e9b      	lsrs	r3, r3, #26
 800c39a:	3301      	adds	r3, #1
 800c39c:	f003 031f 	and.w	r3, r3, #31
 800c3a0:	2b09      	cmp	r3, #9
 800c3a2:	bf94      	ite	ls
 800c3a4:	2301      	movls	r3, #1
 800c3a6:	2300      	movhi	r3, #0
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	e019      	b.n	800c3e0 <HAL_ADC_ConfigChannel+0x4b4>
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c3b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c3b4:	fa93 f3a3 	rbit	r3, r3
 800c3b8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800c3ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c3bc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800c3be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d101      	bne.n	800c3c8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800c3c4:	2320      	movs	r3, #32
 800c3c6:	e003      	b.n	800c3d0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800c3c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c3ca:	fab3 f383 	clz	r3, r3
 800c3ce:	b2db      	uxtb	r3, r3
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	f003 031f 	and.w	r3, r3, #31
 800c3d6:	2b09      	cmp	r3, #9
 800c3d8:	bf94      	ite	ls
 800c3da:	2301      	movls	r3, #1
 800c3dc:	2300      	movhi	r3, #0
 800c3de:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d079      	beq.n	800c4d8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d107      	bne.n	800c400 <HAL_ADC_ConfigChannel+0x4d4>
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	0e9b      	lsrs	r3, r3, #26
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	069b      	lsls	r3, r3, #26
 800c3fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800c3fe:	e015      	b.n	800c42c <HAL_ADC_ConfigChannel+0x500>
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c408:	fa93 f3a3 	rbit	r3, r3
 800c40c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800c40e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c410:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800c412:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c414:	2b00      	cmp	r3, #0
 800c416:	d101      	bne.n	800c41c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800c418:	2320      	movs	r3, #32
 800c41a:	e003      	b.n	800c424 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800c41c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c41e:	fab3 f383 	clz	r3, r3
 800c422:	b2db      	uxtb	r3, r3
 800c424:	3301      	adds	r3, #1
 800c426:	069b      	lsls	r3, r3, #26
 800c428:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c434:	2b00      	cmp	r3, #0
 800c436:	d109      	bne.n	800c44c <HAL_ADC_ConfigChannel+0x520>
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	0e9b      	lsrs	r3, r3, #26
 800c43e:	3301      	adds	r3, #1
 800c440:	f003 031f 	and.w	r3, r3, #31
 800c444:	2101      	movs	r1, #1
 800c446:	fa01 f303 	lsl.w	r3, r1, r3
 800c44a:	e017      	b.n	800c47c <HAL_ADC_ConfigChannel+0x550>
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c452:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c454:	fa93 f3a3 	rbit	r3, r3
 800c458:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800c45a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c45c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800c45e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c460:	2b00      	cmp	r3, #0
 800c462:	d101      	bne.n	800c468 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800c464:	2320      	movs	r3, #32
 800c466:	e003      	b.n	800c470 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800c468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c46a:	fab3 f383 	clz	r3, r3
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	3301      	adds	r3, #1
 800c472:	f003 031f 	and.w	r3, r3, #31
 800c476:	2101      	movs	r1, #1
 800c478:	fa01 f303 	lsl.w	r3, r1, r3
 800c47c:	ea42 0103 	orr.w	r1, r2, r3
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d10a      	bne.n	800c4a2 <HAL_ADC_ConfigChannel+0x576>
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	0e9b      	lsrs	r3, r3, #26
 800c492:	3301      	adds	r3, #1
 800c494:	f003 021f 	and.w	r2, r3, #31
 800c498:	4613      	mov	r3, r2
 800c49a:	005b      	lsls	r3, r3, #1
 800c49c:	4413      	add	r3, r2
 800c49e:	051b      	lsls	r3, r3, #20
 800c4a0:	e018      	b.n	800c4d4 <HAL_ADC_ConfigChannel+0x5a8>
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c4a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4aa:	fa93 f3a3 	rbit	r3, r3
 800c4ae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800c4b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800c4b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d101      	bne.n	800c4be <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800c4ba:	2320      	movs	r3, #32
 800c4bc:	e003      	b.n	800c4c6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800c4be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4c0:	fab3 f383 	clz	r3, r3
 800c4c4:	b2db      	uxtb	r3, r3
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	f003 021f 	and.w	r2, r3, #31
 800c4cc:	4613      	mov	r3, r2
 800c4ce:	005b      	lsls	r3, r3, #1
 800c4d0:	4413      	add	r3, r2
 800c4d2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c4d4:	430b      	orrs	r3, r1
 800c4d6:	e07e      	b.n	800c5d6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d107      	bne.n	800c4f4 <HAL_ADC_ConfigChannel+0x5c8>
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	0e9b      	lsrs	r3, r3, #26
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	069b      	lsls	r3, r3, #26
 800c4ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800c4f2:	e015      	b.n	800c520 <HAL_ADC_ConfigChannel+0x5f4>
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4fc:	fa93 f3a3 	rbit	r3, r3
 800c500:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800c502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c504:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800c506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d101      	bne.n	800c510 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800c50c:	2320      	movs	r3, #32
 800c50e:	e003      	b.n	800c518 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800c510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c512:	fab3 f383 	clz	r3, r3
 800c516:	b2db      	uxtb	r3, r3
 800c518:	3301      	adds	r3, #1
 800c51a:	069b      	lsls	r3, r3, #26
 800c51c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d109      	bne.n	800c540 <HAL_ADC_ConfigChannel+0x614>
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	0e9b      	lsrs	r3, r3, #26
 800c532:	3301      	adds	r3, #1
 800c534:	f003 031f 	and.w	r3, r3, #31
 800c538:	2101      	movs	r1, #1
 800c53a:	fa01 f303 	lsl.w	r3, r1, r3
 800c53e:	e017      	b.n	800c570 <HAL_ADC_ConfigChannel+0x644>
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c546:	6a3b      	ldr	r3, [r7, #32]
 800c548:	fa93 f3a3 	rbit	r3, r3
 800c54c:	61fb      	str	r3, [r7, #28]
  return result;
 800c54e:	69fb      	ldr	r3, [r7, #28]
 800c550:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c554:	2b00      	cmp	r3, #0
 800c556:	d101      	bne.n	800c55c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800c558:	2320      	movs	r3, #32
 800c55a:	e003      	b.n	800c564 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800c55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c55e:	fab3 f383 	clz	r3, r3
 800c562:	b2db      	uxtb	r3, r3
 800c564:	3301      	adds	r3, #1
 800c566:	f003 031f 	and.w	r3, r3, #31
 800c56a:	2101      	movs	r1, #1
 800c56c:	fa01 f303 	lsl.w	r3, r1, r3
 800c570:	ea42 0103 	orr.w	r1, r2, r3
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d10d      	bne.n	800c59c <HAL_ADC_ConfigChannel+0x670>
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	0e9b      	lsrs	r3, r3, #26
 800c586:	3301      	adds	r3, #1
 800c588:	f003 021f 	and.w	r2, r3, #31
 800c58c:	4613      	mov	r3, r2
 800c58e:	005b      	lsls	r3, r3, #1
 800c590:	4413      	add	r3, r2
 800c592:	3b1e      	subs	r3, #30
 800c594:	051b      	lsls	r3, r3, #20
 800c596:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c59a:	e01b      	b.n	800c5d4 <HAL_ADC_ConfigChannel+0x6a8>
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c5a2:	697b      	ldr	r3, [r7, #20]
 800c5a4:	fa93 f3a3 	rbit	r3, r3
 800c5a8:	613b      	str	r3, [r7, #16]
  return result;
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c5ae:	69bb      	ldr	r3, [r7, #24]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d101      	bne.n	800c5b8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800c5b4:	2320      	movs	r3, #32
 800c5b6:	e003      	b.n	800c5c0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800c5b8:	69bb      	ldr	r3, [r7, #24]
 800c5ba:	fab3 f383 	clz	r3, r3
 800c5be:	b2db      	uxtb	r3, r3
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	f003 021f 	and.w	r2, r3, #31
 800c5c6:	4613      	mov	r3, r2
 800c5c8:	005b      	lsls	r3, r3, #1
 800c5ca:	4413      	add	r3, r2
 800c5cc:	3b1e      	subs	r3, #30
 800c5ce:	051b      	lsls	r3, r3, #20
 800c5d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c5d4:	430b      	orrs	r3, r1
 800c5d6:	683a      	ldr	r2, [r7, #0]
 800c5d8:	6892      	ldr	r2, [r2, #8]
 800c5da:	4619      	mov	r1, r3
 800c5dc:	f7fe fc02 	bl	800ade4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	681a      	ldr	r2, [r3, #0]
 800c5e4:	4b09      	ldr	r3, [pc, #36]	; (800c60c <HAL_ADC_ConfigChannel+0x6e0>)
 800c5e6:	4013      	ands	r3, r2
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	f000 80af 	beq.w	800c74c <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c5f6:	d004      	beq.n	800c602 <HAL_ADC_ConfigChannel+0x6d6>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a04      	ldr	r2, [pc, #16]	; (800c610 <HAL_ADC_ConfigChannel+0x6e4>)
 800c5fe:	4293      	cmp	r3, r2
 800c600:	d10a      	bne.n	800c618 <HAL_ADC_ConfigChannel+0x6ec>
 800c602:	4b04      	ldr	r3, [pc, #16]	; (800c614 <HAL_ADC_ConfigChannel+0x6e8>)
 800c604:	e009      	b.n	800c61a <HAL_ADC_ConfigChannel+0x6ee>
 800c606:	bf00      	nop
 800c608:	407f0000 	.word	0x407f0000
 800c60c:	80080000 	.word	0x80080000
 800c610:	50000100 	.word	0x50000100
 800c614:	50000300 	.word	0x50000300
 800c618:	4b51      	ldr	r3, [pc, #324]	; (800c760 <HAL_ADC_ConfigChannel+0x834>)
 800c61a:	4618      	mov	r0, r3
 800c61c:	f7fe fae4 	bl	800abe8 <LL_ADC_GetCommonPathInternalCh>
 800c620:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	4a4e      	ldr	r2, [pc, #312]	; (800c764 <HAL_ADC_ConfigChannel+0x838>)
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d004      	beq.n	800c638 <HAL_ADC_ConfigChannel+0x70c>
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	4a4d      	ldr	r2, [pc, #308]	; (800c768 <HAL_ADC_ConfigChannel+0x83c>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d134      	bne.n	800c6a2 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c638:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c63c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c640:	2b00      	cmp	r3, #0
 800c642:	d12e      	bne.n	800c6a2 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c64c:	d17e      	bne.n	800c74c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c656:	d004      	beq.n	800c662 <HAL_ADC_ConfigChannel+0x736>
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	4a43      	ldr	r2, [pc, #268]	; (800c76c <HAL_ADC_ConfigChannel+0x840>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d101      	bne.n	800c666 <HAL_ADC_ConfigChannel+0x73a>
 800c662:	4a43      	ldr	r2, [pc, #268]	; (800c770 <HAL_ADC_ConfigChannel+0x844>)
 800c664:	e000      	b.n	800c668 <HAL_ADC_ConfigChannel+0x73c>
 800c666:	4a3e      	ldr	r2, [pc, #248]	; (800c760 <HAL_ADC_ConfigChannel+0x834>)
 800c668:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c66c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c670:	4619      	mov	r1, r3
 800c672:	4610      	mov	r0, r2
 800c674:	f7fe faa5 	bl	800abc2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c678:	4b3e      	ldr	r3, [pc, #248]	; (800c774 <HAL_ADC_ConfigChannel+0x848>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	099b      	lsrs	r3, r3, #6
 800c67e:	4a3e      	ldr	r2, [pc, #248]	; (800c778 <HAL_ADC_ConfigChannel+0x84c>)
 800c680:	fba2 2303 	umull	r2, r3, r2, r3
 800c684:	099b      	lsrs	r3, r3, #6
 800c686:	1c5a      	adds	r2, r3, #1
 800c688:	4613      	mov	r3, r2
 800c68a:	005b      	lsls	r3, r3, #1
 800c68c:	4413      	add	r3, r2
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c692:	e002      	b.n	800c69a <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	3b01      	subs	r3, #1
 800c698:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d1f9      	bne.n	800c694 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c6a0:	e054      	b.n	800c74c <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	4a35      	ldr	r2, [pc, #212]	; (800c77c <HAL_ADC_ConfigChannel+0x850>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d120      	bne.n	800c6ee <HAL_ADC_ConfigChannel+0x7c2>
 800c6ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c6b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d11a      	bne.n	800c6ee <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6c0:	d144      	bne.n	800c74c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6ca:	d004      	beq.n	800c6d6 <HAL_ADC_ConfigChannel+0x7aa>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	4a26      	ldr	r2, [pc, #152]	; (800c76c <HAL_ADC_ConfigChannel+0x840>)
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d101      	bne.n	800c6da <HAL_ADC_ConfigChannel+0x7ae>
 800c6d6:	4a26      	ldr	r2, [pc, #152]	; (800c770 <HAL_ADC_ConfigChannel+0x844>)
 800c6d8:	e000      	b.n	800c6dc <HAL_ADC_ConfigChannel+0x7b0>
 800c6da:	4a21      	ldr	r2, [pc, #132]	; (800c760 <HAL_ADC_ConfigChannel+0x834>)
 800c6dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c6e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c6e4:	4619      	mov	r1, r3
 800c6e6:	4610      	mov	r0, r2
 800c6e8:	f7fe fa6b 	bl	800abc2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c6ec:	e02e      	b.n	800c74c <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4a23      	ldr	r2, [pc, #140]	; (800c780 <HAL_ADC_ConfigChannel+0x854>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d129      	bne.n	800c74c <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c6f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c6fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c700:	2b00      	cmp	r3, #0
 800c702:	d123      	bne.n	800c74c <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	4a18      	ldr	r2, [pc, #96]	; (800c76c <HAL_ADC_ConfigChannel+0x840>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d01e      	beq.n	800c74c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c716:	d004      	beq.n	800c722 <HAL_ADC_ConfigChannel+0x7f6>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4a13      	ldr	r2, [pc, #76]	; (800c76c <HAL_ADC_ConfigChannel+0x840>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d101      	bne.n	800c726 <HAL_ADC_ConfigChannel+0x7fa>
 800c722:	4a13      	ldr	r2, [pc, #76]	; (800c770 <HAL_ADC_ConfigChannel+0x844>)
 800c724:	e000      	b.n	800c728 <HAL_ADC_ConfigChannel+0x7fc>
 800c726:	4a0e      	ldr	r2, [pc, #56]	; (800c760 <HAL_ADC_ConfigChannel+0x834>)
 800c728:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c72c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c730:	4619      	mov	r1, r3
 800c732:	4610      	mov	r0, r2
 800c734:	f7fe fa45 	bl	800abc2 <LL_ADC_SetCommonPathInternalCh>
 800c738:	e008      	b.n	800c74c <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c73e:	f043 0220 	orr.w	r2, r3, #32
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800c746:	2301      	movs	r3, #1
 800c748:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2200      	movs	r2, #0
 800c750:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800c754:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800c758:	4618      	mov	r0, r3
 800c75a:	37d8      	adds	r7, #216	; 0xd8
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}
 800c760:	50000700 	.word	0x50000700
 800c764:	c3210000 	.word	0xc3210000
 800c768:	90c00010 	.word	0x90c00010
 800c76c:	50000100 	.word	0x50000100
 800c770:	50000300 	.word	0x50000300
 800c774:	20000000 	.word	0x20000000
 800c778:	053e2d63 	.word	0x053e2d63
 800c77c:	c7520000 	.word	0xc7520000
 800c780:	cb840000 	.word	0xcb840000

0800c784 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b088      	sub	sp, #32
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800c78e:	2300      	movs	r3, #0
 800c790:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	4618      	mov	r0, r3
 800c79c:	f7fe fc56 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800c7a0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7fe fc77 	bl	800b09a <LL_ADC_INJ_IsConversionOngoing>
 800c7ac:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d103      	bne.n	800c7bc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f000 8098 	beq.w	800c8ec <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	68db      	ldr	r3, [r3, #12]
 800c7c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d02a      	beq.n	800c820 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	7f5b      	ldrb	r3, [r3, #29]
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d126      	bne.n	800c820 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	7f1b      	ldrb	r3, [r3, #28]
 800c7d6:	2b01      	cmp	r3, #1
 800c7d8:	d122      	bne.n	800c820 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800c7da:	2301      	movs	r3, #1
 800c7dc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800c7de:	e014      	b.n	800c80a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800c7e0:	69fb      	ldr	r3, [r7, #28]
 800c7e2:	4a45      	ldr	r2, [pc, #276]	; (800c8f8 <ADC_ConversionStop+0x174>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d90d      	bls.n	800c804 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7ec:	f043 0210 	orr.w	r2, r3, #16
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c7f8:	f043 0201 	orr.w	r2, r3, #1
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800c800:	2301      	movs	r3, #1
 800c802:	e074      	b.n	800c8ee <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800c804:	69fb      	ldr	r3, [r7, #28]
 800c806:	3301      	adds	r3, #1
 800c808:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c814:	2b40      	cmp	r3, #64	; 0x40
 800c816:	d1e3      	bne.n	800c7e0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	2240      	movs	r2, #64	; 0x40
 800c81e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800c820:	69bb      	ldr	r3, [r7, #24]
 800c822:	2b02      	cmp	r3, #2
 800c824:	d014      	beq.n	800c850 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7fe fc0e 	bl	800b04c <LL_ADC_REG_IsConversionOngoing>
 800c830:	4603      	mov	r3, r0
 800c832:	2b00      	cmp	r3, #0
 800c834:	d00c      	beq.n	800c850 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4618      	mov	r0, r3
 800c83c:	f7fe fbcb 	bl	800afd6 <LL_ADC_IsDisableOngoing>
 800c840:	4603      	mov	r3, r0
 800c842:	2b00      	cmp	r3, #0
 800c844:	d104      	bne.n	800c850 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7fe fbea 	bl	800b024 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800c850:	69bb      	ldr	r3, [r7, #24]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d014      	beq.n	800c880 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	4618      	mov	r0, r3
 800c85c:	f7fe fc1d 	bl	800b09a <LL_ADC_INJ_IsConversionOngoing>
 800c860:	4603      	mov	r3, r0
 800c862:	2b00      	cmp	r3, #0
 800c864:	d00c      	beq.n	800c880 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	4618      	mov	r0, r3
 800c86c:	f7fe fbb3 	bl	800afd6 <LL_ADC_IsDisableOngoing>
 800c870:	4603      	mov	r3, r0
 800c872:	2b00      	cmp	r3, #0
 800c874:	d104      	bne.n	800c880 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4618      	mov	r0, r3
 800c87c:	f7fe fbf9 	bl	800b072 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800c880:	69bb      	ldr	r3, [r7, #24]
 800c882:	2b02      	cmp	r3, #2
 800c884:	d005      	beq.n	800c892 <ADC_ConversionStop+0x10e>
 800c886:	69bb      	ldr	r3, [r7, #24]
 800c888:	2b03      	cmp	r3, #3
 800c88a:	d105      	bne.n	800c898 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800c88c:	230c      	movs	r3, #12
 800c88e:	617b      	str	r3, [r7, #20]
        break;
 800c890:	e005      	b.n	800c89e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800c892:	2308      	movs	r3, #8
 800c894:	617b      	str	r3, [r7, #20]
        break;
 800c896:	e002      	b.n	800c89e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800c898:	2304      	movs	r3, #4
 800c89a:	617b      	str	r3, [r7, #20]
        break;
 800c89c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800c89e:	f7fe f94f 	bl	800ab40 <HAL_GetTick>
 800c8a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800c8a4:	e01b      	b.n	800c8de <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800c8a6:	f7fe f94b 	bl	800ab40 <HAL_GetTick>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	1ad3      	subs	r3, r2, r3
 800c8b0:	2b05      	cmp	r3, #5
 800c8b2:	d914      	bls.n	800c8de <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	689a      	ldr	r2, [r3, #8]
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	4013      	ands	r3, r2
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00d      	beq.n	800c8de <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8c6:	f043 0210 	orr.w	r2, r3, #16
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8d2:	f043 0201 	orr.w	r2, r3, #1
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800c8da:	2301      	movs	r3, #1
 800c8dc:	e007      	b.n	800c8ee <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	689a      	ldr	r2, [r3, #8]
 800c8e4:	697b      	ldr	r3, [r7, #20]
 800c8e6:	4013      	ands	r3, r2
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d1dc      	bne.n	800c8a6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800c8ec:	2300      	movs	r3, #0
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	3720      	adds	r7, #32
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	a33fffff 	.word	0xa33fffff

0800c8fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b084      	sub	sp, #16
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	4618      	mov	r0, r3
 800c90a:	f7fe fb51 	bl	800afb0 <LL_ADC_IsEnabled>
 800c90e:	4603      	mov	r3, r0
 800c910:	2b00      	cmp	r3, #0
 800c912:	d14d      	bne.n	800c9b0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	689a      	ldr	r2, [r3, #8]
 800c91a:	4b28      	ldr	r3, [pc, #160]	; (800c9bc <ADC_Enable+0xc0>)
 800c91c:	4013      	ands	r3, r2
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d00d      	beq.n	800c93e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c926:	f043 0210 	orr.w	r2, r3, #16
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c932:	f043 0201 	orr.w	r2, r3, #1
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800c93a:	2301      	movs	r3, #1
 800c93c:	e039      	b.n	800c9b2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	4618      	mov	r0, r3
 800c944:	f7fe fb0c 	bl	800af60 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800c948:	f7fe f8fa 	bl	800ab40 <HAL_GetTick>
 800c94c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c94e:	e028      	b.n	800c9a2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4618      	mov	r0, r3
 800c956:	f7fe fb2b 	bl	800afb0 <LL_ADC_IsEnabled>
 800c95a:	4603      	mov	r3, r0
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d104      	bne.n	800c96a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	4618      	mov	r0, r3
 800c966:	f7fe fafb 	bl	800af60 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c96a:	f7fe f8e9 	bl	800ab40 <HAL_GetTick>
 800c96e:	4602      	mov	r2, r0
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	1ad3      	subs	r3, r2, r3
 800c974:	2b02      	cmp	r3, #2
 800c976:	d914      	bls.n	800c9a2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f003 0301 	and.w	r3, r3, #1
 800c982:	2b01      	cmp	r3, #1
 800c984:	d00d      	beq.n	800c9a2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c98a:	f043 0210 	orr.w	r2, r3, #16
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c996:	f043 0201 	orr.w	r2, r3, #1
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800c99e:	2301      	movs	r3, #1
 800c9a0:	e007      	b.n	800c9b2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f003 0301 	and.w	r3, r3, #1
 800c9ac:	2b01      	cmp	r3, #1
 800c9ae:	d1cf      	bne.n	800c950 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c9b0:	2300      	movs	r3, #0
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3710      	adds	r7, #16
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	8000003f 	.word	0x8000003f

0800c9c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b084      	sub	sp, #16
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7fe fb02 	bl	800afd6 <LL_ADC_IsDisableOngoing>
 800c9d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	4618      	mov	r0, r3
 800c9da:	f7fe fae9 	bl	800afb0 <LL_ADC_IsEnabled>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d047      	beq.n	800ca74 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d144      	bne.n	800ca74 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	689b      	ldr	r3, [r3, #8]
 800c9f0:	f003 030d 	and.w	r3, r3, #13
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	d10c      	bne.n	800ca12 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7fe fac3 	bl	800af88 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	2203      	movs	r2, #3
 800ca08:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800ca0a:	f7fe f899 	bl	800ab40 <HAL_GetTick>
 800ca0e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800ca10:	e029      	b.n	800ca66 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca16:	f043 0210 	orr.w	r2, r3, #16
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca22:	f043 0201 	orr.w	r2, r3, #1
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	e023      	b.n	800ca76 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800ca2e:	f7fe f887 	bl	800ab40 <HAL_GetTick>
 800ca32:	4602      	mov	r2, r0
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	1ad3      	subs	r3, r2, r3
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	d914      	bls.n	800ca66 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	689b      	ldr	r3, [r3, #8]
 800ca42:	f003 0301 	and.w	r3, r3, #1
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d00d      	beq.n	800ca66 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca4e:	f043 0210 	orr.w	r2, r3, #16
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca5a:	f043 0201 	orr.w	r2, r3, #1
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800ca62:	2301      	movs	r3, #1
 800ca64:	e007      	b.n	800ca76 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	689b      	ldr	r3, [r3, #8]
 800ca6c:	f003 0301 	and.w	r3, r3, #1
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d1dc      	bne.n	800ca2e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800ca74:	2300      	movs	r3, #0
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3710      	adds	r7, #16
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}

0800ca7e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800ca7e:	b580      	push	{r7, lr}
 800ca80:	b084      	sub	sp, #16
 800ca82:	af00      	add	r7, sp, #0
 800ca84:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca8a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca90:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d14b      	bne.n	800cb30 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	f003 0308 	and.w	r3, r3, #8
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d021      	beq.n	800caf6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7fe f942 	bl	800ad40 <LL_ADC_REG_IsTriggerSourceSWStart>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d032      	beq.n	800cb28 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	68db      	ldr	r3, [r3, #12]
 800cac8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d12b      	bne.n	800cb28 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cad4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d11f      	bne.n	800cb28 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800caec:	f043 0201 	orr.w	r2, r3, #1
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	65da      	str	r2, [r3, #92]	; 0x5c
 800caf4:	e018      	b.n	800cb28 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	68db      	ldr	r3, [r3, #12]
 800cafc:	f003 0302 	and.w	r3, r3, #2
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d111      	bne.n	800cb28 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d105      	bne.n	800cb28 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb20:	f043 0201 	orr.w	r2, r3, #1
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800cb28:	68f8      	ldr	r0, [r7, #12]
 800cb2a:	f7fa fd7d 	bl	8007628 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800cb2e:	e00e      	b.n	800cb4e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb34:	f003 0310 	and.w	r3, r3, #16
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d003      	beq.n	800cb44 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800cb3c:	68f8      	ldr	r0, [r7, #12]
 800cb3e:	f7ff f9eb 	bl	800bf18 <HAL_ADC_ErrorCallback>
}
 800cb42:	e004      	b.n	800cb4e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	4798      	blx	r3
}
 800cb4e:	bf00      	nop
 800cb50:	3710      	adds	r7, #16
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}

0800cb56 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800cb56:	b580      	push	{r7, lr}
 800cb58:	b084      	sub	sp, #16
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb62:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800cb64:	68f8      	ldr	r0, [r7, #12]
 800cb66:	f7ff f9c3 	bl	800bef0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800cb6a:	bf00      	nop
 800cb6c:	3710      	adds	r7, #16
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}

0800cb72 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800cb72:	b580      	push	{r7, lr}
 800cb74:	b084      	sub	sp, #16
 800cb76:	af00      	add	r7, sp, #0
 800cb78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb7e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb90:	f043 0204 	orr.w	r2, r3, #4
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800cb98:	68f8      	ldr	r0, [r7, #12]
 800cb9a:	f7ff f9bd 	bl	800bf18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800cb9e:	bf00      	nop
 800cba0:	3710      	adds	r7, #16
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}

0800cba6 <LL_ADC_IsEnabled>:
{
 800cba6:	b480      	push	{r7}
 800cba8:	b083      	sub	sp, #12
 800cbaa:	af00      	add	r7, sp, #0
 800cbac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	689b      	ldr	r3, [r3, #8]
 800cbb2:	f003 0301 	and.w	r3, r3, #1
 800cbb6:	2b01      	cmp	r3, #1
 800cbb8:	d101      	bne.n	800cbbe <LL_ADC_IsEnabled+0x18>
 800cbba:	2301      	movs	r3, #1
 800cbbc:	e000      	b.n	800cbc0 <LL_ADC_IsEnabled+0x1a>
 800cbbe:	2300      	movs	r3, #0
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	370c      	adds	r7, #12
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <LL_ADC_StartCalibration>:
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b083      	sub	sp, #12
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800cbde:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	609a      	str	r2, [r3, #8]
}
 800cbf2:	bf00      	nop
 800cbf4:	370c      	adds	r7, #12
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfc:	4770      	bx	lr

0800cbfe <LL_ADC_IsCalibrationOnGoing>:
{
 800cbfe:	b480      	push	{r7}
 800cc00:	b083      	sub	sp, #12
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	689b      	ldr	r3, [r3, #8]
 800cc0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc12:	d101      	bne.n	800cc18 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800cc14:	2301      	movs	r3, #1
 800cc16:	e000      	b.n	800cc1a <LL_ADC_IsCalibrationOnGoing+0x1c>
 800cc18:	2300      	movs	r3, #0
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	370c      	adds	r7, #12
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc24:	4770      	bx	lr

0800cc26 <LL_ADC_REG_IsConversionOngoing>:
{
 800cc26:	b480      	push	{r7}
 800cc28:	b083      	sub	sp, #12
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	689b      	ldr	r3, [r3, #8]
 800cc32:	f003 0304 	and.w	r3, r3, #4
 800cc36:	2b04      	cmp	r3, #4
 800cc38:	d101      	bne.n	800cc3e <LL_ADC_REG_IsConversionOngoing+0x18>
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	e000      	b.n	800cc40 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800cc3e:	2300      	movs	r3, #0
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	370c      	adds	r7, #12
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800cc56:	2300      	movs	r3, #0
 800cc58:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d101      	bne.n	800cc68 <HAL_ADCEx_Calibration_Start+0x1c>
 800cc64:	2302      	movs	r3, #2
 800cc66:	e04d      	b.n	800cd04 <HAL_ADCEx_Calibration_Start+0xb8>
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800cc70:	6878      	ldr	r0, [r7, #4]
 800cc72:	f7ff fea5 	bl	800c9c0 <ADC_Disable>
 800cc76:	4603      	mov	r3, r0
 800cc78:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800cc7a:	7bfb      	ldrb	r3, [r7, #15]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d136      	bne.n	800ccee <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800cc88:	f023 0302 	bic.w	r3, r3, #2
 800cc8c:	f043 0202 	orr.w	r2, r3, #2
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	6839      	ldr	r1, [r7, #0]
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f7ff ff96 	bl	800cbcc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800cca0:	e014      	b.n	800cccc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	3301      	adds	r3, #1
 800cca6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	4a18      	ldr	r2, [pc, #96]	; (800cd0c <HAL_ADCEx_Calibration_Start+0xc0>)
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d90d      	bls.n	800cccc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ccb4:	f023 0312 	bic.w	r3, r3, #18
 800ccb8:	f043 0210 	orr.w	r2, r3, #16
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800ccc8:	2301      	movs	r3, #1
 800ccca:	e01b      	b.n	800cd04 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7ff ff94 	bl	800cbfe <LL_ADC_IsCalibrationOnGoing>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1e2      	bne.n	800cca2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cce0:	f023 0303 	bic.w	r3, r3, #3
 800cce4:	f043 0201 	orr.w	r2, r3, #1
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	65da      	str	r2, [r3, #92]	; 0x5c
 800ccec:	e005      	b.n	800ccfa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ccf2:	f043 0210 	orr.w	r2, r3, #16
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800cd02:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3710      	adds	r7, #16
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	0004de01 	.word	0x0004de01

0800cd10 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b083      	sub	sp, #12
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800cd18:	bf00      	nop
 800cd1a:	370c      	adds	r7, #12
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd22:	4770      	bx	lr

0800cd24 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800cd24:	b480      	push	{r7}
 800cd26:	b083      	sub	sp, #12
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800cd2c:	bf00      	nop
 800cd2e:	370c      	adds	r7, #12
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr

0800cd38 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b083      	sub	sp, #12
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800cd40:	bf00      	nop
 800cd42:	370c      	adds	r7, #12
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr

0800cd4c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b083      	sub	sp, #12
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800cd54:	bf00      	nop
 800cd56:	370c      	adds	r7, #12
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b083      	sub	sp, #12
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800cd68:	bf00      	nop
 800cd6a:	370c      	adds	r7, #12
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd72:	4770      	bx	lr

0800cd74 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800cd74:	b590      	push	{r4, r7, lr}
 800cd76:	b0a1      	sub	sp, #132	; 0x84
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800cd7e:	2300      	movs	r3, #0
 800cd80:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cd8a:	2b01      	cmp	r3, #1
 800cd8c:	d101      	bne.n	800cd92 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800cd8e:	2302      	movs	r3, #2
 800cd90:	e0cb      	b.n	800cf2a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2201      	movs	r2, #1
 800cd96:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800cd9e:	2300      	movs	r3, #0
 800cda0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cdaa:	d102      	bne.n	800cdb2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800cdac:	4b61      	ldr	r3, [pc, #388]	; (800cf34 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800cdae:	60bb      	str	r3, [r7, #8]
 800cdb0:	e001      	b.n	800cdb6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d10b      	bne.n	800cdd4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdc0:	f043 0220 	orr.w	r2, r3, #32
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	e0aa      	b.n	800cf2a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f7ff ff25 	bl	800cc26 <LL_ADC_REG_IsConversionOngoing>
 800cddc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7ff ff1f 	bl	800cc26 <LL_ADC_REG_IsConversionOngoing>
 800cde8:	4603      	mov	r3, r0
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	f040 808c 	bne.w	800cf08 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800cdf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	f040 8088 	bne.w	800cf08 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ce00:	d004      	beq.n	800ce0c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	4a4b      	ldr	r2, [pc, #300]	; (800cf34 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d101      	bne.n	800ce10 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 800ce0c:	4b4a      	ldr	r3, [pc, #296]	; (800cf38 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 800ce0e:	e000      	b.n	800ce12 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800ce10:	4b4a      	ldr	r3, [pc, #296]	; (800cf3c <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800ce12:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d041      	beq.n	800cea0 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800ce1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	6859      	ldr	r1, [r3, #4]
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ce2e:	035b      	lsls	r3, r3, #13
 800ce30:	430b      	orrs	r3, r1
 800ce32:	431a      	orrs	r2, r3
 800ce34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ce36:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ce40:	d004      	beq.n	800ce4c <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	4a3b      	ldr	r2, [pc, #236]	; (800cf34 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d10f      	bne.n	800ce6c <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 800ce4c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800ce50:	f7ff fea9 	bl	800cba6 <LL_ADC_IsEnabled>
 800ce54:	4604      	mov	r4, r0
 800ce56:	4837      	ldr	r0, [pc, #220]	; (800cf34 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800ce58:	f7ff fea5 	bl	800cba6 <LL_ADC_IsEnabled>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	4323      	orrs	r3, r4
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	bf0c      	ite	eq
 800ce64:	2301      	moveq	r3, #1
 800ce66:	2300      	movne	r3, #0
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	e008      	b.n	800ce7e <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 800ce6c:	4834      	ldr	r0, [pc, #208]	; (800cf40 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800ce6e:	f7ff fe9a 	bl	800cba6 <LL_ADC_IsEnabled>
 800ce72:	4603      	mov	r3, r0
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	bf0c      	ite	eq
 800ce78:	2301      	moveq	r3, #1
 800ce7a:	2300      	movne	r3, #0
 800ce7c:	b2db      	uxtb	r3, r3
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d04c      	beq.n	800cf1c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800ce82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ce84:	689b      	ldr	r3, [r3, #8]
 800ce86:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800ce8a:	f023 030f 	bic.w	r3, r3, #15
 800ce8e:	683a      	ldr	r2, [r7, #0]
 800ce90:	6811      	ldr	r1, [r2, #0]
 800ce92:	683a      	ldr	r2, [r7, #0]
 800ce94:	6892      	ldr	r2, [r2, #8]
 800ce96:	430a      	orrs	r2, r1
 800ce98:	431a      	orrs	r2, r3
 800ce9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ce9c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800ce9e:	e03d      	b.n	800cf1c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800cea0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cea2:	689b      	ldr	r3, [r3, #8]
 800cea4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800cea8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ceaa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ceb4:	d004      	beq.n	800cec0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	4a1e      	ldr	r2, [pc, #120]	; (800cf34 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d10f      	bne.n	800cee0 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 800cec0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800cec4:	f7ff fe6f 	bl	800cba6 <LL_ADC_IsEnabled>
 800cec8:	4604      	mov	r4, r0
 800ceca:	481a      	ldr	r0, [pc, #104]	; (800cf34 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800cecc:	f7ff fe6b 	bl	800cba6 <LL_ADC_IsEnabled>
 800ced0:	4603      	mov	r3, r0
 800ced2:	4323      	orrs	r3, r4
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	bf0c      	ite	eq
 800ced8:	2301      	moveq	r3, #1
 800ceda:	2300      	movne	r3, #0
 800cedc:	b2db      	uxtb	r3, r3
 800cede:	e008      	b.n	800cef2 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 800cee0:	4817      	ldr	r0, [pc, #92]	; (800cf40 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800cee2:	f7ff fe60 	bl	800cba6 <LL_ADC_IsEnabled>
 800cee6:	4603      	mov	r3, r0
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	bf0c      	ite	eq
 800ceec:	2301      	moveq	r3, #1
 800ceee:	2300      	movne	r3, #0
 800cef0:	b2db      	uxtb	r3, r3
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d012      	beq.n	800cf1c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800cef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cef8:	689b      	ldr	r3, [r3, #8]
 800cefa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800cefe:	f023 030f 	bic.w	r3, r3, #15
 800cf02:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800cf04:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800cf06:	e009      	b.n	800cf1c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf0c:	f043 0220 	orr.w	r2, r3, #32
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800cf14:	2301      	movs	r3, #1
 800cf16:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800cf1a:	e000      	b.n	800cf1e <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800cf1c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2200      	movs	r2, #0
 800cf22:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800cf26:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3784      	adds	r7, #132	; 0x84
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd90      	pop	{r4, r7, pc}
 800cf32:	bf00      	nop
 800cf34:	50000100 	.word	0x50000100
 800cf38:	50000300 	.word	0x50000300
 800cf3c:	50000700 	.word	0x50000700
 800cf40:	50000400 	.word	0x50000400

0800cf44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f003 0307 	and.w	r3, r3, #7
 800cf52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800cf54:	4b0c      	ldr	r3, [pc, #48]	; (800cf88 <__NVIC_SetPriorityGrouping+0x44>)
 800cf56:	68db      	ldr	r3, [r3, #12]
 800cf58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800cf5a:	68ba      	ldr	r2, [r7, #8]
 800cf5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800cf60:	4013      	ands	r3, r2
 800cf62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800cf68:	68bb      	ldr	r3, [r7, #8]
 800cf6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800cf6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800cf70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cf74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800cf76:	4a04      	ldr	r2, [pc, #16]	; (800cf88 <__NVIC_SetPriorityGrouping+0x44>)
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	60d3      	str	r3, [r2, #12]
}
 800cf7c:	bf00      	nop
 800cf7e:	3714      	adds	r7, #20
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr
 800cf88:	e000ed00 	.word	0xe000ed00

0800cf8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800cf90:	4b04      	ldr	r3, [pc, #16]	; (800cfa4 <__NVIC_GetPriorityGrouping+0x18>)
 800cf92:	68db      	ldr	r3, [r3, #12]
 800cf94:	0a1b      	lsrs	r3, r3, #8
 800cf96:	f003 0307 	and.w	r3, r3, #7
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa2:	4770      	bx	lr
 800cfa4:	e000ed00 	.word	0xe000ed00

0800cfa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b083      	sub	sp, #12
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	4603      	mov	r3, r0
 800cfb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cfb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	db0b      	blt.n	800cfd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800cfba:	79fb      	ldrb	r3, [r7, #7]
 800cfbc:	f003 021f 	and.w	r2, r3, #31
 800cfc0:	4907      	ldr	r1, [pc, #28]	; (800cfe0 <__NVIC_EnableIRQ+0x38>)
 800cfc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cfc6:	095b      	lsrs	r3, r3, #5
 800cfc8:	2001      	movs	r0, #1
 800cfca:	fa00 f202 	lsl.w	r2, r0, r2
 800cfce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800cfd2:	bf00      	nop
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr
 800cfde:	bf00      	nop
 800cfe0:	e000e100 	.word	0xe000e100

0800cfe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b083      	sub	sp, #12
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	4603      	mov	r3, r0
 800cfec:	6039      	str	r1, [r7, #0]
 800cfee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	db0a      	blt.n	800d00e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	b2da      	uxtb	r2, r3
 800cffc:	490c      	ldr	r1, [pc, #48]	; (800d030 <__NVIC_SetPriority+0x4c>)
 800cffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d002:	0112      	lsls	r2, r2, #4
 800d004:	b2d2      	uxtb	r2, r2
 800d006:	440b      	add	r3, r1
 800d008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d00c:	e00a      	b.n	800d024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	b2da      	uxtb	r2, r3
 800d012:	4908      	ldr	r1, [pc, #32]	; (800d034 <__NVIC_SetPriority+0x50>)
 800d014:	79fb      	ldrb	r3, [r7, #7]
 800d016:	f003 030f 	and.w	r3, r3, #15
 800d01a:	3b04      	subs	r3, #4
 800d01c:	0112      	lsls	r2, r2, #4
 800d01e:	b2d2      	uxtb	r2, r2
 800d020:	440b      	add	r3, r1
 800d022:	761a      	strb	r2, [r3, #24]
}
 800d024:	bf00      	nop
 800d026:	370c      	adds	r7, #12
 800d028:	46bd      	mov	sp, r7
 800d02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02e:	4770      	bx	lr
 800d030:	e000e100 	.word	0xe000e100
 800d034:	e000ed00 	.word	0xe000ed00

0800d038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d038:	b480      	push	{r7}
 800d03a:	b089      	sub	sp, #36	; 0x24
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	60f8      	str	r0, [r7, #12]
 800d040:	60b9      	str	r1, [r7, #8]
 800d042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f003 0307 	and.w	r3, r3, #7
 800d04a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	f1c3 0307 	rsb	r3, r3, #7
 800d052:	2b04      	cmp	r3, #4
 800d054:	bf28      	it	cs
 800d056:	2304      	movcs	r3, #4
 800d058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d05a:	69fb      	ldr	r3, [r7, #28]
 800d05c:	3304      	adds	r3, #4
 800d05e:	2b06      	cmp	r3, #6
 800d060:	d902      	bls.n	800d068 <NVIC_EncodePriority+0x30>
 800d062:	69fb      	ldr	r3, [r7, #28]
 800d064:	3b03      	subs	r3, #3
 800d066:	e000      	b.n	800d06a <NVIC_EncodePriority+0x32>
 800d068:	2300      	movs	r3, #0
 800d06a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d06c:	f04f 32ff 	mov.w	r2, #4294967295
 800d070:	69bb      	ldr	r3, [r7, #24]
 800d072:	fa02 f303 	lsl.w	r3, r2, r3
 800d076:	43da      	mvns	r2, r3
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	401a      	ands	r2, r3
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d080:	f04f 31ff 	mov.w	r1, #4294967295
 800d084:	697b      	ldr	r3, [r7, #20]
 800d086:	fa01 f303 	lsl.w	r3, r1, r3
 800d08a:	43d9      	mvns	r1, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d090:	4313      	orrs	r3, r2
         );
}
 800d092:	4618      	mov	r0, r3
 800d094:	3724      	adds	r7, #36	; 0x24
 800d096:	46bd      	mov	sp, r7
 800d098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09c:	4770      	bx	lr
	...

0800d0a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	3b01      	subs	r3, #1
 800d0ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d0b0:	d301      	bcc.n	800d0b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	e00f      	b.n	800d0d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d0b6:	4a0a      	ldr	r2, [pc, #40]	; (800d0e0 <SysTick_Config+0x40>)
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	3b01      	subs	r3, #1
 800d0bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d0be:	210f      	movs	r1, #15
 800d0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c4:	f7ff ff8e 	bl	800cfe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d0c8:	4b05      	ldr	r3, [pc, #20]	; (800d0e0 <SysTick_Config+0x40>)
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d0ce:	4b04      	ldr	r3, [pc, #16]	; (800d0e0 <SysTick_Config+0x40>)
 800d0d0:	2207      	movs	r2, #7
 800d0d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d0d4:	2300      	movs	r3, #0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3708      	adds	r7, #8
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
 800d0de:	bf00      	nop
 800d0e0:	e000e010 	.word	0xe000e010

0800d0e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f7ff ff29 	bl	800cf44 <__NVIC_SetPriorityGrouping>
}
 800d0f2:	bf00      	nop
 800d0f4:	3708      	adds	r7, #8
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bd80      	pop	{r7, pc}

0800d0fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d0fa:	b580      	push	{r7, lr}
 800d0fc:	b086      	sub	sp, #24
 800d0fe:	af00      	add	r7, sp, #0
 800d100:	4603      	mov	r3, r0
 800d102:	60b9      	str	r1, [r7, #8]
 800d104:	607a      	str	r2, [r7, #4]
 800d106:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800d108:	f7ff ff40 	bl	800cf8c <__NVIC_GetPriorityGrouping>
 800d10c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d10e:	687a      	ldr	r2, [r7, #4]
 800d110:	68b9      	ldr	r1, [r7, #8]
 800d112:	6978      	ldr	r0, [r7, #20]
 800d114:	f7ff ff90 	bl	800d038 <NVIC_EncodePriority>
 800d118:	4602      	mov	r2, r0
 800d11a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d11e:	4611      	mov	r1, r2
 800d120:	4618      	mov	r0, r3
 800d122:	f7ff ff5f 	bl	800cfe4 <__NVIC_SetPriority>
}
 800d126:	bf00      	nop
 800d128:	3718      	adds	r7, #24
 800d12a:	46bd      	mov	sp, r7
 800d12c:	bd80      	pop	{r7, pc}

0800d12e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d12e:	b580      	push	{r7, lr}
 800d130:	b082      	sub	sp, #8
 800d132:	af00      	add	r7, sp, #0
 800d134:	4603      	mov	r3, r0
 800d136:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d13c:	4618      	mov	r0, r3
 800d13e:	f7ff ff33 	bl	800cfa8 <__NVIC_EnableIRQ>
}
 800d142:	bf00      	nop
 800d144:	3708      	adds	r7, #8
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}

0800d14a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d14a:	b580      	push	{r7, lr}
 800d14c:	b082      	sub	sp, #8
 800d14e:	af00      	add	r7, sp, #0
 800d150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f7ff ffa4 	bl	800d0a0 <SysTick_Config>
 800d158:	4603      	mov	r3, r0
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3708      	adds	r7, #8
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
	...

0800d164 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b084      	sub	sp, #16
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d101      	bne.n	800d176 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800d172:	2301      	movs	r3, #1
 800d174:	e08d      	b.n	800d292 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	461a      	mov	r2, r3
 800d17c:	4b47      	ldr	r3, [pc, #284]	; (800d29c <HAL_DMA_Init+0x138>)
 800d17e:	429a      	cmp	r2, r3
 800d180:	d80f      	bhi.n	800d1a2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	461a      	mov	r2, r3
 800d188:	4b45      	ldr	r3, [pc, #276]	; (800d2a0 <HAL_DMA_Init+0x13c>)
 800d18a:	4413      	add	r3, r2
 800d18c:	4a45      	ldr	r2, [pc, #276]	; (800d2a4 <HAL_DMA_Init+0x140>)
 800d18e:	fba2 2303 	umull	r2, r3, r2, r3
 800d192:	091b      	lsrs	r3, r3, #4
 800d194:	009a      	lsls	r2, r3, #2
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	4a42      	ldr	r2, [pc, #264]	; (800d2a8 <HAL_DMA_Init+0x144>)
 800d19e:	641a      	str	r2, [r3, #64]	; 0x40
 800d1a0:	e00e      	b.n	800d1c0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	4b40      	ldr	r3, [pc, #256]	; (800d2ac <HAL_DMA_Init+0x148>)
 800d1aa:	4413      	add	r3, r2
 800d1ac:	4a3d      	ldr	r2, [pc, #244]	; (800d2a4 <HAL_DMA_Init+0x140>)
 800d1ae:	fba2 2303 	umull	r2, r3, r2, r3
 800d1b2:	091b      	lsrs	r3, r3, #4
 800d1b4:	009a      	lsls	r2, r3, #2
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	4a3c      	ldr	r2, [pc, #240]	; (800d2b0 <HAL_DMA_Init+0x14c>)
 800d1be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2202      	movs	r2, #2
 800d1c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800d1d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d1da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800d1e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	691b      	ldr	r3, [r3, #16]
 800d1ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800d1f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	699b      	ldr	r3, [r3, #24]
 800d1f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800d1fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6a1b      	ldr	r3, [r3, #32]
 800d202:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800d204:	68fa      	ldr	r2, [r7, #12]
 800d206:	4313      	orrs	r3, r2
 800d208:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	68fa      	ldr	r2, [r7, #12]
 800d210:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800d212:	6878      	ldr	r0, [r7, #4]
 800d214:	f000 fa10 	bl	800d638 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	689b      	ldr	r3, [r3, #8]
 800d21c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d220:	d102      	bne.n	800d228 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	2200      	movs	r2, #0
 800d226:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	685a      	ldr	r2, [r3, #4]
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d230:	b2d2      	uxtb	r2, r2
 800d232:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d238:	687a      	ldr	r2, [r7, #4]
 800d23a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800d23c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	685b      	ldr	r3, [r3, #4]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d010      	beq.n	800d268 <HAL_DMA_Init+0x104>
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	2b04      	cmp	r3, #4
 800d24c:	d80c      	bhi.n	800d268 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f000 fa30 	bl	800d6b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d258:	2200      	movs	r2, #0
 800d25a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d260:	687a      	ldr	r2, [r7, #4]
 800d262:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800d264:	605a      	str	r2, [r3, #4]
 800d266:	e008      	b.n	800d27a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2200      	movs	r2, #0
 800d26c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	2200      	movs	r2, #0
 800d272:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2200      	movs	r2, #0
 800d278:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2200      	movs	r2, #0
 800d27e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2201      	movs	r2, #1
 800d284:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2200      	movs	r2, #0
 800d28c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800d290:	2300      	movs	r3, #0
}
 800d292:	4618      	mov	r0, r3
 800d294:	3710      	adds	r7, #16
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}
 800d29a:	bf00      	nop
 800d29c:	40020407 	.word	0x40020407
 800d2a0:	bffdfff8 	.word	0xbffdfff8
 800d2a4:	cccccccd 	.word	0xcccccccd
 800d2a8:	40020000 	.word	0x40020000
 800d2ac:	bffdfbf8 	.word	0xbffdfbf8
 800d2b0:	40020400 	.word	0x40020400

0800d2b4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b086      	sub	sp, #24
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	607a      	str	r2, [r7, #4]
 800d2c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d2cc:	2b01      	cmp	r3, #1
 800d2ce:	d101      	bne.n	800d2d4 <HAL_DMA_Start_IT+0x20>
 800d2d0:	2302      	movs	r3, #2
 800d2d2:	e066      	b.n	800d3a2 <HAL_DMA_Start_IT+0xee>
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	2201      	movs	r2, #1
 800d2d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	2b01      	cmp	r3, #1
 800d2e6:	d155      	bne.n	800d394 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	2202      	movs	r2, #2
 800d2ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	681a      	ldr	r2, [r3, #0]
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	f022 0201 	bic.w	r2, r2, #1
 800d304:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	687a      	ldr	r2, [r7, #4]
 800d30a:	68b9      	ldr	r1, [r7, #8]
 800d30c:	68f8      	ldr	r0, [r7, #12]
 800d30e:	f000 f954 	bl	800d5ba <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d316:	2b00      	cmp	r3, #0
 800d318:	d008      	beq.n	800d32c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	681a      	ldr	r2, [r3, #0]
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f042 020e 	orr.w	r2, r2, #14
 800d328:	601a      	str	r2, [r3, #0]
 800d32a:	e00f      	b.n	800d34c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	681a      	ldr	r2, [r3, #0]
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	f022 0204 	bic.w	r2, r2, #4
 800d33a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	681a      	ldr	r2, [r3, #0]
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f042 020a 	orr.w	r2, r2, #10
 800d34a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d356:	2b00      	cmp	r3, #0
 800d358:	d007      	beq.n	800d36a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d35e:	681a      	ldr	r2, [r3, #0]
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d364:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d368:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d007      	beq.n	800d382 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d376:	681a      	ldr	r2, [r3, #0]
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d37c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d380:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	681a      	ldr	r2, [r3, #0]
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f042 0201 	orr.w	r2, r2, #1
 800d390:	601a      	str	r2, [r3, #0]
 800d392:	e005      	b.n	800d3a0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	2200      	movs	r2, #0
 800d398:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800d39c:	2302      	movs	r3, #2
 800d39e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800d3a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	3718      	adds	r7, #24
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	bd80      	pop	{r7, pc}

0800d3aa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800d3aa:	b480      	push	{r7}
 800d3ac:	b085      	sub	sp, #20
 800d3ae:	af00      	add	r7, sp, #0
 800d3b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800d3bc:	b2db      	uxtb	r3, r3
 800d3be:	2b02      	cmp	r3, #2
 800d3c0:	d005      	beq.n	800d3ce <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2204      	movs	r2, #4
 800d3c6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	73fb      	strb	r3, [r7, #15]
 800d3cc:	e037      	b.n	800d43e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	681a      	ldr	r2, [r3, #0]
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f022 020e 	bic.w	r2, r2, #14
 800d3dc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d3e2:	681a      	ldr	r2, [r3, #0]
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d3e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d3ec:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	681a      	ldr	r2, [r3, #0]
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f022 0201 	bic.w	r2, r2, #1
 800d3fc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d402:	f003 021f 	and.w	r2, r3, #31
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d40a:	2101      	movs	r1, #1
 800d40c:	fa01 f202 	lsl.w	r2, r1, r2
 800d410:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800d41a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d420:	2b00      	cmp	r3, #0
 800d422:	d00c      	beq.n	800d43e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d428:	681a      	ldr	r2, [r3, #0]
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d42e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d432:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800d43c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	2201      	movs	r2, #1
 800d442:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2200      	movs	r2, #0
 800d44a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800d44e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d450:	4618      	mov	r0, r3
 800d452:	3714      	adds	r7, #20
 800d454:	46bd      	mov	sp, r7
 800d456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45a:	4770      	bx	lr

0800d45c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b084      	sub	sp, #16
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d478:	f003 031f 	and.w	r3, r3, #31
 800d47c:	2204      	movs	r2, #4
 800d47e:	409a      	lsls	r2, r3
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	4013      	ands	r3, r2
 800d484:	2b00      	cmp	r3, #0
 800d486:	d026      	beq.n	800d4d6 <HAL_DMA_IRQHandler+0x7a>
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	f003 0304 	and.w	r3, r3, #4
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d021      	beq.n	800d4d6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	f003 0320 	and.w	r3, r3, #32
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d107      	bne.n	800d4b0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	681a      	ldr	r2, [r3, #0]
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f022 0204 	bic.w	r2, r2, #4
 800d4ae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4b4:	f003 021f 	and.w	r2, r3, #31
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4bc:	2104      	movs	r1, #4
 800d4be:	fa01 f202 	lsl.w	r2, r1, r2
 800d4c2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d071      	beq.n	800d5b0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4d0:	6878      	ldr	r0, [r7, #4]
 800d4d2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800d4d4:	e06c      	b.n	800d5b0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4da:	f003 031f 	and.w	r3, r3, #31
 800d4de:	2202      	movs	r2, #2
 800d4e0:	409a      	lsls	r2, r3
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	4013      	ands	r3, r2
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d02e      	beq.n	800d548 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800d4ea:	68bb      	ldr	r3, [r7, #8]
 800d4ec:	f003 0302 	and.w	r3, r3, #2
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d029      	beq.n	800d548 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f003 0320 	and.w	r3, r3, #32
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10b      	bne.n	800d51a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	681a      	ldr	r2, [r3, #0]
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f022 020a 	bic.w	r2, r2, #10
 800d510:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2201      	movs	r2, #1
 800d516:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d51e:	f003 021f 	and.w	r2, r3, #31
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d526:	2102      	movs	r1, #2
 800d528:	fa01 f202 	lsl.w	r2, r1, r2
 800d52c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2200      	movs	r2, #0
 800d532:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d038      	beq.n	800d5b0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800d546:	e033      	b.n	800d5b0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d54c:	f003 031f 	and.w	r3, r3, #31
 800d550:	2208      	movs	r2, #8
 800d552:	409a      	lsls	r2, r3
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	4013      	ands	r3, r2
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d02a      	beq.n	800d5b2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	f003 0308 	and.w	r3, r3, #8
 800d562:	2b00      	cmp	r3, #0
 800d564:	d025      	beq.n	800d5b2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	681a      	ldr	r2, [r3, #0]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f022 020e 	bic.w	r2, r2, #14
 800d574:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d57a:	f003 021f 	and.w	r2, r3, #31
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d582:	2101      	movs	r1, #1
 800d584:	fa01 f202 	lsl.w	r2, r1, r2
 800d588:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2201      	movs	r2, #1
 800d58e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2201      	movs	r2, #1
 800d594:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2200      	movs	r2, #0
 800d59c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d004      	beq.n	800d5b2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5ac:	6878      	ldr	r0, [r7, #4]
 800d5ae:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800d5b0:	bf00      	nop
 800d5b2:	bf00      	nop
}
 800d5b4:	3710      	adds	r7, #16
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}

0800d5ba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d5ba:	b480      	push	{r7}
 800d5bc:	b085      	sub	sp, #20
 800d5be:	af00      	add	r7, sp, #0
 800d5c0:	60f8      	str	r0, [r7, #12]
 800d5c2:	60b9      	str	r1, [r7, #8]
 800d5c4:	607a      	str	r2, [r7, #4]
 800d5c6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d5cc:	68fa      	ldr	r2, [r7, #12]
 800d5ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800d5d0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d004      	beq.n	800d5e4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5de:	68fa      	ldr	r2, [r7, #12]
 800d5e0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800d5e2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5e8:	f003 021f 	and.w	r2, r3, #31
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5f0:	2101      	movs	r1, #1
 800d5f2:	fa01 f202 	lsl.w	r2, r1, r2
 800d5f6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	683a      	ldr	r2, [r7, #0]
 800d5fe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	689b      	ldr	r3, [r3, #8]
 800d604:	2b10      	cmp	r3, #16
 800d606:	d108      	bne.n	800d61a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	687a      	ldr	r2, [r7, #4]
 800d60e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	68ba      	ldr	r2, [r7, #8]
 800d616:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800d618:	e007      	b.n	800d62a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	68ba      	ldr	r2, [r7, #8]
 800d620:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	687a      	ldr	r2, [r7, #4]
 800d628:	60da      	str	r2, [r3, #12]
}
 800d62a:	bf00      	nop
 800d62c:	3714      	adds	r7, #20
 800d62e:	46bd      	mov	sp, r7
 800d630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d634:	4770      	bx	lr
	...

0800d638 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800d638:	b480      	push	{r7}
 800d63a:	b087      	sub	sp, #28
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	461a      	mov	r2, r3
 800d646:	4b16      	ldr	r3, [pc, #88]	; (800d6a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800d648:	429a      	cmp	r2, r3
 800d64a:	d802      	bhi.n	800d652 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800d64c:	4b15      	ldr	r3, [pc, #84]	; (800d6a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800d64e:	617b      	str	r3, [r7, #20]
 800d650:	e001      	b.n	800d656 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800d652:	4b15      	ldr	r3, [pc, #84]	; (800d6a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800d654:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	b2db      	uxtb	r3, r3
 800d660:	3b08      	subs	r3, #8
 800d662:	4a12      	ldr	r2, [pc, #72]	; (800d6ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800d664:	fba2 2303 	umull	r2, r3, r2, r3
 800d668:	091b      	lsrs	r3, r3, #4
 800d66a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d670:	089b      	lsrs	r3, r3, #2
 800d672:	009a      	lsls	r2, r3, #2
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	4413      	add	r3, r2
 800d678:	461a      	mov	r2, r3
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	4a0b      	ldr	r2, [pc, #44]	; (800d6b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800d682:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f003 031f 	and.w	r3, r3, #31
 800d68a:	2201      	movs	r2, #1
 800d68c:	409a      	lsls	r2, r3
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	651a      	str	r2, [r3, #80]	; 0x50
}
 800d692:	bf00      	nop
 800d694:	371c      	adds	r7, #28
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	40020407 	.word	0x40020407
 800d6a4:	40020800 	.word	0x40020800
 800d6a8:	40020820 	.word	0x40020820
 800d6ac:	cccccccd 	.word	0xcccccccd
 800d6b0:	40020880 	.word	0x40020880

0800d6b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b085      	sub	sp, #20
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	b2db      	uxtb	r3, r3
 800d6c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800d6c4:	68fa      	ldr	r2, [r7, #12]
 800d6c6:	4b0b      	ldr	r3, [pc, #44]	; (800d6f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800d6c8:	4413      	add	r3, r2
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	461a      	mov	r2, r3
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	4a08      	ldr	r2, [pc, #32]	; (800d6f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800d6d6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	3b01      	subs	r3, #1
 800d6dc:	f003 031f 	and.w	r3, r3, #31
 800d6e0:	2201      	movs	r2, #1
 800d6e2:	409a      	lsls	r2, r3
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800d6e8:	bf00      	nop
 800d6ea:	3714      	adds	r7, #20
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr
 800d6f4:	1000823f 	.word	0x1000823f
 800d6f8:	40020940 	.word	0x40020940

0800d6fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b087      	sub	sp, #28
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
 800d704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800d706:	2300      	movs	r3, #0
 800d708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d70a:	e15a      	b.n	800d9c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	2101      	movs	r1, #1
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	fa01 f303 	lsl.w	r3, r1, r3
 800d718:	4013      	ands	r3, r2
 800d71a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	f000 814c 	beq.w	800d9bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	f003 0303 	and.w	r3, r3, #3
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	d005      	beq.n	800d73c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d738:	2b02      	cmp	r3, #2
 800d73a:	d130      	bne.n	800d79e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	689b      	ldr	r3, [r3, #8]
 800d740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800d742:	697b      	ldr	r3, [r7, #20]
 800d744:	005b      	lsls	r3, r3, #1
 800d746:	2203      	movs	r2, #3
 800d748:	fa02 f303 	lsl.w	r3, r2, r3
 800d74c:	43db      	mvns	r3, r3
 800d74e:	693a      	ldr	r2, [r7, #16]
 800d750:	4013      	ands	r3, r2
 800d752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	68da      	ldr	r2, [r3, #12]
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	005b      	lsls	r3, r3, #1
 800d75c:	fa02 f303 	lsl.w	r3, r2, r3
 800d760:	693a      	ldr	r2, [r7, #16]
 800d762:	4313      	orrs	r3, r2
 800d764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	693a      	ldr	r2, [r7, #16]
 800d76a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	685b      	ldr	r3, [r3, #4]
 800d770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800d772:	2201      	movs	r2, #1
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	fa02 f303 	lsl.w	r3, r2, r3
 800d77a:	43db      	mvns	r3, r3
 800d77c:	693a      	ldr	r2, [r7, #16]
 800d77e:	4013      	ands	r3, r2
 800d780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	685b      	ldr	r3, [r3, #4]
 800d786:	091b      	lsrs	r3, r3, #4
 800d788:	f003 0201 	and.w	r2, r3, #1
 800d78c:	697b      	ldr	r3, [r7, #20]
 800d78e:	fa02 f303 	lsl.w	r3, r2, r3
 800d792:	693a      	ldr	r2, [r7, #16]
 800d794:	4313      	orrs	r3, r2
 800d796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	693a      	ldr	r2, [r7, #16]
 800d79c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	685b      	ldr	r3, [r3, #4]
 800d7a2:	f003 0303 	and.w	r3, r3, #3
 800d7a6:	2b03      	cmp	r3, #3
 800d7a8:	d017      	beq.n	800d7da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	68db      	ldr	r3, [r3, #12]
 800d7ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	005b      	lsls	r3, r3, #1
 800d7b4:	2203      	movs	r2, #3
 800d7b6:	fa02 f303 	lsl.w	r3, r2, r3
 800d7ba:	43db      	mvns	r3, r3
 800d7bc:	693a      	ldr	r2, [r7, #16]
 800d7be:	4013      	ands	r3, r2
 800d7c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	689a      	ldr	r2, [r3, #8]
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	005b      	lsls	r3, r3, #1
 800d7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800d7ce:	693a      	ldr	r2, [r7, #16]
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	693a      	ldr	r2, [r7, #16]
 800d7d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	685b      	ldr	r3, [r3, #4]
 800d7de:	f003 0303 	and.w	r3, r3, #3
 800d7e2:	2b02      	cmp	r3, #2
 800d7e4:	d123      	bne.n	800d82e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	08da      	lsrs	r2, r3, #3
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	3208      	adds	r2, #8
 800d7ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	f003 0307 	and.w	r3, r3, #7
 800d7fa:	009b      	lsls	r3, r3, #2
 800d7fc:	220f      	movs	r2, #15
 800d7fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d802:	43db      	mvns	r3, r3
 800d804:	693a      	ldr	r2, [r7, #16]
 800d806:	4013      	ands	r3, r2
 800d808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	691a      	ldr	r2, [r3, #16]
 800d80e:	697b      	ldr	r3, [r7, #20]
 800d810:	f003 0307 	and.w	r3, r3, #7
 800d814:	009b      	lsls	r3, r3, #2
 800d816:	fa02 f303 	lsl.w	r3, r2, r3
 800d81a:	693a      	ldr	r2, [r7, #16]
 800d81c:	4313      	orrs	r3, r2
 800d81e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	08da      	lsrs	r2, r3, #3
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	3208      	adds	r2, #8
 800d828:	6939      	ldr	r1, [r7, #16]
 800d82a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	005b      	lsls	r3, r3, #1
 800d838:	2203      	movs	r2, #3
 800d83a:	fa02 f303 	lsl.w	r3, r2, r3
 800d83e:	43db      	mvns	r3, r3
 800d840:	693a      	ldr	r2, [r7, #16]
 800d842:	4013      	ands	r3, r2
 800d844:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	685b      	ldr	r3, [r3, #4]
 800d84a:	f003 0203 	and.w	r2, r3, #3
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	005b      	lsls	r3, r3, #1
 800d852:	fa02 f303 	lsl.w	r3, r2, r3
 800d856:	693a      	ldr	r2, [r7, #16]
 800d858:	4313      	orrs	r3, r2
 800d85a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	693a      	ldr	r2, [r7, #16]
 800d860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	685b      	ldr	r3, [r3, #4]
 800d866:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	f000 80a6 	beq.w	800d9bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d870:	4b5b      	ldr	r3, [pc, #364]	; (800d9e0 <HAL_GPIO_Init+0x2e4>)
 800d872:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d874:	4a5a      	ldr	r2, [pc, #360]	; (800d9e0 <HAL_GPIO_Init+0x2e4>)
 800d876:	f043 0301 	orr.w	r3, r3, #1
 800d87a:	6613      	str	r3, [r2, #96]	; 0x60
 800d87c:	4b58      	ldr	r3, [pc, #352]	; (800d9e0 <HAL_GPIO_Init+0x2e4>)
 800d87e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d880:	f003 0301 	and.w	r3, r3, #1
 800d884:	60bb      	str	r3, [r7, #8]
 800d886:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d888:	4a56      	ldr	r2, [pc, #344]	; (800d9e4 <HAL_GPIO_Init+0x2e8>)
 800d88a:	697b      	ldr	r3, [r7, #20]
 800d88c:	089b      	lsrs	r3, r3, #2
 800d88e:	3302      	adds	r3, #2
 800d890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d894:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800d896:	697b      	ldr	r3, [r7, #20]
 800d898:	f003 0303 	and.w	r3, r3, #3
 800d89c:	009b      	lsls	r3, r3, #2
 800d89e:	220f      	movs	r2, #15
 800d8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800d8a4:	43db      	mvns	r3, r3
 800d8a6:	693a      	ldr	r2, [r7, #16]
 800d8a8:	4013      	ands	r3, r2
 800d8aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800d8b2:	d01f      	beq.n	800d8f4 <HAL_GPIO_Init+0x1f8>
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	4a4c      	ldr	r2, [pc, #304]	; (800d9e8 <HAL_GPIO_Init+0x2ec>)
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	d019      	beq.n	800d8f0 <HAL_GPIO_Init+0x1f4>
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	4a4b      	ldr	r2, [pc, #300]	; (800d9ec <HAL_GPIO_Init+0x2f0>)
 800d8c0:	4293      	cmp	r3, r2
 800d8c2:	d013      	beq.n	800d8ec <HAL_GPIO_Init+0x1f0>
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	4a4a      	ldr	r2, [pc, #296]	; (800d9f0 <HAL_GPIO_Init+0x2f4>)
 800d8c8:	4293      	cmp	r3, r2
 800d8ca:	d00d      	beq.n	800d8e8 <HAL_GPIO_Init+0x1ec>
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	4a49      	ldr	r2, [pc, #292]	; (800d9f4 <HAL_GPIO_Init+0x2f8>)
 800d8d0:	4293      	cmp	r3, r2
 800d8d2:	d007      	beq.n	800d8e4 <HAL_GPIO_Init+0x1e8>
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	4a48      	ldr	r2, [pc, #288]	; (800d9f8 <HAL_GPIO_Init+0x2fc>)
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	d101      	bne.n	800d8e0 <HAL_GPIO_Init+0x1e4>
 800d8dc:	2305      	movs	r3, #5
 800d8de:	e00a      	b.n	800d8f6 <HAL_GPIO_Init+0x1fa>
 800d8e0:	2306      	movs	r3, #6
 800d8e2:	e008      	b.n	800d8f6 <HAL_GPIO_Init+0x1fa>
 800d8e4:	2304      	movs	r3, #4
 800d8e6:	e006      	b.n	800d8f6 <HAL_GPIO_Init+0x1fa>
 800d8e8:	2303      	movs	r3, #3
 800d8ea:	e004      	b.n	800d8f6 <HAL_GPIO_Init+0x1fa>
 800d8ec:	2302      	movs	r3, #2
 800d8ee:	e002      	b.n	800d8f6 <HAL_GPIO_Init+0x1fa>
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e000      	b.n	800d8f6 <HAL_GPIO_Init+0x1fa>
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	697a      	ldr	r2, [r7, #20]
 800d8f8:	f002 0203 	and.w	r2, r2, #3
 800d8fc:	0092      	lsls	r2, r2, #2
 800d8fe:	4093      	lsls	r3, r2
 800d900:	693a      	ldr	r2, [r7, #16]
 800d902:	4313      	orrs	r3, r2
 800d904:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d906:	4937      	ldr	r1, [pc, #220]	; (800d9e4 <HAL_GPIO_Init+0x2e8>)
 800d908:	697b      	ldr	r3, [r7, #20]
 800d90a:	089b      	lsrs	r3, r3, #2
 800d90c:	3302      	adds	r3, #2
 800d90e:	693a      	ldr	r2, [r7, #16]
 800d910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d914:	4b39      	ldr	r3, [pc, #228]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d916:	689b      	ldr	r3, [r3, #8]
 800d918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	43db      	mvns	r3, r3
 800d91e:	693a      	ldr	r2, [r7, #16]
 800d920:	4013      	ands	r3, r2
 800d922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d003      	beq.n	800d938 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800d930:	693a      	ldr	r2, [r7, #16]
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	4313      	orrs	r3, r2
 800d936:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d938:	4a30      	ldr	r2, [pc, #192]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800d93e:	4b2f      	ldr	r3, [pc, #188]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d940:	68db      	ldr	r3, [r3, #12]
 800d942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	43db      	mvns	r3, r3
 800d948:	693a      	ldr	r2, [r7, #16]
 800d94a:	4013      	ands	r3, r2
 800d94c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	685b      	ldr	r3, [r3, #4]
 800d952:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d956:	2b00      	cmp	r3, #0
 800d958:	d003      	beq.n	800d962 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800d95a:	693a      	ldr	r2, [r7, #16]
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	4313      	orrs	r3, r2
 800d960:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d962:	4a26      	ldr	r2, [pc, #152]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800d968:	4b24      	ldr	r3, [pc, #144]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d96a:	685b      	ldr	r3, [r3, #4]
 800d96c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	43db      	mvns	r3, r3
 800d972:	693a      	ldr	r2, [r7, #16]
 800d974:	4013      	ands	r3, r2
 800d976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d980:	2b00      	cmp	r3, #0
 800d982:	d003      	beq.n	800d98c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800d984:	693a      	ldr	r2, [r7, #16]
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	4313      	orrs	r3, r2
 800d98a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d98c:	4a1b      	ldr	r2, [pc, #108]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d98e:	693b      	ldr	r3, [r7, #16]
 800d990:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d992:	4b1a      	ldr	r3, [pc, #104]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	43db      	mvns	r3, r3
 800d99c:	693a      	ldr	r2, [r7, #16]
 800d99e:	4013      	ands	r3, r2
 800d9a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d003      	beq.n	800d9b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800d9ae:	693a      	ldr	r2, [r7, #16]
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d9b6:	4a11      	ldr	r2, [pc, #68]	; (800d9fc <HAL_GPIO_Init+0x300>)
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d9bc:	697b      	ldr	r3, [r7, #20]
 800d9be:	3301      	adds	r3, #1
 800d9c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	681a      	ldr	r2, [r3, #0]
 800d9c6:	697b      	ldr	r3, [r7, #20]
 800d9c8:	fa22 f303 	lsr.w	r3, r2, r3
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f47f ae9d 	bne.w	800d70c <HAL_GPIO_Init+0x10>
  }
}
 800d9d2:	bf00      	nop
 800d9d4:	bf00      	nop
 800d9d6:	371c      	adds	r7, #28
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9de:	4770      	bx	lr
 800d9e0:	40021000 	.word	0x40021000
 800d9e4:	40010000 	.word	0x40010000
 800d9e8:	48000400 	.word	0x48000400
 800d9ec:	48000800 	.word	0x48000800
 800d9f0:	48000c00 	.word	0x48000c00
 800d9f4:	48001000 	.word	0x48001000
 800d9f8:	48001400 	.word	0x48001400
 800d9fc:	40010400 	.word	0x40010400

0800da00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800da00:	b480      	push	{r7}
 800da02:	b083      	sub	sp, #12
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
 800da08:	460b      	mov	r3, r1
 800da0a:	807b      	strh	r3, [r7, #2]
 800da0c:	4613      	mov	r3, r2
 800da0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800da10:	787b      	ldrb	r3, [r7, #1]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d003      	beq.n	800da1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800da16:	887a      	ldrh	r2, [r7, #2]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800da1c:	e002      	b.n	800da24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800da1e:	887a      	ldrh	r2, [r7, #2]
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	629a      	str	r2, [r3, #40]	; 0x28
}
 800da24:	bf00      	nop
 800da26:	370c      	adds	r7, #12
 800da28:	46bd      	mov	sp, r7
 800da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2e:	4770      	bx	lr

0800da30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800da30:	b480      	push	{r7}
 800da32:	b085      	sub	sp, #20
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d141      	bne.n	800dac2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800da3e:	4b4b      	ldr	r3, [pc, #300]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800da46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da4a:	d131      	bne.n	800dab0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800da4c:	4b47      	ldr	r3, [pc, #284]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800da52:	4a46      	ldr	r2, [pc, #280]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800da5c:	4b43      	ldr	r3, [pc, #268]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800da64:	4a41      	ldr	r2, [pc, #260]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800da6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800da6c:	4b40      	ldr	r3, [pc, #256]	; (800db70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	2232      	movs	r2, #50	; 0x32
 800da72:	fb02 f303 	mul.w	r3, r2, r3
 800da76:	4a3f      	ldr	r2, [pc, #252]	; (800db74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800da78:	fba2 2303 	umull	r2, r3, r2, r3
 800da7c:	0c9b      	lsrs	r3, r3, #18
 800da7e:	3301      	adds	r3, #1
 800da80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800da82:	e002      	b.n	800da8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	3b01      	subs	r3, #1
 800da88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800da8a:	4b38      	ldr	r3, [pc, #224]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da8c:	695b      	ldr	r3, [r3, #20]
 800da8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800da92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da96:	d102      	bne.n	800da9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d1f2      	bne.n	800da84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800da9e:	4b33      	ldr	r3, [pc, #204]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daa0:	695b      	ldr	r3, [r3, #20]
 800daa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800daa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800daaa:	d158      	bne.n	800db5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800daac:	2303      	movs	r3, #3
 800daae:	e057      	b.n	800db60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dab0:	4b2e      	ldr	r3, [pc, #184]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dab6:	4a2d      	ldr	r2, [pc, #180]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dab8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dabc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800dac0:	e04d      	b.n	800db5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dac8:	d141      	bne.n	800db4e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800daca:	4b28      	ldr	r3, [pc, #160]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800dad2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dad6:	d131      	bne.n	800db3c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dad8:	4b24      	ldr	r3, [pc, #144]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dada:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dade:	4a23      	ldr	r2, [pc, #140]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dae4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800dae8:	4b20      	ldr	r3, [pc, #128]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800daf0:	4a1e      	ldr	r2, [pc, #120]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daf2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800daf6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800daf8:	4b1d      	ldr	r3, [pc, #116]	; (800db70 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	2232      	movs	r2, #50	; 0x32
 800dafe:	fb02 f303 	mul.w	r3, r2, r3
 800db02:	4a1c      	ldr	r2, [pc, #112]	; (800db74 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800db04:	fba2 2303 	umull	r2, r3, r2, r3
 800db08:	0c9b      	lsrs	r3, r3, #18
 800db0a:	3301      	adds	r3, #1
 800db0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800db0e:	e002      	b.n	800db16 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	3b01      	subs	r3, #1
 800db14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800db16:	4b15      	ldr	r3, [pc, #84]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db18:	695b      	ldr	r3, [r3, #20]
 800db1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800db1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800db22:	d102      	bne.n	800db2a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d1f2      	bne.n	800db10 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800db2a:	4b10      	ldr	r3, [pc, #64]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db2c:	695b      	ldr	r3, [r3, #20]
 800db2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800db32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800db36:	d112      	bne.n	800db5e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800db38:	2303      	movs	r3, #3
 800db3a:	e011      	b.n	800db60 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800db3c:	4b0b      	ldr	r3, [pc, #44]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db42:	4a0a      	ldr	r2, [pc, #40]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800db48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800db4c:	e007      	b.n	800db5e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800db4e:	4b07      	ldr	r3, [pc, #28]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800db56:	4a05      	ldr	r2, [pc, #20]	; (800db6c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800db5c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	3714      	adds	r7, #20
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr
 800db6c:	40007000 	.word	0x40007000
 800db70:	20000000 	.word	0x20000000
 800db74:	431bde83 	.word	0x431bde83

0800db78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800db78:	b480      	push	{r7}
 800db7a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800db7c:	4b05      	ldr	r3, [pc, #20]	; (800db94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800db7e:	689b      	ldr	r3, [r3, #8]
 800db80:	4a04      	ldr	r2, [pc, #16]	; (800db94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800db82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800db86:	6093      	str	r3, [r2, #8]
}
 800db88:	bf00      	nop
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr
 800db92:	bf00      	nop
 800db94:	40007000 	.word	0x40007000

0800db98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b088      	sub	sp, #32
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d101      	bne.n	800dbaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800dba6:	2301      	movs	r3, #1
 800dba8:	e306      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	f003 0301 	and.w	r3, r3, #1
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d075      	beq.n	800dca2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dbb6:	4b97      	ldr	r3, [pc, #604]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	f003 030c 	and.w	r3, r3, #12
 800dbbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dbc0:	4b94      	ldr	r3, [pc, #592]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dbc2:	68db      	ldr	r3, [r3, #12]
 800dbc4:	f003 0303 	and.w	r3, r3, #3
 800dbc8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800dbca:	69bb      	ldr	r3, [r7, #24]
 800dbcc:	2b0c      	cmp	r3, #12
 800dbce:	d102      	bne.n	800dbd6 <HAL_RCC_OscConfig+0x3e>
 800dbd0:	697b      	ldr	r3, [r7, #20]
 800dbd2:	2b03      	cmp	r3, #3
 800dbd4:	d002      	beq.n	800dbdc <HAL_RCC_OscConfig+0x44>
 800dbd6:	69bb      	ldr	r3, [r7, #24]
 800dbd8:	2b08      	cmp	r3, #8
 800dbda:	d10b      	bne.n	800dbf4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dbdc:	4b8d      	ldr	r3, [pc, #564]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d05b      	beq.n	800dca0 <HAL_RCC_OscConfig+0x108>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	685b      	ldr	r3, [r3, #4]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d157      	bne.n	800dca0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	e2e1      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbfc:	d106      	bne.n	800dc0c <HAL_RCC_OscConfig+0x74>
 800dbfe:	4b85      	ldr	r3, [pc, #532]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	4a84      	ldr	r2, [pc, #528]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dc08:	6013      	str	r3, [r2, #0]
 800dc0a:	e01d      	b.n	800dc48 <HAL_RCC_OscConfig+0xb0>
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	685b      	ldr	r3, [r3, #4]
 800dc10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800dc14:	d10c      	bne.n	800dc30 <HAL_RCC_OscConfig+0x98>
 800dc16:	4b7f      	ldr	r3, [pc, #508]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	4a7e      	ldr	r2, [pc, #504]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dc20:	6013      	str	r3, [r2, #0]
 800dc22:	4b7c      	ldr	r3, [pc, #496]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a7b      	ldr	r2, [pc, #492]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dc2c:	6013      	str	r3, [r2, #0]
 800dc2e:	e00b      	b.n	800dc48 <HAL_RCC_OscConfig+0xb0>
 800dc30:	4b78      	ldr	r3, [pc, #480]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4a77      	ldr	r2, [pc, #476]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dc3a:	6013      	str	r3, [r2, #0]
 800dc3c:	4b75      	ldr	r3, [pc, #468]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	4a74      	ldr	r2, [pc, #464]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dc46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	685b      	ldr	r3, [r3, #4]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d013      	beq.n	800dc78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc50:	f7fc ff76 	bl	800ab40 <HAL_GetTick>
 800dc54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dc56:	e008      	b.n	800dc6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dc58:	f7fc ff72 	bl	800ab40 <HAL_GetTick>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	693b      	ldr	r3, [r7, #16]
 800dc60:	1ad3      	subs	r3, r2, r3
 800dc62:	2b64      	cmp	r3, #100	; 0x64
 800dc64:	d901      	bls.n	800dc6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800dc66:	2303      	movs	r3, #3
 800dc68:	e2a6      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dc6a:	4b6a      	ldr	r3, [pc, #424]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d0f0      	beq.n	800dc58 <HAL_RCC_OscConfig+0xc0>
 800dc76:	e014      	b.n	800dca2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc78:	f7fc ff62 	bl	800ab40 <HAL_GetTick>
 800dc7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800dc7e:	e008      	b.n	800dc92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dc80:	f7fc ff5e 	bl	800ab40 <HAL_GetTick>
 800dc84:	4602      	mov	r2, r0
 800dc86:	693b      	ldr	r3, [r7, #16]
 800dc88:	1ad3      	subs	r3, r2, r3
 800dc8a:	2b64      	cmp	r3, #100	; 0x64
 800dc8c:	d901      	bls.n	800dc92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800dc8e:	2303      	movs	r3, #3
 800dc90:	e292      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800dc92:	4b60      	ldr	r3, [pc, #384]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d1f0      	bne.n	800dc80 <HAL_RCC_OscConfig+0xe8>
 800dc9e:	e000      	b.n	800dca2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f003 0302 	and.w	r3, r3, #2
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d075      	beq.n	800dd9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dcae:	4b59      	ldr	r3, [pc, #356]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dcb0:	689b      	ldr	r3, [r3, #8]
 800dcb2:	f003 030c 	and.w	r3, r3, #12
 800dcb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dcb8:	4b56      	ldr	r3, [pc, #344]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dcba:	68db      	ldr	r3, [r3, #12]
 800dcbc:	f003 0303 	and.w	r3, r3, #3
 800dcc0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800dcc2:	69bb      	ldr	r3, [r7, #24]
 800dcc4:	2b0c      	cmp	r3, #12
 800dcc6:	d102      	bne.n	800dcce <HAL_RCC_OscConfig+0x136>
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	2b02      	cmp	r3, #2
 800dccc:	d002      	beq.n	800dcd4 <HAL_RCC_OscConfig+0x13c>
 800dcce:	69bb      	ldr	r3, [r7, #24]
 800dcd0:	2b04      	cmp	r3, #4
 800dcd2:	d11f      	bne.n	800dd14 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800dcd4:	4b4f      	ldr	r3, [pc, #316]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d005      	beq.n	800dcec <HAL_RCC_OscConfig+0x154>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	68db      	ldr	r3, [r3, #12]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d101      	bne.n	800dcec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800dce8:	2301      	movs	r3, #1
 800dcea:	e265      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dcec:	4b49      	ldr	r3, [pc, #292]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dcee:	685b      	ldr	r3, [r3, #4]
 800dcf0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	691b      	ldr	r3, [r3, #16]
 800dcf8:	061b      	lsls	r3, r3, #24
 800dcfa:	4946      	ldr	r1, [pc, #280]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800dd00:	4b45      	ldr	r3, [pc, #276]	; (800de18 <HAL_RCC_OscConfig+0x280>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7fc fecf 	bl	800aaa8 <HAL_InitTick>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d043      	beq.n	800dd98 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800dd10:	2301      	movs	r3, #1
 800dd12:	e251      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	68db      	ldr	r3, [r3, #12]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d023      	beq.n	800dd64 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dd1c:	4b3d      	ldr	r3, [pc, #244]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	4a3c      	ldr	r2, [pc, #240]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dd26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd28:	f7fc ff0a 	bl	800ab40 <HAL_GetTick>
 800dd2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dd2e:	e008      	b.n	800dd42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dd30:	f7fc ff06 	bl	800ab40 <HAL_GetTick>
 800dd34:	4602      	mov	r2, r0
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	1ad3      	subs	r3, r2, r3
 800dd3a:	2b02      	cmp	r3, #2
 800dd3c:	d901      	bls.n	800dd42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800dd3e:	2303      	movs	r3, #3
 800dd40:	e23a      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dd42:	4b34      	ldr	r3, [pc, #208]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d0f0      	beq.n	800dd30 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dd4e:	4b31      	ldr	r3, [pc, #196]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd50:	685b      	ldr	r3, [r3, #4]
 800dd52:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	691b      	ldr	r3, [r3, #16]
 800dd5a:	061b      	lsls	r3, r3, #24
 800dd5c:	492d      	ldr	r1, [pc, #180]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd5e:	4313      	orrs	r3, r2
 800dd60:	604b      	str	r3, [r1, #4]
 800dd62:	e01a      	b.n	800dd9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dd64:	4b2b      	ldr	r3, [pc, #172]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	4a2a      	ldr	r2, [pc, #168]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dd6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd70:	f7fc fee6 	bl	800ab40 <HAL_GetTick>
 800dd74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800dd76:	e008      	b.n	800dd8a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dd78:	f7fc fee2 	bl	800ab40 <HAL_GetTick>
 800dd7c:	4602      	mov	r2, r0
 800dd7e:	693b      	ldr	r3, [r7, #16]
 800dd80:	1ad3      	subs	r3, r2, r3
 800dd82:	2b02      	cmp	r3, #2
 800dd84:	d901      	bls.n	800dd8a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800dd86:	2303      	movs	r3, #3
 800dd88:	e216      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800dd8a:	4b22      	ldr	r3, [pc, #136]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d1f0      	bne.n	800dd78 <HAL_RCC_OscConfig+0x1e0>
 800dd96:	e000      	b.n	800dd9a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800dd98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	f003 0308 	and.w	r3, r3, #8
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d041      	beq.n	800de2a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	695b      	ldr	r3, [r3, #20]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d01c      	beq.n	800dde8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ddae:	4b19      	ldr	r3, [pc, #100]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800ddb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ddb4:	4a17      	ldr	r2, [pc, #92]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800ddb6:	f043 0301 	orr.w	r3, r3, #1
 800ddba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ddbe:	f7fc febf 	bl	800ab40 <HAL_GetTick>
 800ddc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ddc4:	e008      	b.n	800ddd8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ddc6:	f7fc febb 	bl	800ab40 <HAL_GetTick>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	693b      	ldr	r3, [r7, #16]
 800ddce:	1ad3      	subs	r3, r2, r3
 800ddd0:	2b02      	cmp	r3, #2
 800ddd2:	d901      	bls.n	800ddd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ddd4:	2303      	movs	r3, #3
 800ddd6:	e1ef      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ddd8:	4b0e      	ldr	r3, [pc, #56]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800ddda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ddde:	f003 0302 	and.w	r3, r3, #2
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d0ef      	beq.n	800ddc6 <HAL_RCC_OscConfig+0x22e>
 800dde6:	e020      	b.n	800de2a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dde8:	4b0a      	ldr	r3, [pc, #40]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800ddea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ddee:	4a09      	ldr	r2, [pc, #36]	; (800de14 <HAL_RCC_OscConfig+0x27c>)
 800ddf0:	f023 0301 	bic.w	r3, r3, #1
 800ddf4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ddf8:	f7fc fea2 	bl	800ab40 <HAL_GetTick>
 800ddfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ddfe:	e00d      	b.n	800de1c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800de00:	f7fc fe9e 	bl	800ab40 <HAL_GetTick>
 800de04:	4602      	mov	r2, r0
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	1ad3      	subs	r3, r2, r3
 800de0a:	2b02      	cmp	r3, #2
 800de0c:	d906      	bls.n	800de1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800de0e:	2303      	movs	r3, #3
 800de10:	e1d2      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
 800de12:	bf00      	nop
 800de14:	40021000 	.word	0x40021000
 800de18:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800de1c:	4b8c      	ldr	r3, [pc, #560]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800de1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800de22:	f003 0302 	and.w	r3, r3, #2
 800de26:	2b00      	cmp	r3, #0
 800de28:	d1ea      	bne.n	800de00 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	f003 0304 	and.w	r3, r3, #4
 800de32:	2b00      	cmp	r3, #0
 800de34:	f000 80a6 	beq.w	800df84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800de38:	2300      	movs	r3, #0
 800de3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800de3c:	4b84      	ldr	r3, [pc, #528]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800de3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800de44:	2b00      	cmp	r3, #0
 800de46:	d101      	bne.n	800de4c <HAL_RCC_OscConfig+0x2b4>
 800de48:	2301      	movs	r3, #1
 800de4a:	e000      	b.n	800de4e <HAL_RCC_OscConfig+0x2b6>
 800de4c:	2300      	movs	r3, #0
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d00d      	beq.n	800de6e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800de52:	4b7f      	ldr	r3, [pc, #508]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800de54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de56:	4a7e      	ldr	r2, [pc, #504]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800de58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800de5c:	6593      	str	r3, [r2, #88]	; 0x58
 800de5e:	4b7c      	ldr	r3, [pc, #496]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800de60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800de66:	60fb      	str	r3, [r7, #12]
 800de68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800de6a:	2301      	movs	r3, #1
 800de6c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de6e:	4b79      	ldr	r3, [pc, #484]	; (800e054 <HAL_RCC_OscConfig+0x4bc>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de76:	2b00      	cmp	r3, #0
 800de78:	d118      	bne.n	800deac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800de7a:	4b76      	ldr	r3, [pc, #472]	; (800e054 <HAL_RCC_OscConfig+0x4bc>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	4a75      	ldr	r2, [pc, #468]	; (800e054 <HAL_RCC_OscConfig+0x4bc>)
 800de80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800de86:	f7fc fe5b 	bl	800ab40 <HAL_GetTick>
 800de8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de8c:	e008      	b.n	800dea0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800de8e:	f7fc fe57 	bl	800ab40 <HAL_GetTick>
 800de92:	4602      	mov	r2, r0
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	1ad3      	subs	r3, r2, r3
 800de98:	2b02      	cmp	r3, #2
 800de9a:	d901      	bls.n	800dea0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800de9c:	2303      	movs	r3, #3
 800de9e:	e18b      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800dea0:	4b6c      	ldr	r3, [pc, #432]	; (800e054 <HAL_RCC_OscConfig+0x4bc>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d0f0      	beq.n	800de8e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	689b      	ldr	r3, [r3, #8]
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d108      	bne.n	800dec6 <HAL_RCC_OscConfig+0x32e>
 800deb4:	4b66      	ldr	r3, [pc, #408]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800deb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800deba:	4a65      	ldr	r2, [pc, #404]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800debc:	f043 0301 	orr.w	r3, r3, #1
 800dec0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800dec4:	e024      	b.n	800df10 <HAL_RCC_OscConfig+0x378>
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	689b      	ldr	r3, [r3, #8]
 800deca:	2b05      	cmp	r3, #5
 800decc:	d110      	bne.n	800def0 <HAL_RCC_OscConfig+0x358>
 800dece:	4b60      	ldr	r3, [pc, #384]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800ded0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ded4:	4a5e      	ldr	r2, [pc, #376]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800ded6:	f043 0304 	orr.w	r3, r3, #4
 800deda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800dede:	4b5c      	ldr	r3, [pc, #368]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dee4:	4a5a      	ldr	r2, [pc, #360]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dee6:	f043 0301 	orr.w	r3, r3, #1
 800deea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800deee:	e00f      	b.n	800df10 <HAL_RCC_OscConfig+0x378>
 800def0:	4b57      	ldr	r3, [pc, #348]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800def2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800def6:	4a56      	ldr	r2, [pc, #344]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800def8:	f023 0301 	bic.w	r3, r3, #1
 800defc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800df00:	4b53      	ldr	r3, [pc, #332]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df06:	4a52      	ldr	r2, [pc, #328]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df08:	f023 0304 	bic.w	r3, r3, #4
 800df0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	689b      	ldr	r3, [r3, #8]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d016      	beq.n	800df46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df18:	f7fc fe12 	bl	800ab40 <HAL_GetTick>
 800df1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800df1e:	e00a      	b.n	800df36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800df20:	f7fc fe0e 	bl	800ab40 <HAL_GetTick>
 800df24:	4602      	mov	r2, r0
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	1ad3      	subs	r3, r2, r3
 800df2a:	f241 3288 	movw	r2, #5000	; 0x1388
 800df2e:	4293      	cmp	r3, r2
 800df30:	d901      	bls.n	800df36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800df32:	2303      	movs	r3, #3
 800df34:	e140      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800df36:	4b46      	ldr	r3, [pc, #280]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df3c:	f003 0302 	and.w	r3, r3, #2
 800df40:	2b00      	cmp	r3, #0
 800df42:	d0ed      	beq.n	800df20 <HAL_RCC_OscConfig+0x388>
 800df44:	e015      	b.n	800df72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df46:	f7fc fdfb 	bl	800ab40 <HAL_GetTick>
 800df4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800df4c:	e00a      	b.n	800df64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800df4e:	f7fc fdf7 	bl	800ab40 <HAL_GetTick>
 800df52:	4602      	mov	r2, r0
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	1ad3      	subs	r3, r2, r3
 800df58:	f241 3288 	movw	r2, #5000	; 0x1388
 800df5c:	4293      	cmp	r3, r2
 800df5e:	d901      	bls.n	800df64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800df60:	2303      	movs	r3, #3
 800df62:	e129      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800df64:	4b3a      	ldr	r3, [pc, #232]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df6a:	f003 0302 	and.w	r3, r3, #2
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d1ed      	bne.n	800df4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800df72:	7ffb      	ldrb	r3, [r7, #31]
 800df74:	2b01      	cmp	r3, #1
 800df76:	d105      	bne.n	800df84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800df78:	4b35      	ldr	r3, [pc, #212]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800df7c:	4a34      	ldr	r2, [pc, #208]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800df82:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	f003 0320 	and.w	r3, r3, #32
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d03c      	beq.n	800e00a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	699b      	ldr	r3, [r3, #24]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d01c      	beq.n	800dfd2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800df98:	4b2d      	ldr	r3, [pc, #180]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800df9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800df9e:	4a2c      	ldr	r2, [pc, #176]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dfa0:	f043 0301 	orr.w	r3, r3, #1
 800dfa4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dfa8:	f7fc fdca 	bl	800ab40 <HAL_GetTick>
 800dfac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dfae:	e008      	b.n	800dfc2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dfb0:	f7fc fdc6 	bl	800ab40 <HAL_GetTick>
 800dfb4:	4602      	mov	r2, r0
 800dfb6:	693b      	ldr	r3, [r7, #16]
 800dfb8:	1ad3      	subs	r3, r2, r3
 800dfba:	2b02      	cmp	r3, #2
 800dfbc:	d901      	bls.n	800dfc2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800dfbe:	2303      	movs	r3, #3
 800dfc0:	e0fa      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dfc2:	4b23      	ldr	r3, [pc, #140]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dfc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800dfc8:	f003 0302 	and.w	r3, r3, #2
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d0ef      	beq.n	800dfb0 <HAL_RCC_OscConfig+0x418>
 800dfd0:	e01b      	b.n	800e00a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dfd2:	4b1f      	ldr	r3, [pc, #124]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dfd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800dfd8:	4a1d      	ldr	r2, [pc, #116]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dfda:	f023 0301 	bic.w	r3, r3, #1
 800dfde:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dfe2:	f7fc fdad 	bl	800ab40 <HAL_GetTick>
 800dfe6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dfe8:	e008      	b.n	800dffc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dfea:	f7fc fda9 	bl	800ab40 <HAL_GetTick>
 800dfee:	4602      	mov	r2, r0
 800dff0:	693b      	ldr	r3, [r7, #16]
 800dff2:	1ad3      	subs	r3, r2, r3
 800dff4:	2b02      	cmp	r3, #2
 800dff6:	d901      	bls.n	800dffc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800dff8:	2303      	movs	r3, #3
 800dffa:	e0dd      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dffc:	4b14      	ldr	r3, [pc, #80]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800dffe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e002:	f003 0302 	and.w	r3, r3, #2
 800e006:	2b00      	cmp	r3, #0
 800e008:	d1ef      	bne.n	800dfea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	69db      	ldr	r3, [r3, #28]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	f000 80d1 	beq.w	800e1b6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e014:	4b0e      	ldr	r3, [pc, #56]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800e016:	689b      	ldr	r3, [r3, #8]
 800e018:	f003 030c 	and.w	r3, r3, #12
 800e01c:	2b0c      	cmp	r3, #12
 800e01e:	f000 808b 	beq.w	800e138 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	69db      	ldr	r3, [r3, #28]
 800e026:	2b02      	cmp	r3, #2
 800e028:	d15e      	bne.n	800e0e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e02a:	4b09      	ldr	r3, [pc, #36]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	4a08      	ldr	r2, [pc, #32]	; (800e050 <HAL_RCC_OscConfig+0x4b8>)
 800e030:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e036:	f7fc fd83 	bl	800ab40 <HAL_GetTick>
 800e03a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e03c:	e00c      	b.n	800e058 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e03e:	f7fc fd7f 	bl	800ab40 <HAL_GetTick>
 800e042:	4602      	mov	r2, r0
 800e044:	693b      	ldr	r3, [r7, #16]
 800e046:	1ad3      	subs	r3, r2, r3
 800e048:	2b02      	cmp	r3, #2
 800e04a:	d905      	bls.n	800e058 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800e04c:	2303      	movs	r3, #3
 800e04e:	e0b3      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
 800e050:	40021000 	.word	0x40021000
 800e054:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e058:	4b59      	ldr	r3, [pc, #356]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e060:	2b00      	cmp	r3, #0
 800e062:	d1ec      	bne.n	800e03e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e064:	4b56      	ldr	r3, [pc, #344]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e066:	68da      	ldr	r2, [r3, #12]
 800e068:	4b56      	ldr	r3, [pc, #344]	; (800e1c4 <HAL_RCC_OscConfig+0x62c>)
 800e06a:	4013      	ands	r3, r2
 800e06c:	687a      	ldr	r2, [r7, #4]
 800e06e:	6a11      	ldr	r1, [r2, #32]
 800e070:	687a      	ldr	r2, [r7, #4]
 800e072:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800e074:	3a01      	subs	r2, #1
 800e076:	0112      	lsls	r2, r2, #4
 800e078:	4311      	orrs	r1, r2
 800e07a:	687a      	ldr	r2, [r7, #4]
 800e07c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800e07e:	0212      	lsls	r2, r2, #8
 800e080:	4311      	orrs	r1, r2
 800e082:	687a      	ldr	r2, [r7, #4]
 800e084:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e086:	0852      	lsrs	r2, r2, #1
 800e088:	3a01      	subs	r2, #1
 800e08a:	0552      	lsls	r2, r2, #21
 800e08c:	4311      	orrs	r1, r2
 800e08e:	687a      	ldr	r2, [r7, #4]
 800e090:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800e092:	0852      	lsrs	r2, r2, #1
 800e094:	3a01      	subs	r2, #1
 800e096:	0652      	lsls	r2, r2, #25
 800e098:	4311      	orrs	r1, r2
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e09e:	06d2      	lsls	r2, r2, #27
 800e0a0:	430a      	orrs	r2, r1
 800e0a2:	4947      	ldr	r1, [pc, #284]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0a4:	4313      	orrs	r3, r2
 800e0a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e0a8:	4b45      	ldr	r3, [pc, #276]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	4a44      	ldr	r2, [pc, #272]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e0b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e0b4:	4b42      	ldr	r3, [pc, #264]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0b6:	68db      	ldr	r3, [r3, #12]
 800e0b8:	4a41      	ldr	r2, [pc, #260]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e0be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0c0:	f7fc fd3e 	bl	800ab40 <HAL_GetTick>
 800e0c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e0c6:	e008      	b.n	800e0da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e0c8:	f7fc fd3a 	bl	800ab40 <HAL_GetTick>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	693b      	ldr	r3, [r7, #16]
 800e0d0:	1ad3      	subs	r3, r2, r3
 800e0d2:	2b02      	cmp	r3, #2
 800e0d4:	d901      	bls.n	800e0da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e0d6:	2303      	movs	r3, #3
 800e0d8:	e06e      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e0da:	4b39      	ldr	r3, [pc, #228]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d0f0      	beq.n	800e0c8 <HAL_RCC_OscConfig+0x530>
 800e0e6:	e066      	b.n	800e1b6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e0e8:	4b35      	ldr	r3, [pc, #212]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	4a34      	ldr	r2, [pc, #208]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e0f2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800e0f4:	4b32      	ldr	r3, [pc, #200]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0f6:	68db      	ldr	r3, [r3, #12]
 800e0f8:	4a31      	ldr	r2, [pc, #196]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e0fa:	f023 0303 	bic.w	r3, r3, #3
 800e0fe:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e100:	4b2f      	ldr	r3, [pc, #188]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e102:	68db      	ldr	r3, [r3, #12]
 800e104:	4a2e      	ldr	r2, [pc, #184]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e106:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800e10a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e10e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e110:	f7fc fd16 	bl	800ab40 <HAL_GetTick>
 800e114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e116:	e008      	b.n	800e12a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e118:	f7fc fd12 	bl	800ab40 <HAL_GetTick>
 800e11c:	4602      	mov	r2, r0
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	1ad3      	subs	r3, r2, r3
 800e122:	2b02      	cmp	r3, #2
 800e124:	d901      	bls.n	800e12a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800e126:	2303      	movs	r3, #3
 800e128:	e046      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e12a:	4b25      	ldr	r3, [pc, #148]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e132:	2b00      	cmp	r3, #0
 800e134:	d1f0      	bne.n	800e118 <HAL_RCC_OscConfig+0x580>
 800e136:	e03e      	b.n	800e1b6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	69db      	ldr	r3, [r3, #28]
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	d101      	bne.n	800e144 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800e140:	2301      	movs	r3, #1
 800e142:	e039      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e144:	4b1e      	ldr	r3, [pc, #120]	; (800e1c0 <HAL_RCC_OscConfig+0x628>)
 800e146:	68db      	ldr	r3, [r3, #12]
 800e148:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	f003 0203 	and.w	r2, r3, #3
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6a1b      	ldr	r3, [r3, #32]
 800e154:	429a      	cmp	r2, r3
 800e156:	d12c      	bne.n	800e1b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e158:	697b      	ldr	r3, [r7, #20]
 800e15a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e162:	3b01      	subs	r3, #1
 800e164:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e166:	429a      	cmp	r2, r3
 800e168:	d123      	bne.n	800e1b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e174:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e176:	429a      	cmp	r2, r3
 800e178:	d11b      	bne.n	800e1b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e17a:	697b      	ldr	r3, [r7, #20]
 800e17c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e184:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e186:	429a      	cmp	r2, r3
 800e188:	d113      	bne.n	800e1b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e18a:	697b      	ldr	r3, [r7, #20]
 800e18c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e194:	085b      	lsrs	r3, r3, #1
 800e196:	3b01      	subs	r3, #1
 800e198:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e19a:	429a      	cmp	r2, r3
 800e19c:	d109      	bne.n	800e1b2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e19e:	697b      	ldr	r3, [r7, #20]
 800e1a0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1a8:	085b      	lsrs	r3, r3, #1
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d001      	beq.n	800e1b6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	e000      	b.n	800e1b8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800e1b6:	2300      	movs	r3, #0
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	3720      	adds	r7, #32
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}
 800e1c0:	40021000 	.word	0x40021000
 800e1c4:	019f800c 	.word	0x019f800c

0800e1c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b086      	sub	sp, #24
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d101      	bne.n	800e1e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e1dc:	2301      	movs	r3, #1
 800e1de:	e11e      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e1e0:	4b91      	ldr	r3, [pc, #580]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	f003 030f 	and.w	r3, r3, #15
 800e1e8:	683a      	ldr	r2, [r7, #0]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d910      	bls.n	800e210 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e1ee:	4b8e      	ldr	r3, [pc, #568]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	f023 020f 	bic.w	r2, r3, #15
 800e1f6:	498c      	ldr	r1, [pc, #560]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	4313      	orrs	r3, r2
 800e1fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e1fe:	4b8a      	ldr	r3, [pc, #552]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	f003 030f 	and.w	r3, r3, #15
 800e206:	683a      	ldr	r2, [r7, #0]
 800e208:	429a      	cmp	r2, r3
 800e20a:	d001      	beq.n	800e210 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e20c:	2301      	movs	r3, #1
 800e20e:	e106      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f003 0301 	and.w	r3, r3, #1
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d073      	beq.n	800e304 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	685b      	ldr	r3, [r3, #4]
 800e220:	2b03      	cmp	r3, #3
 800e222:	d129      	bne.n	800e278 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e224:	4b81      	ldr	r3, [pc, #516]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d101      	bne.n	800e234 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e230:	2301      	movs	r3, #1
 800e232:	e0f4      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e234:	f000 f99c 	bl	800e570 <RCC_GetSysClockFreqFromPLLSource>
 800e238:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e23a:	693b      	ldr	r3, [r7, #16]
 800e23c:	4a7c      	ldr	r2, [pc, #496]	; (800e430 <HAL_RCC_ClockConfig+0x268>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	d93f      	bls.n	800e2c2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e242:	4b7a      	ldr	r3, [pc, #488]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e244:	689b      	ldr	r3, [r3, #8]
 800e246:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d009      	beq.n	800e262 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e256:	2b00      	cmp	r3, #0
 800e258:	d033      	beq.n	800e2c2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d12f      	bne.n	800e2c2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e262:	4b72      	ldr	r3, [pc, #456]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e264:	689b      	ldr	r3, [r3, #8]
 800e266:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e26a:	4a70      	ldr	r2, [pc, #448]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e26c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e270:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e272:	2380      	movs	r3, #128	; 0x80
 800e274:	617b      	str	r3, [r7, #20]
 800e276:	e024      	b.n	800e2c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	685b      	ldr	r3, [r3, #4]
 800e27c:	2b02      	cmp	r3, #2
 800e27e:	d107      	bne.n	800e290 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e280:	4b6a      	ldr	r3, [pc, #424]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d109      	bne.n	800e2a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e28c:	2301      	movs	r3, #1
 800e28e:	e0c6      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e290:	4b66      	ldr	r3, [pc, #408]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d101      	bne.n	800e2a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e29c:	2301      	movs	r3, #1
 800e29e:	e0be      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e2a0:	f000 f8ce 	bl	800e440 <HAL_RCC_GetSysClockFreq>
 800e2a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	4a61      	ldr	r2, [pc, #388]	; (800e430 <HAL_RCC_ClockConfig+0x268>)
 800e2aa:	4293      	cmp	r3, r2
 800e2ac:	d909      	bls.n	800e2c2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e2ae:	4b5f      	ldr	r3, [pc, #380]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e2b0:	689b      	ldr	r3, [r3, #8]
 800e2b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e2b6:	4a5d      	ldr	r2, [pc, #372]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e2b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2bc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e2be:	2380      	movs	r3, #128	; 0x80
 800e2c0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e2c2:	4b5a      	ldr	r3, [pc, #360]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e2c4:	689b      	ldr	r3, [r3, #8]
 800e2c6:	f023 0203 	bic.w	r2, r3, #3
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	685b      	ldr	r3, [r3, #4]
 800e2ce:	4957      	ldr	r1, [pc, #348]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e2d0:	4313      	orrs	r3, r2
 800e2d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e2d4:	f7fc fc34 	bl	800ab40 <HAL_GetTick>
 800e2d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e2da:	e00a      	b.n	800e2f2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e2dc:	f7fc fc30 	bl	800ab40 <HAL_GetTick>
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	1ad3      	subs	r3, r2, r3
 800e2e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2ea:	4293      	cmp	r3, r2
 800e2ec:	d901      	bls.n	800e2f2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e2ee:	2303      	movs	r3, #3
 800e2f0:	e095      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e2f2:	4b4e      	ldr	r3, [pc, #312]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e2f4:	689b      	ldr	r3, [r3, #8]
 800e2f6:	f003 020c 	and.w	r2, r3, #12
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	685b      	ldr	r3, [r3, #4]
 800e2fe:	009b      	lsls	r3, r3, #2
 800e300:	429a      	cmp	r2, r3
 800e302:	d1eb      	bne.n	800e2dc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f003 0302 	and.w	r3, r3, #2
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d023      	beq.n	800e358 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	f003 0304 	and.w	r3, r3, #4
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d005      	beq.n	800e328 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e31c:	4b43      	ldr	r3, [pc, #268]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e31e:	689b      	ldr	r3, [r3, #8]
 800e320:	4a42      	ldr	r2, [pc, #264]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e322:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800e326:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f003 0308 	and.w	r3, r3, #8
 800e330:	2b00      	cmp	r3, #0
 800e332:	d007      	beq.n	800e344 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e334:	4b3d      	ldr	r3, [pc, #244]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e336:	689b      	ldr	r3, [r3, #8]
 800e338:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800e33c:	4a3b      	ldr	r2, [pc, #236]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e33e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800e342:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e344:	4b39      	ldr	r3, [pc, #228]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e346:	689b      	ldr	r3, [r3, #8]
 800e348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	4936      	ldr	r1, [pc, #216]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e352:	4313      	orrs	r3, r2
 800e354:	608b      	str	r3, [r1, #8]
 800e356:	e008      	b.n	800e36a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e358:	697b      	ldr	r3, [r7, #20]
 800e35a:	2b80      	cmp	r3, #128	; 0x80
 800e35c:	d105      	bne.n	800e36a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e35e:	4b33      	ldr	r3, [pc, #204]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e360:	689b      	ldr	r3, [r3, #8]
 800e362:	4a32      	ldr	r2, [pc, #200]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e364:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e368:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e36a:	4b2f      	ldr	r3, [pc, #188]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	f003 030f 	and.w	r3, r3, #15
 800e372:	683a      	ldr	r2, [r7, #0]
 800e374:	429a      	cmp	r2, r3
 800e376:	d21d      	bcs.n	800e3b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e378:	4b2b      	ldr	r3, [pc, #172]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f023 020f 	bic.w	r2, r3, #15
 800e380:	4929      	ldr	r1, [pc, #164]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	4313      	orrs	r3, r2
 800e386:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e388:	f7fc fbda 	bl	800ab40 <HAL_GetTick>
 800e38c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e38e:	e00a      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e390:	f7fc fbd6 	bl	800ab40 <HAL_GetTick>
 800e394:	4602      	mov	r2, r0
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	1ad3      	subs	r3, r2, r3
 800e39a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d901      	bls.n	800e3a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e3a2:	2303      	movs	r3, #3
 800e3a4:	e03b      	b.n	800e41e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e3a6:	4b20      	ldr	r3, [pc, #128]	; (800e428 <HAL_RCC_ClockConfig+0x260>)
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f003 030f 	and.w	r3, r3, #15
 800e3ae:	683a      	ldr	r2, [r7, #0]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d1ed      	bne.n	800e390 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	f003 0304 	and.w	r3, r3, #4
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d008      	beq.n	800e3d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e3c0:	4b1a      	ldr	r3, [pc, #104]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e3c2:	689b      	ldr	r3, [r3, #8]
 800e3c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	68db      	ldr	r3, [r3, #12]
 800e3cc:	4917      	ldr	r1, [pc, #92]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e3ce:	4313      	orrs	r3, r2
 800e3d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	f003 0308 	and.w	r3, r3, #8
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d009      	beq.n	800e3f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e3de:	4b13      	ldr	r3, [pc, #76]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e3e0:	689b      	ldr	r3, [r3, #8]
 800e3e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	691b      	ldr	r3, [r3, #16]
 800e3ea:	00db      	lsls	r3, r3, #3
 800e3ec:	490f      	ldr	r1, [pc, #60]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e3ee:	4313      	orrs	r3, r2
 800e3f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e3f2:	f000 f825 	bl	800e440 <HAL_RCC_GetSysClockFreq>
 800e3f6:	4602      	mov	r2, r0
 800e3f8:	4b0c      	ldr	r3, [pc, #48]	; (800e42c <HAL_RCC_ClockConfig+0x264>)
 800e3fa:	689b      	ldr	r3, [r3, #8]
 800e3fc:	091b      	lsrs	r3, r3, #4
 800e3fe:	f003 030f 	and.w	r3, r3, #15
 800e402:	490c      	ldr	r1, [pc, #48]	; (800e434 <HAL_RCC_ClockConfig+0x26c>)
 800e404:	5ccb      	ldrb	r3, [r1, r3]
 800e406:	f003 031f 	and.w	r3, r3, #31
 800e40a:	fa22 f303 	lsr.w	r3, r2, r3
 800e40e:	4a0a      	ldr	r2, [pc, #40]	; (800e438 <HAL_RCC_ClockConfig+0x270>)
 800e410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e412:	4b0a      	ldr	r3, [pc, #40]	; (800e43c <HAL_RCC_ClockConfig+0x274>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	4618      	mov	r0, r3
 800e418:	f7fc fb46 	bl	800aaa8 <HAL_InitTick>
 800e41c:	4603      	mov	r3, r0
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3718      	adds	r7, #24
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}
 800e426:	bf00      	nop
 800e428:	40022000 	.word	0x40022000
 800e42c:	40021000 	.word	0x40021000
 800e430:	04c4b400 	.word	0x04c4b400
 800e434:	08014cd4 	.word	0x08014cd4
 800e438:	20000000 	.word	0x20000000
 800e43c:	20000004 	.word	0x20000004

0800e440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e440:	b480      	push	{r7}
 800e442:	b087      	sub	sp, #28
 800e444:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e446:	4b2c      	ldr	r3, [pc, #176]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e448:	689b      	ldr	r3, [r3, #8]
 800e44a:	f003 030c 	and.w	r3, r3, #12
 800e44e:	2b04      	cmp	r3, #4
 800e450:	d102      	bne.n	800e458 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e452:	4b2a      	ldr	r3, [pc, #168]	; (800e4fc <HAL_RCC_GetSysClockFreq+0xbc>)
 800e454:	613b      	str	r3, [r7, #16]
 800e456:	e047      	b.n	800e4e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e458:	4b27      	ldr	r3, [pc, #156]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e45a:	689b      	ldr	r3, [r3, #8]
 800e45c:	f003 030c 	and.w	r3, r3, #12
 800e460:	2b08      	cmp	r3, #8
 800e462:	d102      	bne.n	800e46a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e464:	4b25      	ldr	r3, [pc, #148]	; (800e4fc <HAL_RCC_GetSysClockFreq+0xbc>)
 800e466:	613b      	str	r3, [r7, #16]
 800e468:	e03e      	b.n	800e4e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e46a:	4b23      	ldr	r3, [pc, #140]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e46c:	689b      	ldr	r3, [r3, #8]
 800e46e:	f003 030c 	and.w	r3, r3, #12
 800e472:	2b0c      	cmp	r3, #12
 800e474:	d136      	bne.n	800e4e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e476:	4b20      	ldr	r3, [pc, #128]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e478:	68db      	ldr	r3, [r3, #12]
 800e47a:	f003 0303 	and.w	r3, r3, #3
 800e47e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e480:	4b1d      	ldr	r3, [pc, #116]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e482:	68db      	ldr	r3, [r3, #12]
 800e484:	091b      	lsrs	r3, r3, #4
 800e486:	f003 030f 	and.w	r3, r3, #15
 800e48a:	3301      	adds	r3, #1
 800e48c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2b03      	cmp	r3, #3
 800e492:	d10c      	bne.n	800e4ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e494:	4a19      	ldr	r2, [pc, #100]	; (800e4fc <HAL_RCC_GetSysClockFreq+0xbc>)
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	fbb2 f3f3 	udiv	r3, r2, r3
 800e49c:	4a16      	ldr	r2, [pc, #88]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e49e:	68d2      	ldr	r2, [r2, #12]
 800e4a0:	0a12      	lsrs	r2, r2, #8
 800e4a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e4a6:	fb02 f303 	mul.w	r3, r2, r3
 800e4aa:	617b      	str	r3, [r7, #20]
      break;
 800e4ac:	e00c      	b.n	800e4c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e4ae:	4a13      	ldr	r2, [pc, #76]	; (800e4fc <HAL_RCC_GetSysClockFreq+0xbc>)
 800e4b0:	68bb      	ldr	r3, [r7, #8]
 800e4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4b6:	4a10      	ldr	r2, [pc, #64]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4b8:	68d2      	ldr	r2, [r2, #12]
 800e4ba:	0a12      	lsrs	r2, r2, #8
 800e4bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e4c0:	fb02 f303 	mul.w	r3, r2, r3
 800e4c4:	617b      	str	r3, [r7, #20]
      break;
 800e4c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e4c8:	4b0b      	ldr	r3, [pc, #44]	; (800e4f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4ca:	68db      	ldr	r3, [r3, #12]
 800e4cc:	0e5b      	lsrs	r3, r3, #25
 800e4ce:	f003 0303 	and.w	r3, r3, #3
 800e4d2:	3301      	adds	r3, #1
 800e4d4:	005b      	lsls	r3, r3, #1
 800e4d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e4d8:	697a      	ldr	r2, [r7, #20]
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4e0:	613b      	str	r3, [r7, #16]
 800e4e2:	e001      	b.n	800e4e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e4e8:	693b      	ldr	r3, [r7, #16]
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	371c      	adds	r7, #28
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f4:	4770      	bx	lr
 800e4f6:	bf00      	nop
 800e4f8:	40021000 	.word	0x40021000
 800e4fc:	00f42400 	.word	0x00f42400

0800e500 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e500:	b480      	push	{r7}
 800e502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e504:	4b03      	ldr	r3, [pc, #12]	; (800e514 <HAL_RCC_GetHCLKFreq+0x14>)
 800e506:	681b      	ldr	r3, [r3, #0]
}
 800e508:	4618      	mov	r0, r3
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr
 800e512:	bf00      	nop
 800e514:	20000000 	.word	0x20000000

0800e518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e51c:	f7ff fff0 	bl	800e500 <HAL_RCC_GetHCLKFreq>
 800e520:	4602      	mov	r2, r0
 800e522:	4b06      	ldr	r3, [pc, #24]	; (800e53c <HAL_RCC_GetPCLK1Freq+0x24>)
 800e524:	689b      	ldr	r3, [r3, #8]
 800e526:	0a1b      	lsrs	r3, r3, #8
 800e528:	f003 0307 	and.w	r3, r3, #7
 800e52c:	4904      	ldr	r1, [pc, #16]	; (800e540 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e52e:	5ccb      	ldrb	r3, [r1, r3]
 800e530:	f003 031f 	and.w	r3, r3, #31
 800e534:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e538:	4618      	mov	r0, r3
 800e53a:	bd80      	pop	{r7, pc}
 800e53c:	40021000 	.word	0x40021000
 800e540:	08014ce4 	.word	0x08014ce4

0800e544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e548:	f7ff ffda 	bl	800e500 <HAL_RCC_GetHCLKFreq>
 800e54c:	4602      	mov	r2, r0
 800e54e:	4b06      	ldr	r3, [pc, #24]	; (800e568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e550:	689b      	ldr	r3, [r3, #8]
 800e552:	0adb      	lsrs	r3, r3, #11
 800e554:	f003 0307 	and.w	r3, r3, #7
 800e558:	4904      	ldr	r1, [pc, #16]	; (800e56c <HAL_RCC_GetPCLK2Freq+0x28>)
 800e55a:	5ccb      	ldrb	r3, [r1, r3]
 800e55c:	f003 031f 	and.w	r3, r3, #31
 800e560:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e564:	4618      	mov	r0, r3
 800e566:	bd80      	pop	{r7, pc}
 800e568:	40021000 	.word	0x40021000
 800e56c:	08014ce4 	.word	0x08014ce4

0800e570 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e570:	b480      	push	{r7}
 800e572:	b087      	sub	sp, #28
 800e574:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e576:	4b1e      	ldr	r3, [pc, #120]	; (800e5f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e578:	68db      	ldr	r3, [r3, #12]
 800e57a:	f003 0303 	and.w	r3, r3, #3
 800e57e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e580:	4b1b      	ldr	r3, [pc, #108]	; (800e5f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e582:	68db      	ldr	r3, [r3, #12]
 800e584:	091b      	lsrs	r3, r3, #4
 800e586:	f003 030f 	and.w	r3, r3, #15
 800e58a:	3301      	adds	r3, #1
 800e58c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e58e:	693b      	ldr	r3, [r7, #16]
 800e590:	2b03      	cmp	r3, #3
 800e592:	d10c      	bne.n	800e5ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e594:	4a17      	ldr	r2, [pc, #92]	; (800e5f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	fbb2 f3f3 	udiv	r3, r2, r3
 800e59c:	4a14      	ldr	r2, [pc, #80]	; (800e5f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e59e:	68d2      	ldr	r2, [r2, #12]
 800e5a0:	0a12      	lsrs	r2, r2, #8
 800e5a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e5a6:	fb02 f303 	mul.w	r3, r2, r3
 800e5aa:	617b      	str	r3, [r7, #20]
    break;
 800e5ac:	e00c      	b.n	800e5c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e5ae:	4a11      	ldr	r2, [pc, #68]	; (800e5f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5b6:	4a0e      	ldr	r2, [pc, #56]	; (800e5f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5b8:	68d2      	ldr	r2, [r2, #12]
 800e5ba:	0a12      	lsrs	r2, r2, #8
 800e5bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e5c0:	fb02 f303 	mul.w	r3, r2, r3
 800e5c4:	617b      	str	r3, [r7, #20]
    break;
 800e5c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e5c8:	4b09      	ldr	r3, [pc, #36]	; (800e5f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5ca:	68db      	ldr	r3, [r3, #12]
 800e5cc:	0e5b      	lsrs	r3, r3, #25
 800e5ce:	f003 0303 	and.w	r3, r3, #3
 800e5d2:	3301      	adds	r3, #1
 800e5d4:	005b      	lsls	r3, r3, #1
 800e5d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e5d8:	697a      	ldr	r2, [r7, #20]
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e5e2:	687b      	ldr	r3, [r7, #4]
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	371c      	adds	r7, #28
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ee:	4770      	bx	lr
 800e5f0:	40021000 	.word	0x40021000
 800e5f4:	00f42400 	.word	0x00f42400

0800e5f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b086      	sub	sp, #24
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e600:	2300      	movs	r3, #0
 800e602:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e604:	2300      	movs	r3, #0
 800e606:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e610:	2b00      	cmp	r3, #0
 800e612:	f000 8098 	beq.w	800e746 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e616:	2300      	movs	r3, #0
 800e618:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e61a:	4b43      	ldr	r3, [pc, #268]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e61c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e61e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e622:	2b00      	cmp	r3, #0
 800e624:	d10d      	bne.n	800e642 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e626:	4b40      	ldr	r3, [pc, #256]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e62a:	4a3f      	ldr	r2, [pc, #252]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e62c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e630:	6593      	str	r3, [r2, #88]	; 0x58
 800e632:	4b3d      	ldr	r3, [pc, #244]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e63a:	60bb      	str	r3, [r7, #8]
 800e63c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e63e:	2301      	movs	r3, #1
 800e640:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e642:	4b3a      	ldr	r3, [pc, #232]	; (800e72c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	4a39      	ldr	r2, [pc, #228]	; (800e72c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e64c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e64e:	f7fc fa77 	bl	800ab40 <HAL_GetTick>
 800e652:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e654:	e009      	b.n	800e66a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e656:	f7fc fa73 	bl	800ab40 <HAL_GetTick>
 800e65a:	4602      	mov	r2, r0
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	1ad3      	subs	r3, r2, r3
 800e660:	2b02      	cmp	r3, #2
 800e662:	d902      	bls.n	800e66a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e664:	2303      	movs	r3, #3
 800e666:	74fb      	strb	r3, [r7, #19]
        break;
 800e668:	e005      	b.n	800e676 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e66a:	4b30      	ldr	r3, [pc, #192]	; (800e72c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e672:	2b00      	cmp	r3, #0
 800e674:	d0ef      	beq.n	800e656 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e676:	7cfb      	ldrb	r3, [r7, #19]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d159      	bne.n	800e730 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e67c:	4b2a      	ldr	r3, [pc, #168]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e67e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e686:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d01e      	beq.n	800e6cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e692:	697a      	ldr	r2, [r7, #20]
 800e694:	429a      	cmp	r2, r3
 800e696:	d019      	beq.n	800e6cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e698:	4b23      	ldr	r3, [pc, #140]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e69a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e69e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e6a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e6a4:	4b20      	ldr	r3, [pc, #128]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6aa:	4a1f      	ldr	r2, [pc, #124]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e6b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e6b4:	4b1c      	ldr	r3, [pc, #112]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6ba:	4a1b      	ldr	r2, [pc, #108]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e6c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e6c4:	4a18      	ldr	r2, [pc, #96]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6c6:	697b      	ldr	r3, [r7, #20]
 800e6c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e6cc:	697b      	ldr	r3, [r7, #20]
 800e6ce:	f003 0301 	and.w	r3, r3, #1
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d016      	beq.n	800e704 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6d6:	f7fc fa33 	bl	800ab40 <HAL_GetTick>
 800e6da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e6dc:	e00b      	b.n	800e6f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e6de:	f7fc fa2f 	bl	800ab40 <HAL_GetTick>
 800e6e2:	4602      	mov	r2, r0
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	1ad3      	subs	r3, r2, r3
 800e6e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d902      	bls.n	800e6f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e6f0:	2303      	movs	r3, #3
 800e6f2:	74fb      	strb	r3, [r7, #19]
            break;
 800e6f4:	e006      	b.n	800e704 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e6f6:	4b0c      	ldr	r3, [pc, #48]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6fc:	f003 0302 	and.w	r3, r3, #2
 800e700:	2b00      	cmp	r3, #0
 800e702:	d0ec      	beq.n	800e6de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e704:	7cfb      	ldrb	r3, [r7, #19]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d10b      	bne.n	800e722 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e70a:	4b07      	ldr	r3, [pc, #28]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e70c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e710:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e718:	4903      	ldr	r1, [pc, #12]	; (800e728 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e71a:	4313      	orrs	r3, r2
 800e71c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800e720:	e008      	b.n	800e734 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e722:	7cfb      	ldrb	r3, [r7, #19]
 800e724:	74bb      	strb	r3, [r7, #18]
 800e726:	e005      	b.n	800e734 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e728:	40021000 	.word	0x40021000
 800e72c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e730:	7cfb      	ldrb	r3, [r7, #19]
 800e732:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e734:	7c7b      	ldrb	r3, [r7, #17]
 800e736:	2b01      	cmp	r3, #1
 800e738:	d105      	bne.n	800e746 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e73a:	4ba7      	ldr	r3, [pc, #668]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e73c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e73e:	4aa6      	ldr	r2, [pc, #664]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e744:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	f003 0301 	and.w	r3, r3, #1
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d00a      	beq.n	800e768 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e752:	4ba1      	ldr	r3, [pc, #644]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e758:	f023 0203 	bic.w	r2, r3, #3
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	499d      	ldr	r1, [pc, #628]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e762:	4313      	orrs	r3, r2
 800e764:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	f003 0302 	and.w	r3, r3, #2
 800e770:	2b00      	cmp	r3, #0
 800e772:	d00a      	beq.n	800e78a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e774:	4b98      	ldr	r3, [pc, #608]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e77a:	f023 020c 	bic.w	r2, r3, #12
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	689b      	ldr	r3, [r3, #8]
 800e782:	4995      	ldr	r1, [pc, #596]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e784:	4313      	orrs	r3, r2
 800e786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	f003 0304 	and.w	r3, r3, #4
 800e792:	2b00      	cmp	r3, #0
 800e794:	d00a      	beq.n	800e7ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e796:	4b90      	ldr	r3, [pc, #576]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e79c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	68db      	ldr	r3, [r3, #12]
 800e7a4:	498c      	ldr	r1, [pc, #560]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7a6:	4313      	orrs	r3, r2
 800e7a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f003 0308 	and.w	r3, r3, #8
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d00a      	beq.n	800e7ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e7b8:	4b87      	ldr	r3, [pc, #540]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e7be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	691b      	ldr	r3, [r3, #16]
 800e7c6:	4984      	ldr	r1, [pc, #528]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7c8:	4313      	orrs	r3, r2
 800e7ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	f003 0310 	and.w	r3, r3, #16
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d00a      	beq.n	800e7f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e7da:	4b7f      	ldr	r3, [pc, #508]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e7e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	695b      	ldr	r3, [r3, #20]
 800e7e8:	497b      	ldr	r1, [pc, #492]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7ea:	4313      	orrs	r3, r2
 800e7ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	f003 0320 	and.w	r3, r3, #32
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d00a      	beq.n	800e812 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e7fc:	4b76      	ldr	r3, [pc, #472]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e802:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	699b      	ldr	r3, [r3, #24]
 800e80a:	4973      	ldr	r1, [pc, #460]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e80c:	4313      	orrs	r3, r2
 800e80e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d00a      	beq.n	800e834 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e81e:	4b6e      	ldr	r3, [pc, #440]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e824:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	69db      	ldr	r3, [r3, #28]
 800e82c:	496a      	ldr	r1, [pc, #424]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e82e:	4313      	orrs	r3, r2
 800e830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d00a      	beq.n	800e856 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e840:	4b65      	ldr	r3, [pc, #404]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e846:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	6a1b      	ldr	r3, [r3, #32]
 800e84e:	4962      	ldr	r1, [pc, #392]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e850:	4313      	orrs	r3, r2
 800e852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d00a      	beq.n	800e878 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e862:	4b5d      	ldr	r3, [pc, #372]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e868:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e870:	4959      	ldr	r1, [pc, #356]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e872:	4313      	orrs	r3, r2
 800e874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e880:	2b00      	cmp	r3, #0
 800e882:	d00a      	beq.n	800e89a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e884:	4b54      	ldr	r3, [pc, #336]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e88a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e892:	4951      	ldr	r1, [pc, #324]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e894:	4313      	orrs	r3, r2
 800e896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d015      	beq.n	800e8d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e8a6:	4b4c      	ldr	r3, [pc, #304]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8b4:	4948      	ldr	r1, [pc, #288]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8b6:	4313      	orrs	r3, r2
 800e8b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8c4:	d105      	bne.n	800e8d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e8c6:	4b44      	ldr	r3, [pc, #272]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8c8:	68db      	ldr	r3, [r3, #12]
 800e8ca:	4a43      	ldr	r2, [pc, #268]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e8d0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d015      	beq.n	800e90a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e8de:	4b3e      	ldr	r3, [pc, #248]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8ec:	493a      	ldr	r1, [pc, #232]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8ee:	4313      	orrs	r3, r2
 800e8f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e8fc:	d105      	bne.n	800e90a <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e8fe:	4b36      	ldr	r3, [pc, #216]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e900:	68db      	ldr	r3, [r3, #12]
 800e902:	4a35      	ldr	r2, [pc, #212]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e908:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e912:	2b00      	cmp	r3, #0
 800e914:	d015      	beq.n	800e942 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e916:	4b30      	ldr	r3, [pc, #192]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e91c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e924:	492c      	ldr	r1, [pc, #176]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e926:	4313      	orrs	r3, r2
 800e928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e930:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e934:	d105      	bne.n	800e942 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e936:	4b28      	ldr	r3, [pc, #160]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	4a27      	ldr	r2, [pc, #156]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e93c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e940:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d015      	beq.n	800e97a <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e94e:	4b22      	ldr	r3, [pc, #136]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e954:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e95c:	491e      	ldr	r1, [pc, #120]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e95e:	4313      	orrs	r3, r2
 800e960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e968:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e96c:	d105      	bne.n	800e97a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e96e:	4b1a      	ldr	r3, [pc, #104]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e970:	68db      	ldr	r3, [r3, #12]
 800e972:	4a19      	ldr	r2, [pc, #100]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e974:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e978:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e982:	2b00      	cmp	r3, #0
 800e984:	d015      	beq.n	800e9b2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e986:	4b14      	ldr	r3, [pc, #80]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e98c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e994:	4910      	ldr	r1, [pc, #64]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e996:	4313      	orrs	r3, r2
 800e998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e9a4:	d105      	bne.n	800e9b2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e9a6:	4b0c      	ldr	r3, [pc, #48]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e9a8:	68db      	ldr	r3, [r3, #12]
 800e9aa:	4a0b      	ldr	r2, [pc, #44]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e9ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e9b0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d018      	beq.n	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e9be:	4b06      	ldr	r3, [pc, #24]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e9c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e9c4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9cc:	4902      	ldr	r1, [pc, #8]	; (800e9d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e9ce:	4313      	orrs	r3, r2
 800e9d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	e001      	b.n	800e9dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e9d8:	40021000 	.word	0x40021000
 800e9dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e9e2:	d105      	bne.n	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e9e4:	4b21      	ldr	r3, [pc, #132]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800e9e6:	68db      	ldr	r3, [r3, #12]
 800e9e8:	4a20      	ldr	r2, [pc, #128]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800e9ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e9ee:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d015      	beq.n	800ea28 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e9fc:	4b1b      	ldr	r3, [pc, #108]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800e9fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea02:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea0a:	4918      	ldr	r1, [pc, #96]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea0c:	4313      	orrs	r3, r2
 800ea0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea1a:	d105      	bne.n	800ea28 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ea1c:	4b13      	ldr	r3, [pc, #76]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea1e:	68db      	ldr	r3, [r3, #12]
 800ea20:	4a12      	ldr	r2, [pc, #72]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ea26:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d015      	beq.n	800ea60 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ea34:	4b0d      	ldr	r3, [pc, #52]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ea3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea42:	490a      	ldr	r1, [pc, #40]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea44:	4313      	orrs	r3, r2
 800ea46:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ea52:	d105      	bne.n	800ea60 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ea54:	4b05      	ldr	r3, [pc, #20]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea56:	68db      	ldr	r3, [r3, #12]
 800ea58:	4a04      	ldr	r2, [pc, #16]	; (800ea6c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ea5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea5e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ea60:	7cbb      	ldrb	r3, [r7, #18]
}
 800ea62:	4618      	mov	r0, r3
 800ea64:	3718      	adds	r7, #24
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}
 800ea6a:	bf00      	nop
 800ea6c:	40021000 	.word	0x40021000

0800ea70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b084      	sub	sp, #16
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d101      	bne.n	800ea82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ea7e:	2301      	movs	r3, #1
 800ea80:	e09d      	b.n	800ebbe <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d108      	bne.n	800ea9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	685b      	ldr	r3, [r3, #4]
 800ea8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ea92:	d009      	beq.n	800eaa8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2200      	movs	r2, #0
 800ea98:	61da      	str	r2, [r3, #28]
 800ea9a:	e005      	b.n	800eaa8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2200      	movs	r2, #0
 800eaac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800eab4:	b2db      	uxtb	r3, r3
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d106      	bne.n	800eac8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2200      	movs	r2, #0
 800eabe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800eac2:	6878      	ldr	r0, [r7, #4]
 800eac4:	f7fb fafe 	bl	800a0c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2202      	movs	r2, #2
 800eacc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eade:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	68db      	ldr	r3, [r3, #12]
 800eae4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800eae8:	d902      	bls.n	800eaf0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800eaea:	2300      	movs	r3, #0
 800eaec:	60fb      	str	r3, [r7, #12]
 800eaee:	e002      	b.n	800eaf6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eaf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eaf4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	68db      	ldr	r3, [r3, #12]
 800eafa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800eafe:	d007      	beq.n	800eb10 <HAL_SPI_Init+0xa0>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	68db      	ldr	r3, [r3, #12]
 800eb04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800eb08:	d002      	beq.n	800eb10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	685b      	ldr	r3, [r3, #4]
 800eb14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	689b      	ldr	r3, [r3, #8]
 800eb1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800eb20:	431a      	orrs	r2, r3
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	691b      	ldr	r3, [r3, #16]
 800eb26:	f003 0302 	and.w	r3, r3, #2
 800eb2a:	431a      	orrs	r2, r3
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	695b      	ldr	r3, [r3, #20]
 800eb30:	f003 0301 	and.w	r3, r3, #1
 800eb34:	431a      	orrs	r2, r3
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	699b      	ldr	r3, [r3, #24]
 800eb3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800eb3e:	431a      	orrs	r2, r3
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	69db      	ldr	r3, [r3, #28]
 800eb44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eb48:	431a      	orrs	r2, r3
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6a1b      	ldr	r3, [r3, #32]
 800eb4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb52:	ea42 0103 	orr.w	r1, r2, r3
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb5a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	430a      	orrs	r2, r1
 800eb64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	699b      	ldr	r3, [r3, #24]
 800eb6a:	0c1b      	lsrs	r3, r3, #16
 800eb6c:	f003 0204 	and.w	r2, r3, #4
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb74:	f003 0310 	and.w	r3, r3, #16
 800eb78:	431a      	orrs	r2, r3
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb7e:	f003 0308 	and.w	r3, r3, #8
 800eb82:	431a      	orrs	r2, r3
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	68db      	ldr	r3, [r3, #12]
 800eb88:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800eb8c:	ea42 0103 	orr.w	r1, r2, r3
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	430a      	orrs	r2, r1
 800eb9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	69da      	ldr	r2, [r3, #28]
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ebac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	2201      	movs	r2, #1
 800ebb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ebbc:	2300      	movs	r3, #0
}
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	3710      	adds	r7, #16
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	bd80      	pop	{r7, pc}

0800ebc6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ebc6:	b580      	push	{r7, lr}
 800ebc8:	b088      	sub	sp, #32
 800ebca:	af00      	add	r7, sp, #0
 800ebcc:	60f8      	str	r0, [r7, #12]
 800ebce:	60b9      	str	r1, [r7, #8]
 800ebd0:	603b      	str	r3, [r7, #0]
 800ebd2:	4613      	mov	r3, r2
 800ebd4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ebe0:	2b01      	cmp	r3, #1
 800ebe2:	d101      	bne.n	800ebe8 <HAL_SPI_Transmit+0x22>
 800ebe4:	2302      	movs	r3, #2
 800ebe6:	e158      	b.n	800ee9a <HAL_SPI_Transmit+0x2d4>
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2201      	movs	r2, #1
 800ebec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ebf0:	f7fb ffa6 	bl	800ab40 <HAL_GetTick>
 800ebf4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ebf6:	88fb      	ldrh	r3, [r7, #6]
 800ebf8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	d002      	beq.n	800ec0c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ec06:	2302      	movs	r3, #2
 800ec08:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ec0a:	e13d      	b.n	800ee88 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d002      	beq.n	800ec18 <HAL_SPI_Transmit+0x52>
 800ec12:	88fb      	ldrh	r3, [r7, #6]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d102      	bne.n	800ec1e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ec18:	2301      	movs	r3, #1
 800ec1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ec1c:	e134      	b.n	800ee88 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	2203      	movs	r2, #3
 800ec22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	2200      	movs	r2, #0
 800ec2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	68ba      	ldr	r2, [r7, #8]
 800ec30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	88fa      	ldrh	r2, [r7, #6]
 800ec36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	88fa      	ldrh	r2, [r7, #6]
 800ec3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	2200      	movs	r2, #0
 800ec42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	2200      	movs	r2, #0
 800ec58:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	689b      	ldr	r3, [r3, #8]
 800ec64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ec68:	d10f      	bne.n	800ec8a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ec78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	681a      	ldr	r2, [r3, #0]
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ec88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec94:	2b40      	cmp	r3, #64	; 0x40
 800ec96:	d007      	beq.n	800eca8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	681a      	ldr	r2, [r3, #0]
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800eca6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	68db      	ldr	r3, [r3, #12]
 800ecac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ecb0:	d94b      	bls.n	800ed4a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	685b      	ldr	r3, [r3, #4]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d002      	beq.n	800ecc0 <HAL_SPI_Transmit+0xfa>
 800ecba:	8afb      	ldrh	r3, [r7, #22]
 800ecbc:	2b01      	cmp	r3, #1
 800ecbe:	d13e      	bne.n	800ed3e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecc4:	881a      	ldrh	r2, [r3, #0]
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecd0:	1c9a      	adds	r2, r3, #2
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ecda:	b29b      	uxth	r3, r3
 800ecdc:	3b01      	subs	r3, #1
 800ecde:	b29a      	uxth	r2, r3
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ece4:	e02b      	b.n	800ed3e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	689b      	ldr	r3, [r3, #8]
 800ecec:	f003 0302 	and.w	r3, r3, #2
 800ecf0:	2b02      	cmp	r3, #2
 800ecf2:	d112      	bne.n	800ed1a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecf8:	881a      	ldrh	r2, [r3, #0]
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed04:	1c9a      	adds	r2, r3, #2
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ed0e:	b29b      	uxth	r3, r3
 800ed10:	3b01      	subs	r3, #1
 800ed12:	b29a      	uxth	r2, r3
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ed18:	e011      	b.n	800ed3e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ed1a:	f7fb ff11 	bl	800ab40 <HAL_GetTick>
 800ed1e:	4602      	mov	r2, r0
 800ed20:	69bb      	ldr	r3, [r7, #24]
 800ed22:	1ad3      	subs	r3, r2, r3
 800ed24:	683a      	ldr	r2, [r7, #0]
 800ed26:	429a      	cmp	r2, r3
 800ed28:	d803      	bhi.n	800ed32 <HAL_SPI_Transmit+0x16c>
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed30:	d102      	bne.n	800ed38 <HAL_SPI_Transmit+0x172>
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d102      	bne.n	800ed3e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800ed38:	2303      	movs	r3, #3
 800ed3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ed3c:	e0a4      	b.n	800ee88 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ed42:	b29b      	uxth	r3, r3
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d1ce      	bne.n	800ece6 <HAL_SPI_Transmit+0x120>
 800ed48:	e07c      	b.n	800ee44 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d002      	beq.n	800ed58 <HAL_SPI_Transmit+0x192>
 800ed52:	8afb      	ldrh	r3, [r7, #22]
 800ed54:	2b01      	cmp	r3, #1
 800ed56:	d170      	bne.n	800ee3a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ed5c:	b29b      	uxth	r3, r3
 800ed5e:	2b01      	cmp	r3, #1
 800ed60:	d912      	bls.n	800ed88 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed66:	881a      	ldrh	r2, [r3, #0]
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed72:	1c9a      	adds	r2, r3, #2
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ed7c:	b29b      	uxth	r3, r3
 800ed7e:	3b02      	subs	r3, #2
 800ed80:	b29a      	uxth	r2, r3
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ed86:	e058      	b.n	800ee3a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	330c      	adds	r3, #12
 800ed92:	7812      	ldrb	r2, [r2, #0]
 800ed94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed9a:	1c5a      	adds	r2, r3, #1
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eda4:	b29b      	uxth	r3, r3
 800eda6:	3b01      	subs	r3, #1
 800eda8:	b29a      	uxth	r2, r3
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800edae:	e044      	b.n	800ee3a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	689b      	ldr	r3, [r3, #8]
 800edb6:	f003 0302 	and.w	r3, r3, #2
 800edba:	2b02      	cmp	r3, #2
 800edbc:	d12b      	bne.n	800ee16 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800edc2:	b29b      	uxth	r3, r3
 800edc4:	2b01      	cmp	r3, #1
 800edc6:	d912      	bls.n	800edee <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edcc:	881a      	ldrh	r2, [r3, #0]
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edd8:	1c9a      	adds	r2, r3, #2
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ede2:	b29b      	uxth	r3, r3
 800ede4:	3b02      	subs	r3, #2
 800ede6:	b29a      	uxth	r2, r3
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	87da      	strh	r2, [r3, #62]	; 0x3e
 800edec:	e025      	b.n	800ee3a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	330c      	adds	r3, #12
 800edf8:	7812      	ldrb	r2, [r2, #0]
 800edfa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee00:	1c5a      	adds	r2, r3, #1
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee0a:	b29b      	uxth	r3, r3
 800ee0c:	3b01      	subs	r3, #1
 800ee0e:	b29a      	uxth	r2, r3
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ee14:	e011      	b.n	800ee3a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee16:	f7fb fe93 	bl	800ab40 <HAL_GetTick>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	69bb      	ldr	r3, [r7, #24]
 800ee1e:	1ad3      	subs	r3, r2, r3
 800ee20:	683a      	ldr	r2, [r7, #0]
 800ee22:	429a      	cmp	r2, r3
 800ee24:	d803      	bhi.n	800ee2e <HAL_SPI_Transmit+0x268>
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee2c:	d102      	bne.n	800ee34 <HAL_SPI_Transmit+0x26e>
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d102      	bne.n	800ee3a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800ee34:	2303      	movs	r3, #3
 800ee36:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ee38:	e026      	b.n	800ee88 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee3e:	b29b      	uxth	r3, r3
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d1b5      	bne.n	800edb0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ee44:	69ba      	ldr	r2, [r7, #24]
 800ee46:	6839      	ldr	r1, [r7, #0]
 800ee48:	68f8      	ldr	r0, [r7, #12]
 800ee4a:	f000 fce3 	bl	800f814 <SPI_EndRxTxTransaction>
 800ee4e:	4603      	mov	r3, r0
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d002      	beq.n	800ee5a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	2220      	movs	r2, #32
 800ee58:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	689b      	ldr	r3, [r3, #8]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d10a      	bne.n	800ee78 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ee62:	2300      	movs	r3, #0
 800ee64:	613b      	str	r3, [r7, #16]
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	68db      	ldr	r3, [r3, #12]
 800ee6c:	613b      	str	r3, [r7, #16]
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	689b      	ldr	r3, [r3, #8]
 800ee74:	613b      	str	r3, [r7, #16]
 800ee76:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d002      	beq.n	800ee86 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800ee80:	2301      	movs	r3, #1
 800ee82:	77fb      	strb	r3, [r7, #31]
 800ee84:	e000      	b.n	800ee88 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800ee86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	2200      	movs	r2, #0
 800ee94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ee98:	7ffb      	ldrb	r3, [r7, #31]
}
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	3720      	adds	r7, #32
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}

0800eea2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eea2:	b580      	push	{r7, lr}
 800eea4:	b088      	sub	sp, #32
 800eea6:	af02      	add	r7, sp, #8
 800eea8:	60f8      	str	r0, [r7, #12]
 800eeaa:	60b9      	str	r1, [r7, #8]
 800eeac:	603b      	str	r3, [r7, #0]
 800eeae:	4613      	mov	r3, r2
 800eeb0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	685b      	ldr	r3, [r3, #4]
 800eeba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eebe:	d112      	bne.n	800eee6 <HAL_SPI_Receive+0x44>
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	689b      	ldr	r3, [r3, #8]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d10e      	bne.n	800eee6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	2204      	movs	r2, #4
 800eecc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800eed0:	88fa      	ldrh	r2, [r7, #6]
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	9300      	str	r3, [sp, #0]
 800eed6:	4613      	mov	r3, r2
 800eed8:	68ba      	ldr	r2, [r7, #8]
 800eeda:	68b9      	ldr	r1, [r7, #8]
 800eedc:	68f8      	ldr	r0, [r7, #12]
 800eede:	f000 f910 	bl	800f102 <HAL_SPI_TransmitReceive>
 800eee2:	4603      	mov	r3, r0
 800eee4:	e109      	b.n	800f0fa <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800eeec:	2b01      	cmp	r3, #1
 800eeee:	d101      	bne.n	800eef4 <HAL_SPI_Receive+0x52>
 800eef0:	2302      	movs	r3, #2
 800eef2:	e102      	b.n	800f0fa <HAL_SPI_Receive+0x258>
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	2201      	movs	r2, #1
 800eef8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eefc:	f7fb fe20 	bl	800ab40 <HAL_GetTick>
 800ef00:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ef08:	b2db      	uxtb	r3, r3
 800ef0a:	2b01      	cmp	r3, #1
 800ef0c:	d002      	beq.n	800ef14 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ef0e:	2302      	movs	r3, #2
 800ef10:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ef12:	e0e9      	b.n	800f0e8 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d002      	beq.n	800ef20 <HAL_SPI_Receive+0x7e>
 800ef1a:	88fb      	ldrh	r3, [r7, #6]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d102      	bne.n	800ef26 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800ef20:	2301      	movs	r3, #1
 800ef22:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ef24:	e0e0      	b.n	800f0e8 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	2204      	movs	r2, #4
 800ef2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	2200      	movs	r2, #0
 800ef32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	68ba      	ldr	r2, [r7, #8]
 800ef38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	88fa      	ldrh	r2, [r7, #6]
 800ef3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	88fa      	ldrh	r2, [r7, #6]
 800ef46:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	2200      	movs	r2, #0
 800ef54:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	2200      	movs	r2, #0
 800ef5a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	2200      	movs	r2, #0
 800ef60:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	2200      	movs	r2, #0
 800ef66:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	68db      	ldr	r3, [r3, #12]
 800ef6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ef70:	d908      	bls.n	800ef84 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	685a      	ldr	r2, [r3, #4]
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ef80:	605a      	str	r2, [r3, #4]
 800ef82:	e007      	b.n	800ef94 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	685a      	ldr	r2, [r3, #4]
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ef92:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	689b      	ldr	r3, [r3, #8]
 800ef98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ef9c:	d10f      	bne.n	800efbe <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	681a      	ldr	r2, [r3, #0]
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800efac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	681a      	ldr	r2, [r3, #0]
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800efbc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efc8:	2b40      	cmp	r3, #64	; 0x40
 800efca:	d007      	beq.n	800efdc <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	681a      	ldr	r2, [r3, #0]
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800efda:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	68db      	ldr	r3, [r3, #12]
 800efe0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800efe4:	d867      	bhi.n	800f0b6 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800efe6:	e030      	b.n	800f04a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	689b      	ldr	r3, [r3, #8]
 800efee:	f003 0301 	and.w	r3, r3, #1
 800eff2:	2b01      	cmp	r3, #1
 800eff4:	d117      	bne.n	800f026 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f103 020c 	add.w	r2, r3, #12
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f002:	7812      	ldrb	r2, [r2, #0]
 800f004:	b2d2      	uxtb	r2, r2
 800f006:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f00c:	1c5a      	adds	r2, r3, #1
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f018:	b29b      	uxth	r3, r3
 800f01a:	3b01      	subs	r3, #1
 800f01c:	b29a      	uxth	r2, r3
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800f024:	e011      	b.n	800f04a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f026:	f7fb fd8b 	bl	800ab40 <HAL_GetTick>
 800f02a:	4602      	mov	r2, r0
 800f02c:	693b      	ldr	r3, [r7, #16]
 800f02e:	1ad3      	subs	r3, r2, r3
 800f030:	683a      	ldr	r2, [r7, #0]
 800f032:	429a      	cmp	r2, r3
 800f034:	d803      	bhi.n	800f03e <HAL_SPI_Receive+0x19c>
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f03c:	d102      	bne.n	800f044 <HAL_SPI_Receive+0x1a2>
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d102      	bne.n	800f04a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800f044:	2303      	movs	r3, #3
 800f046:	75fb      	strb	r3, [r7, #23]
          goto error;
 800f048:	e04e      	b.n	800f0e8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f050:	b29b      	uxth	r3, r3
 800f052:	2b00      	cmp	r3, #0
 800f054:	d1c8      	bne.n	800efe8 <HAL_SPI_Receive+0x146>
 800f056:	e034      	b.n	800f0c2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	689b      	ldr	r3, [r3, #8]
 800f05e:	f003 0301 	and.w	r3, r3, #1
 800f062:	2b01      	cmp	r3, #1
 800f064:	d115      	bne.n	800f092 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	68da      	ldr	r2, [r3, #12]
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f070:	b292      	uxth	r2, r2
 800f072:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f078:	1c9a      	adds	r2, r3, #2
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f084:	b29b      	uxth	r3, r3
 800f086:	3b01      	subs	r3, #1
 800f088:	b29a      	uxth	r2, r3
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800f090:	e011      	b.n	800f0b6 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f092:	f7fb fd55 	bl	800ab40 <HAL_GetTick>
 800f096:	4602      	mov	r2, r0
 800f098:	693b      	ldr	r3, [r7, #16]
 800f09a:	1ad3      	subs	r3, r2, r3
 800f09c:	683a      	ldr	r2, [r7, #0]
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	d803      	bhi.n	800f0aa <HAL_SPI_Receive+0x208>
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0a8:	d102      	bne.n	800f0b0 <HAL_SPI_Receive+0x20e>
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d102      	bne.n	800f0b6 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800f0b0:	2303      	movs	r3, #3
 800f0b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800f0b4:	e018      	b.n	800f0e8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f0bc:	b29b      	uxth	r3, r3
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d1ca      	bne.n	800f058 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f0c2:	693a      	ldr	r2, [r7, #16]
 800f0c4:	6839      	ldr	r1, [r7, #0]
 800f0c6:	68f8      	ldr	r0, [r7, #12]
 800f0c8:	f000 fb4c 	bl	800f764 <SPI_EndRxTransaction>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d002      	beq.n	800f0d8 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	2220      	movs	r2, #32
 800f0d6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d002      	beq.n	800f0e6 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	75fb      	strb	r3, [r7, #23]
 800f0e4:	e000      	b.n	800f0e8 <HAL_SPI_Receive+0x246>
  }

error :
 800f0e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800f0f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	3718      	adds	r7, #24
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}

0800f102 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f102:	b580      	push	{r7, lr}
 800f104:	b08a      	sub	sp, #40	; 0x28
 800f106:	af00      	add	r7, sp, #0
 800f108:	60f8      	str	r0, [r7, #12]
 800f10a:	60b9      	str	r1, [r7, #8]
 800f10c:	607a      	str	r2, [r7, #4]
 800f10e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f110:	2301      	movs	r3, #1
 800f112:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800f114:	2300      	movs	r3, #0
 800f116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800f120:	2b01      	cmp	r3, #1
 800f122:	d101      	bne.n	800f128 <HAL_SPI_TransmitReceive+0x26>
 800f124:	2302      	movs	r3, #2
 800f126:	e1fb      	b.n	800f520 <HAL_SPI_TransmitReceive+0x41e>
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	2201      	movs	r2, #1
 800f12c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f130:	f7fb fd06 	bl	800ab40 <HAL_GetTick>
 800f134:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f13c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800f144:	887b      	ldrh	r3, [r7, #2]
 800f146:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800f148:	887b      	ldrh	r3, [r7, #2]
 800f14a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f14c:	7efb      	ldrb	r3, [r7, #27]
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d00e      	beq.n	800f170 <HAL_SPI_TransmitReceive+0x6e>
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f158:	d106      	bne.n	800f168 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	689b      	ldr	r3, [r3, #8]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d102      	bne.n	800f168 <HAL_SPI_TransmitReceive+0x66>
 800f162:	7efb      	ldrb	r3, [r7, #27]
 800f164:	2b04      	cmp	r3, #4
 800f166:	d003      	beq.n	800f170 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800f168:	2302      	movs	r3, #2
 800f16a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f16e:	e1cd      	b.n	800f50c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f170:	68bb      	ldr	r3, [r7, #8]
 800f172:	2b00      	cmp	r3, #0
 800f174:	d005      	beq.n	800f182 <HAL_SPI_TransmitReceive+0x80>
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d002      	beq.n	800f182 <HAL_SPI_TransmitReceive+0x80>
 800f17c:	887b      	ldrh	r3, [r7, #2]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d103      	bne.n	800f18a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800f182:	2301      	movs	r3, #1
 800f184:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f188:	e1c0      	b.n	800f50c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f190:	b2db      	uxtb	r3, r3
 800f192:	2b04      	cmp	r3, #4
 800f194:	d003      	beq.n	800f19e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	2205      	movs	r2, #5
 800f19a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	687a      	ldr	r2, [r7, #4]
 800f1a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	887a      	ldrh	r2, [r7, #2]
 800f1ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	887a      	ldrh	r2, [r7, #2]
 800f1b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	68ba      	ldr	r2, [r7, #8]
 800f1be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	887a      	ldrh	r2, [r7, #2]
 800f1c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	887a      	ldrh	r2, [r7, #2]
 800f1ca:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	68db      	ldr	r3, [r3, #12]
 800f1dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f1e0:	d802      	bhi.n	800f1e8 <HAL_SPI_TransmitReceive+0xe6>
 800f1e2:	8a3b      	ldrh	r3, [r7, #16]
 800f1e4:	2b01      	cmp	r3, #1
 800f1e6:	d908      	bls.n	800f1fa <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	685a      	ldr	r2, [r3, #4]
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800f1f6:	605a      	str	r2, [r3, #4]
 800f1f8:	e007      	b.n	800f20a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	685a      	ldr	r2, [r3, #4]
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f208:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f214:	2b40      	cmp	r3, #64	; 0x40
 800f216:	d007      	beq.n	800f228 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	681a      	ldr	r2, [r3, #0]
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f226:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	68db      	ldr	r3, [r3, #12]
 800f22c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f230:	d97c      	bls.n	800f32c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	685b      	ldr	r3, [r3, #4]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d002      	beq.n	800f240 <HAL_SPI_TransmitReceive+0x13e>
 800f23a:	8a7b      	ldrh	r3, [r7, #18]
 800f23c:	2b01      	cmp	r3, #1
 800f23e:	d169      	bne.n	800f314 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f244:	881a      	ldrh	r2, [r3, #0]
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f250:	1c9a      	adds	r2, r3, #2
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f25a:	b29b      	uxth	r3, r3
 800f25c:	3b01      	subs	r3, #1
 800f25e:	b29a      	uxth	r2, r3
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f264:	e056      	b.n	800f314 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	689b      	ldr	r3, [r3, #8]
 800f26c:	f003 0302 	and.w	r3, r3, #2
 800f270:	2b02      	cmp	r3, #2
 800f272:	d11b      	bne.n	800f2ac <HAL_SPI_TransmitReceive+0x1aa>
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f278:	b29b      	uxth	r3, r3
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d016      	beq.n	800f2ac <HAL_SPI_TransmitReceive+0x1aa>
 800f27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f280:	2b01      	cmp	r3, #1
 800f282:	d113      	bne.n	800f2ac <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f288:	881a      	ldrh	r2, [r3, #0]
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f294:	1c9a      	adds	r2, r3, #2
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f29e:	b29b      	uxth	r3, r3
 800f2a0:	3b01      	subs	r3, #1
 800f2a2:	b29a      	uxth	r2, r3
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	689b      	ldr	r3, [r3, #8]
 800f2b2:	f003 0301 	and.w	r3, r3, #1
 800f2b6:	2b01      	cmp	r3, #1
 800f2b8:	d11c      	bne.n	800f2f4 <HAL_SPI_TransmitReceive+0x1f2>
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f2c0:	b29b      	uxth	r3, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d016      	beq.n	800f2f4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	68da      	ldr	r2, [r3, #12]
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f2d0:	b292      	uxth	r2, r2
 800f2d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f2d8:	1c9a      	adds	r2, r3, #2
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f2e4:	b29b      	uxth	r3, r3
 800f2e6:	3b01      	subs	r3, #1
 800f2e8:	b29a      	uxth	r2, r3
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f2f4:	f7fb fc24 	bl	800ab40 <HAL_GetTick>
 800f2f8:	4602      	mov	r2, r0
 800f2fa:	69fb      	ldr	r3, [r7, #28]
 800f2fc:	1ad3      	subs	r3, r2, r3
 800f2fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f300:	429a      	cmp	r2, r3
 800f302:	d807      	bhi.n	800f314 <HAL_SPI_TransmitReceive+0x212>
 800f304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f30a:	d003      	beq.n	800f314 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800f30c:	2303      	movs	r3, #3
 800f30e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800f312:	e0fb      	b.n	800f50c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f318:	b29b      	uxth	r3, r3
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d1a3      	bne.n	800f266 <HAL_SPI_TransmitReceive+0x164>
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f324:	b29b      	uxth	r3, r3
 800f326:	2b00      	cmp	r3, #0
 800f328:	d19d      	bne.n	800f266 <HAL_SPI_TransmitReceive+0x164>
 800f32a:	e0df      	b.n	800f4ec <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d003      	beq.n	800f33c <HAL_SPI_TransmitReceive+0x23a>
 800f334:	8a7b      	ldrh	r3, [r7, #18]
 800f336:	2b01      	cmp	r3, #1
 800f338:	f040 80cb 	bne.w	800f4d2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f340:	b29b      	uxth	r3, r3
 800f342:	2b01      	cmp	r3, #1
 800f344:	d912      	bls.n	800f36c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f34a:	881a      	ldrh	r2, [r3, #0]
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f356:	1c9a      	adds	r2, r3, #2
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f360:	b29b      	uxth	r3, r3
 800f362:	3b02      	subs	r3, #2
 800f364:	b29a      	uxth	r2, r3
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f36a:	e0b2      	b.n	800f4d2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	330c      	adds	r3, #12
 800f376:	7812      	ldrb	r2, [r2, #0]
 800f378:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f37e:	1c5a      	adds	r2, r3, #1
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f388:	b29b      	uxth	r3, r3
 800f38a:	3b01      	subs	r3, #1
 800f38c:	b29a      	uxth	r2, r3
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f392:	e09e      	b.n	800f4d2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	689b      	ldr	r3, [r3, #8]
 800f39a:	f003 0302 	and.w	r3, r3, #2
 800f39e:	2b02      	cmp	r3, #2
 800f3a0:	d134      	bne.n	800f40c <HAL_SPI_TransmitReceive+0x30a>
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d02f      	beq.n	800f40c <HAL_SPI_TransmitReceive+0x30a>
 800f3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ae:	2b01      	cmp	r3, #1
 800f3b0:	d12c      	bne.n	800f40c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	2b01      	cmp	r3, #1
 800f3ba:	d912      	bls.n	800f3e2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3c0:	881a      	ldrh	r2, [r3, #0]
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3cc:	1c9a      	adds	r2, r3, #2
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3d6:	b29b      	uxth	r3, r3
 800f3d8:	3b02      	subs	r3, #2
 800f3da:	b29a      	uxth	r2, r3
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f3e0:	e012      	b.n	800f408 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	330c      	adds	r3, #12
 800f3ec:	7812      	ldrb	r2, [r2, #0]
 800f3ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3f4:	1c5a      	adds	r2, r3, #1
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3fe:	b29b      	uxth	r3, r3
 800f400:	3b01      	subs	r3, #1
 800f402:	b29a      	uxth	r2, r3
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f408:	2300      	movs	r3, #0
 800f40a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	689b      	ldr	r3, [r3, #8]
 800f412:	f003 0301 	and.w	r3, r3, #1
 800f416:	2b01      	cmp	r3, #1
 800f418:	d148      	bne.n	800f4ac <HAL_SPI_TransmitReceive+0x3aa>
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f420:	b29b      	uxth	r3, r3
 800f422:	2b00      	cmp	r3, #0
 800f424:	d042      	beq.n	800f4ac <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	2b01      	cmp	r3, #1
 800f430:	d923      	bls.n	800f47a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	68da      	ldr	r2, [r3, #12]
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f43c:	b292      	uxth	r2, r2
 800f43e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f444:	1c9a      	adds	r2, r3, #2
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f450:	b29b      	uxth	r3, r3
 800f452:	3b02      	subs	r3, #2
 800f454:	b29a      	uxth	r2, r3
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f462:	b29b      	uxth	r3, r3
 800f464:	2b01      	cmp	r3, #1
 800f466:	d81f      	bhi.n	800f4a8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	685a      	ldr	r2, [r3, #4]
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f476:	605a      	str	r2, [r3, #4]
 800f478:	e016      	b.n	800f4a8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	f103 020c 	add.w	r2, r3, #12
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f486:	7812      	ldrb	r2, [r2, #0]
 800f488:	b2d2      	uxtb	r2, r2
 800f48a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f490:	1c5a      	adds	r2, r3, #1
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f49c:	b29b      	uxth	r3, r3
 800f49e:	3b01      	subs	r3, #1
 800f4a0:	b29a      	uxth	r2, r3
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f4ac:	f7fb fb48 	bl	800ab40 <HAL_GetTick>
 800f4b0:	4602      	mov	r2, r0
 800f4b2:	69fb      	ldr	r3, [r7, #28]
 800f4b4:	1ad3      	subs	r3, r2, r3
 800f4b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4b8:	429a      	cmp	r2, r3
 800f4ba:	d803      	bhi.n	800f4c4 <HAL_SPI_TransmitReceive+0x3c2>
 800f4bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4c2:	d102      	bne.n	800f4ca <HAL_SPI_TransmitReceive+0x3c8>
 800f4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d103      	bne.n	800f4d2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800f4ca:	2303      	movs	r3, #3
 800f4cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800f4d0:	e01c      	b.n	800f50c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f4d6:	b29b      	uxth	r3, r3
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	f47f af5b 	bne.w	800f394 <HAL_SPI_TransmitReceive+0x292>
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800f4e4:	b29b      	uxth	r3, r3
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	f47f af54 	bne.w	800f394 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f4ec:	69fa      	ldr	r2, [r7, #28]
 800f4ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f4f0:	68f8      	ldr	r0, [r7, #12]
 800f4f2:	f000 f98f 	bl	800f814 <SPI_EndRxTxTransaction>
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d006      	beq.n	800f50a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	2220      	movs	r2, #32
 800f506:	661a      	str	r2, [r3, #96]	; 0x60
 800f508:	e000      	b.n	800f50c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800f50a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	2201      	movs	r2, #1
 800f510:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	2200      	movs	r2, #0
 800f518:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800f51c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800f520:	4618      	mov	r0, r3
 800f522:	3728      	adds	r7, #40	; 0x28
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}

0800f528 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b088      	sub	sp, #32
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	60f8      	str	r0, [r7, #12]
 800f530:	60b9      	str	r1, [r7, #8]
 800f532:	603b      	str	r3, [r7, #0]
 800f534:	4613      	mov	r3, r2
 800f536:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f538:	f7fb fb02 	bl	800ab40 <HAL_GetTick>
 800f53c:	4602      	mov	r2, r0
 800f53e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f540:	1a9b      	subs	r3, r3, r2
 800f542:	683a      	ldr	r2, [r7, #0]
 800f544:	4413      	add	r3, r2
 800f546:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f548:	f7fb fafa 	bl	800ab40 <HAL_GetTick>
 800f54c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f54e:	4b39      	ldr	r3, [pc, #228]	; (800f634 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	015b      	lsls	r3, r3, #5
 800f554:	0d1b      	lsrs	r3, r3, #20
 800f556:	69fa      	ldr	r2, [r7, #28]
 800f558:	fb02 f303 	mul.w	r3, r2, r3
 800f55c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f55e:	e054      	b.n	800f60a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f560:	683b      	ldr	r3, [r7, #0]
 800f562:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f566:	d050      	beq.n	800f60a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f568:	f7fb faea 	bl	800ab40 <HAL_GetTick>
 800f56c:	4602      	mov	r2, r0
 800f56e:	69bb      	ldr	r3, [r7, #24]
 800f570:	1ad3      	subs	r3, r2, r3
 800f572:	69fa      	ldr	r2, [r7, #28]
 800f574:	429a      	cmp	r2, r3
 800f576:	d902      	bls.n	800f57e <SPI_WaitFlagStateUntilTimeout+0x56>
 800f578:	69fb      	ldr	r3, [r7, #28]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d13d      	bne.n	800f5fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	685a      	ldr	r2, [r3, #4]
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f58c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	685b      	ldr	r3, [r3, #4]
 800f592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f596:	d111      	bne.n	800f5bc <SPI_WaitFlagStateUntilTimeout+0x94>
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	689b      	ldr	r3, [r3, #8]
 800f59c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f5a0:	d004      	beq.n	800f5ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	689b      	ldr	r3, [r3, #8]
 800f5a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f5aa:	d107      	bne.n	800f5bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	681a      	ldr	r2, [r3, #0]
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f5ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f5c4:	d10f      	bne.n	800f5e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	681a      	ldr	r2, [r3, #0]
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f5d4:	601a      	str	r2, [r3, #0]
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	681a      	ldr	r2, [r3, #0]
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f5e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	2201      	movs	r2, #1
 800f5ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800f5f6:	2303      	movs	r3, #3
 800f5f8:	e017      	b.n	800f62a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d101      	bne.n	800f604 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f600:	2300      	movs	r3, #0
 800f602:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f604:	697b      	ldr	r3, [r7, #20]
 800f606:	3b01      	subs	r3, #1
 800f608:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	689a      	ldr	r2, [r3, #8]
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	4013      	ands	r3, r2
 800f614:	68ba      	ldr	r2, [r7, #8]
 800f616:	429a      	cmp	r2, r3
 800f618:	bf0c      	ite	eq
 800f61a:	2301      	moveq	r3, #1
 800f61c:	2300      	movne	r3, #0
 800f61e:	b2db      	uxtb	r3, r3
 800f620:	461a      	mov	r2, r3
 800f622:	79fb      	ldrb	r3, [r7, #7]
 800f624:	429a      	cmp	r2, r3
 800f626:	d19b      	bne.n	800f560 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f628:	2300      	movs	r3, #0
}
 800f62a:	4618      	mov	r0, r3
 800f62c:	3720      	adds	r7, #32
 800f62e:	46bd      	mov	sp, r7
 800f630:	bd80      	pop	{r7, pc}
 800f632:	bf00      	nop
 800f634:	20000000 	.word	0x20000000

0800f638 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b08a      	sub	sp, #40	; 0x28
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	60f8      	str	r0, [r7, #12]
 800f640:	60b9      	str	r1, [r7, #8]
 800f642:	607a      	str	r2, [r7, #4]
 800f644:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f646:	2300      	movs	r3, #0
 800f648:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f64a:	f7fb fa79 	bl	800ab40 <HAL_GetTick>
 800f64e:	4602      	mov	r2, r0
 800f650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f652:	1a9b      	subs	r3, r3, r2
 800f654:	683a      	ldr	r2, [r7, #0]
 800f656:	4413      	add	r3, r2
 800f658:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800f65a:	f7fb fa71 	bl	800ab40 <HAL_GetTick>
 800f65e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	330c      	adds	r3, #12
 800f666:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f668:	4b3d      	ldr	r3, [pc, #244]	; (800f760 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f66a:	681a      	ldr	r2, [r3, #0]
 800f66c:	4613      	mov	r3, r2
 800f66e:	009b      	lsls	r3, r3, #2
 800f670:	4413      	add	r3, r2
 800f672:	00da      	lsls	r2, r3, #3
 800f674:	1ad3      	subs	r3, r2, r3
 800f676:	0d1b      	lsrs	r3, r3, #20
 800f678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f67a:	fb02 f303 	mul.w	r3, r2, r3
 800f67e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f680:	e060      	b.n	800f744 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800f688:	d107      	bne.n	800f69a <SPI_WaitFifoStateUntilTimeout+0x62>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d104      	bne.n	800f69a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f690:	69fb      	ldr	r3, [r7, #28]
 800f692:	781b      	ldrb	r3, [r3, #0]
 800f694:	b2db      	uxtb	r3, r3
 800f696:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f698:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6a0:	d050      	beq.n	800f744 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f6a2:	f7fb fa4d 	bl	800ab40 <HAL_GetTick>
 800f6a6:	4602      	mov	r2, r0
 800f6a8:	6a3b      	ldr	r3, [r7, #32]
 800f6aa:	1ad3      	subs	r3, r2, r3
 800f6ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f6ae:	429a      	cmp	r2, r3
 800f6b0:	d902      	bls.n	800f6b8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f6b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d13d      	bne.n	800f734 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	685a      	ldr	r2, [r3, #4]
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f6c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	685b      	ldr	r3, [r3, #4]
 800f6cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f6d0:	d111      	bne.n	800f6f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	689b      	ldr	r3, [r3, #8]
 800f6d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f6da:	d004      	beq.n	800f6e6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	689b      	ldr	r3, [r3, #8]
 800f6e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f6e4:	d107      	bne.n	800f6f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	681a      	ldr	r2, [r3, #0]
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f6f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f6fe:	d10f      	bne.n	800f720 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	681a      	ldr	r2, [r3, #0]
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f70e:	601a      	str	r2, [r3, #0]
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	681a      	ldr	r2, [r3, #0]
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f71e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	2201      	movs	r2, #1
 800f724:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	2200      	movs	r2, #0
 800f72c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800f730:	2303      	movs	r3, #3
 800f732:	e010      	b.n	800f756 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f734:	69bb      	ldr	r3, [r7, #24]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d101      	bne.n	800f73e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f73a:	2300      	movs	r3, #0
 800f73c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800f73e:	69bb      	ldr	r3, [r7, #24]
 800f740:	3b01      	subs	r3, #1
 800f742:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	689a      	ldr	r2, [r3, #8]
 800f74a:	68bb      	ldr	r3, [r7, #8]
 800f74c:	4013      	ands	r3, r2
 800f74e:	687a      	ldr	r2, [r7, #4]
 800f750:	429a      	cmp	r2, r3
 800f752:	d196      	bne.n	800f682 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f754:	2300      	movs	r3, #0
}
 800f756:	4618      	mov	r0, r3
 800f758:	3728      	adds	r7, #40	; 0x28
 800f75a:	46bd      	mov	sp, r7
 800f75c:	bd80      	pop	{r7, pc}
 800f75e:	bf00      	nop
 800f760:	20000000 	.word	0x20000000

0800f764 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b086      	sub	sp, #24
 800f768:	af02      	add	r7, sp, #8
 800f76a:	60f8      	str	r0, [r7, #12]
 800f76c:	60b9      	str	r1, [r7, #8]
 800f76e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	685b      	ldr	r3, [r3, #4]
 800f774:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f778:	d111      	bne.n	800f79e <SPI_EndRxTransaction+0x3a>
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	689b      	ldr	r3, [r3, #8]
 800f77e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f782:	d004      	beq.n	800f78e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	689b      	ldr	r3, [r3, #8]
 800f788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f78c:	d107      	bne.n	800f79e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	681a      	ldr	r2, [r3, #0]
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f79c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	9300      	str	r3, [sp, #0]
 800f7a2:	68bb      	ldr	r3, [r7, #8]
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	2180      	movs	r1, #128	; 0x80
 800f7a8:	68f8      	ldr	r0, [r7, #12]
 800f7aa:	f7ff febd 	bl	800f528 <SPI_WaitFlagStateUntilTimeout>
 800f7ae:	4603      	mov	r3, r0
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d007      	beq.n	800f7c4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f7b8:	f043 0220 	orr.w	r2, r3, #32
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f7c0:	2303      	movs	r3, #3
 800f7c2:	e023      	b.n	800f80c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	685b      	ldr	r3, [r3, #4]
 800f7c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f7cc:	d11d      	bne.n	800f80a <SPI_EndRxTransaction+0xa6>
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	689b      	ldr	r3, [r3, #8]
 800f7d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f7d6:	d004      	beq.n	800f7e2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	689b      	ldr	r3, [r3, #8]
 800f7dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f7e0:	d113      	bne.n	800f80a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	9300      	str	r3, [sp, #0]
 800f7e6:	68bb      	ldr	r3, [r7, #8]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800f7ee:	68f8      	ldr	r0, [r7, #12]
 800f7f0:	f7ff ff22 	bl	800f638 <SPI_WaitFifoStateUntilTimeout>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d007      	beq.n	800f80a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f7fe:	f043 0220 	orr.w	r2, r3, #32
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800f806:	2303      	movs	r3, #3
 800f808:	e000      	b.n	800f80c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800f80a:	2300      	movs	r3, #0
}
 800f80c:	4618      	mov	r0, r3
 800f80e:	3710      	adds	r7, #16
 800f810:	46bd      	mov	sp, r7
 800f812:	bd80      	pop	{r7, pc}

0800f814 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b086      	sub	sp, #24
 800f818:	af02      	add	r7, sp, #8
 800f81a:	60f8      	str	r0, [r7, #12]
 800f81c:	60b9      	str	r1, [r7, #8]
 800f81e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	9300      	str	r3, [sp, #0]
 800f824:	68bb      	ldr	r3, [r7, #8]
 800f826:	2200      	movs	r2, #0
 800f828:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800f82c:	68f8      	ldr	r0, [r7, #12]
 800f82e:	f7ff ff03 	bl	800f638 <SPI_WaitFifoStateUntilTimeout>
 800f832:	4603      	mov	r3, r0
 800f834:	2b00      	cmp	r3, #0
 800f836:	d007      	beq.n	800f848 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f83c:	f043 0220 	orr.w	r2, r3, #32
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f844:	2303      	movs	r3, #3
 800f846:	e027      	b.n	800f898 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	9300      	str	r3, [sp, #0]
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	2200      	movs	r2, #0
 800f850:	2180      	movs	r1, #128	; 0x80
 800f852:	68f8      	ldr	r0, [r7, #12]
 800f854:	f7ff fe68 	bl	800f528 <SPI_WaitFlagStateUntilTimeout>
 800f858:	4603      	mov	r3, r0
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d007      	beq.n	800f86e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f862:	f043 0220 	orr.w	r2, r3, #32
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f86a:	2303      	movs	r3, #3
 800f86c:	e014      	b.n	800f898 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	9300      	str	r3, [sp, #0]
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	2200      	movs	r2, #0
 800f876:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800f87a:	68f8      	ldr	r0, [r7, #12]
 800f87c:	f7ff fedc 	bl	800f638 <SPI_WaitFifoStateUntilTimeout>
 800f880:	4603      	mov	r3, r0
 800f882:	2b00      	cmp	r3, #0
 800f884:	d007      	beq.n	800f896 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f88a:	f043 0220 	orr.w	r2, r3, #32
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f892:	2303      	movs	r3, #3
 800f894:	e000      	b.n	800f898 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f896:	2300      	movs	r3, #0
}
 800f898:	4618      	mov	r0, r3
 800f89a:	3710      	adds	r7, #16
 800f89c:	46bd      	mov	sp, r7
 800f89e:	bd80      	pop	{r7, pc}

0800f8a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b082      	sub	sp, #8
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d101      	bne.n	800f8b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	e049      	b.n	800f946 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f8b8:	b2db      	uxtb	r3, r3
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d106      	bne.n	800f8cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f7fa ff40 	bl	800a74c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2202      	movs	r2, #2
 800f8d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	681a      	ldr	r2, [r3, #0]
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	3304      	adds	r3, #4
 800f8dc:	4619      	mov	r1, r3
 800f8de:	4610      	mov	r0, r2
 800f8e0:	f000 fd6c 	bl	80103bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2201      	movs	r2, #1
 800f8e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2201      	movs	r2, #1
 800f8f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2201      	movs	r2, #1
 800f8f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2201      	movs	r2, #1
 800f900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2201      	movs	r2, #1
 800f908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	2201      	movs	r2, #1
 800f910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2201      	movs	r2, #1
 800f918:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2201      	movs	r2, #1
 800f920:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2201      	movs	r2, #1
 800f928:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	2201      	movs	r2, #1
 800f930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2201      	movs	r2, #1
 800f938:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2201      	movs	r2, #1
 800f940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f944:	2300      	movs	r3, #0
}
 800f946:	4618      	mov	r0, r3
 800f948:	3708      	adds	r7, #8
 800f94a:	46bd      	mov	sp, r7
 800f94c:	bd80      	pop	{r7, pc}
	...

0800f950 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f950:	b480      	push	{r7}
 800f952:	b085      	sub	sp, #20
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f95e:	b2db      	uxtb	r3, r3
 800f960:	2b01      	cmp	r3, #1
 800f962:	d001      	beq.n	800f968 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f964:	2301      	movs	r3, #1
 800f966:	e04f      	b.n	800fa08 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	2202      	movs	r2, #2
 800f96c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	68da      	ldr	r2, [r3, #12]
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	f042 0201 	orr.w	r2, r2, #1
 800f97e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	4a23      	ldr	r2, [pc, #140]	; (800fa14 <HAL_TIM_Base_Start_IT+0xc4>)
 800f986:	4293      	cmp	r3, r2
 800f988:	d01d      	beq.n	800f9c6 <HAL_TIM_Base_Start_IT+0x76>
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f992:	d018      	beq.n	800f9c6 <HAL_TIM_Base_Start_IT+0x76>
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	4a1f      	ldr	r2, [pc, #124]	; (800fa18 <HAL_TIM_Base_Start_IT+0xc8>)
 800f99a:	4293      	cmp	r3, r2
 800f99c:	d013      	beq.n	800f9c6 <HAL_TIM_Base_Start_IT+0x76>
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	4a1e      	ldr	r2, [pc, #120]	; (800fa1c <HAL_TIM_Base_Start_IT+0xcc>)
 800f9a4:	4293      	cmp	r3, r2
 800f9a6:	d00e      	beq.n	800f9c6 <HAL_TIM_Base_Start_IT+0x76>
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	4a1c      	ldr	r2, [pc, #112]	; (800fa20 <HAL_TIM_Base_Start_IT+0xd0>)
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	d009      	beq.n	800f9c6 <HAL_TIM_Base_Start_IT+0x76>
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	4a1b      	ldr	r2, [pc, #108]	; (800fa24 <HAL_TIM_Base_Start_IT+0xd4>)
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	d004      	beq.n	800f9c6 <HAL_TIM_Base_Start_IT+0x76>
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	4a19      	ldr	r2, [pc, #100]	; (800fa28 <HAL_TIM_Base_Start_IT+0xd8>)
 800f9c2:	4293      	cmp	r3, r2
 800f9c4:	d115      	bne.n	800f9f2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	689a      	ldr	r2, [r3, #8]
 800f9cc:	4b17      	ldr	r3, [pc, #92]	; (800fa2c <HAL_TIM_Base_Start_IT+0xdc>)
 800f9ce:	4013      	ands	r3, r2
 800f9d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	2b06      	cmp	r3, #6
 800f9d6:	d015      	beq.n	800fa04 <HAL_TIM_Base_Start_IT+0xb4>
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f9de:	d011      	beq.n	800fa04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	681a      	ldr	r2, [r3, #0]
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	f042 0201 	orr.w	r2, r2, #1
 800f9ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f9f0:	e008      	b.n	800fa04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	681a      	ldr	r2, [r3, #0]
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	f042 0201 	orr.w	r2, r2, #1
 800fa00:	601a      	str	r2, [r3, #0]
 800fa02:	e000      	b.n	800fa06 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fa04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800fa06:	2300      	movs	r3, #0
}
 800fa08:	4618      	mov	r0, r3
 800fa0a:	3714      	adds	r7, #20
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa12:	4770      	bx	lr
 800fa14:	40012c00 	.word	0x40012c00
 800fa18:	40000400 	.word	0x40000400
 800fa1c:	40000800 	.word	0x40000800
 800fa20:	40013400 	.word	0x40013400
 800fa24:	40014000 	.word	0x40014000
 800fa28:	40015000 	.word	0x40015000
 800fa2c:	00010007 	.word	0x00010007

0800fa30 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b082      	sub	sp, #8
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d101      	bne.n	800fa42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fa3e:	2301      	movs	r3, #1
 800fa40:	e049      	b.n	800fad6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fa48:	b2db      	uxtb	r3, r3
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d106      	bne.n	800fa5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	2200      	movs	r2, #0
 800fa52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fa56:	6878      	ldr	r0, [r7, #4]
 800fa58:	f7fa feb2 	bl	800a7c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	2202      	movs	r2, #2
 800fa60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681a      	ldr	r2, [r3, #0]
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	3304      	adds	r3, #4
 800fa6c:	4619      	mov	r1, r3
 800fa6e:	4610      	mov	r0, r2
 800fa70:	f000 fca4 	bl	80103bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2201      	movs	r2, #1
 800fa78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2201      	movs	r2, #1
 800fa80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2201      	movs	r2, #1
 800fa88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	2201      	movs	r2, #1
 800fa90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2201      	movs	r2, #1
 800fa98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2201      	movs	r2, #1
 800faa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2201      	movs	r2, #1
 800faa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2201      	movs	r2, #1
 800fab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	2201      	movs	r2, #1
 800fab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	2201      	movs	r2, #1
 800fac0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2201      	movs	r2, #1
 800fac8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	2201      	movs	r2, #1
 800fad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fad4:	2300      	movs	r3, #0
}
 800fad6:	4618      	mov	r0, r3
 800fad8:	3708      	adds	r7, #8
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}
	...

0800fae0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b084      	sub	sp, #16
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
 800fae8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d109      	bne.n	800fb04 <HAL_TIM_PWM_Start+0x24>
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800faf6:	b2db      	uxtb	r3, r3
 800faf8:	2b01      	cmp	r3, #1
 800fafa:	bf14      	ite	ne
 800fafc:	2301      	movne	r3, #1
 800fafe:	2300      	moveq	r3, #0
 800fb00:	b2db      	uxtb	r3, r3
 800fb02:	e03c      	b.n	800fb7e <HAL_TIM_PWM_Start+0x9e>
 800fb04:	683b      	ldr	r3, [r7, #0]
 800fb06:	2b04      	cmp	r3, #4
 800fb08:	d109      	bne.n	800fb1e <HAL_TIM_PWM_Start+0x3e>
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800fb10:	b2db      	uxtb	r3, r3
 800fb12:	2b01      	cmp	r3, #1
 800fb14:	bf14      	ite	ne
 800fb16:	2301      	movne	r3, #1
 800fb18:	2300      	moveq	r3, #0
 800fb1a:	b2db      	uxtb	r3, r3
 800fb1c:	e02f      	b.n	800fb7e <HAL_TIM_PWM_Start+0x9e>
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	2b08      	cmp	r3, #8
 800fb22:	d109      	bne.n	800fb38 <HAL_TIM_PWM_Start+0x58>
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fb2a:	b2db      	uxtb	r3, r3
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	bf14      	ite	ne
 800fb30:	2301      	movne	r3, #1
 800fb32:	2300      	moveq	r3, #0
 800fb34:	b2db      	uxtb	r3, r3
 800fb36:	e022      	b.n	800fb7e <HAL_TIM_PWM_Start+0x9e>
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	2b0c      	cmp	r3, #12
 800fb3c:	d109      	bne.n	800fb52 <HAL_TIM_PWM_Start+0x72>
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fb44:	b2db      	uxtb	r3, r3
 800fb46:	2b01      	cmp	r3, #1
 800fb48:	bf14      	ite	ne
 800fb4a:	2301      	movne	r3, #1
 800fb4c:	2300      	moveq	r3, #0
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	e015      	b.n	800fb7e <HAL_TIM_PWM_Start+0x9e>
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	2b10      	cmp	r3, #16
 800fb56:	d109      	bne.n	800fb6c <HAL_TIM_PWM_Start+0x8c>
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800fb5e:	b2db      	uxtb	r3, r3
 800fb60:	2b01      	cmp	r3, #1
 800fb62:	bf14      	ite	ne
 800fb64:	2301      	movne	r3, #1
 800fb66:	2300      	moveq	r3, #0
 800fb68:	b2db      	uxtb	r3, r3
 800fb6a:	e008      	b.n	800fb7e <HAL_TIM_PWM_Start+0x9e>
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800fb72:	b2db      	uxtb	r3, r3
 800fb74:	2b01      	cmp	r3, #1
 800fb76:	bf14      	ite	ne
 800fb78:	2301      	movne	r3, #1
 800fb7a:	2300      	moveq	r3, #0
 800fb7c:	b2db      	uxtb	r3, r3
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d001      	beq.n	800fb86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800fb82:	2301      	movs	r3, #1
 800fb84:	e0a1      	b.n	800fcca <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fb86:	683b      	ldr	r3, [r7, #0]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d104      	bne.n	800fb96 <HAL_TIM_PWM_Start+0xb6>
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	2202      	movs	r2, #2
 800fb90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fb94:	e023      	b.n	800fbde <HAL_TIM_PWM_Start+0xfe>
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	2b04      	cmp	r3, #4
 800fb9a:	d104      	bne.n	800fba6 <HAL_TIM_PWM_Start+0xc6>
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	2202      	movs	r2, #2
 800fba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fba4:	e01b      	b.n	800fbde <HAL_TIM_PWM_Start+0xfe>
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	2b08      	cmp	r3, #8
 800fbaa:	d104      	bne.n	800fbb6 <HAL_TIM_PWM_Start+0xd6>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	2202      	movs	r2, #2
 800fbb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fbb4:	e013      	b.n	800fbde <HAL_TIM_PWM_Start+0xfe>
 800fbb6:	683b      	ldr	r3, [r7, #0]
 800fbb8:	2b0c      	cmp	r3, #12
 800fbba:	d104      	bne.n	800fbc6 <HAL_TIM_PWM_Start+0xe6>
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	2202      	movs	r2, #2
 800fbc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fbc4:	e00b      	b.n	800fbde <HAL_TIM_PWM_Start+0xfe>
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	2b10      	cmp	r3, #16
 800fbca:	d104      	bne.n	800fbd6 <HAL_TIM_PWM_Start+0xf6>
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	2202      	movs	r2, #2
 800fbd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800fbd4:	e003      	b.n	800fbde <HAL_TIM_PWM_Start+0xfe>
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2202      	movs	r2, #2
 800fbda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	2201      	movs	r2, #1
 800fbe4:	6839      	ldr	r1, [r7, #0]
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f000 ffb0 	bl	8010b4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	4a38      	ldr	r2, [pc, #224]	; (800fcd4 <HAL_TIM_PWM_Start+0x1f4>)
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d018      	beq.n	800fc28 <HAL_TIM_PWM_Start+0x148>
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	4a37      	ldr	r2, [pc, #220]	; (800fcd8 <HAL_TIM_PWM_Start+0x1f8>)
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d013      	beq.n	800fc28 <HAL_TIM_PWM_Start+0x148>
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	4a35      	ldr	r2, [pc, #212]	; (800fcdc <HAL_TIM_PWM_Start+0x1fc>)
 800fc06:	4293      	cmp	r3, r2
 800fc08:	d00e      	beq.n	800fc28 <HAL_TIM_PWM_Start+0x148>
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	4a34      	ldr	r2, [pc, #208]	; (800fce0 <HAL_TIM_PWM_Start+0x200>)
 800fc10:	4293      	cmp	r3, r2
 800fc12:	d009      	beq.n	800fc28 <HAL_TIM_PWM_Start+0x148>
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	4a32      	ldr	r2, [pc, #200]	; (800fce4 <HAL_TIM_PWM_Start+0x204>)
 800fc1a:	4293      	cmp	r3, r2
 800fc1c:	d004      	beq.n	800fc28 <HAL_TIM_PWM_Start+0x148>
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	4a31      	ldr	r2, [pc, #196]	; (800fce8 <HAL_TIM_PWM_Start+0x208>)
 800fc24:	4293      	cmp	r3, r2
 800fc26:	d101      	bne.n	800fc2c <HAL_TIM_PWM_Start+0x14c>
 800fc28:	2301      	movs	r3, #1
 800fc2a:	e000      	b.n	800fc2e <HAL_TIM_PWM_Start+0x14e>
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d007      	beq.n	800fc42 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fc40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	4a23      	ldr	r2, [pc, #140]	; (800fcd4 <HAL_TIM_PWM_Start+0x1f4>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d01d      	beq.n	800fc88 <HAL_TIM_PWM_Start+0x1a8>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fc54:	d018      	beq.n	800fc88 <HAL_TIM_PWM_Start+0x1a8>
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	4a24      	ldr	r2, [pc, #144]	; (800fcec <HAL_TIM_PWM_Start+0x20c>)
 800fc5c:	4293      	cmp	r3, r2
 800fc5e:	d013      	beq.n	800fc88 <HAL_TIM_PWM_Start+0x1a8>
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	4a22      	ldr	r2, [pc, #136]	; (800fcf0 <HAL_TIM_PWM_Start+0x210>)
 800fc66:	4293      	cmp	r3, r2
 800fc68:	d00e      	beq.n	800fc88 <HAL_TIM_PWM_Start+0x1a8>
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	4a1a      	ldr	r2, [pc, #104]	; (800fcd8 <HAL_TIM_PWM_Start+0x1f8>)
 800fc70:	4293      	cmp	r3, r2
 800fc72:	d009      	beq.n	800fc88 <HAL_TIM_PWM_Start+0x1a8>
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	4a18      	ldr	r2, [pc, #96]	; (800fcdc <HAL_TIM_PWM_Start+0x1fc>)
 800fc7a:	4293      	cmp	r3, r2
 800fc7c:	d004      	beq.n	800fc88 <HAL_TIM_PWM_Start+0x1a8>
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	4a19      	ldr	r2, [pc, #100]	; (800fce8 <HAL_TIM_PWM_Start+0x208>)
 800fc84:	4293      	cmp	r3, r2
 800fc86:	d115      	bne.n	800fcb4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	689a      	ldr	r2, [r3, #8]
 800fc8e:	4b19      	ldr	r3, [pc, #100]	; (800fcf4 <HAL_TIM_PWM_Start+0x214>)
 800fc90:	4013      	ands	r3, r2
 800fc92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	2b06      	cmp	r3, #6
 800fc98:	d015      	beq.n	800fcc6 <HAL_TIM_PWM_Start+0x1e6>
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fca0:	d011      	beq.n	800fcc6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	681a      	ldr	r2, [r3, #0]
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f042 0201 	orr.w	r2, r2, #1
 800fcb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fcb2:	e008      	b.n	800fcc6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	681a      	ldr	r2, [r3, #0]
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	f042 0201 	orr.w	r2, r2, #1
 800fcc2:	601a      	str	r2, [r3, #0]
 800fcc4:	e000      	b.n	800fcc8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fcc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800fcc8:	2300      	movs	r3, #0
}
 800fcca:	4618      	mov	r0, r3
 800fccc:	3710      	adds	r7, #16
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bd80      	pop	{r7, pc}
 800fcd2:	bf00      	nop
 800fcd4:	40012c00 	.word	0x40012c00
 800fcd8:	40013400 	.word	0x40013400
 800fcdc:	40014000 	.word	0x40014000
 800fce0:	40014400 	.word	0x40014400
 800fce4:	40014800 	.word	0x40014800
 800fce8:	40015000 	.word	0x40015000
 800fcec:	40000400 	.word	0x40000400
 800fcf0:	40000800 	.word	0x40000800
 800fcf4:	00010007 	.word	0x00010007

0800fcf8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b082      	sub	sp, #8
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
 800fd00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	2200      	movs	r2, #0
 800fd08:	6839      	ldr	r1, [r7, #0]
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	f000 ff1e 	bl	8010b4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	4a40      	ldr	r2, [pc, #256]	; (800fe18 <HAL_TIM_PWM_Stop+0x120>)
 800fd16:	4293      	cmp	r3, r2
 800fd18:	d018      	beq.n	800fd4c <HAL_TIM_PWM_Stop+0x54>
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	4a3f      	ldr	r2, [pc, #252]	; (800fe1c <HAL_TIM_PWM_Stop+0x124>)
 800fd20:	4293      	cmp	r3, r2
 800fd22:	d013      	beq.n	800fd4c <HAL_TIM_PWM_Stop+0x54>
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4a3d      	ldr	r2, [pc, #244]	; (800fe20 <HAL_TIM_PWM_Stop+0x128>)
 800fd2a:	4293      	cmp	r3, r2
 800fd2c:	d00e      	beq.n	800fd4c <HAL_TIM_PWM_Stop+0x54>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	4a3c      	ldr	r2, [pc, #240]	; (800fe24 <HAL_TIM_PWM_Stop+0x12c>)
 800fd34:	4293      	cmp	r3, r2
 800fd36:	d009      	beq.n	800fd4c <HAL_TIM_PWM_Stop+0x54>
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	4a3a      	ldr	r2, [pc, #232]	; (800fe28 <HAL_TIM_PWM_Stop+0x130>)
 800fd3e:	4293      	cmp	r3, r2
 800fd40:	d004      	beq.n	800fd4c <HAL_TIM_PWM_Stop+0x54>
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	4a39      	ldr	r2, [pc, #228]	; (800fe2c <HAL_TIM_PWM_Stop+0x134>)
 800fd48:	4293      	cmp	r3, r2
 800fd4a:	d101      	bne.n	800fd50 <HAL_TIM_PWM_Stop+0x58>
 800fd4c:	2301      	movs	r3, #1
 800fd4e:	e000      	b.n	800fd52 <HAL_TIM_PWM_Stop+0x5a>
 800fd50:	2300      	movs	r3, #0
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d017      	beq.n	800fd86 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	6a1a      	ldr	r2, [r3, #32]
 800fd5c:	f241 1311 	movw	r3, #4369	; 0x1111
 800fd60:	4013      	ands	r3, r2
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d10f      	bne.n	800fd86 <HAL_TIM_PWM_Stop+0x8e>
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	6a1a      	ldr	r2, [r3, #32]
 800fd6c:	f244 4344 	movw	r3, #17476	; 0x4444
 800fd70:	4013      	ands	r3, r2
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d107      	bne.n	800fd86 <HAL_TIM_PWM_Stop+0x8e>
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fd84:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	6a1a      	ldr	r2, [r3, #32]
 800fd8c:	f241 1311 	movw	r3, #4369	; 0x1111
 800fd90:	4013      	ands	r3, r2
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d10f      	bne.n	800fdb6 <HAL_TIM_PWM_Stop+0xbe>
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	6a1a      	ldr	r2, [r3, #32]
 800fd9c:	f244 4344 	movw	r3, #17476	; 0x4444
 800fda0:	4013      	ands	r3, r2
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d107      	bne.n	800fdb6 <HAL_TIM_PWM_Stop+0xbe>
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	681a      	ldr	r2, [r3, #0]
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	f022 0201 	bic.w	r2, r2, #1
 800fdb4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d104      	bne.n	800fdc6 <HAL_TIM_PWM_Stop+0xce>
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2201      	movs	r2, #1
 800fdc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fdc4:	e023      	b.n	800fe0e <HAL_TIM_PWM_Stop+0x116>
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	2b04      	cmp	r3, #4
 800fdca:	d104      	bne.n	800fdd6 <HAL_TIM_PWM_Stop+0xde>
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2201      	movs	r2, #1
 800fdd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fdd4:	e01b      	b.n	800fe0e <HAL_TIM_PWM_Stop+0x116>
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	2b08      	cmp	r3, #8
 800fdda:	d104      	bne.n	800fde6 <HAL_TIM_PWM_Stop+0xee>
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	2201      	movs	r2, #1
 800fde0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fde4:	e013      	b.n	800fe0e <HAL_TIM_PWM_Stop+0x116>
 800fde6:	683b      	ldr	r3, [r7, #0]
 800fde8:	2b0c      	cmp	r3, #12
 800fdea:	d104      	bne.n	800fdf6 <HAL_TIM_PWM_Stop+0xfe>
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2201      	movs	r2, #1
 800fdf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fdf4:	e00b      	b.n	800fe0e <HAL_TIM_PWM_Stop+0x116>
 800fdf6:	683b      	ldr	r3, [r7, #0]
 800fdf8:	2b10      	cmp	r3, #16
 800fdfa:	d104      	bne.n	800fe06 <HAL_TIM_PWM_Stop+0x10e>
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	2201      	movs	r2, #1
 800fe00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800fe04:	e003      	b.n	800fe0e <HAL_TIM_PWM_Stop+0x116>
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	2201      	movs	r2, #1
 800fe0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800fe0e:	2300      	movs	r3, #0
}
 800fe10:	4618      	mov	r0, r3
 800fe12:	3708      	adds	r7, #8
 800fe14:	46bd      	mov	sp, r7
 800fe16:	bd80      	pop	{r7, pc}
 800fe18:	40012c00 	.word	0x40012c00
 800fe1c:	40013400 	.word	0x40013400
 800fe20:	40014000 	.word	0x40014000
 800fe24:	40014400 	.word	0x40014400
 800fe28:	40014800 	.word	0x40014800
 800fe2c:	40015000 	.word	0x40015000

0800fe30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fe30:	b580      	push	{r7, lr}
 800fe32:	b082      	sub	sp, #8
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	691b      	ldr	r3, [r3, #16]
 800fe3e:	f003 0302 	and.w	r3, r3, #2
 800fe42:	2b02      	cmp	r3, #2
 800fe44:	d122      	bne.n	800fe8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	68db      	ldr	r3, [r3, #12]
 800fe4c:	f003 0302 	and.w	r3, r3, #2
 800fe50:	2b02      	cmp	r3, #2
 800fe52:	d11b      	bne.n	800fe8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	f06f 0202 	mvn.w	r2, #2
 800fe5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	2201      	movs	r2, #1
 800fe62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	699b      	ldr	r3, [r3, #24]
 800fe6a:	f003 0303 	and.w	r3, r3, #3
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d003      	beq.n	800fe7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fe72:	6878      	ldr	r0, [r7, #4]
 800fe74:	f000 fa84 	bl	8010380 <HAL_TIM_IC_CaptureCallback>
 800fe78:	e005      	b.n	800fe86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fe7a:	6878      	ldr	r0, [r7, #4]
 800fe7c:	f000 fa76 	bl	801036c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f000 fa87 	bl	8010394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	2200      	movs	r2, #0
 800fe8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	691b      	ldr	r3, [r3, #16]
 800fe92:	f003 0304 	and.w	r3, r3, #4
 800fe96:	2b04      	cmp	r3, #4
 800fe98:	d122      	bne.n	800fee0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	68db      	ldr	r3, [r3, #12]
 800fea0:	f003 0304 	and.w	r3, r3, #4
 800fea4:	2b04      	cmp	r3, #4
 800fea6:	d11b      	bne.n	800fee0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	f06f 0204 	mvn.w	r2, #4
 800feb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	2202      	movs	r2, #2
 800feb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	699b      	ldr	r3, [r3, #24]
 800febe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d003      	beq.n	800fece <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fec6:	6878      	ldr	r0, [r7, #4]
 800fec8:	f000 fa5a 	bl	8010380 <HAL_TIM_IC_CaptureCallback>
 800fecc:	e005      	b.n	800feda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fece:	6878      	ldr	r0, [r7, #4]
 800fed0:	f000 fa4c 	bl	801036c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fed4:	6878      	ldr	r0, [r7, #4]
 800fed6:	f000 fa5d 	bl	8010394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	2200      	movs	r2, #0
 800fede:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	691b      	ldr	r3, [r3, #16]
 800fee6:	f003 0308 	and.w	r3, r3, #8
 800feea:	2b08      	cmp	r3, #8
 800feec:	d122      	bne.n	800ff34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	68db      	ldr	r3, [r3, #12]
 800fef4:	f003 0308 	and.w	r3, r3, #8
 800fef8:	2b08      	cmp	r3, #8
 800fefa:	d11b      	bne.n	800ff34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	f06f 0208 	mvn.w	r2, #8
 800ff04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	2204      	movs	r2, #4
 800ff0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	69db      	ldr	r3, [r3, #28]
 800ff12:	f003 0303 	and.w	r3, r3, #3
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d003      	beq.n	800ff22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ff1a:	6878      	ldr	r0, [r7, #4]
 800ff1c:	f000 fa30 	bl	8010380 <HAL_TIM_IC_CaptureCallback>
 800ff20:	e005      	b.n	800ff2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ff22:	6878      	ldr	r0, [r7, #4]
 800ff24:	f000 fa22 	bl	801036c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f000 fa33 	bl	8010394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	2200      	movs	r2, #0
 800ff32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	691b      	ldr	r3, [r3, #16]
 800ff3a:	f003 0310 	and.w	r3, r3, #16
 800ff3e:	2b10      	cmp	r3, #16
 800ff40:	d122      	bne.n	800ff88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	68db      	ldr	r3, [r3, #12]
 800ff48:	f003 0310 	and.w	r3, r3, #16
 800ff4c:	2b10      	cmp	r3, #16
 800ff4e:	d11b      	bne.n	800ff88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	f06f 0210 	mvn.w	r2, #16
 800ff58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	2208      	movs	r2, #8
 800ff5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	69db      	ldr	r3, [r3, #28]
 800ff66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d003      	beq.n	800ff76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ff6e:	6878      	ldr	r0, [r7, #4]
 800ff70:	f000 fa06 	bl	8010380 <HAL_TIM_IC_CaptureCallback>
 800ff74:	e005      	b.n	800ff82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ff76:	6878      	ldr	r0, [r7, #4]
 800ff78:	f000 f9f8 	bl	801036c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ff7c:	6878      	ldr	r0, [r7, #4]
 800ff7e:	f000 fa09 	bl	8010394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	2200      	movs	r2, #0
 800ff86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	691b      	ldr	r3, [r3, #16]
 800ff8e:	f003 0301 	and.w	r3, r3, #1
 800ff92:	2b01      	cmp	r3, #1
 800ff94:	d10e      	bne.n	800ffb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	68db      	ldr	r3, [r3, #12]
 800ff9c:	f003 0301 	and.w	r3, r3, #1
 800ffa0:	2b01      	cmp	r3, #1
 800ffa2:	d107      	bne.n	800ffb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	f06f 0201 	mvn.w	r2, #1
 800ffac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ffae:	6878      	ldr	r0, [r7, #4]
 800ffb0:	f000 f9d2 	bl	8010358 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	691b      	ldr	r3, [r3, #16]
 800ffba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ffbe:	2b80      	cmp	r3, #128	; 0x80
 800ffc0:	d10e      	bne.n	800ffe0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	68db      	ldr	r3, [r3, #12]
 800ffc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ffcc:	2b80      	cmp	r3, #128	; 0x80
 800ffce:	d107      	bne.n	800ffe0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ffd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ffda:	6878      	ldr	r0, [r7, #4]
 800ffdc:	f000 ff26 	bl	8010e2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	691b      	ldr	r3, [r3, #16]
 800ffe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ffea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ffee:	d10e      	bne.n	801000e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	68db      	ldr	r3, [r3, #12]
 800fff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fffa:	2b80      	cmp	r3, #128	; 0x80
 800fffc:	d107      	bne.n	801000e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8010006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010008:	6878      	ldr	r0, [r7, #4]
 801000a:	f000 ff19 	bl	8010e40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	691b      	ldr	r3, [r3, #16]
 8010014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010018:	2b40      	cmp	r3, #64	; 0x40
 801001a:	d10e      	bne.n	801003a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	68db      	ldr	r3, [r3, #12]
 8010022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010026:	2b40      	cmp	r3, #64	; 0x40
 8010028:	d107      	bne.n	801003a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f000 f9b7 	bl	80103a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	691b      	ldr	r3, [r3, #16]
 8010040:	f003 0320 	and.w	r3, r3, #32
 8010044:	2b20      	cmp	r3, #32
 8010046:	d10e      	bne.n	8010066 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	68db      	ldr	r3, [r3, #12]
 801004e:	f003 0320 	and.w	r3, r3, #32
 8010052:	2b20      	cmp	r3, #32
 8010054:	d107      	bne.n	8010066 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	f06f 0220 	mvn.w	r2, #32
 801005e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010060:	6878      	ldr	r0, [r7, #4]
 8010062:	f000 fed9 	bl	8010e18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	691b      	ldr	r3, [r3, #16]
 801006c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010070:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010074:	d10f      	bne.n	8010096 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	68db      	ldr	r3, [r3, #12]
 801007c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010080:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010084:	d107      	bne.n	8010096 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 801008e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8010090:	6878      	ldr	r0, [r7, #4]
 8010092:	f000 fedf 	bl	8010e54 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	691b      	ldr	r3, [r3, #16]
 801009c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80100a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80100a4:	d10f      	bne.n	80100c6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	68db      	ldr	r3, [r3, #12]
 80100ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80100b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80100b4:	d107      	bne.n	80100c6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80100be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80100c0:	6878      	ldr	r0, [r7, #4]
 80100c2:	f000 fed1 	bl	8010e68 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	691b      	ldr	r3, [r3, #16]
 80100cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80100d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80100d4:	d10f      	bne.n	80100f6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	68db      	ldr	r3, [r3, #12]
 80100dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80100e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80100e4:	d107      	bne.n	80100f6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80100ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80100f0:	6878      	ldr	r0, [r7, #4]
 80100f2:	f000 fec3 	bl	8010e7c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	691b      	ldr	r3, [r3, #16]
 80100fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010100:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010104:	d10f      	bne.n	8010126 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	68db      	ldr	r3, [r3, #12]
 801010c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010110:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010114:	d107      	bne.n	8010126 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 801011e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f000 feb5 	bl	8010e90 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010126:	bf00      	nop
 8010128:	3708      	adds	r7, #8
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}
	...

08010130 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010130:	b580      	push	{r7, lr}
 8010132:	b086      	sub	sp, #24
 8010134:	af00      	add	r7, sp, #0
 8010136:	60f8      	str	r0, [r7, #12]
 8010138:	60b9      	str	r1, [r7, #8]
 801013a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801013c:	2300      	movs	r3, #0
 801013e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010146:	2b01      	cmp	r3, #1
 8010148:	d101      	bne.n	801014e <HAL_TIM_PWM_ConfigChannel+0x1e>
 801014a:	2302      	movs	r3, #2
 801014c:	e0ff      	b.n	801034e <HAL_TIM_PWM_ConfigChannel+0x21e>
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	2201      	movs	r2, #1
 8010152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2b14      	cmp	r3, #20
 801015a:	f200 80f0 	bhi.w	801033e <HAL_TIM_PWM_ConfigChannel+0x20e>
 801015e:	a201      	add	r2, pc, #4	; (adr r2, 8010164 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010164:	080101b9 	.word	0x080101b9
 8010168:	0801033f 	.word	0x0801033f
 801016c:	0801033f 	.word	0x0801033f
 8010170:	0801033f 	.word	0x0801033f
 8010174:	080101f9 	.word	0x080101f9
 8010178:	0801033f 	.word	0x0801033f
 801017c:	0801033f 	.word	0x0801033f
 8010180:	0801033f 	.word	0x0801033f
 8010184:	0801023b 	.word	0x0801023b
 8010188:	0801033f 	.word	0x0801033f
 801018c:	0801033f 	.word	0x0801033f
 8010190:	0801033f 	.word	0x0801033f
 8010194:	0801027b 	.word	0x0801027b
 8010198:	0801033f 	.word	0x0801033f
 801019c:	0801033f 	.word	0x0801033f
 80101a0:	0801033f 	.word	0x0801033f
 80101a4:	080102bd 	.word	0x080102bd
 80101a8:	0801033f 	.word	0x0801033f
 80101ac:	0801033f 	.word	0x0801033f
 80101b0:	0801033f 	.word	0x0801033f
 80101b4:	080102fd 	.word	0x080102fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	68b9      	ldr	r1, [r7, #8]
 80101be:	4618      	mov	r0, r3
 80101c0:	f000 f99a 	bl	80104f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	699a      	ldr	r2, [r3, #24]
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	f042 0208 	orr.w	r2, r2, #8
 80101d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	699a      	ldr	r2, [r3, #24]
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	f022 0204 	bic.w	r2, r2, #4
 80101e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	6999      	ldr	r1, [r3, #24]
 80101ea:	68bb      	ldr	r3, [r7, #8]
 80101ec:	691a      	ldr	r2, [r3, #16]
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	430a      	orrs	r2, r1
 80101f4:	619a      	str	r2, [r3, #24]
      break;
 80101f6:	e0a5      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	68b9      	ldr	r1, [r7, #8]
 80101fe:	4618      	mov	r0, r3
 8010200:	f000 fa14 	bl	801062c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	699a      	ldr	r2, [r3, #24]
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010212:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	699a      	ldr	r2, [r3, #24]
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010222:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	6999      	ldr	r1, [r3, #24]
 801022a:	68bb      	ldr	r3, [r7, #8]
 801022c:	691b      	ldr	r3, [r3, #16]
 801022e:	021a      	lsls	r2, r3, #8
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	430a      	orrs	r2, r1
 8010236:	619a      	str	r2, [r3, #24]
      break;
 8010238:	e084      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	68b9      	ldr	r1, [r7, #8]
 8010240:	4618      	mov	r0, r3
 8010242:	f000 fa87 	bl	8010754 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	69da      	ldr	r2, [r3, #28]
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f042 0208 	orr.w	r2, r2, #8
 8010254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	69da      	ldr	r2, [r3, #28]
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	f022 0204 	bic.w	r2, r2, #4
 8010264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	69d9      	ldr	r1, [r3, #28]
 801026c:	68bb      	ldr	r3, [r7, #8]
 801026e:	691a      	ldr	r2, [r3, #16]
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	430a      	orrs	r2, r1
 8010276:	61da      	str	r2, [r3, #28]
      break;
 8010278:	e064      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	68b9      	ldr	r1, [r7, #8]
 8010280:	4618      	mov	r0, r3
 8010282:	f000 faf9 	bl	8010878 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	69da      	ldr	r2, [r3, #28]
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010294:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	69da      	ldr	r2, [r3, #28]
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80102a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	69d9      	ldr	r1, [r3, #28]
 80102ac:	68bb      	ldr	r3, [r7, #8]
 80102ae:	691b      	ldr	r3, [r3, #16]
 80102b0:	021a      	lsls	r2, r3, #8
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	430a      	orrs	r2, r1
 80102b8:	61da      	str	r2, [r3, #28]
      break;
 80102ba:	e043      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	68b9      	ldr	r1, [r7, #8]
 80102c2:	4618      	mov	r0, r3
 80102c4:	f000 fb6c 	bl	80109a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	f042 0208 	orr.w	r2, r2, #8
 80102d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	f022 0204 	bic.w	r2, r2, #4
 80102e6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	691a      	ldr	r2, [r3, #16]
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	430a      	orrs	r2, r1
 80102f8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80102fa:	e023      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	68b9      	ldr	r1, [r7, #8]
 8010302:	4618      	mov	r0, r3
 8010304:	f000 fbb6 	bl	8010a74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010316:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010326:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 801032e:	68bb      	ldr	r3, [r7, #8]
 8010330:	691b      	ldr	r3, [r3, #16]
 8010332:	021a      	lsls	r2, r3, #8
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	430a      	orrs	r2, r1
 801033a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 801033c:	e002      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801033e:	2301      	movs	r3, #1
 8010340:	75fb      	strb	r3, [r7, #23]
      break;
 8010342:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	2200      	movs	r2, #0
 8010348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 801034c:	7dfb      	ldrb	r3, [r7, #23]
}
 801034e:	4618      	mov	r0, r3
 8010350:	3718      	adds	r7, #24
 8010352:	46bd      	mov	sp, r7
 8010354:	bd80      	pop	{r7, pc}
 8010356:	bf00      	nop

08010358 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010358:	b480      	push	{r7}
 801035a:	b083      	sub	sp, #12
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010360:	bf00      	nop
 8010362:	370c      	adds	r7, #12
 8010364:	46bd      	mov	sp, r7
 8010366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036a:	4770      	bx	lr

0801036c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801036c:	b480      	push	{r7}
 801036e:	b083      	sub	sp, #12
 8010370:	af00      	add	r7, sp, #0
 8010372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010374:	bf00      	nop
 8010376:	370c      	adds	r7, #12
 8010378:	46bd      	mov	sp, r7
 801037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801037e:	4770      	bx	lr

08010380 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010380:	b480      	push	{r7}
 8010382:	b083      	sub	sp, #12
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010388:	bf00      	nop
 801038a:	370c      	adds	r7, #12
 801038c:	46bd      	mov	sp, r7
 801038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010392:	4770      	bx	lr

08010394 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010394:	b480      	push	{r7}
 8010396:	b083      	sub	sp, #12
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801039c:	bf00      	nop
 801039e:	370c      	adds	r7, #12
 80103a0:	46bd      	mov	sp, r7
 80103a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a6:	4770      	bx	lr

080103a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80103a8:	b480      	push	{r7}
 80103aa:	b083      	sub	sp, #12
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80103b0:	bf00      	nop
 80103b2:	370c      	adds	r7, #12
 80103b4:	46bd      	mov	sp, r7
 80103b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ba:	4770      	bx	lr

080103bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80103bc:	b480      	push	{r7}
 80103be:	b085      	sub	sp, #20
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	4a42      	ldr	r2, [pc, #264]	; (80104d8 <TIM_Base_SetConfig+0x11c>)
 80103d0:	4293      	cmp	r3, r2
 80103d2:	d013      	beq.n	80103fc <TIM_Base_SetConfig+0x40>
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80103da:	d00f      	beq.n	80103fc <TIM_Base_SetConfig+0x40>
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	4a3f      	ldr	r2, [pc, #252]	; (80104dc <TIM_Base_SetConfig+0x120>)
 80103e0:	4293      	cmp	r3, r2
 80103e2:	d00b      	beq.n	80103fc <TIM_Base_SetConfig+0x40>
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	4a3e      	ldr	r2, [pc, #248]	; (80104e0 <TIM_Base_SetConfig+0x124>)
 80103e8:	4293      	cmp	r3, r2
 80103ea:	d007      	beq.n	80103fc <TIM_Base_SetConfig+0x40>
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	4a3d      	ldr	r2, [pc, #244]	; (80104e4 <TIM_Base_SetConfig+0x128>)
 80103f0:	4293      	cmp	r3, r2
 80103f2:	d003      	beq.n	80103fc <TIM_Base_SetConfig+0x40>
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	4a3c      	ldr	r2, [pc, #240]	; (80104e8 <TIM_Base_SetConfig+0x12c>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d108      	bne.n	801040e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010404:	683b      	ldr	r3, [r7, #0]
 8010406:	685b      	ldr	r3, [r3, #4]
 8010408:	68fa      	ldr	r2, [r7, #12]
 801040a:	4313      	orrs	r3, r2
 801040c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	4a31      	ldr	r2, [pc, #196]	; (80104d8 <TIM_Base_SetConfig+0x11c>)
 8010412:	4293      	cmp	r3, r2
 8010414:	d01f      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801041c:	d01b      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	4a2e      	ldr	r2, [pc, #184]	; (80104dc <TIM_Base_SetConfig+0x120>)
 8010422:	4293      	cmp	r3, r2
 8010424:	d017      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	4a2d      	ldr	r2, [pc, #180]	; (80104e0 <TIM_Base_SetConfig+0x124>)
 801042a:	4293      	cmp	r3, r2
 801042c:	d013      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	4a2c      	ldr	r2, [pc, #176]	; (80104e4 <TIM_Base_SetConfig+0x128>)
 8010432:	4293      	cmp	r3, r2
 8010434:	d00f      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	4a2c      	ldr	r2, [pc, #176]	; (80104ec <TIM_Base_SetConfig+0x130>)
 801043a:	4293      	cmp	r3, r2
 801043c:	d00b      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	4a2b      	ldr	r2, [pc, #172]	; (80104f0 <TIM_Base_SetConfig+0x134>)
 8010442:	4293      	cmp	r3, r2
 8010444:	d007      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	4a2a      	ldr	r2, [pc, #168]	; (80104f4 <TIM_Base_SetConfig+0x138>)
 801044a:	4293      	cmp	r3, r2
 801044c:	d003      	beq.n	8010456 <TIM_Base_SetConfig+0x9a>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	4a25      	ldr	r2, [pc, #148]	; (80104e8 <TIM_Base_SetConfig+0x12c>)
 8010452:	4293      	cmp	r3, r2
 8010454:	d108      	bne.n	8010468 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801045c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801045e:	683b      	ldr	r3, [r7, #0]
 8010460:	68db      	ldr	r3, [r3, #12]
 8010462:	68fa      	ldr	r2, [r7, #12]
 8010464:	4313      	orrs	r3, r2
 8010466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801046e:	683b      	ldr	r3, [r7, #0]
 8010470:	695b      	ldr	r3, [r3, #20]
 8010472:	4313      	orrs	r3, r2
 8010474:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	68fa      	ldr	r2, [r7, #12]
 801047a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801047c:	683b      	ldr	r3, [r7, #0]
 801047e:	689a      	ldr	r2, [r3, #8]
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	681a      	ldr	r2, [r3, #0]
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	4a12      	ldr	r2, [pc, #72]	; (80104d8 <TIM_Base_SetConfig+0x11c>)
 8010490:	4293      	cmp	r3, r2
 8010492:	d013      	beq.n	80104bc <TIM_Base_SetConfig+0x100>
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	4a13      	ldr	r2, [pc, #76]	; (80104e4 <TIM_Base_SetConfig+0x128>)
 8010498:	4293      	cmp	r3, r2
 801049a:	d00f      	beq.n	80104bc <TIM_Base_SetConfig+0x100>
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	4a13      	ldr	r2, [pc, #76]	; (80104ec <TIM_Base_SetConfig+0x130>)
 80104a0:	4293      	cmp	r3, r2
 80104a2:	d00b      	beq.n	80104bc <TIM_Base_SetConfig+0x100>
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	4a12      	ldr	r2, [pc, #72]	; (80104f0 <TIM_Base_SetConfig+0x134>)
 80104a8:	4293      	cmp	r3, r2
 80104aa:	d007      	beq.n	80104bc <TIM_Base_SetConfig+0x100>
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	4a11      	ldr	r2, [pc, #68]	; (80104f4 <TIM_Base_SetConfig+0x138>)
 80104b0:	4293      	cmp	r3, r2
 80104b2:	d003      	beq.n	80104bc <TIM_Base_SetConfig+0x100>
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	4a0c      	ldr	r2, [pc, #48]	; (80104e8 <TIM_Base_SetConfig+0x12c>)
 80104b8:	4293      	cmp	r3, r2
 80104ba:	d103      	bne.n	80104c4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80104bc:	683b      	ldr	r3, [r7, #0]
 80104be:	691a      	ldr	r2, [r3, #16]
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	2201      	movs	r2, #1
 80104c8:	615a      	str	r2, [r3, #20]
}
 80104ca:	bf00      	nop
 80104cc:	3714      	adds	r7, #20
 80104ce:	46bd      	mov	sp, r7
 80104d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d4:	4770      	bx	lr
 80104d6:	bf00      	nop
 80104d8:	40012c00 	.word	0x40012c00
 80104dc:	40000400 	.word	0x40000400
 80104e0:	40000800 	.word	0x40000800
 80104e4:	40013400 	.word	0x40013400
 80104e8:	40015000 	.word	0x40015000
 80104ec:	40014000 	.word	0x40014000
 80104f0:	40014400 	.word	0x40014400
 80104f4:	40014800 	.word	0x40014800

080104f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80104f8:	b480      	push	{r7}
 80104fa:	b087      	sub	sp, #28
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
 8010500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	6a1b      	ldr	r3, [r3, #32]
 8010506:	f023 0201 	bic.w	r2, r3, #1
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6a1b      	ldr	r3, [r3, #32]
 8010512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	685b      	ldr	r3, [r3, #4]
 8010518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	699b      	ldr	r3, [r3, #24]
 801051e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801052a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	f023 0303 	bic.w	r3, r3, #3
 8010532:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	68fa      	ldr	r2, [r7, #12]
 801053a:	4313      	orrs	r3, r2
 801053c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801053e:	697b      	ldr	r3, [r7, #20]
 8010540:	f023 0302 	bic.w	r3, r3, #2
 8010544:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	697a      	ldr	r2, [r7, #20]
 801054c:	4313      	orrs	r3, r2
 801054e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	4a30      	ldr	r2, [pc, #192]	; (8010614 <TIM_OC1_SetConfig+0x11c>)
 8010554:	4293      	cmp	r3, r2
 8010556:	d013      	beq.n	8010580 <TIM_OC1_SetConfig+0x88>
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	4a2f      	ldr	r2, [pc, #188]	; (8010618 <TIM_OC1_SetConfig+0x120>)
 801055c:	4293      	cmp	r3, r2
 801055e:	d00f      	beq.n	8010580 <TIM_OC1_SetConfig+0x88>
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	4a2e      	ldr	r2, [pc, #184]	; (801061c <TIM_OC1_SetConfig+0x124>)
 8010564:	4293      	cmp	r3, r2
 8010566:	d00b      	beq.n	8010580 <TIM_OC1_SetConfig+0x88>
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	4a2d      	ldr	r2, [pc, #180]	; (8010620 <TIM_OC1_SetConfig+0x128>)
 801056c:	4293      	cmp	r3, r2
 801056e:	d007      	beq.n	8010580 <TIM_OC1_SetConfig+0x88>
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	4a2c      	ldr	r2, [pc, #176]	; (8010624 <TIM_OC1_SetConfig+0x12c>)
 8010574:	4293      	cmp	r3, r2
 8010576:	d003      	beq.n	8010580 <TIM_OC1_SetConfig+0x88>
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	4a2b      	ldr	r2, [pc, #172]	; (8010628 <TIM_OC1_SetConfig+0x130>)
 801057c:	4293      	cmp	r3, r2
 801057e:	d10c      	bne.n	801059a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010580:	697b      	ldr	r3, [r7, #20]
 8010582:	f023 0308 	bic.w	r3, r3, #8
 8010586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	68db      	ldr	r3, [r3, #12]
 801058c:	697a      	ldr	r2, [r7, #20]
 801058e:	4313      	orrs	r3, r2
 8010590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010592:	697b      	ldr	r3, [r7, #20]
 8010594:	f023 0304 	bic.w	r3, r3, #4
 8010598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	4a1d      	ldr	r2, [pc, #116]	; (8010614 <TIM_OC1_SetConfig+0x11c>)
 801059e:	4293      	cmp	r3, r2
 80105a0:	d013      	beq.n	80105ca <TIM_OC1_SetConfig+0xd2>
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	4a1c      	ldr	r2, [pc, #112]	; (8010618 <TIM_OC1_SetConfig+0x120>)
 80105a6:	4293      	cmp	r3, r2
 80105a8:	d00f      	beq.n	80105ca <TIM_OC1_SetConfig+0xd2>
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	4a1b      	ldr	r2, [pc, #108]	; (801061c <TIM_OC1_SetConfig+0x124>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d00b      	beq.n	80105ca <TIM_OC1_SetConfig+0xd2>
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	4a1a      	ldr	r2, [pc, #104]	; (8010620 <TIM_OC1_SetConfig+0x128>)
 80105b6:	4293      	cmp	r3, r2
 80105b8:	d007      	beq.n	80105ca <TIM_OC1_SetConfig+0xd2>
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	4a19      	ldr	r2, [pc, #100]	; (8010624 <TIM_OC1_SetConfig+0x12c>)
 80105be:	4293      	cmp	r3, r2
 80105c0:	d003      	beq.n	80105ca <TIM_OC1_SetConfig+0xd2>
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	4a18      	ldr	r2, [pc, #96]	; (8010628 <TIM_OC1_SetConfig+0x130>)
 80105c6:	4293      	cmp	r3, r2
 80105c8:	d111      	bne.n	80105ee <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80105ca:	693b      	ldr	r3, [r7, #16]
 80105cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80105d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80105d2:	693b      	ldr	r3, [r7, #16]
 80105d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80105d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	695b      	ldr	r3, [r3, #20]
 80105de:	693a      	ldr	r2, [r7, #16]
 80105e0:	4313      	orrs	r3, r2
 80105e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	699b      	ldr	r3, [r3, #24]
 80105e8:	693a      	ldr	r2, [r7, #16]
 80105ea:	4313      	orrs	r3, r2
 80105ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	693a      	ldr	r2, [r7, #16]
 80105f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	68fa      	ldr	r2, [r7, #12]
 80105f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80105fa:	683b      	ldr	r3, [r7, #0]
 80105fc:	685a      	ldr	r2, [r3, #4]
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	697a      	ldr	r2, [r7, #20]
 8010606:	621a      	str	r2, [r3, #32]
}
 8010608:	bf00      	nop
 801060a:	371c      	adds	r7, #28
 801060c:	46bd      	mov	sp, r7
 801060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010612:	4770      	bx	lr
 8010614:	40012c00 	.word	0x40012c00
 8010618:	40013400 	.word	0x40013400
 801061c:	40014000 	.word	0x40014000
 8010620:	40014400 	.word	0x40014400
 8010624:	40014800 	.word	0x40014800
 8010628:	40015000 	.word	0x40015000

0801062c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801062c:	b480      	push	{r7}
 801062e:	b087      	sub	sp, #28
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
 8010634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	6a1b      	ldr	r3, [r3, #32]
 801063a:	f023 0210 	bic.w	r2, r3, #16
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	6a1b      	ldr	r3, [r3, #32]
 8010646:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	685b      	ldr	r3, [r3, #4]
 801064c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	699b      	ldr	r3, [r3, #24]
 8010652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801065a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801065e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	021b      	lsls	r3, r3, #8
 801066e:	68fa      	ldr	r2, [r7, #12]
 8010670:	4313      	orrs	r3, r2
 8010672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010674:	697b      	ldr	r3, [r7, #20]
 8010676:	f023 0320 	bic.w	r3, r3, #32
 801067a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	689b      	ldr	r3, [r3, #8]
 8010680:	011b      	lsls	r3, r3, #4
 8010682:	697a      	ldr	r2, [r7, #20]
 8010684:	4313      	orrs	r3, r2
 8010686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	4a2c      	ldr	r2, [pc, #176]	; (801073c <TIM_OC2_SetConfig+0x110>)
 801068c:	4293      	cmp	r3, r2
 801068e:	d007      	beq.n	80106a0 <TIM_OC2_SetConfig+0x74>
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	4a2b      	ldr	r2, [pc, #172]	; (8010740 <TIM_OC2_SetConfig+0x114>)
 8010694:	4293      	cmp	r3, r2
 8010696:	d003      	beq.n	80106a0 <TIM_OC2_SetConfig+0x74>
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	4a2a      	ldr	r2, [pc, #168]	; (8010744 <TIM_OC2_SetConfig+0x118>)
 801069c:	4293      	cmp	r3, r2
 801069e:	d10d      	bne.n	80106bc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80106a0:	697b      	ldr	r3, [r7, #20]
 80106a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80106a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80106a8:	683b      	ldr	r3, [r7, #0]
 80106aa:	68db      	ldr	r3, [r3, #12]
 80106ac:	011b      	lsls	r3, r3, #4
 80106ae:	697a      	ldr	r2, [r7, #20]
 80106b0:	4313      	orrs	r3, r2
 80106b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80106b4:	697b      	ldr	r3, [r7, #20]
 80106b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80106ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	4a1f      	ldr	r2, [pc, #124]	; (801073c <TIM_OC2_SetConfig+0x110>)
 80106c0:	4293      	cmp	r3, r2
 80106c2:	d013      	beq.n	80106ec <TIM_OC2_SetConfig+0xc0>
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	4a1e      	ldr	r2, [pc, #120]	; (8010740 <TIM_OC2_SetConfig+0x114>)
 80106c8:	4293      	cmp	r3, r2
 80106ca:	d00f      	beq.n	80106ec <TIM_OC2_SetConfig+0xc0>
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	4a1e      	ldr	r2, [pc, #120]	; (8010748 <TIM_OC2_SetConfig+0x11c>)
 80106d0:	4293      	cmp	r3, r2
 80106d2:	d00b      	beq.n	80106ec <TIM_OC2_SetConfig+0xc0>
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	4a1d      	ldr	r2, [pc, #116]	; (801074c <TIM_OC2_SetConfig+0x120>)
 80106d8:	4293      	cmp	r3, r2
 80106da:	d007      	beq.n	80106ec <TIM_OC2_SetConfig+0xc0>
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	4a1c      	ldr	r2, [pc, #112]	; (8010750 <TIM_OC2_SetConfig+0x124>)
 80106e0:	4293      	cmp	r3, r2
 80106e2:	d003      	beq.n	80106ec <TIM_OC2_SetConfig+0xc0>
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	4a17      	ldr	r2, [pc, #92]	; (8010744 <TIM_OC2_SetConfig+0x118>)
 80106e8:	4293      	cmp	r3, r2
 80106ea:	d113      	bne.n	8010714 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80106ec:	693b      	ldr	r3, [r7, #16]
 80106ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80106f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80106f4:	693b      	ldr	r3, [r7, #16]
 80106f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80106fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	695b      	ldr	r3, [r3, #20]
 8010700:	009b      	lsls	r3, r3, #2
 8010702:	693a      	ldr	r2, [r7, #16]
 8010704:	4313      	orrs	r3, r2
 8010706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	699b      	ldr	r3, [r3, #24]
 801070c:	009b      	lsls	r3, r3, #2
 801070e:	693a      	ldr	r2, [r7, #16]
 8010710:	4313      	orrs	r3, r2
 8010712:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	693a      	ldr	r2, [r7, #16]
 8010718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	68fa      	ldr	r2, [r7, #12]
 801071e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010720:	683b      	ldr	r3, [r7, #0]
 8010722:	685a      	ldr	r2, [r3, #4]
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	697a      	ldr	r2, [r7, #20]
 801072c:	621a      	str	r2, [r3, #32]
}
 801072e:	bf00      	nop
 8010730:	371c      	adds	r7, #28
 8010732:	46bd      	mov	sp, r7
 8010734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010738:	4770      	bx	lr
 801073a:	bf00      	nop
 801073c:	40012c00 	.word	0x40012c00
 8010740:	40013400 	.word	0x40013400
 8010744:	40015000 	.word	0x40015000
 8010748:	40014000 	.word	0x40014000
 801074c:	40014400 	.word	0x40014400
 8010750:	40014800 	.word	0x40014800

08010754 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010754:	b480      	push	{r7}
 8010756:	b087      	sub	sp, #28
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
 801075c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	6a1b      	ldr	r3, [r3, #32]
 8010762:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6a1b      	ldr	r3, [r3, #32]
 801076e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	685b      	ldr	r3, [r3, #4]
 8010774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	69db      	ldr	r3, [r3, #28]
 801077a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f023 0303 	bic.w	r3, r3, #3
 801078e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010790:	683b      	ldr	r3, [r7, #0]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	68fa      	ldr	r2, [r7, #12]
 8010796:	4313      	orrs	r3, r2
 8010798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801079a:	697b      	ldr	r3, [r7, #20]
 801079c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80107a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80107a2:	683b      	ldr	r3, [r7, #0]
 80107a4:	689b      	ldr	r3, [r3, #8]
 80107a6:	021b      	lsls	r3, r3, #8
 80107a8:	697a      	ldr	r2, [r7, #20]
 80107aa:	4313      	orrs	r3, r2
 80107ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	4a2b      	ldr	r2, [pc, #172]	; (8010860 <TIM_OC3_SetConfig+0x10c>)
 80107b2:	4293      	cmp	r3, r2
 80107b4:	d007      	beq.n	80107c6 <TIM_OC3_SetConfig+0x72>
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	4a2a      	ldr	r2, [pc, #168]	; (8010864 <TIM_OC3_SetConfig+0x110>)
 80107ba:	4293      	cmp	r3, r2
 80107bc:	d003      	beq.n	80107c6 <TIM_OC3_SetConfig+0x72>
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	4a29      	ldr	r2, [pc, #164]	; (8010868 <TIM_OC3_SetConfig+0x114>)
 80107c2:	4293      	cmp	r3, r2
 80107c4:	d10d      	bne.n	80107e2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80107cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	68db      	ldr	r3, [r3, #12]
 80107d2:	021b      	lsls	r3, r3, #8
 80107d4:	697a      	ldr	r2, [r7, #20]
 80107d6:	4313      	orrs	r3, r2
 80107d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80107da:	697b      	ldr	r3, [r7, #20]
 80107dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80107e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	4a1e      	ldr	r2, [pc, #120]	; (8010860 <TIM_OC3_SetConfig+0x10c>)
 80107e6:	4293      	cmp	r3, r2
 80107e8:	d013      	beq.n	8010812 <TIM_OC3_SetConfig+0xbe>
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	4a1d      	ldr	r2, [pc, #116]	; (8010864 <TIM_OC3_SetConfig+0x110>)
 80107ee:	4293      	cmp	r3, r2
 80107f0:	d00f      	beq.n	8010812 <TIM_OC3_SetConfig+0xbe>
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	4a1d      	ldr	r2, [pc, #116]	; (801086c <TIM_OC3_SetConfig+0x118>)
 80107f6:	4293      	cmp	r3, r2
 80107f8:	d00b      	beq.n	8010812 <TIM_OC3_SetConfig+0xbe>
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	4a1c      	ldr	r2, [pc, #112]	; (8010870 <TIM_OC3_SetConfig+0x11c>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d007      	beq.n	8010812 <TIM_OC3_SetConfig+0xbe>
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	4a1b      	ldr	r2, [pc, #108]	; (8010874 <TIM_OC3_SetConfig+0x120>)
 8010806:	4293      	cmp	r3, r2
 8010808:	d003      	beq.n	8010812 <TIM_OC3_SetConfig+0xbe>
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	4a16      	ldr	r2, [pc, #88]	; (8010868 <TIM_OC3_SetConfig+0x114>)
 801080e:	4293      	cmp	r3, r2
 8010810:	d113      	bne.n	801083a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010812:	693b      	ldr	r3, [r7, #16]
 8010814:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801081a:	693b      	ldr	r3, [r7, #16]
 801081c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	695b      	ldr	r3, [r3, #20]
 8010826:	011b      	lsls	r3, r3, #4
 8010828:	693a      	ldr	r2, [r7, #16]
 801082a:	4313      	orrs	r3, r2
 801082c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	699b      	ldr	r3, [r3, #24]
 8010832:	011b      	lsls	r3, r3, #4
 8010834:	693a      	ldr	r2, [r7, #16]
 8010836:	4313      	orrs	r3, r2
 8010838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	693a      	ldr	r2, [r7, #16]
 801083e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	68fa      	ldr	r2, [r7, #12]
 8010844:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010846:	683b      	ldr	r3, [r7, #0]
 8010848:	685a      	ldr	r2, [r3, #4]
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	697a      	ldr	r2, [r7, #20]
 8010852:	621a      	str	r2, [r3, #32]
}
 8010854:	bf00      	nop
 8010856:	371c      	adds	r7, #28
 8010858:	46bd      	mov	sp, r7
 801085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085e:	4770      	bx	lr
 8010860:	40012c00 	.word	0x40012c00
 8010864:	40013400 	.word	0x40013400
 8010868:	40015000 	.word	0x40015000
 801086c:	40014000 	.word	0x40014000
 8010870:	40014400 	.word	0x40014400
 8010874:	40014800 	.word	0x40014800

08010878 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010878:	b480      	push	{r7}
 801087a:	b087      	sub	sp, #28
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
 8010880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6a1b      	ldr	r3, [r3, #32]
 8010886:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6a1b      	ldr	r3, [r3, #32]
 8010892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	685b      	ldr	r3, [r3, #4]
 8010898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	69db      	ldr	r3, [r3, #28]
 801089e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80108a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80108aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80108b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80108b4:	683b      	ldr	r3, [r7, #0]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	021b      	lsls	r3, r3, #8
 80108ba:	68fa      	ldr	r2, [r7, #12]
 80108bc:	4313      	orrs	r3, r2
 80108be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80108c0:	697b      	ldr	r3, [r7, #20]
 80108c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80108c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80108c8:	683b      	ldr	r3, [r7, #0]
 80108ca:	689b      	ldr	r3, [r3, #8]
 80108cc:	031b      	lsls	r3, r3, #12
 80108ce:	697a      	ldr	r2, [r7, #20]
 80108d0:	4313      	orrs	r3, r2
 80108d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	4a2c      	ldr	r2, [pc, #176]	; (8010988 <TIM_OC4_SetConfig+0x110>)
 80108d8:	4293      	cmp	r3, r2
 80108da:	d007      	beq.n	80108ec <TIM_OC4_SetConfig+0x74>
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	4a2b      	ldr	r2, [pc, #172]	; (801098c <TIM_OC4_SetConfig+0x114>)
 80108e0:	4293      	cmp	r3, r2
 80108e2:	d003      	beq.n	80108ec <TIM_OC4_SetConfig+0x74>
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	4a2a      	ldr	r2, [pc, #168]	; (8010990 <TIM_OC4_SetConfig+0x118>)
 80108e8:	4293      	cmp	r3, r2
 80108ea:	d10d      	bne.n	8010908 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80108f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	68db      	ldr	r3, [r3, #12]
 80108f8:	031b      	lsls	r3, r3, #12
 80108fa:	697a      	ldr	r2, [r7, #20]
 80108fc:	4313      	orrs	r3, r2
 80108fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8010900:	697b      	ldr	r3, [r7, #20]
 8010902:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010906:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	4a1f      	ldr	r2, [pc, #124]	; (8010988 <TIM_OC4_SetConfig+0x110>)
 801090c:	4293      	cmp	r3, r2
 801090e:	d013      	beq.n	8010938 <TIM_OC4_SetConfig+0xc0>
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	4a1e      	ldr	r2, [pc, #120]	; (801098c <TIM_OC4_SetConfig+0x114>)
 8010914:	4293      	cmp	r3, r2
 8010916:	d00f      	beq.n	8010938 <TIM_OC4_SetConfig+0xc0>
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	4a1e      	ldr	r2, [pc, #120]	; (8010994 <TIM_OC4_SetConfig+0x11c>)
 801091c:	4293      	cmp	r3, r2
 801091e:	d00b      	beq.n	8010938 <TIM_OC4_SetConfig+0xc0>
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	4a1d      	ldr	r2, [pc, #116]	; (8010998 <TIM_OC4_SetConfig+0x120>)
 8010924:	4293      	cmp	r3, r2
 8010926:	d007      	beq.n	8010938 <TIM_OC4_SetConfig+0xc0>
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	4a1c      	ldr	r2, [pc, #112]	; (801099c <TIM_OC4_SetConfig+0x124>)
 801092c:	4293      	cmp	r3, r2
 801092e:	d003      	beq.n	8010938 <TIM_OC4_SetConfig+0xc0>
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	4a17      	ldr	r2, [pc, #92]	; (8010990 <TIM_OC4_SetConfig+0x118>)
 8010934:	4293      	cmp	r3, r2
 8010936:	d113      	bne.n	8010960 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801093e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8010940:	693b      	ldr	r3, [r7, #16]
 8010942:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8010946:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010948:	683b      	ldr	r3, [r7, #0]
 801094a:	695b      	ldr	r3, [r3, #20]
 801094c:	019b      	lsls	r3, r3, #6
 801094e:	693a      	ldr	r2, [r7, #16]
 8010950:	4313      	orrs	r3, r2
 8010952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8010954:	683b      	ldr	r3, [r7, #0]
 8010956:	699b      	ldr	r3, [r3, #24]
 8010958:	019b      	lsls	r3, r3, #6
 801095a:	693a      	ldr	r2, [r7, #16]
 801095c:	4313      	orrs	r3, r2
 801095e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	693a      	ldr	r2, [r7, #16]
 8010964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	68fa      	ldr	r2, [r7, #12]
 801096a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	685a      	ldr	r2, [r3, #4]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	697a      	ldr	r2, [r7, #20]
 8010978:	621a      	str	r2, [r3, #32]
}
 801097a:	bf00      	nop
 801097c:	371c      	adds	r7, #28
 801097e:	46bd      	mov	sp, r7
 8010980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010984:	4770      	bx	lr
 8010986:	bf00      	nop
 8010988:	40012c00 	.word	0x40012c00
 801098c:	40013400 	.word	0x40013400
 8010990:	40015000 	.word	0x40015000
 8010994:	40014000 	.word	0x40014000
 8010998:	40014400 	.word	0x40014400
 801099c:	40014800 	.word	0x40014800

080109a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80109a0:	b480      	push	{r7}
 80109a2:	b087      	sub	sp, #28
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	6078      	str	r0, [r7, #4]
 80109a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	6a1b      	ldr	r3, [r3, #32]
 80109ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	6a1b      	ldr	r3, [r3, #32]
 80109ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	685b      	ldr	r3, [r3, #4]
 80109c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80109c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80109ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80109d4:	683b      	ldr	r3, [r7, #0]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	68fa      	ldr	r2, [r7, #12]
 80109da:	4313      	orrs	r3, r2
 80109dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80109de:	693b      	ldr	r3, [r7, #16]
 80109e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80109e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	689b      	ldr	r3, [r3, #8]
 80109ea:	041b      	lsls	r3, r3, #16
 80109ec:	693a      	ldr	r2, [r7, #16]
 80109ee:	4313      	orrs	r3, r2
 80109f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	4a19      	ldr	r2, [pc, #100]	; (8010a5c <TIM_OC5_SetConfig+0xbc>)
 80109f6:	4293      	cmp	r3, r2
 80109f8:	d013      	beq.n	8010a22 <TIM_OC5_SetConfig+0x82>
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	4a18      	ldr	r2, [pc, #96]	; (8010a60 <TIM_OC5_SetConfig+0xc0>)
 80109fe:	4293      	cmp	r3, r2
 8010a00:	d00f      	beq.n	8010a22 <TIM_OC5_SetConfig+0x82>
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	4a17      	ldr	r2, [pc, #92]	; (8010a64 <TIM_OC5_SetConfig+0xc4>)
 8010a06:	4293      	cmp	r3, r2
 8010a08:	d00b      	beq.n	8010a22 <TIM_OC5_SetConfig+0x82>
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	4a16      	ldr	r2, [pc, #88]	; (8010a68 <TIM_OC5_SetConfig+0xc8>)
 8010a0e:	4293      	cmp	r3, r2
 8010a10:	d007      	beq.n	8010a22 <TIM_OC5_SetConfig+0x82>
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	4a15      	ldr	r2, [pc, #84]	; (8010a6c <TIM_OC5_SetConfig+0xcc>)
 8010a16:	4293      	cmp	r3, r2
 8010a18:	d003      	beq.n	8010a22 <TIM_OC5_SetConfig+0x82>
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	4a14      	ldr	r2, [pc, #80]	; (8010a70 <TIM_OC5_SetConfig+0xd0>)
 8010a1e:	4293      	cmp	r3, r2
 8010a20:	d109      	bne.n	8010a36 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010a22:	697b      	ldr	r3, [r7, #20]
 8010a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010a28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	695b      	ldr	r3, [r3, #20]
 8010a2e:	021b      	lsls	r3, r3, #8
 8010a30:	697a      	ldr	r2, [r7, #20]
 8010a32:	4313      	orrs	r3, r2
 8010a34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	697a      	ldr	r2, [r7, #20]
 8010a3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	68fa      	ldr	r2, [r7, #12]
 8010a40:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	685a      	ldr	r2, [r3, #4]
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	693a      	ldr	r2, [r7, #16]
 8010a4e:	621a      	str	r2, [r3, #32]
}
 8010a50:	bf00      	nop
 8010a52:	371c      	adds	r7, #28
 8010a54:	46bd      	mov	sp, r7
 8010a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5a:	4770      	bx	lr
 8010a5c:	40012c00 	.word	0x40012c00
 8010a60:	40013400 	.word	0x40013400
 8010a64:	40014000 	.word	0x40014000
 8010a68:	40014400 	.word	0x40014400
 8010a6c:	40014800 	.word	0x40014800
 8010a70:	40015000 	.word	0x40015000

08010a74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8010a74:	b480      	push	{r7}
 8010a76:	b087      	sub	sp, #28
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
 8010a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	6a1b      	ldr	r3, [r3, #32]
 8010a82:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	6a1b      	ldr	r3, [r3, #32]
 8010a8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	685b      	ldr	r3, [r3, #4]
 8010a94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	021b      	lsls	r3, r3, #8
 8010aae:	68fa      	ldr	r2, [r7, #12]
 8010ab0:	4313      	orrs	r3, r2
 8010ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010aba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010abc:	683b      	ldr	r3, [r7, #0]
 8010abe:	689b      	ldr	r3, [r3, #8]
 8010ac0:	051b      	lsls	r3, r3, #20
 8010ac2:	693a      	ldr	r2, [r7, #16]
 8010ac4:	4313      	orrs	r3, r2
 8010ac6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	4a1a      	ldr	r2, [pc, #104]	; (8010b34 <TIM_OC6_SetConfig+0xc0>)
 8010acc:	4293      	cmp	r3, r2
 8010ace:	d013      	beq.n	8010af8 <TIM_OC6_SetConfig+0x84>
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	4a19      	ldr	r2, [pc, #100]	; (8010b38 <TIM_OC6_SetConfig+0xc4>)
 8010ad4:	4293      	cmp	r3, r2
 8010ad6:	d00f      	beq.n	8010af8 <TIM_OC6_SetConfig+0x84>
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	4a18      	ldr	r2, [pc, #96]	; (8010b3c <TIM_OC6_SetConfig+0xc8>)
 8010adc:	4293      	cmp	r3, r2
 8010ade:	d00b      	beq.n	8010af8 <TIM_OC6_SetConfig+0x84>
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	4a17      	ldr	r2, [pc, #92]	; (8010b40 <TIM_OC6_SetConfig+0xcc>)
 8010ae4:	4293      	cmp	r3, r2
 8010ae6:	d007      	beq.n	8010af8 <TIM_OC6_SetConfig+0x84>
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	4a16      	ldr	r2, [pc, #88]	; (8010b44 <TIM_OC6_SetConfig+0xd0>)
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d003      	beq.n	8010af8 <TIM_OC6_SetConfig+0x84>
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	4a15      	ldr	r2, [pc, #84]	; (8010b48 <TIM_OC6_SetConfig+0xd4>)
 8010af4:	4293      	cmp	r3, r2
 8010af6:	d109      	bne.n	8010b0c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010af8:	697b      	ldr	r3, [r7, #20]
 8010afa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010afe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	695b      	ldr	r3, [r3, #20]
 8010b04:	029b      	lsls	r3, r3, #10
 8010b06:	697a      	ldr	r2, [r7, #20]
 8010b08:	4313      	orrs	r3, r2
 8010b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	697a      	ldr	r2, [r7, #20]
 8010b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	68fa      	ldr	r2, [r7, #12]
 8010b16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	685a      	ldr	r2, [r3, #4]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	693a      	ldr	r2, [r7, #16]
 8010b24:	621a      	str	r2, [r3, #32]
}
 8010b26:	bf00      	nop
 8010b28:	371c      	adds	r7, #28
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b30:	4770      	bx	lr
 8010b32:	bf00      	nop
 8010b34:	40012c00 	.word	0x40012c00
 8010b38:	40013400 	.word	0x40013400
 8010b3c:	40014000 	.word	0x40014000
 8010b40:	40014400 	.word	0x40014400
 8010b44:	40014800 	.word	0x40014800
 8010b48:	40015000 	.word	0x40015000

08010b4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010b4c:	b480      	push	{r7}
 8010b4e:	b087      	sub	sp, #28
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	60f8      	str	r0, [r7, #12]
 8010b54:	60b9      	str	r1, [r7, #8]
 8010b56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010b58:	68bb      	ldr	r3, [r7, #8]
 8010b5a:	f003 031f 	and.w	r3, r3, #31
 8010b5e:	2201      	movs	r2, #1
 8010b60:	fa02 f303 	lsl.w	r3, r2, r3
 8010b64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	6a1a      	ldr	r2, [r3, #32]
 8010b6a:	697b      	ldr	r3, [r7, #20]
 8010b6c:	43db      	mvns	r3, r3
 8010b6e:	401a      	ands	r2, r3
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	6a1a      	ldr	r2, [r3, #32]
 8010b78:	68bb      	ldr	r3, [r7, #8]
 8010b7a:	f003 031f 	and.w	r3, r3, #31
 8010b7e:	6879      	ldr	r1, [r7, #4]
 8010b80:	fa01 f303 	lsl.w	r3, r1, r3
 8010b84:	431a      	orrs	r2, r3
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	621a      	str	r2, [r3, #32]
}
 8010b8a:	bf00      	nop
 8010b8c:	371c      	adds	r7, #28
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b94:	4770      	bx	lr
	...

08010b98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010b98:	b480      	push	{r7}
 8010b9a:	b085      	sub	sp, #20
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
 8010ba0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010ba8:	2b01      	cmp	r3, #1
 8010baa:	d101      	bne.n	8010bb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010bac:	2302      	movs	r3, #2
 8010bae:	e06f      	b.n	8010c90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	2201      	movs	r2, #1
 8010bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	2202      	movs	r2, #2
 8010bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	685b      	ldr	r3, [r3, #4]
 8010bc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	689b      	ldr	r3, [r3, #8]
 8010bce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	4a31      	ldr	r2, [pc, #196]	; (8010c9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010bd6:	4293      	cmp	r3, r2
 8010bd8:	d009      	beq.n	8010bee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	4a30      	ldr	r2, [pc, #192]	; (8010ca0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8010be0:	4293      	cmp	r3, r2
 8010be2:	d004      	beq.n	8010bee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	4a2e      	ldr	r2, [pc, #184]	; (8010ca4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010bea:	4293      	cmp	r3, r2
 8010bec:	d108      	bne.n	8010c00 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8010bf4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010bf6:	683b      	ldr	r3, [r7, #0]
 8010bf8:	685b      	ldr	r3, [r3, #4]
 8010bfa:	68fa      	ldr	r2, [r7, #12]
 8010bfc:	4313      	orrs	r3, r2
 8010bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8010c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010c0c:	683b      	ldr	r3, [r7, #0]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	68fa      	ldr	r2, [r7, #12]
 8010c12:	4313      	orrs	r3, r2
 8010c14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	68fa      	ldr	r2, [r7, #12]
 8010c1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	4a1e      	ldr	r2, [pc, #120]	; (8010c9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8010c24:	4293      	cmp	r3, r2
 8010c26:	d01d      	beq.n	8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010c30:	d018      	beq.n	8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	4a1c      	ldr	r2, [pc, #112]	; (8010ca8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010c38:	4293      	cmp	r3, r2
 8010c3a:	d013      	beq.n	8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	4a1a      	ldr	r2, [pc, #104]	; (8010cac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010c42:	4293      	cmp	r3, r2
 8010c44:	d00e      	beq.n	8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	4a15      	ldr	r2, [pc, #84]	; (8010ca0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	d009      	beq.n	8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	4a16      	ldr	r2, [pc, #88]	; (8010cb0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010c56:	4293      	cmp	r3, r2
 8010c58:	d004      	beq.n	8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	4a11      	ldr	r2, [pc, #68]	; (8010ca4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8010c60:	4293      	cmp	r3, r2
 8010c62:	d10c      	bne.n	8010c7e <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010c64:	68bb      	ldr	r3, [r7, #8]
 8010c66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010c6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	689b      	ldr	r3, [r3, #8]
 8010c70:	68ba      	ldr	r2, [r7, #8]
 8010c72:	4313      	orrs	r3, r2
 8010c74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	68ba      	ldr	r2, [r7, #8]
 8010c7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	2201      	movs	r2, #1
 8010c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	2200      	movs	r2, #0
 8010c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010c8e:	2300      	movs	r3, #0
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	3714      	adds	r7, #20
 8010c94:	46bd      	mov	sp, r7
 8010c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9a:	4770      	bx	lr
 8010c9c:	40012c00 	.word	0x40012c00
 8010ca0:	40013400 	.word	0x40013400
 8010ca4:	40015000 	.word	0x40015000
 8010ca8:	40000400 	.word	0x40000400
 8010cac:	40000800 	.word	0x40000800
 8010cb0:	40014000 	.word	0x40014000

08010cb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010cb4:	b480      	push	{r7}
 8010cb6:	b085      	sub	sp, #20
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
 8010cbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010cc8:	2b01      	cmp	r3, #1
 8010cca:	d101      	bne.n	8010cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010ccc:	2302      	movs	r3, #2
 8010cce:	e096      	b.n	8010dfe <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	2201      	movs	r2, #1
 8010cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	68db      	ldr	r3, [r3, #12]
 8010ce2:	4313      	orrs	r3, r2
 8010ce4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	689b      	ldr	r3, [r3, #8]
 8010cf0:	4313      	orrs	r3, r2
 8010cf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8010cfa:	683b      	ldr	r3, [r7, #0]
 8010cfc:	685b      	ldr	r3, [r3, #4]
 8010cfe:	4313      	orrs	r3, r2
 8010d00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8010d08:	683b      	ldr	r3, [r7, #0]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	4313      	orrs	r3, r2
 8010d0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010d16:	683b      	ldr	r3, [r7, #0]
 8010d18:	691b      	ldr	r3, [r3, #16]
 8010d1a:	4313      	orrs	r3, r2
 8010d1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8010d24:	683b      	ldr	r3, [r7, #0]
 8010d26:	695b      	ldr	r3, [r3, #20]
 8010d28:	4313      	orrs	r3, r2
 8010d2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8010d32:	683b      	ldr	r3, [r7, #0]
 8010d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d36:	4313      	orrs	r3, r2
 8010d38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8010d40:	683b      	ldr	r3, [r7, #0]
 8010d42:	699b      	ldr	r3, [r3, #24]
 8010d44:	041b      	lsls	r3, r3, #16
 8010d46:	4313      	orrs	r3, r2
 8010d48:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	4a2f      	ldr	r2, [pc, #188]	; (8010e0c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8010d50:	4293      	cmp	r3, r2
 8010d52:	d009      	beq.n	8010d68 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	4a2d      	ldr	r2, [pc, #180]	; (8010e10 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	d004      	beq.n	8010d68 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	4a2c      	ldr	r2, [pc, #176]	; (8010e14 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8010d64:	4293      	cmp	r3, r2
 8010d66:	d106      	bne.n	8010d76 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8010d6e:	683b      	ldr	r3, [r7, #0]
 8010d70:	69db      	ldr	r3, [r3, #28]
 8010d72:	4313      	orrs	r3, r2
 8010d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	4a24      	ldr	r2, [pc, #144]	; (8010e0c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8010d7c:	4293      	cmp	r3, r2
 8010d7e:	d009      	beq.n	8010d94 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	4a22      	ldr	r2, [pc, #136]	; (8010e10 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8010d86:	4293      	cmp	r3, r2
 8010d88:	d004      	beq.n	8010d94 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	4a21      	ldr	r2, [pc, #132]	; (8010e14 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8010d90:	4293      	cmp	r3, r2
 8010d92:	d12b      	bne.n	8010dec <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d9e:	051b      	lsls	r3, r3, #20
 8010da0:	4313      	orrs	r3, r2
 8010da2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8010daa:	683b      	ldr	r3, [r7, #0]
 8010dac:	6a1b      	ldr	r3, [r3, #32]
 8010dae:	4313      	orrs	r3, r2
 8010db0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8010db8:	683b      	ldr	r3, [r7, #0]
 8010dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dbc:	4313      	orrs	r3, r2
 8010dbe:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	4a11      	ldr	r2, [pc, #68]	; (8010e0c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8010dc6:	4293      	cmp	r3, r2
 8010dc8:	d009      	beq.n	8010dde <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	4a10      	ldr	r2, [pc, #64]	; (8010e10 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8010dd0:	4293      	cmp	r3, r2
 8010dd2:	d004      	beq.n	8010dde <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	4a0e      	ldr	r2, [pc, #56]	; (8010e14 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8010dda:	4293      	cmp	r3, r2
 8010ddc:	d106      	bne.n	8010dec <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de8:	4313      	orrs	r3, r2
 8010dea:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	68fa      	ldr	r2, [r7, #12]
 8010df2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	2200      	movs	r2, #0
 8010df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010dfc:	2300      	movs	r3, #0
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3714      	adds	r7, #20
 8010e02:	46bd      	mov	sp, r7
 8010e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e08:	4770      	bx	lr
 8010e0a:	bf00      	nop
 8010e0c:	40012c00 	.word	0x40012c00
 8010e10:	40013400 	.word	0x40013400
 8010e14:	40015000 	.word	0x40015000

08010e18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010e18:	b480      	push	{r7}
 8010e1a:	b083      	sub	sp, #12
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010e20:	bf00      	nop
 8010e22:	370c      	adds	r7, #12
 8010e24:	46bd      	mov	sp, r7
 8010e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e2a:	4770      	bx	lr

08010e2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010e2c:	b480      	push	{r7}
 8010e2e:	b083      	sub	sp, #12
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010e34:	bf00      	nop
 8010e36:	370c      	adds	r7, #12
 8010e38:	46bd      	mov	sp, r7
 8010e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e3e:	4770      	bx	lr

08010e40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010e40:	b480      	push	{r7}
 8010e42:	b083      	sub	sp, #12
 8010e44:	af00      	add	r7, sp, #0
 8010e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010e48:	bf00      	nop
 8010e4a:	370c      	adds	r7, #12
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e52:	4770      	bx	lr

08010e54 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8010e54:	b480      	push	{r7}
 8010e56:	b083      	sub	sp, #12
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8010e5c:	bf00      	nop
 8010e5e:	370c      	adds	r7, #12
 8010e60:	46bd      	mov	sp, r7
 8010e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e66:	4770      	bx	lr

08010e68 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8010e68:	b480      	push	{r7}
 8010e6a:	b083      	sub	sp, #12
 8010e6c:	af00      	add	r7, sp, #0
 8010e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8010e70:	bf00      	nop
 8010e72:	370c      	adds	r7, #12
 8010e74:	46bd      	mov	sp, r7
 8010e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e7a:	4770      	bx	lr

08010e7c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8010e7c:	b480      	push	{r7}
 8010e7e:	b083      	sub	sp, #12
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8010e84:	bf00      	nop
 8010e86:	370c      	adds	r7, #12
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e8e:	4770      	bx	lr

08010e90 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8010e90:	b480      	push	{r7}
 8010e92:	b083      	sub	sp, #12
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8010e98:	bf00      	nop
 8010e9a:	370c      	adds	r7, #12
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea2:	4770      	bx	lr

08010ea4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b082      	sub	sp, #8
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d101      	bne.n	8010eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	e042      	b.n	8010f3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d106      	bne.n	8010ece <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	2200      	movs	r2, #0
 8010ec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010ec8:	6878      	ldr	r0, [r7, #4]
 8010eca:	f7f9 fd53 	bl	800a974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2224      	movs	r2, #36	; 0x24
 8010ed2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	681a      	ldr	r2, [r3, #0]
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	f022 0201 	bic.w	r2, r2, #1
 8010ee4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010ee6:	6878      	ldr	r0, [r7, #4]
 8010ee8:	f000 f8c2 	bl	8011070 <UART_SetConfig>
 8010eec:	4603      	mov	r3, r0
 8010eee:	2b01      	cmp	r3, #1
 8010ef0:	d101      	bne.n	8010ef6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8010ef2:	2301      	movs	r3, #1
 8010ef4:	e022      	b.n	8010f3c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d002      	beq.n	8010f04 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010efe:	6878      	ldr	r0, [r7, #4]
 8010f00:	f000 fbb2 	bl	8011668 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	685a      	ldr	r2, [r3, #4]
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010f12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	689a      	ldr	r2, [r3, #8]
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010f22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	681a      	ldr	r2, [r3, #0]
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	f042 0201 	orr.w	r2, r2, #1
 8010f32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f000 fc39 	bl	80117ac <UART_CheckIdleState>
 8010f3a:	4603      	mov	r3, r0
}
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	3708      	adds	r7, #8
 8010f40:	46bd      	mov	sp, r7
 8010f42:	bd80      	pop	{r7, pc}

08010f44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b08a      	sub	sp, #40	; 0x28
 8010f48:	af02      	add	r7, sp, #8
 8010f4a:	60f8      	str	r0, [r7, #12]
 8010f4c:	60b9      	str	r1, [r7, #8]
 8010f4e:	603b      	str	r3, [r7, #0]
 8010f50:	4613      	mov	r3, r2
 8010f52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010f5a:	2b20      	cmp	r3, #32
 8010f5c:	f040 8083 	bne.w	8011066 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8010f60:	68bb      	ldr	r3, [r7, #8]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d002      	beq.n	8010f6c <HAL_UART_Transmit+0x28>
 8010f66:	88fb      	ldrh	r3, [r7, #6]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d101      	bne.n	8010f70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8010f6c:	2301      	movs	r3, #1
 8010f6e:	e07b      	b.n	8011068 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010f76:	2b01      	cmp	r3, #1
 8010f78:	d101      	bne.n	8010f7e <HAL_UART_Transmit+0x3a>
 8010f7a:	2302      	movs	r3, #2
 8010f7c:	e074      	b.n	8011068 <HAL_UART_Transmit+0x124>
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	2201      	movs	r2, #1
 8010f82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	2200      	movs	r2, #0
 8010f8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	2221      	movs	r2, #33	; 0x21
 8010f92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010f96:	f7f9 fdd3 	bl	800ab40 <HAL_GetTick>
 8010f9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	88fa      	ldrh	r2, [r7, #6]
 8010fa0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	88fa      	ldrh	r2, [r7, #6]
 8010fa8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	689b      	ldr	r3, [r3, #8]
 8010fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010fb4:	d108      	bne.n	8010fc8 <HAL_UART_Transmit+0x84>
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	691b      	ldr	r3, [r3, #16]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d104      	bne.n	8010fc8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	61bb      	str	r3, [r7, #24]
 8010fc6:	e003      	b.n	8010fd0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8010fc8:	68bb      	ldr	r3, [r7, #8]
 8010fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010fcc:	2300      	movs	r3, #0
 8010fce:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8010fd8:	e02c      	b.n	8011034 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	9300      	str	r3, [sp, #0]
 8010fde:	697b      	ldr	r3, [r7, #20]
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	2180      	movs	r1, #128	; 0x80
 8010fe4:	68f8      	ldr	r0, [r7, #12]
 8010fe6:	f000 fc2c 	bl	8011842 <UART_WaitOnFlagUntilTimeout>
 8010fea:	4603      	mov	r3, r0
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d001      	beq.n	8010ff4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8010ff0:	2303      	movs	r3, #3
 8010ff2:	e039      	b.n	8011068 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8010ff4:	69fb      	ldr	r3, [r7, #28]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d10b      	bne.n	8011012 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010ffa:	69bb      	ldr	r3, [r7, #24]
 8010ffc:	881b      	ldrh	r3, [r3, #0]
 8010ffe:	461a      	mov	r2, r3
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011008:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 801100a:	69bb      	ldr	r3, [r7, #24]
 801100c:	3302      	adds	r3, #2
 801100e:	61bb      	str	r3, [r7, #24]
 8011010:	e007      	b.n	8011022 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8011012:	69fb      	ldr	r3, [r7, #28]
 8011014:	781a      	ldrb	r2, [r3, #0]
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 801101c:	69fb      	ldr	r3, [r7, #28]
 801101e:	3301      	adds	r3, #1
 8011020:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8011028:	b29b      	uxth	r3, r3
 801102a:	3b01      	subs	r3, #1
 801102c:	b29a      	uxth	r2, r3
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801103a:	b29b      	uxth	r3, r3
 801103c:	2b00      	cmp	r3, #0
 801103e:	d1cc      	bne.n	8010fda <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	9300      	str	r3, [sp, #0]
 8011044:	697b      	ldr	r3, [r7, #20]
 8011046:	2200      	movs	r2, #0
 8011048:	2140      	movs	r1, #64	; 0x40
 801104a:	68f8      	ldr	r0, [r7, #12]
 801104c:	f000 fbf9 	bl	8011842 <UART_WaitOnFlagUntilTimeout>
 8011050:	4603      	mov	r3, r0
 8011052:	2b00      	cmp	r3, #0
 8011054:	d001      	beq.n	801105a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8011056:	2303      	movs	r3, #3
 8011058:	e006      	b.n	8011068 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	2220      	movs	r2, #32
 801105e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8011062:	2300      	movs	r3, #0
 8011064:	e000      	b.n	8011068 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8011066:	2302      	movs	r3, #2
  }
}
 8011068:	4618      	mov	r0, r3
 801106a:	3720      	adds	r7, #32
 801106c:	46bd      	mov	sp, r7
 801106e:	bd80      	pop	{r7, pc}

08011070 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011070:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011074:	b08c      	sub	sp, #48	; 0x30
 8011076:	af00      	add	r7, sp, #0
 8011078:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801107a:	2300      	movs	r3, #0
 801107c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011080:	697b      	ldr	r3, [r7, #20]
 8011082:	689a      	ldr	r2, [r3, #8]
 8011084:	697b      	ldr	r3, [r7, #20]
 8011086:	691b      	ldr	r3, [r3, #16]
 8011088:	431a      	orrs	r2, r3
 801108a:	697b      	ldr	r3, [r7, #20]
 801108c:	695b      	ldr	r3, [r3, #20]
 801108e:	431a      	orrs	r2, r3
 8011090:	697b      	ldr	r3, [r7, #20]
 8011092:	69db      	ldr	r3, [r3, #28]
 8011094:	4313      	orrs	r3, r2
 8011096:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011098:	697b      	ldr	r3, [r7, #20]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	681a      	ldr	r2, [r3, #0]
 801109e:	4baa      	ldr	r3, [pc, #680]	; (8011348 <UART_SetConfig+0x2d8>)
 80110a0:	4013      	ands	r3, r2
 80110a2:	697a      	ldr	r2, [r7, #20]
 80110a4:	6812      	ldr	r2, [r2, #0]
 80110a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80110a8:	430b      	orrs	r3, r1
 80110aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80110ac:	697b      	ldr	r3, [r7, #20]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	685b      	ldr	r3, [r3, #4]
 80110b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80110b6:	697b      	ldr	r3, [r7, #20]
 80110b8:	68da      	ldr	r2, [r3, #12]
 80110ba:	697b      	ldr	r3, [r7, #20]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	430a      	orrs	r2, r1
 80110c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80110c2:	697b      	ldr	r3, [r7, #20]
 80110c4:	699b      	ldr	r3, [r3, #24]
 80110c6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	4a9f      	ldr	r2, [pc, #636]	; (801134c <UART_SetConfig+0x2dc>)
 80110ce:	4293      	cmp	r3, r2
 80110d0:	d004      	beq.n	80110dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	6a1b      	ldr	r3, [r3, #32]
 80110d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80110d8:	4313      	orrs	r3, r2
 80110da:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80110dc:	697b      	ldr	r3, [r7, #20]
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	689b      	ldr	r3, [r3, #8]
 80110e2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80110e6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80110ea:	697a      	ldr	r2, [r7, #20]
 80110ec:	6812      	ldr	r2, [r2, #0]
 80110ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80110f0:	430b      	orrs	r3, r1
 80110f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80110f4:	697b      	ldr	r3, [r7, #20]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110fa:	f023 010f 	bic.w	r1, r3, #15
 80110fe:	697b      	ldr	r3, [r7, #20]
 8011100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011102:	697b      	ldr	r3, [r7, #20]
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	430a      	orrs	r2, r1
 8011108:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801110a:	697b      	ldr	r3, [r7, #20]
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	4a90      	ldr	r2, [pc, #576]	; (8011350 <UART_SetConfig+0x2e0>)
 8011110:	4293      	cmp	r3, r2
 8011112:	d125      	bne.n	8011160 <UART_SetConfig+0xf0>
 8011114:	4b8f      	ldr	r3, [pc, #572]	; (8011354 <UART_SetConfig+0x2e4>)
 8011116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801111a:	f003 0303 	and.w	r3, r3, #3
 801111e:	2b03      	cmp	r3, #3
 8011120:	d81a      	bhi.n	8011158 <UART_SetConfig+0xe8>
 8011122:	a201      	add	r2, pc, #4	; (adr r2, 8011128 <UART_SetConfig+0xb8>)
 8011124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011128:	08011139 	.word	0x08011139
 801112c:	08011149 	.word	0x08011149
 8011130:	08011141 	.word	0x08011141
 8011134:	08011151 	.word	0x08011151
 8011138:	2301      	movs	r3, #1
 801113a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801113e:	e116      	b.n	801136e <UART_SetConfig+0x2fe>
 8011140:	2302      	movs	r3, #2
 8011142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011146:	e112      	b.n	801136e <UART_SetConfig+0x2fe>
 8011148:	2304      	movs	r3, #4
 801114a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801114e:	e10e      	b.n	801136e <UART_SetConfig+0x2fe>
 8011150:	2308      	movs	r3, #8
 8011152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011156:	e10a      	b.n	801136e <UART_SetConfig+0x2fe>
 8011158:	2310      	movs	r3, #16
 801115a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801115e:	e106      	b.n	801136e <UART_SetConfig+0x2fe>
 8011160:	697b      	ldr	r3, [r7, #20]
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	4a7c      	ldr	r2, [pc, #496]	; (8011358 <UART_SetConfig+0x2e8>)
 8011166:	4293      	cmp	r3, r2
 8011168:	d138      	bne.n	80111dc <UART_SetConfig+0x16c>
 801116a:	4b7a      	ldr	r3, [pc, #488]	; (8011354 <UART_SetConfig+0x2e4>)
 801116c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011170:	f003 030c 	and.w	r3, r3, #12
 8011174:	2b0c      	cmp	r3, #12
 8011176:	d82d      	bhi.n	80111d4 <UART_SetConfig+0x164>
 8011178:	a201      	add	r2, pc, #4	; (adr r2, 8011180 <UART_SetConfig+0x110>)
 801117a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801117e:	bf00      	nop
 8011180:	080111b5 	.word	0x080111b5
 8011184:	080111d5 	.word	0x080111d5
 8011188:	080111d5 	.word	0x080111d5
 801118c:	080111d5 	.word	0x080111d5
 8011190:	080111c5 	.word	0x080111c5
 8011194:	080111d5 	.word	0x080111d5
 8011198:	080111d5 	.word	0x080111d5
 801119c:	080111d5 	.word	0x080111d5
 80111a0:	080111bd 	.word	0x080111bd
 80111a4:	080111d5 	.word	0x080111d5
 80111a8:	080111d5 	.word	0x080111d5
 80111ac:	080111d5 	.word	0x080111d5
 80111b0:	080111cd 	.word	0x080111cd
 80111b4:	2300      	movs	r3, #0
 80111b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80111ba:	e0d8      	b.n	801136e <UART_SetConfig+0x2fe>
 80111bc:	2302      	movs	r3, #2
 80111be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80111c2:	e0d4      	b.n	801136e <UART_SetConfig+0x2fe>
 80111c4:	2304      	movs	r3, #4
 80111c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80111ca:	e0d0      	b.n	801136e <UART_SetConfig+0x2fe>
 80111cc:	2308      	movs	r3, #8
 80111ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80111d2:	e0cc      	b.n	801136e <UART_SetConfig+0x2fe>
 80111d4:	2310      	movs	r3, #16
 80111d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80111da:	e0c8      	b.n	801136e <UART_SetConfig+0x2fe>
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	4a5e      	ldr	r2, [pc, #376]	; (801135c <UART_SetConfig+0x2ec>)
 80111e2:	4293      	cmp	r3, r2
 80111e4:	d125      	bne.n	8011232 <UART_SetConfig+0x1c2>
 80111e6:	4b5b      	ldr	r3, [pc, #364]	; (8011354 <UART_SetConfig+0x2e4>)
 80111e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80111ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80111f0:	2b30      	cmp	r3, #48	; 0x30
 80111f2:	d016      	beq.n	8011222 <UART_SetConfig+0x1b2>
 80111f4:	2b30      	cmp	r3, #48	; 0x30
 80111f6:	d818      	bhi.n	801122a <UART_SetConfig+0x1ba>
 80111f8:	2b20      	cmp	r3, #32
 80111fa:	d00a      	beq.n	8011212 <UART_SetConfig+0x1a2>
 80111fc:	2b20      	cmp	r3, #32
 80111fe:	d814      	bhi.n	801122a <UART_SetConfig+0x1ba>
 8011200:	2b00      	cmp	r3, #0
 8011202:	d002      	beq.n	801120a <UART_SetConfig+0x19a>
 8011204:	2b10      	cmp	r3, #16
 8011206:	d008      	beq.n	801121a <UART_SetConfig+0x1aa>
 8011208:	e00f      	b.n	801122a <UART_SetConfig+0x1ba>
 801120a:	2300      	movs	r3, #0
 801120c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011210:	e0ad      	b.n	801136e <UART_SetConfig+0x2fe>
 8011212:	2302      	movs	r3, #2
 8011214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011218:	e0a9      	b.n	801136e <UART_SetConfig+0x2fe>
 801121a:	2304      	movs	r3, #4
 801121c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011220:	e0a5      	b.n	801136e <UART_SetConfig+0x2fe>
 8011222:	2308      	movs	r3, #8
 8011224:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011228:	e0a1      	b.n	801136e <UART_SetConfig+0x2fe>
 801122a:	2310      	movs	r3, #16
 801122c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011230:	e09d      	b.n	801136e <UART_SetConfig+0x2fe>
 8011232:	697b      	ldr	r3, [r7, #20]
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	4a4a      	ldr	r2, [pc, #296]	; (8011360 <UART_SetConfig+0x2f0>)
 8011238:	4293      	cmp	r3, r2
 801123a:	d125      	bne.n	8011288 <UART_SetConfig+0x218>
 801123c:	4b45      	ldr	r3, [pc, #276]	; (8011354 <UART_SetConfig+0x2e4>)
 801123e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011242:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8011246:	2bc0      	cmp	r3, #192	; 0xc0
 8011248:	d016      	beq.n	8011278 <UART_SetConfig+0x208>
 801124a:	2bc0      	cmp	r3, #192	; 0xc0
 801124c:	d818      	bhi.n	8011280 <UART_SetConfig+0x210>
 801124e:	2b80      	cmp	r3, #128	; 0x80
 8011250:	d00a      	beq.n	8011268 <UART_SetConfig+0x1f8>
 8011252:	2b80      	cmp	r3, #128	; 0x80
 8011254:	d814      	bhi.n	8011280 <UART_SetConfig+0x210>
 8011256:	2b00      	cmp	r3, #0
 8011258:	d002      	beq.n	8011260 <UART_SetConfig+0x1f0>
 801125a:	2b40      	cmp	r3, #64	; 0x40
 801125c:	d008      	beq.n	8011270 <UART_SetConfig+0x200>
 801125e:	e00f      	b.n	8011280 <UART_SetConfig+0x210>
 8011260:	2300      	movs	r3, #0
 8011262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011266:	e082      	b.n	801136e <UART_SetConfig+0x2fe>
 8011268:	2302      	movs	r3, #2
 801126a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801126e:	e07e      	b.n	801136e <UART_SetConfig+0x2fe>
 8011270:	2304      	movs	r3, #4
 8011272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011276:	e07a      	b.n	801136e <UART_SetConfig+0x2fe>
 8011278:	2308      	movs	r3, #8
 801127a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801127e:	e076      	b.n	801136e <UART_SetConfig+0x2fe>
 8011280:	2310      	movs	r3, #16
 8011282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011286:	e072      	b.n	801136e <UART_SetConfig+0x2fe>
 8011288:	697b      	ldr	r3, [r7, #20]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	4a35      	ldr	r2, [pc, #212]	; (8011364 <UART_SetConfig+0x2f4>)
 801128e:	4293      	cmp	r3, r2
 8011290:	d12a      	bne.n	80112e8 <UART_SetConfig+0x278>
 8011292:	4b30      	ldr	r3, [pc, #192]	; (8011354 <UART_SetConfig+0x2e4>)
 8011294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011298:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801129c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80112a0:	d01a      	beq.n	80112d8 <UART_SetConfig+0x268>
 80112a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80112a6:	d81b      	bhi.n	80112e0 <UART_SetConfig+0x270>
 80112a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80112ac:	d00c      	beq.n	80112c8 <UART_SetConfig+0x258>
 80112ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80112b2:	d815      	bhi.n	80112e0 <UART_SetConfig+0x270>
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d003      	beq.n	80112c0 <UART_SetConfig+0x250>
 80112b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80112bc:	d008      	beq.n	80112d0 <UART_SetConfig+0x260>
 80112be:	e00f      	b.n	80112e0 <UART_SetConfig+0x270>
 80112c0:	2300      	movs	r3, #0
 80112c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80112c6:	e052      	b.n	801136e <UART_SetConfig+0x2fe>
 80112c8:	2302      	movs	r3, #2
 80112ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80112ce:	e04e      	b.n	801136e <UART_SetConfig+0x2fe>
 80112d0:	2304      	movs	r3, #4
 80112d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80112d6:	e04a      	b.n	801136e <UART_SetConfig+0x2fe>
 80112d8:	2308      	movs	r3, #8
 80112da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80112de:	e046      	b.n	801136e <UART_SetConfig+0x2fe>
 80112e0:	2310      	movs	r3, #16
 80112e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80112e6:	e042      	b.n	801136e <UART_SetConfig+0x2fe>
 80112e8:	697b      	ldr	r3, [r7, #20]
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	4a17      	ldr	r2, [pc, #92]	; (801134c <UART_SetConfig+0x2dc>)
 80112ee:	4293      	cmp	r3, r2
 80112f0:	d13a      	bne.n	8011368 <UART_SetConfig+0x2f8>
 80112f2:	4b18      	ldr	r3, [pc, #96]	; (8011354 <UART_SetConfig+0x2e4>)
 80112f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80112f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80112fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8011300:	d01a      	beq.n	8011338 <UART_SetConfig+0x2c8>
 8011302:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8011306:	d81b      	bhi.n	8011340 <UART_SetConfig+0x2d0>
 8011308:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801130c:	d00c      	beq.n	8011328 <UART_SetConfig+0x2b8>
 801130e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011312:	d815      	bhi.n	8011340 <UART_SetConfig+0x2d0>
 8011314:	2b00      	cmp	r3, #0
 8011316:	d003      	beq.n	8011320 <UART_SetConfig+0x2b0>
 8011318:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801131c:	d008      	beq.n	8011330 <UART_SetConfig+0x2c0>
 801131e:	e00f      	b.n	8011340 <UART_SetConfig+0x2d0>
 8011320:	2300      	movs	r3, #0
 8011322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011326:	e022      	b.n	801136e <UART_SetConfig+0x2fe>
 8011328:	2302      	movs	r3, #2
 801132a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801132e:	e01e      	b.n	801136e <UART_SetConfig+0x2fe>
 8011330:	2304      	movs	r3, #4
 8011332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011336:	e01a      	b.n	801136e <UART_SetConfig+0x2fe>
 8011338:	2308      	movs	r3, #8
 801133a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801133e:	e016      	b.n	801136e <UART_SetConfig+0x2fe>
 8011340:	2310      	movs	r3, #16
 8011342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8011346:	e012      	b.n	801136e <UART_SetConfig+0x2fe>
 8011348:	cfff69f3 	.word	0xcfff69f3
 801134c:	40008000 	.word	0x40008000
 8011350:	40013800 	.word	0x40013800
 8011354:	40021000 	.word	0x40021000
 8011358:	40004400 	.word	0x40004400
 801135c:	40004800 	.word	0x40004800
 8011360:	40004c00 	.word	0x40004c00
 8011364:	40005000 	.word	0x40005000
 8011368:	2310      	movs	r3, #16
 801136a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	4aae      	ldr	r2, [pc, #696]	; (801162c <UART_SetConfig+0x5bc>)
 8011374:	4293      	cmp	r3, r2
 8011376:	f040 8097 	bne.w	80114a8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801137a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801137e:	2b08      	cmp	r3, #8
 8011380:	d823      	bhi.n	80113ca <UART_SetConfig+0x35a>
 8011382:	a201      	add	r2, pc, #4	; (adr r2, 8011388 <UART_SetConfig+0x318>)
 8011384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011388:	080113ad 	.word	0x080113ad
 801138c:	080113cb 	.word	0x080113cb
 8011390:	080113b5 	.word	0x080113b5
 8011394:	080113cb 	.word	0x080113cb
 8011398:	080113bb 	.word	0x080113bb
 801139c:	080113cb 	.word	0x080113cb
 80113a0:	080113cb 	.word	0x080113cb
 80113a4:	080113cb 	.word	0x080113cb
 80113a8:	080113c3 	.word	0x080113c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80113ac:	f7fd f8b4 	bl	800e518 <HAL_RCC_GetPCLK1Freq>
 80113b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80113b2:	e010      	b.n	80113d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80113b4:	4b9e      	ldr	r3, [pc, #632]	; (8011630 <UART_SetConfig+0x5c0>)
 80113b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80113b8:	e00d      	b.n	80113d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80113ba:	f7fd f841 	bl	800e440 <HAL_RCC_GetSysClockFreq>
 80113be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80113c0:	e009      	b.n	80113d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80113c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80113c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80113c8:	e005      	b.n	80113d6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80113ca:	2300      	movs	r3, #0
 80113cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80113ce:	2301      	movs	r3, #1
 80113d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80113d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80113d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113d8:	2b00      	cmp	r3, #0
 80113da:	f000 8130 	beq.w	801163e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80113de:	697b      	ldr	r3, [r7, #20]
 80113e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113e2:	4a94      	ldr	r2, [pc, #592]	; (8011634 <UART_SetConfig+0x5c4>)
 80113e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80113e8:	461a      	mov	r2, r3
 80113ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80113f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80113f2:	697b      	ldr	r3, [r7, #20]
 80113f4:	685a      	ldr	r2, [r3, #4]
 80113f6:	4613      	mov	r3, r2
 80113f8:	005b      	lsls	r3, r3, #1
 80113fa:	4413      	add	r3, r2
 80113fc:	69ba      	ldr	r2, [r7, #24]
 80113fe:	429a      	cmp	r2, r3
 8011400:	d305      	bcc.n	801140e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011402:	697b      	ldr	r3, [r7, #20]
 8011404:	685b      	ldr	r3, [r3, #4]
 8011406:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011408:	69ba      	ldr	r2, [r7, #24]
 801140a:	429a      	cmp	r2, r3
 801140c:	d903      	bls.n	8011416 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 801140e:	2301      	movs	r3, #1
 8011410:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8011414:	e113      	b.n	801163e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011418:	2200      	movs	r2, #0
 801141a:	60bb      	str	r3, [r7, #8]
 801141c:	60fa      	str	r2, [r7, #12]
 801141e:	697b      	ldr	r3, [r7, #20]
 8011420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011422:	4a84      	ldr	r2, [pc, #528]	; (8011634 <UART_SetConfig+0x5c4>)
 8011424:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011428:	b29b      	uxth	r3, r3
 801142a:	2200      	movs	r2, #0
 801142c:	603b      	str	r3, [r7, #0]
 801142e:	607a      	str	r2, [r7, #4]
 8011430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011434:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011438:	f7ef fc2e 	bl	8000c98 <__aeabi_uldivmod>
 801143c:	4602      	mov	r2, r0
 801143e:	460b      	mov	r3, r1
 8011440:	4610      	mov	r0, r2
 8011442:	4619      	mov	r1, r3
 8011444:	f04f 0200 	mov.w	r2, #0
 8011448:	f04f 0300 	mov.w	r3, #0
 801144c:	020b      	lsls	r3, r1, #8
 801144e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011452:	0202      	lsls	r2, r0, #8
 8011454:	6979      	ldr	r1, [r7, #20]
 8011456:	6849      	ldr	r1, [r1, #4]
 8011458:	0849      	lsrs	r1, r1, #1
 801145a:	2000      	movs	r0, #0
 801145c:	460c      	mov	r4, r1
 801145e:	4605      	mov	r5, r0
 8011460:	eb12 0804 	adds.w	r8, r2, r4
 8011464:	eb43 0905 	adc.w	r9, r3, r5
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	685b      	ldr	r3, [r3, #4]
 801146c:	2200      	movs	r2, #0
 801146e:	469a      	mov	sl, r3
 8011470:	4693      	mov	fp, r2
 8011472:	4652      	mov	r2, sl
 8011474:	465b      	mov	r3, fp
 8011476:	4640      	mov	r0, r8
 8011478:	4649      	mov	r1, r9
 801147a:	f7ef fc0d 	bl	8000c98 <__aeabi_uldivmod>
 801147e:	4602      	mov	r2, r0
 8011480:	460b      	mov	r3, r1
 8011482:	4613      	mov	r3, r2
 8011484:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011486:	6a3b      	ldr	r3, [r7, #32]
 8011488:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801148c:	d308      	bcc.n	80114a0 <UART_SetConfig+0x430>
 801148e:	6a3b      	ldr	r3, [r7, #32]
 8011490:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011494:	d204      	bcs.n	80114a0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	6a3a      	ldr	r2, [r7, #32]
 801149c:	60da      	str	r2, [r3, #12]
 801149e:	e0ce      	b.n	801163e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80114a0:	2301      	movs	r3, #1
 80114a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80114a6:	e0ca      	b.n	801163e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80114a8:	697b      	ldr	r3, [r7, #20]
 80114aa:	69db      	ldr	r3, [r3, #28]
 80114ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80114b0:	d166      	bne.n	8011580 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80114b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80114b6:	2b08      	cmp	r3, #8
 80114b8:	d827      	bhi.n	801150a <UART_SetConfig+0x49a>
 80114ba:	a201      	add	r2, pc, #4	; (adr r2, 80114c0 <UART_SetConfig+0x450>)
 80114bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114c0:	080114e5 	.word	0x080114e5
 80114c4:	080114ed 	.word	0x080114ed
 80114c8:	080114f5 	.word	0x080114f5
 80114cc:	0801150b 	.word	0x0801150b
 80114d0:	080114fb 	.word	0x080114fb
 80114d4:	0801150b 	.word	0x0801150b
 80114d8:	0801150b 	.word	0x0801150b
 80114dc:	0801150b 	.word	0x0801150b
 80114e0:	08011503 	.word	0x08011503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80114e4:	f7fd f818 	bl	800e518 <HAL_RCC_GetPCLK1Freq>
 80114e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80114ea:	e014      	b.n	8011516 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80114ec:	f7fd f82a 	bl	800e544 <HAL_RCC_GetPCLK2Freq>
 80114f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80114f2:	e010      	b.n	8011516 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80114f4:	4b4e      	ldr	r3, [pc, #312]	; (8011630 <UART_SetConfig+0x5c0>)
 80114f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80114f8:	e00d      	b.n	8011516 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80114fa:	f7fc ffa1 	bl	800e440 <HAL_RCC_GetSysClockFreq>
 80114fe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011500:	e009      	b.n	8011516 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011506:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011508:	e005      	b.n	8011516 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 801150a:	2300      	movs	r3, #0
 801150c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 801150e:	2301      	movs	r3, #1
 8011510:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8011514:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011518:	2b00      	cmp	r3, #0
 801151a:	f000 8090 	beq.w	801163e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801151e:	697b      	ldr	r3, [r7, #20]
 8011520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011522:	4a44      	ldr	r2, [pc, #272]	; (8011634 <UART_SetConfig+0x5c4>)
 8011524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011528:	461a      	mov	r2, r3
 801152a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801152c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011530:	005a      	lsls	r2, r3, #1
 8011532:	697b      	ldr	r3, [r7, #20]
 8011534:	685b      	ldr	r3, [r3, #4]
 8011536:	085b      	lsrs	r3, r3, #1
 8011538:	441a      	add	r2, r3
 801153a:	697b      	ldr	r3, [r7, #20]
 801153c:	685b      	ldr	r3, [r3, #4]
 801153e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011542:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011544:	6a3b      	ldr	r3, [r7, #32]
 8011546:	2b0f      	cmp	r3, #15
 8011548:	d916      	bls.n	8011578 <UART_SetConfig+0x508>
 801154a:	6a3b      	ldr	r3, [r7, #32]
 801154c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011550:	d212      	bcs.n	8011578 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011552:	6a3b      	ldr	r3, [r7, #32]
 8011554:	b29b      	uxth	r3, r3
 8011556:	f023 030f 	bic.w	r3, r3, #15
 801155a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801155c:	6a3b      	ldr	r3, [r7, #32]
 801155e:	085b      	lsrs	r3, r3, #1
 8011560:	b29b      	uxth	r3, r3
 8011562:	f003 0307 	and.w	r3, r3, #7
 8011566:	b29a      	uxth	r2, r3
 8011568:	8bfb      	ldrh	r3, [r7, #30]
 801156a:	4313      	orrs	r3, r2
 801156c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801156e:	697b      	ldr	r3, [r7, #20]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	8bfa      	ldrh	r2, [r7, #30]
 8011574:	60da      	str	r2, [r3, #12]
 8011576:	e062      	b.n	801163e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8011578:	2301      	movs	r3, #1
 801157a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 801157e:	e05e      	b.n	801163e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011580:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011584:	2b08      	cmp	r3, #8
 8011586:	d828      	bhi.n	80115da <UART_SetConfig+0x56a>
 8011588:	a201      	add	r2, pc, #4	; (adr r2, 8011590 <UART_SetConfig+0x520>)
 801158a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801158e:	bf00      	nop
 8011590:	080115b5 	.word	0x080115b5
 8011594:	080115bd 	.word	0x080115bd
 8011598:	080115c5 	.word	0x080115c5
 801159c:	080115db 	.word	0x080115db
 80115a0:	080115cb 	.word	0x080115cb
 80115a4:	080115db 	.word	0x080115db
 80115a8:	080115db 	.word	0x080115db
 80115ac:	080115db 	.word	0x080115db
 80115b0:	080115d3 	.word	0x080115d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80115b4:	f7fc ffb0 	bl	800e518 <HAL_RCC_GetPCLK1Freq>
 80115b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80115ba:	e014      	b.n	80115e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80115bc:	f7fc ffc2 	bl	800e544 <HAL_RCC_GetPCLK2Freq>
 80115c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80115c2:	e010      	b.n	80115e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80115c4:	4b1a      	ldr	r3, [pc, #104]	; (8011630 <UART_SetConfig+0x5c0>)
 80115c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80115c8:	e00d      	b.n	80115e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80115ca:	f7fc ff39 	bl	800e440 <HAL_RCC_GetSysClockFreq>
 80115ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80115d0:	e009      	b.n	80115e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80115d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80115d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80115d8:	e005      	b.n	80115e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80115da:	2300      	movs	r3, #0
 80115dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80115de:	2301      	movs	r3, #1
 80115e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80115e4:	bf00      	nop
    }

    if (pclk != 0U)
 80115e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d028      	beq.n	801163e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115f0:	4a10      	ldr	r2, [pc, #64]	; (8011634 <UART_SetConfig+0x5c4>)
 80115f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80115f6:	461a      	mov	r2, r3
 80115f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80115fe:	697b      	ldr	r3, [r7, #20]
 8011600:	685b      	ldr	r3, [r3, #4]
 8011602:	085b      	lsrs	r3, r3, #1
 8011604:	441a      	add	r2, r3
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	685b      	ldr	r3, [r3, #4]
 801160a:	fbb2 f3f3 	udiv	r3, r2, r3
 801160e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011610:	6a3b      	ldr	r3, [r7, #32]
 8011612:	2b0f      	cmp	r3, #15
 8011614:	d910      	bls.n	8011638 <UART_SetConfig+0x5c8>
 8011616:	6a3b      	ldr	r3, [r7, #32]
 8011618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801161c:	d20c      	bcs.n	8011638 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801161e:	6a3b      	ldr	r3, [r7, #32]
 8011620:	b29a      	uxth	r2, r3
 8011622:	697b      	ldr	r3, [r7, #20]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	60da      	str	r2, [r3, #12]
 8011628:	e009      	b.n	801163e <UART_SetConfig+0x5ce>
 801162a:	bf00      	nop
 801162c:	40008000 	.word	0x40008000
 8011630:	00f42400 	.word	0x00f42400
 8011634:	08014cec 	.word	0x08014cec
      }
      else
      {
        ret = HAL_ERROR;
 8011638:	2301      	movs	r3, #1
 801163a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801163e:	697b      	ldr	r3, [r7, #20]
 8011640:	2201      	movs	r2, #1
 8011642:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8011646:	697b      	ldr	r3, [r7, #20]
 8011648:	2201      	movs	r2, #1
 801164a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801164e:	697b      	ldr	r3, [r7, #20]
 8011650:	2200      	movs	r2, #0
 8011652:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	2200      	movs	r2, #0
 8011658:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 801165a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 801165e:	4618      	mov	r0, r3
 8011660:	3730      	adds	r7, #48	; 0x30
 8011662:	46bd      	mov	sp, r7
 8011664:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011668 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011668:	b480      	push	{r7}
 801166a:	b083      	sub	sp, #12
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011674:	f003 0301 	and.w	r3, r3, #1
 8011678:	2b00      	cmp	r3, #0
 801167a:	d00a      	beq.n	8011692 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	685b      	ldr	r3, [r3, #4]
 8011682:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	430a      	orrs	r2, r1
 8011690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011696:	f003 0302 	and.w	r3, r3, #2
 801169a:	2b00      	cmp	r3, #0
 801169c:	d00a      	beq.n	80116b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	685b      	ldr	r3, [r3, #4]
 80116a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	430a      	orrs	r2, r1
 80116b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116b8:	f003 0304 	and.w	r3, r3, #4
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d00a      	beq.n	80116d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	430a      	orrs	r2, r1
 80116d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116da:	f003 0308 	and.w	r3, r3, #8
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d00a      	beq.n	80116f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	685b      	ldr	r3, [r3, #4]
 80116e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	430a      	orrs	r2, r1
 80116f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116fc:	f003 0310 	and.w	r3, r3, #16
 8011700:	2b00      	cmp	r3, #0
 8011702:	d00a      	beq.n	801171a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	689b      	ldr	r3, [r3, #8]
 801170a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	430a      	orrs	r2, r1
 8011718:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801171e:	f003 0320 	and.w	r3, r3, #32
 8011722:	2b00      	cmp	r3, #0
 8011724:	d00a      	beq.n	801173c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	689b      	ldr	r3, [r3, #8]
 801172c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	430a      	orrs	r2, r1
 801173a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011744:	2b00      	cmp	r3, #0
 8011746:	d01a      	beq.n	801177e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	430a      	orrs	r2, r1
 801175c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011762:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011766:	d10a      	bne.n	801177e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	685b      	ldr	r3, [r3, #4]
 801176e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	430a      	orrs	r2, r1
 801177c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011786:	2b00      	cmp	r3, #0
 8011788:	d00a      	beq.n	80117a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	685b      	ldr	r3, [r3, #4]
 8011790:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	681b      	ldr	r3, [r3, #0]
 801179c:	430a      	orrs	r2, r1
 801179e:	605a      	str	r2, [r3, #4]
  }
}
 80117a0:	bf00      	nop
 80117a2:	370c      	adds	r7, #12
 80117a4:	46bd      	mov	sp, r7
 80117a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117aa:	4770      	bx	lr

080117ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b086      	sub	sp, #24
 80117b0:	af02      	add	r7, sp, #8
 80117b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	2200      	movs	r2, #0
 80117b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80117bc:	f7f9 f9c0 	bl	800ab40 <HAL_GetTick>
 80117c0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	f003 0308 	and.w	r3, r3, #8
 80117cc:	2b08      	cmp	r3, #8
 80117ce:	d10e      	bne.n	80117ee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80117d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80117d4:	9300      	str	r3, [sp, #0]
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	2200      	movs	r2, #0
 80117da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80117de:	6878      	ldr	r0, [r7, #4]
 80117e0:	f000 f82f 	bl	8011842 <UART_WaitOnFlagUntilTimeout>
 80117e4:	4603      	mov	r3, r0
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d001      	beq.n	80117ee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80117ea:	2303      	movs	r3, #3
 80117ec:	e025      	b.n	801183a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	f003 0304 	and.w	r3, r3, #4
 80117f8:	2b04      	cmp	r3, #4
 80117fa:	d10e      	bne.n	801181a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80117fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011800:	9300      	str	r3, [sp, #0]
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	2200      	movs	r2, #0
 8011806:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801180a:	6878      	ldr	r0, [r7, #4]
 801180c:	f000 f819 	bl	8011842 <UART_WaitOnFlagUntilTimeout>
 8011810:	4603      	mov	r3, r0
 8011812:	2b00      	cmp	r3, #0
 8011814:	d001      	beq.n	801181a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011816:	2303      	movs	r3, #3
 8011818:	e00f      	b.n	801183a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	2220      	movs	r2, #32
 801181e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	2220      	movs	r2, #32
 8011826:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	2200      	movs	r2, #0
 801182e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2200      	movs	r2, #0
 8011834:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011838:	2300      	movs	r3, #0
}
 801183a:	4618      	mov	r0, r3
 801183c:	3710      	adds	r7, #16
 801183e:	46bd      	mov	sp, r7
 8011840:	bd80      	pop	{r7, pc}

08011842 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011842:	b580      	push	{r7, lr}
 8011844:	b09c      	sub	sp, #112	; 0x70
 8011846:	af00      	add	r7, sp, #0
 8011848:	60f8      	str	r0, [r7, #12]
 801184a:	60b9      	str	r1, [r7, #8]
 801184c:	603b      	str	r3, [r7, #0]
 801184e:	4613      	mov	r3, r2
 8011850:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011852:	e0a9      	b.n	80119a8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011854:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011856:	f1b3 3fff 	cmp.w	r3, #4294967295
 801185a:	f000 80a5 	beq.w	80119a8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801185e:	f7f9 f96f 	bl	800ab40 <HAL_GetTick>
 8011862:	4602      	mov	r2, r0
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	1ad3      	subs	r3, r2, r3
 8011868:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801186a:	429a      	cmp	r2, r3
 801186c:	d302      	bcc.n	8011874 <UART_WaitOnFlagUntilTimeout+0x32>
 801186e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011870:	2b00      	cmp	r3, #0
 8011872:	d140      	bne.n	80118f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801187a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801187c:	e853 3f00 	ldrex	r3, [r3]
 8011880:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011884:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011888:	667b      	str	r3, [r7, #100]	; 0x64
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	461a      	mov	r2, r3
 8011890:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011892:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011894:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011896:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011898:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801189a:	e841 2300 	strex	r3, r2, [r1]
 801189e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80118a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d1e6      	bne.n	8011874 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	3308      	adds	r3, #8
 80118ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118b0:	e853 3f00 	ldrex	r3, [r3]
 80118b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80118b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118b8:	f023 0301 	bic.w	r3, r3, #1
 80118bc:	663b      	str	r3, [r7, #96]	; 0x60
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	3308      	adds	r3, #8
 80118c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80118c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80118c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80118cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80118ce:	e841 2300 	strex	r3, r2, [r1]
 80118d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80118d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d1e5      	bne.n	80118a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	2220      	movs	r2, #32
 80118de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	2220      	movs	r2, #32
 80118e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	2200      	movs	r2, #0
 80118ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80118f2:	2303      	movs	r3, #3
 80118f4:	e069      	b.n	80119ca <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	f003 0304 	and.w	r3, r3, #4
 8011900:	2b00      	cmp	r3, #0
 8011902:	d051      	beq.n	80119a8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	69db      	ldr	r3, [r3, #28]
 801190a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801190e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011912:	d149      	bne.n	80119a8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801191c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011926:	e853 3f00 	ldrex	r3, [r3]
 801192a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801192e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011932:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	461a      	mov	r2, r3
 801193a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801193c:	637b      	str	r3, [r7, #52]	; 0x34
 801193e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011940:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011942:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011944:	e841 2300 	strex	r3, r2, [r1]
 8011948:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801194a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801194c:	2b00      	cmp	r3, #0
 801194e:	d1e6      	bne.n	801191e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	3308      	adds	r3, #8
 8011956:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011958:	697b      	ldr	r3, [r7, #20]
 801195a:	e853 3f00 	ldrex	r3, [r3]
 801195e:	613b      	str	r3, [r7, #16]
   return(result);
 8011960:	693b      	ldr	r3, [r7, #16]
 8011962:	f023 0301 	bic.w	r3, r3, #1
 8011966:	66bb      	str	r3, [r7, #104]	; 0x68
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	3308      	adds	r3, #8
 801196e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011970:	623a      	str	r2, [r7, #32]
 8011972:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011974:	69f9      	ldr	r1, [r7, #28]
 8011976:	6a3a      	ldr	r2, [r7, #32]
 8011978:	e841 2300 	strex	r3, r2, [r1]
 801197c:	61bb      	str	r3, [r7, #24]
   return(result);
 801197e:	69bb      	ldr	r3, [r7, #24]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d1e5      	bne.n	8011950 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	2220      	movs	r2, #32
 8011988:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	2220      	movs	r2, #32
 8011990:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	2220      	movs	r2, #32
 8011998:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	2200      	movs	r2, #0
 80119a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80119a4:	2303      	movs	r3, #3
 80119a6:	e010      	b.n	80119ca <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	681b      	ldr	r3, [r3, #0]
 80119ac:	69da      	ldr	r2, [r3, #28]
 80119ae:	68bb      	ldr	r3, [r7, #8]
 80119b0:	4013      	ands	r3, r2
 80119b2:	68ba      	ldr	r2, [r7, #8]
 80119b4:	429a      	cmp	r2, r3
 80119b6:	bf0c      	ite	eq
 80119b8:	2301      	moveq	r3, #1
 80119ba:	2300      	movne	r3, #0
 80119bc:	b2db      	uxtb	r3, r3
 80119be:	461a      	mov	r2, r3
 80119c0:	79fb      	ldrb	r3, [r7, #7]
 80119c2:	429a      	cmp	r2, r3
 80119c4:	f43f af46 	beq.w	8011854 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80119c8:	2300      	movs	r3, #0
}
 80119ca:	4618      	mov	r0, r3
 80119cc:	3770      	adds	r7, #112	; 0x70
 80119ce:	46bd      	mov	sp, r7
 80119d0:	bd80      	pop	{r7, pc}

080119d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80119d2:	b480      	push	{r7}
 80119d4:	b085      	sub	sp, #20
 80119d6:	af00      	add	r7, sp, #0
 80119d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80119e0:	2b01      	cmp	r3, #1
 80119e2:	d101      	bne.n	80119e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80119e4:	2302      	movs	r3, #2
 80119e6:	e027      	b.n	8011a38 <HAL_UARTEx_DisableFifoMode+0x66>
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	2201      	movs	r2, #1
 80119ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2224      	movs	r2, #36	; 0x24
 80119f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	681a      	ldr	r2, [r3, #0]
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	f022 0201 	bic.w	r2, r2, #1
 8011a0e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011a16:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	68fa      	ldr	r2, [r7, #12]
 8011a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	2220      	movs	r2, #32
 8011a2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	2200      	movs	r2, #0
 8011a32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011a36:	2300      	movs	r3, #0
}
 8011a38:	4618      	mov	r0, r3
 8011a3a:	3714      	adds	r7, #20
 8011a3c:	46bd      	mov	sp, r7
 8011a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a42:	4770      	bx	lr

08011a44 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011a44:	b580      	push	{r7, lr}
 8011a46:	b084      	sub	sp, #16
 8011a48:	af00      	add	r7, sp, #0
 8011a4a:	6078      	str	r0, [r7, #4]
 8011a4c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011a54:	2b01      	cmp	r3, #1
 8011a56:	d101      	bne.n	8011a5c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011a58:	2302      	movs	r3, #2
 8011a5a:	e02d      	b.n	8011ab8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	2201      	movs	r2, #1
 8011a60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	2224      	movs	r2, #36	; 0x24
 8011a68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	681a      	ldr	r2, [r3, #0]
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	f022 0201 	bic.w	r2, r2, #1
 8011a82:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	689b      	ldr	r3, [r3, #8]
 8011a8a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	683a      	ldr	r2, [r7, #0]
 8011a94:	430a      	orrs	r2, r1
 8011a96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a98:	6878      	ldr	r0, [r7, #4]
 8011a9a:	f000 f84f 	bl	8011b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	68fa      	ldr	r2, [r7, #12]
 8011aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	2220      	movs	r2, #32
 8011aaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2200      	movs	r2, #0
 8011ab2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011ab6:	2300      	movs	r3, #0
}
 8011ab8:	4618      	mov	r0, r3
 8011aba:	3710      	adds	r7, #16
 8011abc:	46bd      	mov	sp, r7
 8011abe:	bd80      	pop	{r7, pc}

08011ac0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b084      	sub	sp, #16
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
 8011ac8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011ad0:	2b01      	cmp	r3, #1
 8011ad2:	d101      	bne.n	8011ad8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011ad4:	2302      	movs	r3, #2
 8011ad6:	e02d      	b.n	8011b34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	2201      	movs	r2, #1
 8011adc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	2224      	movs	r2, #36	; 0x24
 8011ae4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	681a      	ldr	r2, [r3, #0]
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	f022 0201 	bic.w	r2, r2, #1
 8011afe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	689b      	ldr	r3, [r3, #8]
 8011b06:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	683a      	ldr	r2, [r7, #0]
 8011b10:	430a      	orrs	r2, r1
 8011b12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011b14:	6878      	ldr	r0, [r7, #4]
 8011b16:	f000 f811 	bl	8011b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	68fa      	ldr	r2, [r7, #12]
 8011b20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2220      	movs	r2, #32
 8011b26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	2200      	movs	r2, #0
 8011b2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011b32:	2300      	movs	r3, #0
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	3710      	adds	r7, #16
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	bd80      	pop	{r7, pc}

08011b3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011b3c:	b480      	push	{r7}
 8011b3e:	b085      	sub	sp, #20
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d108      	bne.n	8011b5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	2201      	movs	r2, #1
 8011b50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	2201      	movs	r2, #1
 8011b58:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011b5c:	e031      	b.n	8011bc2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011b5e:	2308      	movs	r3, #8
 8011b60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011b62:	2308      	movs	r3, #8
 8011b64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	689b      	ldr	r3, [r3, #8]
 8011b6c:	0e5b      	lsrs	r3, r3, #25
 8011b6e:	b2db      	uxtb	r3, r3
 8011b70:	f003 0307 	and.w	r3, r3, #7
 8011b74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	689b      	ldr	r3, [r3, #8]
 8011b7c:	0f5b      	lsrs	r3, r3, #29
 8011b7e:	b2db      	uxtb	r3, r3
 8011b80:	f003 0307 	and.w	r3, r3, #7
 8011b84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011b86:	7bbb      	ldrb	r3, [r7, #14]
 8011b88:	7b3a      	ldrb	r2, [r7, #12]
 8011b8a:	4911      	ldr	r1, [pc, #68]	; (8011bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8011b8c:	5c8a      	ldrb	r2, [r1, r2]
 8011b8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011b92:	7b3a      	ldrb	r2, [r7, #12]
 8011b94:	490f      	ldr	r1, [pc, #60]	; (8011bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8011b96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011b98:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b9c:	b29a      	uxth	r2, r3
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011ba4:	7bfb      	ldrb	r3, [r7, #15]
 8011ba6:	7b7a      	ldrb	r2, [r7, #13]
 8011ba8:	4909      	ldr	r1, [pc, #36]	; (8011bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8011baa:	5c8a      	ldrb	r2, [r1, r2]
 8011bac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011bb0:	7b7a      	ldrb	r2, [r7, #13]
 8011bb2:	4908      	ldr	r1, [pc, #32]	; (8011bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8011bb4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011bb6:	fb93 f3f2 	sdiv	r3, r3, r2
 8011bba:	b29a      	uxth	r2, r3
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011bc2:	bf00      	nop
 8011bc4:	3714      	adds	r7, #20
 8011bc6:	46bd      	mov	sp, r7
 8011bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bcc:	4770      	bx	lr
 8011bce:	bf00      	nop
 8011bd0:	08014d04 	.word	0x08014d04
 8011bd4:	08014d0c 	.word	0x08014d0c

08011bd8 <__errno>:
 8011bd8:	4b01      	ldr	r3, [pc, #4]	; (8011be0 <__errno+0x8>)
 8011bda:	6818      	ldr	r0, [r3, #0]
 8011bdc:	4770      	bx	lr
 8011bde:	bf00      	nop
 8011be0:	2000000c 	.word	0x2000000c

08011be4 <__libc_init_array>:
 8011be4:	b570      	push	{r4, r5, r6, lr}
 8011be6:	4d0d      	ldr	r5, [pc, #52]	; (8011c1c <__libc_init_array+0x38>)
 8011be8:	4c0d      	ldr	r4, [pc, #52]	; (8011c20 <__libc_init_array+0x3c>)
 8011bea:	1b64      	subs	r4, r4, r5
 8011bec:	10a4      	asrs	r4, r4, #2
 8011bee:	2600      	movs	r6, #0
 8011bf0:	42a6      	cmp	r6, r4
 8011bf2:	d109      	bne.n	8011c08 <__libc_init_array+0x24>
 8011bf4:	4d0b      	ldr	r5, [pc, #44]	; (8011c24 <__libc_init_array+0x40>)
 8011bf6:	4c0c      	ldr	r4, [pc, #48]	; (8011c28 <__libc_init_array+0x44>)
 8011bf8:	f002 ffb0 	bl	8014b5c <_init>
 8011bfc:	1b64      	subs	r4, r4, r5
 8011bfe:	10a4      	asrs	r4, r4, #2
 8011c00:	2600      	movs	r6, #0
 8011c02:	42a6      	cmp	r6, r4
 8011c04:	d105      	bne.n	8011c12 <__libc_init_array+0x2e>
 8011c06:	bd70      	pop	{r4, r5, r6, pc}
 8011c08:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c0c:	4798      	blx	r3
 8011c0e:	3601      	adds	r6, #1
 8011c10:	e7ee      	b.n	8011bf0 <__libc_init_array+0xc>
 8011c12:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c16:	4798      	blx	r3
 8011c18:	3601      	adds	r6, #1
 8011c1a:	e7f2      	b.n	8011c02 <__libc_init_array+0x1e>
 8011c1c:	08015128 	.word	0x08015128
 8011c20:	08015128 	.word	0x08015128
 8011c24:	08015128 	.word	0x08015128
 8011c28:	0801512c 	.word	0x0801512c

08011c2c <memcpy>:
 8011c2c:	440a      	add	r2, r1
 8011c2e:	4291      	cmp	r1, r2
 8011c30:	f100 33ff 	add.w	r3, r0, #4294967295
 8011c34:	d100      	bne.n	8011c38 <memcpy+0xc>
 8011c36:	4770      	bx	lr
 8011c38:	b510      	push	{r4, lr}
 8011c3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c42:	4291      	cmp	r1, r2
 8011c44:	d1f9      	bne.n	8011c3a <memcpy+0xe>
 8011c46:	bd10      	pop	{r4, pc}

08011c48 <memset>:
 8011c48:	4402      	add	r2, r0
 8011c4a:	4603      	mov	r3, r0
 8011c4c:	4293      	cmp	r3, r2
 8011c4e:	d100      	bne.n	8011c52 <memset+0xa>
 8011c50:	4770      	bx	lr
 8011c52:	f803 1b01 	strb.w	r1, [r3], #1
 8011c56:	e7f9      	b.n	8011c4c <memset+0x4>

08011c58 <__cvt>:
 8011c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c5c:	ec55 4b10 	vmov	r4, r5, d0
 8011c60:	2d00      	cmp	r5, #0
 8011c62:	460e      	mov	r6, r1
 8011c64:	4619      	mov	r1, r3
 8011c66:	462b      	mov	r3, r5
 8011c68:	bfbb      	ittet	lt
 8011c6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011c6e:	461d      	movlt	r5, r3
 8011c70:	2300      	movge	r3, #0
 8011c72:	232d      	movlt	r3, #45	; 0x2d
 8011c74:	700b      	strb	r3, [r1, #0]
 8011c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c78:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011c7c:	4691      	mov	r9, r2
 8011c7e:	f023 0820 	bic.w	r8, r3, #32
 8011c82:	bfbc      	itt	lt
 8011c84:	4622      	movlt	r2, r4
 8011c86:	4614      	movlt	r4, r2
 8011c88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011c8c:	d005      	beq.n	8011c9a <__cvt+0x42>
 8011c8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011c92:	d100      	bne.n	8011c96 <__cvt+0x3e>
 8011c94:	3601      	adds	r6, #1
 8011c96:	2102      	movs	r1, #2
 8011c98:	e000      	b.n	8011c9c <__cvt+0x44>
 8011c9a:	2103      	movs	r1, #3
 8011c9c:	ab03      	add	r3, sp, #12
 8011c9e:	9301      	str	r3, [sp, #4]
 8011ca0:	ab02      	add	r3, sp, #8
 8011ca2:	9300      	str	r3, [sp, #0]
 8011ca4:	ec45 4b10 	vmov	d0, r4, r5
 8011ca8:	4653      	mov	r3, sl
 8011caa:	4632      	mov	r2, r6
 8011cac:	f000 fdb8 	bl	8012820 <_dtoa_r>
 8011cb0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011cb4:	4607      	mov	r7, r0
 8011cb6:	d102      	bne.n	8011cbe <__cvt+0x66>
 8011cb8:	f019 0f01 	tst.w	r9, #1
 8011cbc:	d022      	beq.n	8011d04 <__cvt+0xac>
 8011cbe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011cc2:	eb07 0906 	add.w	r9, r7, r6
 8011cc6:	d110      	bne.n	8011cea <__cvt+0x92>
 8011cc8:	783b      	ldrb	r3, [r7, #0]
 8011cca:	2b30      	cmp	r3, #48	; 0x30
 8011ccc:	d10a      	bne.n	8011ce4 <__cvt+0x8c>
 8011cce:	2200      	movs	r2, #0
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	4620      	mov	r0, r4
 8011cd4:	4629      	mov	r1, r5
 8011cd6:	f7ee ff1f 	bl	8000b18 <__aeabi_dcmpeq>
 8011cda:	b918      	cbnz	r0, 8011ce4 <__cvt+0x8c>
 8011cdc:	f1c6 0601 	rsb	r6, r6, #1
 8011ce0:	f8ca 6000 	str.w	r6, [sl]
 8011ce4:	f8da 3000 	ldr.w	r3, [sl]
 8011ce8:	4499      	add	r9, r3
 8011cea:	2200      	movs	r2, #0
 8011cec:	2300      	movs	r3, #0
 8011cee:	4620      	mov	r0, r4
 8011cf0:	4629      	mov	r1, r5
 8011cf2:	f7ee ff11 	bl	8000b18 <__aeabi_dcmpeq>
 8011cf6:	b108      	cbz	r0, 8011cfc <__cvt+0xa4>
 8011cf8:	f8cd 900c 	str.w	r9, [sp, #12]
 8011cfc:	2230      	movs	r2, #48	; 0x30
 8011cfe:	9b03      	ldr	r3, [sp, #12]
 8011d00:	454b      	cmp	r3, r9
 8011d02:	d307      	bcc.n	8011d14 <__cvt+0xbc>
 8011d04:	9b03      	ldr	r3, [sp, #12]
 8011d06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011d08:	1bdb      	subs	r3, r3, r7
 8011d0a:	4638      	mov	r0, r7
 8011d0c:	6013      	str	r3, [r2, #0]
 8011d0e:	b004      	add	sp, #16
 8011d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d14:	1c59      	adds	r1, r3, #1
 8011d16:	9103      	str	r1, [sp, #12]
 8011d18:	701a      	strb	r2, [r3, #0]
 8011d1a:	e7f0      	b.n	8011cfe <__cvt+0xa6>

08011d1c <__exponent>:
 8011d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d1e:	4603      	mov	r3, r0
 8011d20:	2900      	cmp	r1, #0
 8011d22:	bfb8      	it	lt
 8011d24:	4249      	neglt	r1, r1
 8011d26:	f803 2b02 	strb.w	r2, [r3], #2
 8011d2a:	bfb4      	ite	lt
 8011d2c:	222d      	movlt	r2, #45	; 0x2d
 8011d2e:	222b      	movge	r2, #43	; 0x2b
 8011d30:	2909      	cmp	r1, #9
 8011d32:	7042      	strb	r2, [r0, #1]
 8011d34:	dd2a      	ble.n	8011d8c <__exponent+0x70>
 8011d36:	f10d 0407 	add.w	r4, sp, #7
 8011d3a:	46a4      	mov	ip, r4
 8011d3c:	270a      	movs	r7, #10
 8011d3e:	46a6      	mov	lr, r4
 8011d40:	460a      	mov	r2, r1
 8011d42:	fb91 f6f7 	sdiv	r6, r1, r7
 8011d46:	fb07 1516 	mls	r5, r7, r6, r1
 8011d4a:	3530      	adds	r5, #48	; 0x30
 8011d4c:	2a63      	cmp	r2, #99	; 0x63
 8011d4e:	f104 34ff 	add.w	r4, r4, #4294967295
 8011d52:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011d56:	4631      	mov	r1, r6
 8011d58:	dcf1      	bgt.n	8011d3e <__exponent+0x22>
 8011d5a:	3130      	adds	r1, #48	; 0x30
 8011d5c:	f1ae 0502 	sub.w	r5, lr, #2
 8011d60:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011d64:	1c44      	adds	r4, r0, #1
 8011d66:	4629      	mov	r1, r5
 8011d68:	4561      	cmp	r1, ip
 8011d6a:	d30a      	bcc.n	8011d82 <__exponent+0x66>
 8011d6c:	f10d 0209 	add.w	r2, sp, #9
 8011d70:	eba2 020e 	sub.w	r2, r2, lr
 8011d74:	4565      	cmp	r5, ip
 8011d76:	bf88      	it	hi
 8011d78:	2200      	movhi	r2, #0
 8011d7a:	4413      	add	r3, r2
 8011d7c:	1a18      	subs	r0, r3, r0
 8011d7e:	b003      	add	sp, #12
 8011d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011d86:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011d8a:	e7ed      	b.n	8011d68 <__exponent+0x4c>
 8011d8c:	2330      	movs	r3, #48	; 0x30
 8011d8e:	3130      	adds	r1, #48	; 0x30
 8011d90:	7083      	strb	r3, [r0, #2]
 8011d92:	70c1      	strb	r1, [r0, #3]
 8011d94:	1d03      	adds	r3, r0, #4
 8011d96:	e7f1      	b.n	8011d7c <__exponent+0x60>

08011d98 <_printf_float>:
 8011d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d9c:	ed2d 8b02 	vpush	{d8}
 8011da0:	b08d      	sub	sp, #52	; 0x34
 8011da2:	460c      	mov	r4, r1
 8011da4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011da8:	4616      	mov	r6, r2
 8011daa:	461f      	mov	r7, r3
 8011dac:	4605      	mov	r5, r0
 8011dae:	f001 fcdd 	bl	801376c <_localeconv_r>
 8011db2:	f8d0 a000 	ldr.w	sl, [r0]
 8011db6:	4650      	mov	r0, sl
 8011db8:	f7ee fa32 	bl	8000220 <strlen>
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8011dc0:	6823      	ldr	r3, [r4, #0]
 8011dc2:	9305      	str	r3, [sp, #20]
 8011dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8011dc8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011dcc:	3307      	adds	r3, #7
 8011dce:	f023 0307 	bic.w	r3, r3, #7
 8011dd2:	f103 0208 	add.w	r2, r3, #8
 8011dd6:	f8c8 2000 	str.w	r2, [r8]
 8011dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dde:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011de2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011de6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011dea:	9307      	str	r3, [sp, #28]
 8011dec:	f8cd 8018 	str.w	r8, [sp, #24]
 8011df0:	ee08 0a10 	vmov	s16, r0
 8011df4:	4b9f      	ldr	r3, [pc, #636]	; (8012074 <_printf_float+0x2dc>)
 8011df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8011dfe:	f7ee febd 	bl	8000b7c <__aeabi_dcmpun>
 8011e02:	bb88      	cbnz	r0, 8011e68 <_printf_float+0xd0>
 8011e04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011e08:	4b9a      	ldr	r3, [pc, #616]	; (8012074 <_printf_float+0x2dc>)
 8011e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8011e0e:	f7ee fe97 	bl	8000b40 <__aeabi_dcmple>
 8011e12:	bb48      	cbnz	r0, 8011e68 <_printf_float+0xd0>
 8011e14:	2200      	movs	r2, #0
 8011e16:	2300      	movs	r3, #0
 8011e18:	4640      	mov	r0, r8
 8011e1a:	4649      	mov	r1, r9
 8011e1c:	f7ee fe86 	bl	8000b2c <__aeabi_dcmplt>
 8011e20:	b110      	cbz	r0, 8011e28 <_printf_float+0x90>
 8011e22:	232d      	movs	r3, #45	; 0x2d
 8011e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011e28:	4b93      	ldr	r3, [pc, #588]	; (8012078 <_printf_float+0x2e0>)
 8011e2a:	4894      	ldr	r0, [pc, #592]	; (801207c <_printf_float+0x2e4>)
 8011e2c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011e30:	bf94      	ite	ls
 8011e32:	4698      	movls	r8, r3
 8011e34:	4680      	movhi	r8, r0
 8011e36:	2303      	movs	r3, #3
 8011e38:	6123      	str	r3, [r4, #16]
 8011e3a:	9b05      	ldr	r3, [sp, #20]
 8011e3c:	f023 0204 	bic.w	r2, r3, #4
 8011e40:	6022      	str	r2, [r4, #0]
 8011e42:	f04f 0900 	mov.w	r9, #0
 8011e46:	9700      	str	r7, [sp, #0]
 8011e48:	4633      	mov	r3, r6
 8011e4a:	aa0b      	add	r2, sp, #44	; 0x2c
 8011e4c:	4621      	mov	r1, r4
 8011e4e:	4628      	mov	r0, r5
 8011e50:	f000 f9d8 	bl	8012204 <_printf_common>
 8011e54:	3001      	adds	r0, #1
 8011e56:	f040 8090 	bne.w	8011f7a <_printf_float+0x1e2>
 8011e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e5e:	b00d      	add	sp, #52	; 0x34
 8011e60:	ecbd 8b02 	vpop	{d8}
 8011e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e68:	4642      	mov	r2, r8
 8011e6a:	464b      	mov	r3, r9
 8011e6c:	4640      	mov	r0, r8
 8011e6e:	4649      	mov	r1, r9
 8011e70:	f7ee fe84 	bl	8000b7c <__aeabi_dcmpun>
 8011e74:	b140      	cbz	r0, 8011e88 <_printf_float+0xf0>
 8011e76:	464b      	mov	r3, r9
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	bfbc      	itt	lt
 8011e7c:	232d      	movlt	r3, #45	; 0x2d
 8011e7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011e82:	487f      	ldr	r0, [pc, #508]	; (8012080 <_printf_float+0x2e8>)
 8011e84:	4b7f      	ldr	r3, [pc, #508]	; (8012084 <_printf_float+0x2ec>)
 8011e86:	e7d1      	b.n	8011e2c <_printf_float+0x94>
 8011e88:	6863      	ldr	r3, [r4, #4]
 8011e8a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011e8e:	9206      	str	r2, [sp, #24]
 8011e90:	1c5a      	adds	r2, r3, #1
 8011e92:	d13f      	bne.n	8011f14 <_printf_float+0x17c>
 8011e94:	2306      	movs	r3, #6
 8011e96:	6063      	str	r3, [r4, #4]
 8011e98:	9b05      	ldr	r3, [sp, #20]
 8011e9a:	6861      	ldr	r1, [r4, #4]
 8011e9c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	9303      	str	r3, [sp, #12]
 8011ea4:	ab0a      	add	r3, sp, #40	; 0x28
 8011ea6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011eaa:	ab09      	add	r3, sp, #36	; 0x24
 8011eac:	ec49 8b10 	vmov	d0, r8, r9
 8011eb0:	9300      	str	r3, [sp, #0]
 8011eb2:	6022      	str	r2, [r4, #0]
 8011eb4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011eb8:	4628      	mov	r0, r5
 8011eba:	f7ff fecd 	bl	8011c58 <__cvt>
 8011ebe:	9b06      	ldr	r3, [sp, #24]
 8011ec0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011ec2:	2b47      	cmp	r3, #71	; 0x47
 8011ec4:	4680      	mov	r8, r0
 8011ec6:	d108      	bne.n	8011eda <_printf_float+0x142>
 8011ec8:	1cc8      	adds	r0, r1, #3
 8011eca:	db02      	blt.n	8011ed2 <_printf_float+0x13a>
 8011ecc:	6863      	ldr	r3, [r4, #4]
 8011ece:	4299      	cmp	r1, r3
 8011ed0:	dd41      	ble.n	8011f56 <_printf_float+0x1be>
 8011ed2:	f1ab 0b02 	sub.w	fp, fp, #2
 8011ed6:	fa5f fb8b 	uxtb.w	fp, fp
 8011eda:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011ede:	d820      	bhi.n	8011f22 <_printf_float+0x18a>
 8011ee0:	3901      	subs	r1, #1
 8011ee2:	465a      	mov	r2, fp
 8011ee4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011ee8:	9109      	str	r1, [sp, #36]	; 0x24
 8011eea:	f7ff ff17 	bl	8011d1c <__exponent>
 8011eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ef0:	1813      	adds	r3, r2, r0
 8011ef2:	2a01      	cmp	r2, #1
 8011ef4:	4681      	mov	r9, r0
 8011ef6:	6123      	str	r3, [r4, #16]
 8011ef8:	dc02      	bgt.n	8011f00 <_printf_float+0x168>
 8011efa:	6822      	ldr	r2, [r4, #0]
 8011efc:	07d2      	lsls	r2, r2, #31
 8011efe:	d501      	bpl.n	8011f04 <_printf_float+0x16c>
 8011f00:	3301      	adds	r3, #1
 8011f02:	6123      	str	r3, [r4, #16]
 8011f04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d09c      	beq.n	8011e46 <_printf_float+0xae>
 8011f0c:	232d      	movs	r3, #45	; 0x2d
 8011f0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f12:	e798      	b.n	8011e46 <_printf_float+0xae>
 8011f14:	9a06      	ldr	r2, [sp, #24]
 8011f16:	2a47      	cmp	r2, #71	; 0x47
 8011f18:	d1be      	bne.n	8011e98 <_printf_float+0x100>
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d1bc      	bne.n	8011e98 <_printf_float+0x100>
 8011f1e:	2301      	movs	r3, #1
 8011f20:	e7b9      	b.n	8011e96 <_printf_float+0xfe>
 8011f22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011f26:	d118      	bne.n	8011f5a <_printf_float+0x1c2>
 8011f28:	2900      	cmp	r1, #0
 8011f2a:	6863      	ldr	r3, [r4, #4]
 8011f2c:	dd0b      	ble.n	8011f46 <_printf_float+0x1ae>
 8011f2e:	6121      	str	r1, [r4, #16]
 8011f30:	b913      	cbnz	r3, 8011f38 <_printf_float+0x1a0>
 8011f32:	6822      	ldr	r2, [r4, #0]
 8011f34:	07d0      	lsls	r0, r2, #31
 8011f36:	d502      	bpl.n	8011f3e <_printf_float+0x1a6>
 8011f38:	3301      	adds	r3, #1
 8011f3a:	440b      	add	r3, r1
 8011f3c:	6123      	str	r3, [r4, #16]
 8011f3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8011f40:	f04f 0900 	mov.w	r9, #0
 8011f44:	e7de      	b.n	8011f04 <_printf_float+0x16c>
 8011f46:	b913      	cbnz	r3, 8011f4e <_printf_float+0x1b6>
 8011f48:	6822      	ldr	r2, [r4, #0]
 8011f4a:	07d2      	lsls	r2, r2, #31
 8011f4c:	d501      	bpl.n	8011f52 <_printf_float+0x1ba>
 8011f4e:	3302      	adds	r3, #2
 8011f50:	e7f4      	b.n	8011f3c <_printf_float+0x1a4>
 8011f52:	2301      	movs	r3, #1
 8011f54:	e7f2      	b.n	8011f3c <_printf_float+0x1a4>
 8011f56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f5c:	4299      	cmp	r1, r3
 8011f5e:	db05      	blt.n	8011f6c <_printf_float+0x1d4>
 8011f60:	6823      	ldr	r3, [r4, #0]
 8011f62:	6121      	str	r1, [r4, #16]
 8011f64:	07d8      	lsls	r0, r3, #31
 8011f66:	d5ea      	bpl.n	8011f3e <_printf_float+0x1a6>
 8011f68:	1c4b      	adds	r3, r1, #1
 8011f6a:	e7e7      	b.n	8011f3c <_printf_float+0x1a4>
 8011f6c:	2900      	cmp	r1, #0
 8011f6e:	bfd4      	ite	le
 8011f70:	f1c1 0202 	rsble	r2, r1, #2
 8011f74:	2201      	movgt	r2, #1
 8011f76:	4413      	add	r3, r2
 8011f78:	e7e0      	b.n	8011f3c <_printf_float+0x1a4>
 8011f7a:	6823      	ldr	r3, [r4, #0]
 8011f7c:	055a      	lsls	r2, r3, #21
 8011f7e:	d407      	bmi.n	8011f90 <_printf_float+0x1f8>
 8011f80:	6923      	ldr	r3, [r4, #16]
 8011f82:	4642      	mov	r2, r8
 8011f84:	4631      	mov	r1, r6
 8011f86:	4628      	mov	r0, r5
 8011f88:	47b8      	blx	r7
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	d12c      	bne.n	8011fe8 <_printf_float+0x250>
 8011f8e:	e764      	b.n	8011e5a <_printf_float+0xc2>
 8011f90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011f94:	f240 80e0 	bls.w	8012158 <_printf_float+0x3c0>
 8011f98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	2300      	movs	r3, #0
 8011fa0:	f7ee fdba 	bl	8000b18 <__aeabi_dcmpeq>
 8011fa4:	2800      	cmp	r0, #0
 8011fa6:	d034      	beq.n	8012012 <_printf_float+0x27a>
 8011fa8:	4a37      	ldr	r2, [pc, #220]	; (8012088 <_printf_float+0x2f0>)
 8011faa:	2301      	movs	r3, #1
 8011fac:	4631      	mov	r1, r6
 8011fae:	4628      	mov	r0, r5
 8011fb0:	47b8      	blx	r7
 8011fb2:	3001      	adds	r0, #1
 8011fb4:	f43f af51 	beq.w	8011e5a <_printf_float+0xc2>
 8011fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011fbc:	429a      	cmp	r2, r3
 8011fbe:	db02      	blt.n	8011fc6 <_printf_float+0x22e>
 8011fc0:	6823      	ldr	r3, [r4, #0]
 8011fc2:	07d8      	lsls	r0, r3, #31
 8011fc4:	d510      	bpl.n	8011fe8 <_printf_float+0x250>
 8011fc6:	ee18 3a10 	vmov	r3, s16
 8011fca:	4652      	mov	r2, sl
 8011fcc:	4631      	mov	r1, r6
 8011fce:	4628      	mov	r0, r5
 8011fd0:	47b8      	blx	r7
 8011fd2:	3001      	adds	r0, #1
 8011fd4:	f43f af41 	beq.w	8011e5a <_printf_float+0xc2>
 8011fd8:	f04f 0800 	mov.w	r8, #0
 8011fdc:	f104 091a 	add.w	r9, r4, #26
 8011fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fe2:	3b01      	subs	r3, #1
 8011fe4:	4543      	cmp	r3, r8
 8011fe6:	dc09      	bgt.n	8011ffc <_printf_float+0x264>
 8011fe8:	6823      	ldr	r3, [r4, #0]
 8011fea:	079b      	lsls	r3, r3, #30
 8011fec:	f100 8105 	bmi.w	80121fa <_printf_float+0x462>
 8011ff0:	68e0      	ldr	r0, [r4, #12]
 8011ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011ff4:	4298      	cmp	r0, r3
 8011ff6:	bfb8      	it	lt
 8011ff8:	4618      	movlt	r0, r3
 8011ffa:	e730      	b.n	8011e5e <_printf_float+0xc6>
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	464a      	mov	r2, r9
 8012000:	4631      	mov	r1, r6
 8012002:	4628      	mov	r0, r5
 8012004:	47b8      	blx	r7
 8012006:	3001      	adds	r0, #1
 8012008:	f43f af27 	beq.w	8011e5a <_printf_float+0xc2>
 801200c:	f108 0801 	add.w	r8, r8, #1
 8012010:	e7e6      	b.n	8011fe0 <_printf_float+0x248>
 8012012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012014:	2b00      	cmp	r3, #0
 8012016:	dc39      	bgt.n	801208c <_printf_float+0x2f4>
 8012018:	4a1b      	ldr	r2, [pc, #108]	; (8012088 <_printf_float+0x2f0>)
 801201a:	2301      	movs	r3, #1
 801201c:	4631      	mov	r1, r6
 801201e:	4628      	mov	r0, r5
 8012020:	47b8      	blx	r7
 8012022:	3001      	adds	r0, #1
 8012024:	f43f af19 	beq.w	8011e5a <_printf_float+0xc2>
 8012028:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801202c:	4313      	orrs	r3, r2
 801202e:	d102      	bne.n	8012036 <_printf_float+0x29e>
 8012030:	6823      	ldr	r3, [r4, #0]
 8012032:	07d9      	lsls	r1, r3, #31
 8012034:	d5d8      	bpl.n	8011fe8 <_printf_float+0x250>
 8012036:	ee18 3a10 	vmov	r3, s16
 801203a:	4652      	mov	r2, sl
 801203c:	4631      	mov	r1, r6
 801203e:	4628      	mov	r0, r5
 8012040:	47b8      	blx	r7
 8012042:	3001      	adds	r0, #1
 8012044:	f43f af09 	beq.w	8011e5a <_printf_float+0xc2>
 8012048:	f04f 0900 	mov.w	r9, #0
 801204c:	f104 0a1a 	add.w	sl, r4, #26
 8012050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012052:	425b      	negs	r3, r3
 8012054:	454b      	cmp	r3, r9
 8012056:	dc01      	bgt.n	801205c <_printf_float+0x2c4>
 8012058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801205a:	e792      	b.n	8011f82 <_printf_float+0x1ea>
 801205c:	2301      	movs	r3, #1
 801205e:	4652      	mov	r2, sl
 8012060:	4631      	mov	r1, r6
 8012062:	4628      	mov	r0, r5
 8012064:	47b8      	blx	r7
 8012066:	3001      	adds	r0, #1
 8012068:	f43f aef7 	beq.w	8011e5a <_printf_float+0xc2>
 801206c:	f109 0901 	add.w	r9, r9, #1
 8012070:	e7ee      	b.n	8012050 <_printf_float+0x2b8>
 8012072:	bf00      	nop
 8012074:	7fefffff 	.word	0x7fefffff
 8012078:	08014d18 	.word	0x08014d18
 801207c:	08014d1c 	.word	0x08014d1c
 8012080:	08014d24 	.word	0x08014d24
 8012084:	08014d20 	.word	0x08014d20
 8012088:	08014d28 	.word	0x08014d28
 801208c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801208e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012090:	429a      	cmp	r2, r3
 8012092:	bfa8      	it	ge
 8012094:	461a      	movge	r2, r3
 8012096:	2a00      	cmp	r2, #0
 8012098:	4691      	mov	r9, r2
 801209a:	dc37      	bgt.n	801210c <_printf_float+0x374>
 801209c:	f04f 0b00 	mov.w	fp, #0
 80120a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80120a4:	f104 021a 	add.w	r2, r4, #26
 80120a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80120aa:	9305      	str	r3, [sp, #20]
 80120ac:	eba3 0309 	sub.w	r3, r3, r9
 80120b0:	455b      	cmp	r3, fp
 80120b2:	dc33      	bgt.n	801211c <_printf_float+0x384>
 80120b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80120b8:	429a      	cmp	r2, r3
 80120ba:	db3b      	blt.n	8012134 <_printf_float+0x39c>
 80120bc:	6823      	ldr	r3, [r4, #0]
 80120be:	07da      	lsls	r2, r3, #31
 80120c0:	d438      	bmi.n	8012134 <_printf_float+0x39c>
 80120c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80120c4:	9a05      	ldr	r2, [sp, #20]
 80120c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80120c8:	1a9a      	subs	r2, r3, r2
 80120ca:	eba3 0901 	sub.w	r9, r3, r1
 80120ce:	4591      	cmp	r9, r2
 80120d0:	bfa8      	it	ge
 80120d2:	4691      	movge	r9, r2
 80120d4:	f1b9 0f00 	cmp.w	r9, #0
 80120d8:	dc35      	bgt.n	8012146 <_printf_float+0x3ae>
 80120da:	f04f 0800 	mov.w	r8, #0
 80120de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80120e2:	f104 0a1a 	add.w	sl, r4, #26
 80120e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80120ea:	1a9b      	subs	r3, r3, r2
 80120ec:	eba3 0309 	sub.w	r3, r3, r9
 80120f0:	4543      	cmp	r3, r8
 80120f2:	f77f af79 	ble.w	8011fe8 <_printf_float+0x250>
 80120f6:	2301      	movs	r3, #1
 80120f8:	4652      	mov	r2, sl
 80120fa:	4631      	mov	r1, r6
 80120fc:	4628      	mov	r0, r5
 80120fe:	47b8      	blx	r7
 8012100:	3001      	adds	r0, #1
 8012102:	f43f aeaa 	beq.w	8011e5a <_printf_float+0xc2>
 8012106:	f108 0801 	add.w	r8, r8, #1
 801210a:	e7ec      	b.n	80120e6 <_printf_float+0x34e>
 801210c:	4613      	mov	r3, r2
 801210e:	4631      	mov	r1, r6
 8012110:	4642      	mov	r2, r8
 8012112:	4628      	mov	r0, r5
 8012114:	47b8      	blx	r7
 8012116:	3001      	adds	r0, #1
 8012118:	d1c0      	bne.n	801209c <_printf_float+0x304>
 801211a:	e69e      	b.n	8011e5a <_printf_float+0xc2>
 801211c:	2301      	movs	r3, #1
 801211e:	4631      	mov	r1, r6
 8012120:	4628      	mov	r0, r5
 8012122:	9205      	str	r2, [sp, #20]
 8012124:	47b8      	blx	r7
 8012126:	3001      	adds	r0, #1
 8012128:	f43f ae97 	beq.w	8011e5a <_printf_float+0xc2>
 801212c:	9a05      	ldr	r2, [sp, #20]
 801212e:	f10b 0b01 	add.w	fp, fp, #1
 8012132:	e7b9      	b.n	80120a8 <_printf_float+0x310>
 8012134:	ee18 3a10 	vmov	r3, s16
 8012138:	4652      	mov	r2, sl
 801213a:	4631      	mov	r1, r6
 801213c:	4628      	mov	r0, r5
 801213e:	47b8      	blx	r7
 8012140:	3001      	adds	r0, #1
 8012142:	d1be      	bne.n	80120c2 <_printf_float+0x32a>
 8012144:	e689      	b.n	8011e5a <_printf_float+0xc2>
 8012146:	9a05      	ldr	r2, [sp, #20]
 8012148:	464b      	mov	r3, r9
 801214a:	4442      	add	r2, r8
 801214c:	4631      	mov	r1, r6
 801214e:	4628      	mov	r0, r5
 8012150:	47b8      	blx	r7
 8012152:	3001      	adds	r0, #1
 8012154:	d1c1      	bne.n	80120da <_printf_float+0x342>
 8012156:	e680      	b.n	8011e5a <_printf_float+0xc2>
 8012158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801215a:	2a01      	cmp	r2, #1
 801215c:	dc01      	bgt.n	8012162 <_printf_float+0x3ca>
 801215e:	07db      	lsls	r3, r3, #31
 8012160:	d538      	bpl.n	80121d4 <_printf_float+0x43c>
 8012162:	2301      	movs	r3, #1
 8012164:	4642      	mov	r2, r8
 8012166:	4631      	mov	r1, r6
 8012168:	4628      	mov	r0, r5
 801216a:	47b8      	blx	r7
 801216c:	3001      	adds	r0, #1
 801216e:	f43f ae74 	beq.w	8011e5a <_printf_float+0xc2>
 8012172:	ee18 3a10 	vmov	r3, s16
 8012176:	4652      	mov	r2, sl
 8012178:	4631      	mov	r1, r6
 801217a:	4628      	mov	r0, r5
 801217c:	47b8      	blx	r7
 801217e:	3001      	adds	r0, #1
 8012180:	f43f ae6b 	beq.w	8011e5a <_printf_float+0xc2>
 8012184:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012188:	2200      	movs	r2, #0
 801218a:	2300      	movs	r3, #0
 801218c:	f7ee fcc4 	bl	8000b18 <__aeabi_dcmpeq>
 8012190:	b9d8      	cbnz	r0, 80121ca <_printf_float+0x432>
 8012192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012194:	f108 0201 	add.w	r2, r8, #1
 8012198:	3b01      	subs	r3, #1
 801219a:	4631      	mov	r1, r6
 801219c:	4628      	mov	r0, r5
 801219e:	47b8      	blx	r7
 80121a0:	3001      	adds	r0, #1
 80121a2:	d10e      	bne.n	80121c2 <_printf_float+0x42a>
 80121a4:	e659      	b.n	8011e5a <_printf_float+0xc2>
 80121a6:	2301      	movs	r3, #1
 80121a8:	4652      	mov	r2, sl
 80121aa:	4631      	mov	r1, r6
 80121ac:	4628      	mov	r0, r5
 80121ae:	47b8      	blx	r7
 80121b0:	3001      	adds	r0, #1
 80121b2:	f43f ae52 	beq.w	8011e5a <_printf_float+0xc2>
 80121b6:	f108 0801 	add.w	r8, r8, #1
 80121ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121bc:	3b01      	subs	r3, #1
 80121be:	4543      	cmp	r3, r8
 80121c0:	dcf1      	bgt.n	80121a6 <_printf_float+0x40e>
 80121c2:	464b      	mov	r3, r9
 80121c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80121c8:	e6dc      	b.n	8011f84 <_printf_float+0x1ec>
 80121ca:	f04f 0800 	mov.w	r8, #0
 80121ce:	f104 0a1a 	add.w	sl, r4, #26
 80121d2:	e7f2      	b.n	80121ba <_printf_float+0x422>
 80121d4:	2301      	movs	r3, #1
 80121d6:	4642      	mov	r2, r8
 80121d8:	e7df      	b.n	801219a <_printf_float+0x402>
 80121da:	2301      	movs	r3, #1
 80121dc:	464a      	mov	r2, r9
 80121de:	4631      	mov	r1, r6
 80121e0:	4628      	mov	r0, r5
 80121e2:	47b8      	blx	r7
 80121e4:	3001      	adds	r0, #1
 80121e6:	f43f ae38 	beq.w	8011e5a <_printf_float+0xc2>
 80121ea:	f108 0801 	add.w	r8, r8, #1
 80121ee:	68e3      	ldr	r3, [r4, #12]
 80121f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121f2:	1a5b      	subs	r3, r3, r1
 80121f4:	4543      	cmp	r3, r8
 80121f6:	dcf0      	bgt.n	80121da <_printf_float+0x442>
 80121f8:	e6fa      	b.n	8011ff0 <_printf_float+0x258>
 80121fa:	f04f 0800 	mov.w	r8, #0
 80121fe:	f104 0919 	add.w	r9, r4, #25
 8012202:	e7f4      	b.n	80121ee <_printf_float+0x456>

08012204 <_printf_common>:
 8012204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012208:	4616      	mov	r6, r2
 801220a:	4699      	mov	r9, r3
 801220c:	688a      	ldr	r2, [r1, #8]
 801220e:	690b      	ldr	r3, [r1, #16]
 8012210:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012214:	4293      	cmp	r3, r2
 8012216:	bfb8      	it	lt
 8012218:	4613      	movlt	r3, r2
 801221a:	6033      	str	r3, [r6, #0]
 801221c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012220:	4607      	mov	r7, r0
 8012222:	460c      	mov	r4, r1
 8012224:	b10a      	cbz	r2, 801222a <_printf_common+0x26>
 8012226:	3301      	adds	r3, #1
 8012228:	6033      	str	r3, [r6, #0]
 801222a:	6823      	ldr	r3, [r4, #0]
 801222c:	0699      	lsls	r1, r3, #26
 801222e:	bf42      	ittt	mi
 8012230:	6833      	ldrmi	r3, [r6, #0]
 8012232:	3302      	addmi	r3, #2
 8012234:	6033      	strmi	r3, [r6, #0]
 8012236:	6825      	ldr	r5, [r4, #0]
 8012238:	f015 0506 	ands.w	r5, r5, #6
 801223c:	d106      	bne.n	801224c <_printf_common+0x48>
 801223e:	f104 0a19 	add.w	sl, r4, #25
 8012242:	68e3      	ldr	r3, [r4, #12]
 8012244:	6832      	ldr	r2, [r6, #0]
 8012246:	1a9b      	subs	r3, r3, r2
 8012248:	42ab      	cmp	r3, r5
 801224a:	dc26      	bgt.n	801229a <_printf_common+0x96>
 801224c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012250:	1e13      	subs	r3, r2, #0
 8012252:	6822      	ldr	r2, [r4, #0]
 8012254:	bf18      	it	ne
 8012256:	2301      	movne	r3, #1
 8012258:	0692      	lsls	r2, r2, #26
 801225a:	d42b      	bmi.n	80122b4 <_printf_common+0xb0>
 801225c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012260:	4649      	mov	r1, r9
 8012262:	4638      	mov	r0, r7
 8012264:	47c0      	blx	r8
 8012266:	3001      	adds	r0, #1
 8012268:	d01e      	beq.n	80122a8 <_printf_common+0xa4>
 801226a:	6823      	ldr	r3, [r4, #0]
 801226c:	68e5      	ldr	r5, [r4, #12]
 801226e:	6832      	ldr	r2, [r6, #0]
 8012270:	f003 0306 	and.w	r3, r3, #6
 8012274:	2b04      	cmp	r3, #4
 8012276:	bf08      	it	eq
 8012278:	1aad      	subeq	r5, r5, r2
 801227a:	68a3      	ldr	r3, [r4, #8]
 801227c:	6922      	ldr	r2, [r4, #16]
 801227e:	bf0c      	ite	eq
 8012280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012284:	2500      	movne	r5, #0
 8012286:	4293      	cmp	r3, r2
 8012288:	bfc4      	itt	gt
 801228a:	1a9b      	subgt	r3, r3, r2
 801228c:	18ed      	addgt	r5, r5, r3
 801228e:	2600      	movs	r6, #0
 8012290:	341a      	adds	r4, #26
 8012292:	42b5      	cmp	r5, r6
 8012294:	d11a      	bne.n	80122cc <_printf_common+0xc8>
 8012296:	2000      	movs	r0, #0
 8012298:	e008      	b.n	80122ac <_printf_common+0xa8>
 801229a:	2301      	movs	r3, #1
 801229c:	4652      	mov	r2, sl
 801229e:	4649      	mov	r1, r9
 80122a0:	4638      	mov	r0, r7
 80122a2:	47c0      	blx	r8
 80122a4:	3001      	adds	r0, #1
 80122a6:	d103      	bne.n	80122b0 <_printf_common+0xac>
 80122a8:	f04f 30ff 	mov.w	r0, #4294967295
 80122ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122b0:	3501      	adds	r5, #1
 80122b2:	e7c6      	b.n	8012242 <_printf_common+0x3e>
 80122b4:	18e1      	adds	r1, r4, r3
 80122b6:	1c5a      	adds	r2, r3, #1
 80122b8:	2030      	movs	r0, #48	; 0x30
 80122ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80122be:	4422      	add	r2, r4
 80122c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80122c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80122c8:	3302      	adds	r3, #2
 80122ca:	e7c7      	b.n	801225c <_printf_common+0x58>
 80122cc:	2301      	movs	r3, #1
 80122ce:	4622      	mov	r2, r4
 80122d0:	4649      	mov	r1, r9
 80122d2:	4638      	mov	r0, r7
 80122d4:	47c0      	blx	r8
 80122d6:	3001      	adds	r0, #1
 80122d8:	d0e6      	beq.n	80122a8 <_printf_common+0xa4>
 80122da:	3601      	adds	r6, #1
 80122dc:	e7d9      	b.n	8012292 <_printf_common+0x8e>
	...

080122e0 <_printf_i>:
 80122e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80122e4:	7e0f      	ldrb	r7, [r1, #24]
 80122e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80122e8:	2f78      	cmp	r7, #120	; 0x78
 80122ea:	4691      	mov	r9, r2
 80122ec:	4680      	mov	r8, r0
 80122ee:	460c      	mov	r4, r1
 80122f0:	469a      	mov	sl, r3
 80122f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80122f6:	d807      	bhi.n	8012308 <_printf_i+0x28>
 80122f8:	2f62      	cmp	r7, #98	; 0x62
 80122fa:	d80a      	bhi.n	8012312 <_printf_i+0x32>
 80122fc:	2f00      	cmp	r7, #0
 80122fe:	f000 80d8 	beq.w	80124b2 <_printf_i+0x1d2>
 8012302:	2f58      	cmp	r7, #88	; 0x58
 8012304:	f000 80a3 	beq.w	801244e <_printf_i+0x16e>
 8012308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801230c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012310:	e03a      	b.n	8012388 <_printf_i+0xa8>
 8012312:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012316:	2b15      	cmp	r3, #21
 8012318:	d8f6      	bhi.n	8012308 <_printf_i+0x28>
 801231a:	a101      	add	r1, pc, #4	; (adr r1, 8012320 <_printf_i+0x40>)
 801231c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012320:	08012379 	.word	0x08012379
 8012324:	0801238d 	.word	0x0801238d
 8012328:	08012309 	.word	0x08012309
 801232c:	08012309 	.word	0x08012309
 8012330:	08012309 	.word	0x08012309
 8012334:	08012309 	.word	0x08012309
 8012338:	0801238d 	.word	0x0801238d
 801233c:	08012309 	.word	0x08012309
 8012340:	08012309 	.word	0x08012309
 8012344:	08012309 	.word	0x08012309
 8012348:	08012309 	.word	0x08012309
 801234c:	08012499 	.word	0x08012499
 8012350:	080123bd 	.word	0x080123bd
 8012354:	0801247b 	.word	0x0801247b
 8012358:	08012309 	.word	0x08012309
 801235c:	08012309 	.word	0x08012309
 8012360:	080124bb 	.word	0x080124bb
 8012364:	08012309 	.word	0x08012309
 8012368:	080123bd 	.word	0x080123bd
 801236c:	08012309 	.word	0x08012309
 8012370:	08012309 	.word	0x08012309
 8012374:	08012483 	.word	0x08012483
 8012378:	682b      	ldr	r3, [r5, #0]
 801237a:	1d1a      	adds	r2, r3, #4
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	602a      	str	r2, [r5, #0]
 8012380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012388:	2301      	movs	r3, #1
 801238a:	e0a3      	b.n	80124d4 <_printf_i+0x1f4>
 801238c:	6820      	ldr	r0, [r4, #0]
 801238e:	6829      	ldr	r1, [r5, #0]
 8012390:	0606      	lsls	r6, r0, #24
 8012392:	f101 0304 	add.w	r3, r1, #4
 8012396:	d50a      	bpl.n	80123ae <_printf_i+0xce>
 8012398:	680e      	ldr	r6, [r1, #0]
 801239a:	602b      	str	r3, [r5, #0]
 801239c:	2e00      	cmp	r6, #0
 801239e:	da03      	bge.n	80123a8 <_printf_i+0xc8>
 80123a0:	232d      	movs	r3, #45	; 0x2d
 80123a2:	4276      	negs	r6, r6
 80123a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80123a8:	485e      	ldr	r0, [pc, #376]	; (8012524 <_printf_i+0x244>)
 80123aa:	230a      	movs	r3, #10
 80123ac:	e019      	b.n	80123e2 <_printf_i+0x102>
 80123ae:	680e      	ldr	r6, [r1, #0]
 80123b0:	602b      	str	r3, [r5, #0]
 80123b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80123b6:	bf18      	it	ne
 80123b8:	b236      	sxthne	r6, r6
 80123ba:	e7ef      	b.n	801239c <_printf_i+0xbc>
 80123bc:	682b      	ldr	r3, [r5, #0]
 80123be:	6820      	ldr	r0, [r4, #0]
 80123c0:	1d19      	adds	r1, r3, #4
 80123c2:	6029      	str	r1, [r5, #0]
 80123c4:	0601      	lsls	r1, r0, #24
 80123c6:	d501      	bpl.n	80123cc <_printf_i+0xec>
 80123c8:	681e      	ldr	r6, [r3, #0]
 80123ca:	e002      	b.n	80123d2 <_printf_i+0xf2>
 80123cc:	0646      	lsls	r6, r0, #25
 80123ce:	d5fb      	bpl.n	80123c8 <_printf_i+0xe8>
 80123d0:	881e      	ldrh	r6, [r3, #0]
 80123d2:	4854      	ldr	r0, [pc, #336]	; (8012524 <_printf_i+0x244>)
 80123d4:	2f6f      	cmp	r7, #111	; 0x6f
 80123d6:	bf0c      	ite	eq
 80123d8:	2308      	moveq	r3, #8
 80123da:	230a      	movne	r3, #10
 80123dc:	2100      	movs	r1, #0
 80123de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80123e2:	6865      	ldr	r5, [r4, #4]
 80123e4:	60a5      	str	r5, [r4, #8]
 80123e6:	2d00      	cmp	r5, #0
 80123e8:	bfa2      	ittt	ge
 80123ea:	6821      	ldrge	r1, [r4, #0]
 80123ec:	f021 0104 	bicge.w	r1, r1, #4
 80123f0:	6021      	strge	r1, [r4, #0]
 80123f2:	b90e      	cbnz	r6, 80123f8 <_printf_i+0x118>
 80123f4:	2d00      	cmp	r5, #0
 80123f6:	d04d      	beq.n	8012494 <_printf_i+0x1b4>
 80123f8:	4615      	mov	r5, r2
 80123fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80123fe:	fb03 6711 	mls	r7, r3, r1, r6
 8012402:	5dc7      	ldrb	r7, [r0, r7]
 8012404:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012408:	4637      	mov	r7, r6
 801240a:	42bb      	cmp	r3, r7
 801240c:	460e      	mov	r6, r1
 801240e:	d9f4      	bls.n	80123fa <_printf_i+0x11a>
 8012410:	2b08      	cmp	r3, #8
 8012412:	d10b      	bne.n	801242c <_printf_i+0x14c>
 8012414:	6823      	ldr	r3, [r4, #0]
 8012416:	07de      	lsls	r6, r3, #31
 8012418:	d508      	bpl.n	801242c <_printf_i+0x14c>
 801241a:	6923      	ldr	r3, [r4, #16]
 801241c:	6861      	ldr	r1, [r4, #4]
 801241e:	4299      	cmp	r1, r3
 8012420:	bfde      	ittt	le
 8012422:	2330      	movle	r3, #48	; 0x30
 8012424:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012428:	f105 35ff 	addle.w	r5, r5, #4294967295
 801242c:	1b52      	subs	r2, r2, r5
 801242e:	6122      	str	r2, [r4, #16]
 8012430:	f8cd a000 	str.w	sl, [sp]
 8012434:	464b      	mov	r3, r9
 8012436:	aa03      	add	r2, sp, #12
 8012438:	4621      	mov	r1, r4
 801243a:	4640      	mov	r0, r8
 801243c:	f7ff fee2 	bl	8012204 <_printf_common>
 8012440:	3001      	adds	r0, #1
 8012442:	d14c      	bne.n	80124de <_printf_i+0x1fe>
 8012444:	f04f 30ff 	mov.w	r0, #4294967295
 8012448:	b004      	add	sp, #16
 801244a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801244e:	4835      	ldr	r0, [pc, #212]	; (8012524 <_printf_i+0x244>)
 8012450:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8012454:	6829      	ldr	r1, [r5, #0]
 8012456:	6823      	ldr	r3, [r4, #0]
 8012458:	f851 6b04 	ldr.w	r6, [r1], #4
 801245c:	6029      	str	r1, [r5, #0]
 801245e:	061d      	lsls	r5, r3, #24
 8012460:	d514      	bpl.n	801248c <_printf_i+0x1ac>
 8012462:	07df      	lsls	r7, r3, #31
 8012464:	bf44      	itt	mi
 8012466:	f043 0320 	orrmi.w	r3, r3, #32
 801246a:	6023      	strmi	r3, [r4, #0]
 801246c:	b91e      	cbnz	r6, 8012476 <_printf_i+0x196>
 801246e:	6823      	ldr	r3, [r4, #0]
 8012470:	f023 0320 	bic.w	r3, r3, #32
 8012474:	6023      	str	r3, [r4, #0]
 8012476:	2310      	movs	r3, #16
 8012478:	e7b0      	b.n	80123dc <_printf_i+0xfc>
 801247a:	6823      	ldr	r3, [r4, #0]
 801247c:	f043 0320 	orr.w	r3, r3, #32
 8012480:	6023      	str	r3, [r4, #0]
 8012482:	2378      	movs	r3, #120	; 0x78
 8012484:	4828      	ldr	r0, [pc, #160]	; (8012528 <_printf_i+0x248>)
 8012486:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801248a:	e7e3      	b.n	8012454 <_printf_i+0x174>
 801248c:	0659      	lsls	r1, r3, #25
 801248e:	bf48      	it	mi
 8012490:	b2b6      	uxthmi	r6, r6
 8012492:	e7e6      	b.n	8012462 <_printf_i+0x182>
 8012494:	4615      	mov	r5, r2
 8012496:	e7bb      	b.n	8012410 <_printf_i+0x130>
 8012498:	682b      	ldr	r3, [r5, #0]
 801249a:	6826      	ldr	r6, [r4, #0]
 801249c:	6961      	ldr	r1, [r4, #20]
 801249e:	1d18      	adds	r0, r3, #4
 80124a0:	6028      	str	r0, [r5, #0]
 80124a2:	0635      	lsls	r5, r6, #24
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	d501      	bpl.n	80124ac <_printf_i+0x1cc>
 80124a8:	6019      	str	r1, [r3, #0]
 80124aa:	e002      	b.n	80124b2 <_printf_i+0x1d2>
 80124ac:	0670      	lsls	r0, r6, #25
 80124ae:	d5fb      	bpl.n	80124a8 <_printf_i+0x1c8>
 80124b0:	8019      	strh	r1, [r3, #0]
 80124b2:	2300      	movs	r3, #0
 80124b4:	6123      	str	r3, [r4, #16]
 80124b6:	4615      	mov	r5, r2
 80124b8:	e7ba      	b.n	8012430 <_printf_i+0x150>
 80124ba:	682b      	ldr	r3, [r5, #0]
 80124bc:	1d1a      	adds	r2, r3, #4
 80124be:	602a      	str	r2, [r5, #0]
 80124c0:	681d      	ldr	r5, [r3, #0]
 80124c2:	6862      	ldr	r2, [r4, #4]
 80124c4:	2100      	movs	r1, #0
 80124c6:	4628      	mov	r0, r5
 80124c8:	f7ed feb2 	bl	8000230 <memchr>
 80124cc:	b108      	cbz	r0, 80124d2 <_printf_i+0x1f2>
 80124ce:	1b40      	subs	r0, r0, r5
 80124d0:	6060      	str	r0, [r4, #4]
 80124d2:	6863      	ldr	r3, [r4, #4]
 80124d4:	6123      	str	r3, [r4, #16]
 80124d6:	2300      	movs	r3, #0
 80124d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80124dc:	e7a8      	b.n	8012430 <_printf_i+0x150>
 80124de:	6923      	ldr	r3, [r4, #16]
 80124e0:	462a      	mov	r2, r5
 80124e2:	4649      	mov	r1, r9
 80124e4:	4640      	mov	r0, r8
 80124e6:	47d0      	blx	sl
 80124e8:	3001      	adds	r0, #1
 80124ea:	d0ab      	beq.n	8012444 <_printf_i+0x164>
 80124ec:	6823      	ldr	r3, [r4, #0]
 80124ee:	079b      	lsls	r3, r3, #30
 80124f0:	d413      	bmi.n	801251a <_printf_i+0x23a>
 80124f2:	68e0      	ldr	r0, [r4, #12]
 80124f4:	9b03      	ldr	r3, [sp, #12]
 80124f6:	4298      	cmp	r0, r3
 80124f8:	bfb8      	it	lt
 80124fa:	4618      	movlt	r0, r3
 80124fc:	e7a4      	b.n	8012448 <_printf_i+0x168>
 80124fe:	2301      	movs	r3, #1
 8012500:	4632      	mov	r2, r6
 8012502:	4649      	mov	r1, r9
 8012504:	4640      	mov	r0, r8
 8012506:	47d0      	blx	sl
 8012508:	3001      	adds	r0, #1
 801250a:	d09b      	beq.n	8012444 <_printf_i+0x164>
 801250c:	3501      	adds	r5, #1
 801250e:	68e3      	ldr	r3, [r4, #12]
 8012510:	9903      	ldr	r1, [sp, #12]
 8012512:	1a5b      	subs	r3, r3, r1
 8012514:	42ab      	cmp	r3, r5
 8012516:	dcf2      	bgt.n	80124fe <_printf_i+0x21e>
 8012518:	e7eb      	b.n	80124f2 <_printf_i+0x212>
 801251a:	2500      	movs	r5, #0
 801251c:	f104 0619 	add.w	r6, r4, #25
 8012520:	e7f5      	b.n	801250e <_printf_i+0x22e>
 8012522:	bf00      	nop
 8012524:	08014d2a 	.word	0x08014d2a
 8012528:	08014d3b 	.word	0x08014d3b

0801252c <iprintf>:
 801252c:	b40f      	push	{r0, r1, r2, r3}
 801252e:	4b0a      	ldr	r3, [pc, #40]	; (8012558 <iprintf+0x2c>)
 8012530:	b513      	push	{r0, r1, r4, lr}
 8012532:	681c      	ldr	r4, [r3, #0]
 8012534:	b124      	cbz	r4, 8012540 <iprintf+0x14>
 8012536:	69a3      	ldr	r3, [r4, #24]
 8012538:	b913      	cbnz	r3, 8012540 <iprintf+0x14>
 801253a:	4620      	mov	r0, r4
 801253c:	f001 f878 	bl	8013630 <__sinit>
 8012540:	ab05      	add	r3, sp, #20
 8012542:	9a04      	ldr	r2, [sp, #16]
 8012544:	68a1      	ldr	r1, [r4, #8]
 8012546:	9301      	str	r3, [sp, #4]
 8012548:	4620      	mov	r0, r4
 801254a:	f001 fe27 	bl	801419c <_vfiprintf_r>
 801254e:	b002      	add	sp, #8
 8012550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012554:	b004      	add	sp, #16
 8012556:	4770      	bx	lr
 8012558:	2000000c 	.word	0x2000000c

0801255c <putchar>:
 801255c:	4b09      	ldr	r3, [pc, #36]	; (8012584 <putchar+0x28>)
 801255e:	b513      	push	{r0, r1, r4, lr}
 8012560:	681c      	ldr	r4, [r3, #0]
 8012562:	4601      	mov	r1, r0
 8012564:	b134      	cbz	r4, 8012574 <putchar+0x18>
 8012566:	69a3      	ldr	r3, [r4, #24]
 8012568:	b923      	cbnz	r3, 8012574 <putchar+0x18>
 801256a:	9001      	str	r0, [sp, #4]
 801256c:	4620      	mov	r0, r4
 801256e:	f001 f85f 	bl	8013630 <__sinit>
 8012572:	9901      	ldr	r1, [sp, #4]
 8012574:	68a2      	ldr	r2, [r4, #8]
 8012576:	4620      	mov	r0, r4
 8012578:	b002      	add	sp, #8
 801257a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801257e:	f001 bf3d 	b.w	80143fc <_putc_r>
 8012582:	bf00      	nop
 8012584:	2000000c 	.word	0x2000000c

08012588 <__swbuf_r>:
 8012588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801258a:	460e      	mov	r6, r1
 801258c:	4614      	mov	r4, r2
 801258e:	4605      	mov	r5, r0
 8012590:	b118      	cbz	r0, 801259a <__swbuf_r+0x12>
 8012592:	6983      	ldr	r3, [r0, #24]
 8012594:	b90b      	cbnz	r3, 801259a <__swbuf_r+0x12>
 8012596:	f001 f84b 	bl	8013630 <__sinit>
 801259a:	4b21      	ldr	r3, [pc, #132]	; (8012620 <__swbuf_r+0x98>)
 801259c:	429c      	cmp	r4, r3
 801259e:	d12b      	bne.n	80125f8 <__swbuf_r+0x70>
 80125a0:	686c      	ldr	r4, [r5, #4]
 80125a2:	69a3      	ldr	r3, [r4, #24]
 80125a4:	60a3      	str	r3, [r4, #8]
 80125a6:	89a3      	ldrh	r3, [r4, #12]
 80125a8:	071a      	lsls	r2, r3, #28
 80125aa:	d52f      	bpl.n	801260c <__swbuf_r+0x84>
 80125ac:	6923      	ldr	r3, [r4, #16]
 80125ae:	b36b      	cbz	r3, 801260c <__swbuf_r+0x84>
 80125b0:	6923      	ldr	r3, [r4, #16]
 80125b2:	6820      	ldr	r0, [r4, #0]
 80125b4:	1ac0      	subs	r0, r0, r3
 80125b6:	6963      	ldr	r3, [r4, #20]
 80125b8:	b2f6      	uxtb	r6, r6
 80125ba:	4283      	cmp	r3, r0
 80125bc:	4637      	mov	r7, r6
 80125be:	dc04      	bgt.n	80125ca <__swbuf_r+0x42>
 80125c0:	4621      	mov	r1, r4
 80125c2:	4628      	mov	r0, r5
 80125c4:	f000 ffa0 	bl	8013508 <_fflush_r>
 80125c8:	bb30      	cbnz	r0, 8012618 <__swbuf_r+0x90>
 80125ca:	68a3      	ldr	r3, [r4, #8]
 80125cc:	3b01      	subs	r3, #1
 80125ce:	60a3      	str	r3, [r4, #8]
 80125d0:	6823      	ldr	r3, [r4, #0]
 80125d2:	1c5a      	adds	r2, r3, #1
 80125d4:	6022      	str	r2, [r4, #0]
 80125d6:	701e      	strb	r6, [r3, #0]
 80125d8:	6963      	ldr	r3, [r4, #20]
 80125da:	3001      	adds	r0, #1
 80125dc:	4283      	cmp	r3, r0
 80125de:	d004      	beq.n	80125ea <__swbuf_r+0x62>
 80125e0:	89a3      	ldrh	r3, [r4, #12]
 80125e2:	07db      	lsls	r3, r3, #31
 80125e4:	d506      	bpl.n	80125f4 <__swbuf_r+0x6c>
 80125e6:	2e0a      	cmp	r6, #10
 80125e8:	d104      	bne.n	80125f4 <__swbuf_r+0x6c>
 80125ea:	4621      	mov	r1, r4
 80125ec:	4628      	mov	r0, r5
 80125ee:	f000 ff8b 	bl	8013508 <_fflush_r>
 80125f2:	b988      	cbnz	r0, 8012618 <__swbuf_r+0x90>
 80125f4:	4638      	mov	r0, r7
 80125f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125f8:	4b0a      	ldr	r3, [pc, #40]	; (8012624 <__swbuf_r+0x9c>)
 80125fa:	429c      	cmp	r4, r3
 80125fc:	d101      	bne.n	8012602 <__swbuf_r+0x7a>
 80125fe:	68ac      	ldr	r4, [r5, #8]
 8012600:	e7cf      	b.n	80125a2 <__swbuf_r+0x1a>
 8012602:	4b09      	ldr	r3, [pc, #36]	; (8012628 <__swbuf_r+0xa0>)
 8012604:	429c      	cmp	r4, r3
 8012606:	bf08      	it	eq
 8012608:	68ec      	ldreq	r4, [r5, #12]
 801260a:	e7ca      	b.n	80125a2 <__swbuf_r+0x1a>
 801260c:	4621      	mov	r1, r4
 801260e:	4628      	mov	r0, r5
 8012610:	f000 f80c 	bl	801262c <__swsetup_r>
 8012614:	2800      	cmp	r0, #0
 8012616:	d0cb      	beq.n	80125b0 <__swbuf_r+0x28>
 8012618:	f04f 37ff 	mov.w	r7, #4294967295
 801261c:	e7ea      	b.n	80125f4 <__swbuf_r+0x6c>
 801261e:	bf00      	nop
 8012620:	08014dfc 	.word	0x08014dfc
 8012624:	08014e1c 	.word	0x08014e1c
 8012628:	08014ddc 	.word	0x08014ddc

0801262c <__swsetup_r>:
 801262c:	4b32      	ldr	r3, [pc, #200]	; (80126f8 <__swsetup_r+0xcc>)
 801262e:	b570      	push	{r4, r5, r6, lr}
 8012630:	681d      	ldr	r5, [r3, #0]
 8012632:	4606      	mov	r6, r0
 8012634:	460c      	mov	r4, r1
 8012636:	b125      	cbz	r5, 8012642 <__swsetup_r+0x16>
 8012638:	69ab      	ldr	r3, [r5, #24]
 801263a:	b913      	cbnz	r3, 8012642 <__swsetup_r+0x16>
 801263c:	4628      	mov	r0, r5
 801263e:	f000 fff7 	bl	8013630 <__sinit>
 8012642:	4b2e      	ldr	r3, [pc, #184]	; (80126fc <__swsetup_r+0xd0>)
 8012644:	429c      	cmp	r4, r3
 8012646:	d10f      	bne.n	8012668 <__swsetup_r+0x3c>
 8012648:	686c      	ldr	r4, [r5, #4]
 801264a:	89a3      	ldrh	r3, [r4, #12]
 801264c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012650:	0719      	lsls	r1, r3, #28
 8012652:	d42c      	bmi.n	80126ae <__swsetup_r+0x82>
 8012654:	06dd      	lsls	r5, r3, #27
 8012656:	d411      	bmi.n	801267c <__swsetup_r+0x50>
 8012658:	2309      	movs	r3, #9
 801265a:	6033      	str	r3, [r6, #0]
 801265c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012660:	81a3      	strh	r3, [r4, #12]
 8012662:	f04f 30ff 	mov.w	r0, #4294967295
 8012666:	e03e      	b.n	80126e6 <__swsetup_r+0xba>
 8012668:	4b25      	ldr	r3, [pc, #148]	; (8012700 <__swsetup_r+0xd4>)
 801266a:	429c      	cmp	r4, r3
 801266c:	d101      	bne.n	8012672 <__swsetup_r+0x46>
 801266e:	68ac      	ldr	r4, [r5, #8]
 8012670:	e7eb      	b.n	801264a <__swsetup_r+0x1e>
 8012672:	4b24      	ldr	r3, [pc, #144]	; (8012704 <__swsetup_r+0xd8>)
 8012674:	429c      	cmp	r4, r3
 8012676:	bf08      	it	eq
 8012678:	68ec      	ldreq	r4, [r5, #12]
 801267a:	e7e6      	b.n	801264a <__swsetup_r+0x1e>
 801267c:	0758      	lsls	r0, r3, #29
 801267e:	d512      	bpl.n	80126a6 <__swsetup_r+0x7a>
 8012680:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012682:	b141      	cbz	r1, 8012696 <__swsetup_r+0x6a>
 8012684:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012688:	4299      	cmp	r1, r3
 801268a:	d002      	beq.n	8012692 <__swsetup_r+0x66>
 801268c:	4630      	mov	r0, r6
 801268e:	f001 fc7b 	bl	8013f88 <_free_r>
 8012692:	2300      	movs	r3, #0
 8012694:	6363      	str	r3, [r4, #52]	; 0x34
 8012696:	89a3      	ldrh	r3, [r4, #12]
 8012698:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801269c:	81a3      	strh	r3, [r4, #12]
 801269e:	2300      	movs	r3, #0
 80126a0:	6063      	str	r3, [r4, #4]
 80126a2:	6923      	ldr	r3, [r4, #16]
 80126a4:	6023      	str	r3, [r4, #0]
 80126a6:	89a3      	ldrh	r3, [r4, #12]
 80126a8:	f043 0308 	orr.w	r3, r3, #8
 80126ac:	81a3      	strh	r3, [r4, #12]
 80126ae:	6923      	ldr	r3, [r4, #16]
 80126b0:	b94b      	cbnz	r3, 80126c6 <__swsetup_r+0x9a>
 80126b2:	89a3      	ldrh	r3, [r4, #12]
 80126b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80126b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80126bc:	d003      	beq.n	80126c6 <__swsetup_r+0x9a>
 80126be:	4621      	mov	r1, r4
 80126c0:	4630      	mov	r0, r6
 80126c2:	f001 f87f 	bl	80137c4 <__smakebuf_r>
 80126c6:	89a0      	ldrh	r0, [r4, #12]
 80126c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80126cc:	f010 0301 	ands.w	r3, r0, #1
 80126d0:	d00a      	beq.n	80126e8 <__swsetup_r+0xbc>
 80126d2:	2300      	movs	r3, #0
 80126d4:	60a3      	str	r3, [r4, #8]
 80126d6:	6963      	ldr	r3, [r4, #20]
 80126d8:	425b      	negs	r3, r3
 80126da:	61a3      	str	r3, [r4, #24]
 80126dc:	6923      	ldr	r3, [r4, #16]
 80126de:	b943      	cbnz	r3, 80126f2 <__swsetup_r+0xc6>
 80126e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80126e4:	d1ba      	bne.n	801265c <__swsetup_r+0x30>
 80126e6:	bd70      	pop	{r4, r5, r6, pc}
 80126e8:	0781      	lsls	r1, r0, #30
 80126ea:	bf58      	it	pl
 80126ec:	6963      	ldrpl	r3, [r4, #20]
 80126ee:	60a3      	str	r3, [r4, #8]
 80126f0:	e7f4      	b.n	80126dc <__swsetup_r+0xb0>
 80126f2:	2000      	movs	r0, #0
 80126f4:	e7f7      	b.n	80126e6 <__swsetup_r+0xba>
 80126f6:	bf00      	nop
 80126f8:	2000000c 	.word	0x2000000c
 80126fc:	08014dfc 	.word	0x08014dfc
 8012700:	08014e1c 	.word	0x08014e1c
 8012704:	08014ddc 	.word	0x08014ddc

08012708 <quorem>:
 8012708:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801270c:	6903      	ldr	r3, [r0, #16]
 801270e:	690c      	ldr	r4, [r1, #16]
 8012710:	42a3      	cmp	r3, r4
 8012712:	4607      	mov	r7, r0
 8012714:	f2c0 8081 	blt.w	801281a <quorem+0x112>
 8012718:	3c01      	subs	r4, #1
 801271a:	f101 0814 	add.w	r8, r1, #20
 801271e:	f100 0514 	add.w	r5, r0, #20
 8012722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012726:	9301      	str	r3, [sp, #4]
 8012728:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801272c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012730:	3301      	adds	r3, #1
 8012732:	429a      	cmp	r2, r3
 8012734:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012738:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801273c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012740:	d331      	bcc.n	80127a6 <quorem+0x9e>
 8012742:	f04f 0e00 	mov.w	lr, #0
 8012746:	4640      	mov	r0, r8
 8012748:	46ac      	mov	ip, r5
 801274a:	46f2      	mov	sl, lr
 801274c:	f850 2b04 	ldr.w	r2, [r0], #4
 8012750:	b293      	uxth	r3, r2
 8012752:	fb06 e303 	mla	r3, r6, r3, lr
 8012756:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801275a:	b29b      	uxth	r3, r3
 801275c:	ebaa 0303 	sub.w	r3, sl, r3
 8012760:	f8dc a000 	ldr.w	sl, [ip]
 8012764:	0c12      	lsrs	r2, r2, #16
 8012766:	fa13 f38a 	uxtah	r3, r3, sl
 801276a:	fb06 e202 	mla	r2, r6, r2, lr
 801276e:	9300      	str	r3, [sp, #0]
 8012770:	9b00      	ldr	r3, [sp, #0]
 8012772:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012776:	b292      	uxth	r2, r2
 8012778:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801277c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012780:	f8bd 3000 	ldrh.w	r3, [sp]
 8012784:	4581      	cmp	r9, r0
 8012786:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801278a:	f84c 3b04 	str.w	r3, [ip], #4
 801278e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012792:	d2db      	bcs.n	801274c <quorem+0x44>
 8012794:	f855 300b 	ldr.w	r3, [r5, fp]
 8012798:	b92b      	cbnz	r3, 80127a6 <quorem+0x9e>
 801279a:	9b01      	ldr	r3, [sp, #4]
 801279c:	3b04      	subs	r3, #4
 801279e:	429d      	cmp	r5, r3
 80127a0:	461a      	mov	r2, r3
 80127a2:	d32e      	bcc.n	8012802 <quorem+0xfa>
 80127a4:	613c      	str	r4, [r7, #16]
 80127a6:	4638      	mov	r0, r7
 80127a8:	f001 fad6 	bl	8013d58 <__mcmp>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	db24      	blt.n	80127fa <quorem+0xf2>
 80127b0:	3601      	adds	r6, #1
 80127b2:	4628      	mov	r0, r5
 80127b4:	f04f 0c00 	mov.w	ip, #0
 80127b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80127bc:	f8d0 e000 	ldr.w	lr, [r0]
 80127c0:	b293      	uxth	r3, r2
 80127c2:	ebac 0303 	sub.w	r3, ip, r3
 80127c6:	0c12      	lsrs	r2, r2, #16
 80127c8:	fa13 f38e 	uxtah	r3, r3, lr
 80127cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80127d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80127d4:	b29b      	uxth	r3, r3
 80127d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80127da:	45c1      	cmp	r9, r8
 80127dc:	f840 3b04 	str.w	r3, [r0], #4
 80127e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80127e4:	d2e8      	bcs.n	80127b8 <quorem+0xb0>
 80127e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80127ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80127ee:	b922      	cbnz	r2, 80127fa <quorem+0xf2>
 80127f0:	3b04      	subs	r3, #4
 80127f2:	429d      	cmp	r5, r3
 80127f4:	461a      	mov	r2, r3
 80127f6:	d30a      	bcc.n	801280e <quorem+0x106>
 80127f8:	613c      	str	r4, [r7, #16]
 80127fa:	4630      	mov	r0, r6
 80127fc:	b003      	add	sp, #12
 80127fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012802:	6812      	ldr	r2, [r2, #0]
 8012804:	3b04      	subs	r3, #4
 8012806:	2a00      	cmp	r2, #0
 8012808:	d1cc      	bne.n	80127a4 <quorem+0x9c>
 801280a:	3c01      	subs	r4, #1
 801280c:	e7c7      	b.n	801279e <quorem+0x96>
 801280e:	6812      	ldr	r2, [r2, #0]
 8012810:	3b04      	subs	r3, #4
 8012812:	2a00      	cmp	r2, #0
 8012814:	d1f0      	bne.n	80127f8 <quorem+0xf0>
 8012816:	3c01      	subs	r4, #1
 8012818:	e7eb      	b.n	80127f2 <quorem+0xea>
 801281a:	2000      	movs	r0, #0
 801281c:	e7ee      	b.n	80127fc <quorem+0xf4>
	...

08012820 <_dtoa_r>:
 8012820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012824:	ed2d 8b04 	vpush	{d8-d9}
 8012828:	ec57 6b10 	vmov	r6, r7, d0
 801282c:	b093      	sub	sp, #76	; 0x4c
 801282e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012830:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012834:	9106      	str	r1, [sp, #24]
 8012836:	ee10 aa10 	vmov	sl, s0
 801283a:	4604      	mov	r4, r0
 801283c:	9209      	str	r2, [sp, #36]	; 0x24
 801283e:	930c      	str	r3, [sp, #48]	; 0x30
 8012840:	46bb      	mov	fp, r7
 8012842:	b975      	cbnz	r5, 8012862 <_dtoa_r+0x42>
 8012844:	2010      	movs	r0, #16
 8012846:	f000 fffd 	bl	8013844 <malloc>
 801284a:	4602      	mov	r2, r0
 801284c:	6260      	str	r0, [r4, #36]	; 0x24
 801284e:	b920      	cbnz	r0, 801285a <_dtoa_r+0x3a>
 8012850:	4ba7      	ldr	r3, [pc, #668]	; (8012af0 <_dtoa_r+0x2d0>)
 8012852:	21ea      	movs	r1, #234	; 0xea
 8012854:	48a7      	ldr	r0, [pc, #668]	; (8012af4 <_dtoa_r+0x2d4>)
 8012856:	f001 fe7f 	bl	8014558 <__assert_func>
 801285a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801285e:	6005      	str	r5, [r0, #0]
 8012860:	60c5      	str	r5, [r0, #12]
 8012862:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012864:	6819      	ldr	r1, [r3, #0]
 8012866:	b151      	cbz	r1, 801287e <_dtoa_r+0x5e>
 8012868:	685a      	ldr	r2, [r3, #4]
 801286a:	604a      	str	r2, [r1, #4]
 801286c:	2301      	movs	r3, #1
 801286e:	4093      	lsls	r3, r2
 8012870:	608b      	str	r3, [r1, #8]
 8012872:	4620      	mov	r0, r4
 8012874:	f001 f82e 	bl	80138d4 <_Bfree>
 8012878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801287a:	2200      	movs	r2, #0
 801287c:	601a      	str	r2, [r3, #0]
 801287e:	1e3b      	subs	r3, r7, #0
 8012880:	bfaa      	itet	ge
 8012882:	2300      	movge	r3, #0
 8012884:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8012888:	f8c8 3000 	strge.w	r3, [r8]
 801288c:	4b9a      	ldr	r3, [pc, #616]	; (8012af8 <_dtoa_r+0x2d8>)
 801288e:	bfbc      	itt	lt
 8012890:	2201      	movlt	r2, #1
 8012892:	f8c8 2000 	strlt.w	r2, [r8]
 8012896:	ea33 030b 	bics.w	r3, r3, fp
 801289a:	d11b      	bne.n	80128d4 <_dtoa_r+0xb4>
 801289c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801289e:	f242 730f 	movw	r3, #9999	; 0x270f
 80128a2:	6013      	str	r3, [r2, #0]
 80128a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80128a8:	4333      	orrs	r3, r6
 80128aa:	f000 8592 	beq.w	80133d2 <_dtoa_r+0xbb2>
 80128ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80128b0:	b963      	cbnz	r3, 80128cc <_dtoa_r+0xac>
 80128b2:	4b92      	ldr	r3, [pc, #584]	; (8012afc <_dtoa_r+0x2dc>)
 80128b4:	e022      	b.n	80128fc <_dtoa_r+0xdc>
 80128b6:	4b92      	ldr	r3, [pc, #584]	; (8012b00 <_dtoa_r+0x2e0>)
 80128b8:	9301      	str	r3, [sp, #4]
 80128ba:	3308      	adds	r3, #8
 80128bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80128be:	6013      	str	r3, [r2, #0]
 80128c0:	9801      	ldr	r0, [sp, #4]
 80128c2:	b013      	add	sp, #76	; 0x4c
 80128c4:	ecbd 8b04 	vpop	{d8-d9}
 80128c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128cc:	4b8b      	ldr	r3, [pc, #556]	; (8012afc <_dtoa_r+0x2dc>)
 80128ce:	9301      	str	r3, [sp, #4]
 80128d0:	3303      	adds	r3, #3
 80128d2:	e7f3      	b.n	80128bc <_dtoa_r+0x9c>
 80128d4:	2200      	movs	r2, #0
 80128d6:	2300      	movs	r3, #0
 80128d8:	4650      	mov	r0, sl
 80128da:	4659      	mov	r1, fp
 80128dc:	f7ee f91c 	bl	8000b18 <__aeabi_dcmpeq>
 80128e0:	ec4b ab19 	vmov	d9, sl, fp
 80128e4:	4680      	mov	r8, r0
 80128e6:	b158      	cbz	r0, 8012900 <_dtoa_r+0xe0>
 80128e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80128ea:	2301      	movs	r3, #1
 80128ec:	6013      	str	r3, [r2, #0]
 80128ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	f000 856b 	beq.w	80133cc <_dtoa_r+0xbac>
 80128f6:	4883      	ldr	r0, [pc, #524]	; (8012b04 <_dtoa_r+0x2e4>)
 80128f8:	6018      	str	r0, [r3, #0]
 80128fa:	1e43      	subs	r3, r0, #1
 80128fc:	9301      	str	r3, [sp, #4]
 80128fe:	e7df      	b.n	80128c0 <_dtoa_r+0xa0>
 8012900:	ec4b ab10 	vmov	d0, sl, fp
 8012904:	aa10      	add	r2, sp, #64	; 0x40
 8012906:	a911      	add	r1, sp, #68	; 0x44
 8012908:	4620      	mov	r0, r4
 801290a:	f001 facb 	bl	8013ea4 <__d2b>
 801290e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8012912:	ee08 0a10 	vmov	s16, r0
 8012916:	2d00      	cmp	r5, #0
 8012918:	f000 8084 	beq.w	8012a24 <_dtoa_r+0x204>
 801291c:	ee19 3a90 	vmov	r3, s19
 8012920:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012924:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8012928:	4656      	mov	r6, sl
 801292a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801292e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012932:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8012936:	4b74      	ldr	r3, [pc, #464]	; (8012b08 <_dtoa_r+0x2e8>)
 8012938:	2200      	movs	r2, #0
 801293a:	4630      	mov	r0, r6
 801293c:	4639      	mov	r1, r7
 801293e:	f7ed fccb 	bl	80002d8 <__aeabi_dsub>
 8012942:	a365      	add	r3, pc, #404	; (adr r3, 8012ad8 <_dtoa_r+0x2b8>)
 8012944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012948:	f7ed fe7e 	bl	8000648 <__aeabi_dmul>
 801294c:	a364      	add	r3, pc, #400	; (adr r3, 8012ae0 <_dtoa_r+0x2c0>)
 801294e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012952:	f7ed fcc3 	bl	80002dc <__adddf3>
 8012956:	4606      	mov	r6, r0
 8012958:	4628      	mov	r0, r5
 801295a:	460f      	mov	r7, r1
 801295c:	f7ed fe0a 	bl	8000574 <__aeabi_i2d>
 8012960:	a361      	add	r3, pc, #388	; (adr r3, 8012ae8 <_dtoa_r+0x2c8>)
 8012962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012966:	f7ed fe6f 	bl	8000648 <__aeabi_dmul>
 801296a:	4602      	mov	r2, r0
 801296c:	460b      	mov	r3, r1
 801296e:	4630      	mov	r0, r6
 8012970:	4639      	mov	r1, r7
 8012972:	f7ed fcb3 	bl	80002dc <__adddf3>
 8012976:	4606      	mov	r6, r0
 8012978:	460f      	mov	r7, r1
 801297a:	f7ee f915 	bl	8000ba8 <__aeabi_d2iz>
 801297e:	2200      	movs	r2, #0
 8012980:	9000      	str	r0, [sp, #0]
 8012982:	2300      	movs	r3, #0
 8012984:	4630      	mov	r0, r6
 8012986:	4639      	mov	r1, r7
 8012988:	f7ee f8d0 	bl	8000b2c <__aeabi_dcmplt>
 801298c:	b150      	cbz	r0, 80129a4 <_dtoa_r+0x184>
 801298e:	9800      	ldr	r0, [sp, #0]
 8012990:	f7ed fdf0 	bl	8000574 <__aeabi_i2d>
 8012994:	4632      	mov	r2, r6
 8012996:	463b      	mov	r3, r7
 8012998:	f7ee f8be 	bl	8000b18 <__aeabi_dcmpeq>
 801299c:	b910      	cbnz	r0, 80129a4 <_dtoa_r+0x184>
 801299e:	9b00      	ldr	r3, [sp, #0]
 80129a0:	3b01      	subs	r3, #1
 80129a2:	9300      	str	r3, [sp, #0]
 80129a4:	9b00      	ldr	r3, [sp, #0]
 80129a6:	2b16      	cmp	r3, #22
 80129a8:	d85a      	bhi.n	8012a60 <_dtoa_r+0x240>
 80129aa:	9a00      	ldr	r2, [sp, #0]
 80129ac:	4b57      	ldr	r3, [pc, #348]	; (8012b0c <_dtoa_r+0x2ec>)
 80129ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80129b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129b6:	ec51 0b19 	vmov	r0, r1, d9
 80129ba:	f7ee f8b7 	bl	8000b2c <__aeabi_dcmplt>
 80129be:	2800      	cmp	r0, #0
 80129c0:	d050      	beq.n	8012a64 <_dtoa_r+0x244>
 80129c2:	9b00      	ldr	r3, [sp, #0]
 80129c4:	3b01      	subs	r3, #1
 80129c6:	9300      	str	r3, [sp, #0]
 80129c8:	2300      	movs	r3, #0
 80129ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80129cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80129ce:	1b5d      	subs	r5, r3, r5
 80129d0:	1e6b      	subs	r3, r5, #1
 80129d2:	9305      	str	r3, [sp, #20]
 80129d4:	bf45      	ittet	mi
 80129d6:	f1c5 0301 	rsbmi	r3, r5, #1
 80129da:	9304      	strmi	r3, [sp, #16]
 80129dc:	2300      	movpl	r3, #0
 80129de:	2300      	movmi	r3, #0
 80129e0:	bf4c      	ite	mi
 80129e2:	9305      	strmi	r3, [sp, #20]
 80129e4:	9304      	strpl	r3, [sp, #16]
 80129e6:	9b00      	ldr	r3, [sp, #0]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	db3d      	blt.n	8012a68 <_dtoa_r+0x248>
 80129ec:	9b05      	ldr	r3, [sp, #20]
 80129ee:	9a00      	ldr	r2, [sp, #0]
 80129f0:	920a      	str	r2, [sp, #40]	; 0x28
 80129f2:	4413      	add	r3, r2
 80129f4:	9305      	str	r3, [sp, #20]
 80129f6:	2300      	movs	r3, #0
 80129f8:	9307      	str	r3, [sp, #28]
 80129fa:	9b06      	ldr	r3, [sp, #24]
 80129fc:	2b09      	cmp	r3, #9
 80129fe:	f200 8089 	bhi.w	8012b14 <_dtoa_r+0x2f4>
 8012a02:	2b05      	cmp	r3, #5
 8012a04:	bfc4      	itt	gt
 8012a06:	3b04      	subgt	r3, #4
 8012a08:	9306      	strgt	r3, [sp, #24]
 8012a0a:	9b06      	ldr	r3, [sp, #24]
 8012a0c:	f1a3 0302 	sub.w	r3, r3, #2
 8012a10:	bfcc      	ite	gt
 8012a12:	2500      	movgt	r5, #0
 8012a14:	2501      	movle	r5, #1
 8012a16:	2b03      	cmp	r3, #3
 8012a18:	f200 8087 	bhi.w	8012b2a <_dtoa_r+0x30a>
 8012a1c:	e8df f003 	tbb	[pc, r3]
 8012a20:	59383a2d 	.word	0x59383a2d
 8012a24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8012a28:	441d      	add	r5, r3
 8012a2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012a2e:	2b20      	cmp	r3, #32
 8012a30:	bfc1      	itttt	gt
 8012a32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012a36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8012a3a:	fa0b f303 	lslgt.w	r3, fp, r3
 8012a3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012a42:	bfda      	itte	le
 8012a44:	f1c3 0320 	rsble	r3, r3, #32
 8012a48:	fa06 f003 	lslle.w	r0, r6, r3
 8012a4c:	4318      	orrgt	r0, r3
 8012a4e:	f7ed fd81 	bl	8000554 <__aeabi_ui2d>
 8012a52:	2301      	movs	r3, #1
 8012a54:	4606      	mov	r6, r0
 8012a56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8012a5a:	3d01      	subs	r5, #1
 8012a5c:	930e      	str	r3, [sp, #56]	; 0x38
 8012a5e:	e76a      	b.n	8012936 <_dtoa_r+0x116>
 8012a60:	2301      	movs	r3, #1
 8012a62:	e7b2      	b.n	80129ca <_dtoa_r+0x1aa>
 8012a64:	900b      	str	r0, [sp, #44]	; 0x2c
 8012a66:	e7b1      	b.n	80129cc <_dtoa_r+0x1ac>
 8012a68:	9b04      	ldr	r3, [sp, #16]
 8012a6a:	9a00      	ldr	r2, [sp, #0]
 8012a6c:	1a9b      	subs	r3, r3, r2
 8012a6e:	9304      	str	r3, [sp, #16]
 8012a70:	4253      	negs	r3, r2
 8012a72:	9307      	str	r3, [sp, #28]
 8012a74:	2300      	movs	r3, #0
 8012a76:	930a      	str	r3, [sp, #40]	; 0x28
 8012a78:	e7bf      	b.n	80129fa <_dtoa_r+0x1da>
 8012a7a:	2300      	movs	r3, #0
 8012a7c:	9308      	str	r3, [sp, #32]
 8012a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	dc55      	bgt.n	8012b30 <_dtoa_r+0x310>
 8012a84:	2301      	movs	r3, #1
 8012a86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8012a8a:	461a      	mov	r2, r3
 8012a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8012a8e:	e00c      	b.n	8012aaa <_dtoa_r+0x28a>
 8012a90:	2301      	movs	r3, #1
 8012a92:	e7f3      	b.n	8012a7c <_dtoa_r+0x25c>
 8012a94:	2300      	movs	r3, #0
 8012a96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012a98:	9308      	str	r3, [sp, #32]
 8012a9a:	9b00      	ldr	r3, [sp, #0]
 8012a9c:	4413      	add	r3, r2
 8012a9e:	9302      	str	r3, [sp, #8]
 8012aa0:	3301      	adds	r3, #1
 8012aa2:	2b01      	cmp	r3, #1
 8012aa4:	9303      	str	r3, [sp, #12]
 8012aa6:	bfb8      	it	lt
 8012aa8:	2301      	movlt	r3, #1
 8012aaa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8012aac:	2200      	movs	r2, #0
 8012aae:	6042      	str	r2, [r0, #4]
 8012ab0:	2204      	movs	r2, #4
 8012ab2:	f102 0614 	add.w	r6, r2, #20
 8012ab6:	429e      	cmp	r6, r3
 8012ab8:	6841      	ldr	r1, [r0, #4]
 8012aba:	d93d      	bls.n	8012b38 <_dtoa_r+0x318>
 8012abc:	4620      	mov	r0, r4
 8012abe:	f000 fec9 	bl	8013854 <_Balloc>
 8012ac2:	9001      	str	r0, [sp, #4]
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	d13b      	bne.n	8012b40 <_dtoa_r+0x320>
 8012ac8:	4b11      	ldr	r3, [pc, #68]	; (8012b10 <_dtoa_r+0x2f0>)
 8012aca:	4602      	mov	r2, r0
 8012acc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012ad0:	e6c0      	b.n	8012854 <_dtoa_r+0x34>
 8012ad2:	2301      	movs	r3, #1
 8012ad4:	e7df      	b.n	8012a96 <_dtoa_r+0x276>
 8012ad6:	bf00      	nop
 8012ad8:	636f4361 	.word	0x636f4361
 8012adc:	3fd287a7 	.word	0x3fd287a7
 8012ae0:	8b60c8b3 	.word	0x8b60c8b3
 8012ae4:	3fc68a28 	.word	0x3fc68a28
 8012ae8:	509f79fb 	.word	0x509f79fb
 8012aec:	3fd34413 	.word	0x3fd34413
 8012af0:	08014d59 	.word	0x08014d59
 8012af4:	08014d70 	.word	0x08014d70
 8012af8:	7ff00000 	.word	0x7ff00000
 8012afc:	08014d55 	.word	0x08014d55
 8012b00:	08014d4c 	.word	0x08014d4c
 8012b04:	08014d29 	.word	0x08014d29
 8012b08:	3ff80000 	.word	0x3ff80000
 8012b0c:	08014ec0 	.word	0x08014ec0
 8012b10:	08014dcb 	.word	0x08014dcb
 8012b14:	2501      	movs	r5, #1
 8012b16:	2300      	movs	r3, #0
 8012b18:	9306      	str	r3, [sp, #24]
 8012b1a:	9508      	str	r5, [sp, #32]
 8012b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8012b20:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8012b24:	2200      	movs	r2, #0
 8012b26:	2312      	movs	r3, #18
 8012b28:	e7b0      	b.n	8012a8c <_dtoa_r+0x26c>
 8012b2a:	2301      	movs	r3, #1
 8012b2c:	9308      	str	r3, [sp, #32]
 8012b2e:	e7f5      	b.n	8012b1c <_dtoa_r+0x2fc>
 8012b30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b32:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8012b36:	e7b8      	b.n	8012aaa <_dtoa_r+0x28a>
 8012b38:	3101      	adds	r1, #1
 8012b3a:	6041      	str	r1, [r0, #4]
 8012b3c:	0052      	lsls	r2, r2, #1
 8012b3e:	e7b8      	b.n	8012ab2 <_dtoa_r+0x292>
 8012b40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012b42:	9a01      	ldr	r2, [sp, #4]
 8012b44:	601a      	str	r2, [r3, #0]
 8012b46:	9b03      	ldr	r3, [sp, #12]
 8012b48:	2b0e      	cmp	r3, #14
 8012b4a:	f200 809d 	bhi.w	8012c88 <_dtoa_r+0x468>
 8012b4e:	2d00      	cmp	r5, #0
 8012b50:	f000 809a 	beq.w	8012c88 <_dtoa_r+0x468>
 8012b54:	9b00      	ldr	r3, [sp, #0]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	dd32      	ble.n	8012bc0 <_dtoa_r+0x3a0>
 8012b5a:	4ab7      	ldr	r2, [pc, #732]	; (8012e38 <_dtoa_r+0x618>)
 8012b5c:	f003 030f 	and.w	r3, r3, #15
 8012b60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012b64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012b68:	9b00      	ldr	r3, [sp, #0]
 8012b6a:	05d8      	lsls	r0, r3, #23
 8012b6c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8012b70:	d516      	bpl.n	8012ba0 <_dtoa_r+0x380>
 8012b72:	4bb2      	ldr	r3, [pc, #712]	; (8012e3c <_dtoa_r+0x61c>)
 8012b74:	ec51 0b19 	vmov	r0, r1, d9
 8012b78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012b7c:	f7ed fe8e 	bl	800089c <__aeabi_ddiv>
 8012b80:	f007 070f 	and.w	r7, r7, #15
 8012b84:	4682      	mov	sl, r0
 8012b86:	468b      	mov	fp, r1
 8012b88:	2503      	movs	r5, #3
 8012b8a:	4eac      	ldr	r6, [pc, #688]	; (8012e3c <_dtoa_r+0x61c>)
 8012b8c:	b957      	cbnz	r7, 8012ba4 <_dtoa_r+0x384>
 8012b8e:	4642      	mov	r2, r8
 8012b90:	464b      	mov	r3, r9
 8012b92:	4650      	mov	r0, sl
 8012b94:	4659      	mov	r1, fp
 8012b96:	f7ed fe81 	bl	800089c <__aeabi_ddiv>
 8012b9a:	4682      	mov	sl, r0
 8012b9c:	468b      	mov	fp, r1
 8012b9e:	e028      	b.n	8012bf2 <_dtoa_r+0x3d2>
 8012ba0:	2502      	movs	r5, #2
 8012ba2:	e7f2      	b.n	8012b8a <_dtoa_r+0x36a>
 8012ba4:	07f9      	lsls	r1, r7, #31
 8012ba6:	d508      	bpl.n	8012bba <_dtoa_r+0x39a>
 8012ba8:	4640      	mov	r0, r8
 8012baa:	4649      	mov	r1, r9
 8012bac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012bb0:	f7ed fd4a 	bl	8000648 <__aeabi_dmul>
 8012bb4:	3501      	adds	r5, #1
 8012bb6:	4680      	mov	r8, r0
 8012bb8:	4689      	mov	r9, r1
 8012bba:	107f      	asrs	r7, r7, #1
 8012bbc:	3608      	adds	r6, #8
 8012bbe:	e7e5      	b.n	8012b8c <_dtoa_r+0x36c>
 8012bc0:	f000 809b 	beq.w	8012cfa <_dtoa_r+0x4da>
 8012bc4:	9b00      	ldr	r3, [sp, #0]
 8012bc6:	4f9d      	ldr	r7, [pc, #628]	; (8012e3c <_dtoa_r+0x61c>)
 8012bc8:	425e      	negs	r6, r3
 8012bca:	4b9b      	ldr	r3, [pc, #620]	; (8012e38 <_dtoa_r+0x618>)
 8012bcc:	f006 020f 	and.w	r2, r6, #15
 8012bd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd8:	ec51 0b19 	vmov	r0, r1, d9
 8012bdc:	f7ed fd34 	bl	8000648 <__aeabi_dmul>
 8012be0:	1136      	asrs	r6, r6, #4
 8012be2:	4682      	mov	sl, r0
 8012be4:	468b      	mov	fp, r1
 8012be6:	2300      	movs	r3, #0
 8012be8:	2502      	movs	r5, #2
 8012bea:	2e00      	cmp	r6, #0
 8012bec:	d17a      	bne.n	8012ce4 <_dtoa_r+0x4c4>
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d1d3      	bne.n	8012b9a <_dtoa_r+0x37a>
 8012bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	f000 8082 	beq.w	8012cfe <_dtoa_r+0x4de>
 8012bfa:	4b91      	ldr	r3, [pc, #580]	; (8012e40 <_dtoa_r+0x620>)
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	4650      	mov	r0, sl
 8012c00:	4659      	mov	r1, fp
 8012c02:	f7ed ff93 	bl	8000b2c <__aeabi_dcmplt>
 8012c06:	2800      	cmp	r0, #0
 8012c08:	d079      	beq.n	8012cfe <_dtoa_r+0x4de>
 8012c0a:	9b03      	ldr	r3, [sp, #12]
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d076      	beq.n	8012cfe <_dtoa_r+0x4de>
 8012c10:	9b02      	ldr	r3, [sp, #8]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	dd36      	ble.n	8012c84 <_dtoa_r+0x464>
 8012c16:	9b00      	ldr	r3, [sp, #0]
 8012c18:	4650      	mov	r0, sl
 8012c1a:	4659      	mov	r1, fp
 8012c1c:	1e5f      	subs	r7, r3, #1
 8012c1e:	2200      	movs	r2, #0
 8012c20:	4b88      	ldr	r3, [pc, #544]	; (8012e44 <_dtoa_r+0x624>)
 8012c22:	f7ed fd11 	bl	8000648 <__aeabi_dmul>
 8012c26:	9e02      	ldr	r6, [sp, #8]
 8012c28:	4682      	mov	sl, r0
 8012c2a:	468b      	mov	fp, r1
 8012c2c:	3501      	adds	r5, #1
 8012c2e:	4628      	mov	r0, r5
 8012c30:	f7ed fca0 	bl	8000574 <__aeabi_i2d>
 8012c34:	4652      	mov	r2, sl
 8012c36:	465b      	mov	r3, fp
 8012c38:	f7ed fd06 	bl	8000648 <__aeabi_dmul>
 8012c3c:	4b82      	ldr	r3, [pc, #520]	; (8012e48 <_dtoa_r+0x628>)
 8012c3e:	2200      	movs	r2, #0
 8012c40:	f7ed fb4c 	bl	80002dc <__adddf3>
 8012c44:	46d0      	mov	r8, sl
 8012c46:	46d9      	mov	r9, fp
 8012c48:	4682      	mov	sl, r0
 8012c4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8012c4e:	2e00      	cmp	r6, #0
 8012c50:	d158      	bne.n	8012d04 <_dtoa_r+0x4e4>
 8012c52:	4b7e      	ldr	r3, [pc, #504]	; (8012e4c <_dtoa_r+0x62c>)
 8012c54:	2200      	movs	r2, #0
 8012c56:	4640      	mov	r0, r8
 8012c58:	4649      	mov	r1, r9
 8012c5a:	f7ed fb3d 	bl	80002d8 <__aeabi_dsub>
 8012c5e:	4652      	mov	r2, sl
 8012c60:	465b      	mov	r3, fp
 8012c62:	4680      	mov	r8, r0
 8012c64:	4689      	mov	r9, r1
 8012c66:	f7ed ff7f 	bl	8000b68 <__aeabi_dcmpgt>
 8012c6a:	2800      	cmp	r0, #0
 8012c6c:	f040 8295 	bne.w	801319a <_dtoa_r+0x97a>
 8012c70:	4652      	mov	r2, sl
 8012c72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012c76:	4640      	mov	r0, r8
 8012c78:	4649      	mov	r1, r9
 8012c7a:	f7ed ff57 	bl	8000b2c <__aeabi_dcmplt>
 8012c7e:	2800      	cmp	r0, #0
 8012c80:	f040 8289 	bne.w	8013196 <_dtoa_r+0x976>
 8012c84:	ec5b ab19 	vmov	sl, fp, d9
 8012c88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	f2c0 8148 	blt.w	8012f20 <_dtoa_r+0x700>
 8012c90:	9a00      	ldr	r2, [sp, #0]
 8012c92:	2a0e      	cmp	r2, #14
 8012c94:	f300 8144 	bgt.w	8012f20 <_dtoa_r+0x700>
 8012c98:	4b67      	ldr	r3, [pc, #412]	; (8012e38 <_dtoa_r+0x618>)
 8012c9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	f280 80d5 	bge.w	8012e54 <_dtoa_r+0x634>
 8012caa:	9b03      	ldr	r3, [sp, #12]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	f300 80d1 	bgt.w	8012e54 <_dtoa_r+0x634>
 8012cb2:	f040 826f 	bne.w	8013194 <_dtoa_r+0x974>
 8012cb6:	4b65      	ldr	r3, [pc, #404]	; (8012e4c <_dtoa_r+0x62c>)
 8012cb8:	2200      	movs	r2, #0
 8012cba:	4640      	mov	r0, r8
 8012cbc:	4649      	mov	r1, r9
 8012cbe:	f7ed fcc3 	bl	8000648 <__aeabi_dmul>
 8012cc2:	4652      	mov	r2, sl
 8012cc4:	465b      	mov	r3, fp
 8012cc6:	f7ed ff45 	bl	8000b54 <__aeabi_dcmpge>
 8012cca:	9e03      	ldr	r6, [sp, #12]
 8012ccc:	4637      	mov	r7, r6
 8012cce:	2800      	cmp	r0, #0
 8012cd0:	f040 8245 	bne.w	801315e <_dtoa_r+0x93e>
 8012cd4:	9d01      	ldr	r5, [sp, #4]
 8012cd6:	2331      	movs	r3, #49	; 0x31
 8012cd8:	f805 3b01 	strb.w	r3, [r5], #1
 8012cdc:	9b00      	ldr	r3, [sp, #0]
 8012cde:	3301      	adds	r3, #1
 8012ce0:	9300      	str	r3, [sp, #0]
 8012ce2:	e240      	b.n	8013166 <_dtoa_r+0x946>
 8012ce4:	07f2      	lsls	r2, r6, #31
 8012ce6:	d505      	bpl.n	8012cf4 <_dtoa_r+0x4d4>
 8012ce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012cec:	f7ed fcac 	bl	8000648 <__aeabi_dmul>
 8012cf0:	3501      	adds	r5, #1
 8012cf2:	2301      	movs	r3, #1
 8012cf4:	1076      	asrs	r6, r6, #1
 8012cf6:	3708      	adds	r7, #8
 8012cf8:	e777      	b.n	8012bea <_dtoa_r+0x3ca>
 8012cfa:	2502      	movs	r5, #2
 8012cfc:	e779      	b.n	8012bf2 <_dtoa_r+0x3d2>
 8012cfe:	9f00      	ldr	r7, [sp, #0]
 8012d00:	9e03      	ldr	r6, [sp, #12]
 8012d02:	e794      	b.n	8012c2e <_dtoa_r+0x40e>
 8012d04:	9901      	ldr	r1, [sp, #4]
 8012d06:	4b4c      	ldr	r3, [pc, #304]	; (8012e38 <_dtoa_r+0x618>)
 8012d08:	4431      	add	r1, r6
 8012d0a:	910d      	str	r1, [sp, #52]	; 0x34
 8012d0c:	9908      	ldr	r1, [sp, #32]
 8012d0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012d12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012d16:	2900      	cmp	r1, #0
 8012d18:	d043      	beq.n	8012da2 <_dtoa_r+0x582>
 8012d1a:	494d      	ldr	r1, [pc, #308]	; (8012e50 <_dtoa_r+0x630>)
 8012d1c:	2000      	movs	r0, #0
 8012d1e:	f7ed fdbd 	bl	800089c <__aeabi_ddiv>
 8012d22:	4652      	mov	r2, sl
 8012d24:	465b      	mov	r3, fp
 8012d26:	f7ed fad7 	bl	80002d8 <__aeabi_dsub>
 8012d2a:	9d01      	ldr	r5, [sp, #4]
 8012d2c:	4682      	mov	sl, r0
 8012d2e:	468b      	mov	fp, r1
 8012d30:	4649      	mov	r1, r9
 8012d32:	4640      	mov	r0, r8
 8012d34:	f7ed ff38 	bl	8000ba8 <__aeabi_d2iz>
 8012d38:	4606      	mov	r6, r0
 8012d3a:	f7ed fc1b 	bl	8000574 <__aeabi_i2d>
 8012d3e:	4602      	mov	r2, r0
 8012d40:	460b      	mov	r3, r1
 8012d42:	4640      	mov	r0, r8
 8012d44:	4649      	mov	r1, r9
 8012d46:	f7ed fac7 	bl	80002d8 <__aeabi_dsub>
 8012d4a:	3630      	adds	r6, #48	; 0x30
 8012d4c:	f805 6b01 	strb.w	r6, [r5], #1
 8012d50:	4652      	mov	r2, sl
 8012d52:	465b      	mov	r3, fp
 8012d54:	4680      	mov	r8, r0
 8012d56:	4689      	mov	r9, r1
 8012d58:	f7ed fee8 	bl	8000b2c <__aeabi_dcmplt>
 8012d5c:	2800      	cmp	r0, #0
 8012d5e:	d163      	bne.n	8012e28 <_dtoa_r+0x608>
 8012d60:	4642      	mov	r2, r8
 8012d62:	464b      	mov	r3, r9
 8012d64:	4936      	ldr	r1, [pc, #216]	; (8012e40 <_dtoa_r+0x620>)
 8012d66:	2000      	movs	r0, #0
 8012d68:	f7ed fab6 	bl	80002d8 <__aeabi_dsub>
 8012d6c:	4652      	mov	r2, sl
 8012d6e:	465b      	mov	r3, fp
 8012d70:	f7ed fedc 	bl	8000b2c <__aeabi_dcmplt>
 8012d74:	2800      	cmp	r0, #0
 8012d76:	f040 80b5 	bne.w	8012ee4 <_dtoa_r+0x6c4>
 8012d7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012d7c:	429d      	cmp	r5, r3
 8012d7e:	d081      	beq.n	8012c84 <_dtoa_r+0x464>
 8012d80:	4b30      	ldr	r3, [pc, #192]	; (8012e44 <_dtoa_r+0x624>)
 8012d82:	2200      	movs	r2, #0
 8012d84:	4650      	mov	r0, sl
 8012d86:	4659      	mov	r1, fp
 8012d88:	f7ed fc5e 	bl	8000648 <__aeabi_dmul>
 8012d8c:	4b2d      	ldr	r3, [pc, #180]	; (8012e44 <_dtoa_r+0x624>)
 8012d8e:	4682      	mov	sl, r0
 8012d90:	468b      	mov	fp, r1
 8012d92:	4640      	mov	r0, r8
 8012d94:	4649      	mov	r1, r9
 8012d96:	2200      	movs	r2, #0
 8012d98:	f7ed fc56 	bl	8000648 <__aeabi_dmul>
 8012d9c:	4680      	mov	r8, r0
 8012d9e:	4689      	mov	r9, r1
 8012da0:	e7c6      	b.n	8012d30 <_dtoa_r+0x510>
 8012da2:	4650      	mov	r0, sl
 8012da4:	4659      	mov	r1, fp
 8012da6:	f7ed fc4f 	bl	8000648 <__aeabi_dmul>
 8012daa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012dac:	9d01      	ldr	r5, [sp, #4]
 8012dae:	930f      	str	r3, [sp, #60]	; 0x3c
 8012db0:	4682      	mov	sl, r0
 8012db2:	468b      	mov	fp, r1
 8012db4:	4649      	mov	r1, r9
 8012db6:	4640      	mov	r0, r8
 8012db8:	f7ed fef6 	bl	8000ba8 <__aeabi_d2iz>
 8012dbc:	4606      	mov	r6, r0
 8012dbe:	f7ed fbd9 	bl	8000574 <__aeabi_i2d>
 8012dc2:	3630      	adds	r6, #48	; 0x30
 8012dc4:	4602      	mov	r2, r0
 8012dc6:	460b      	mov	r3, r1
 8012dc8:	4640      	mov	r0, r8
 8012dca:	4649      	mov	r1, r9
 8012dcc:	f7ed fa84 	bl	80002d8 <__aeabi_dsub>
 8012dd0:	f805 6b01 	strb.w	r6, [r5], #1
 8012dd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012dd6:	429d      	cmp	r5, r3
 8012dd8:	4680      	mov	r8, r0
 8012dda:	4689      	mov	r9, r1
 8012ddc:	f04f 0200 	mov.w	r2, #0
 8012de0:	d124      	bne.n	8012e2c <_dtoa_r+0x60c>
 8012de2:	4b1b      	ldr	r3, [pc, #108]	; (8012e50 <_dtoa_r+0x630>)
 8012de4:	4650      	mov	r0, sl
 8012de6:	4659      	mov	r1, fp
 8012de8:	f7ed fa78 	bl	80002dc <__adddf3>
 8012dec:	4602      	mov	r2, r0
 8012dee:	460b      	mov	r3, r1
 8012df0:	4640      	mov	r0, r8
 8012df2:	4649      	mov	r1, r9
 8012df4:	f7ed feb8 	bl	8000b68 <__aeabi_dcmpgt>
 8012df8:	2800      	cmp	r0, #0
 8012dfa:	d173      	bne.n	8012ee4 <_dtoa_r+0x6c4>
 8012dfc:	4652      	mov	r2, sl
 8012dfe:	465b      	mov	r3, fp
 8012e00:	4913      	ldr	r1, [pc, #76]	; (8012e50 <_dtoa_r+0x630>)
 8012e02:	2000      	movs	r0, #0
 8012e04:	f7ed fa68 	bl	80002d8 <__aeabi_dsub>
 8012e08:	4602      	mov	r2, r0
 8012e0a:	460b      	mov	r3, r1
 8012e0c:	4640      	mov	r0, r8
 8012e0e:	4649      	mov	r1, r9
 8012e10:	f7ed fe8c 	bl	8000b2c <__aeabi_dcmplt>
 8012e14:	2800      	cmp	r0, #0
 8012e16:	f43f af35 	beq.w	8012c84 <_dtoa_r+0x464>
 8012e1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012e1c:	1e6b      	subs	r3, r5, #1
 8012e1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012e20:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012e24:	2b30      	cmp	r3, #48	; 0x30
 8012e26:	d0f8      	beq.n	8012e1a <_dtoa_r+0x5fa>
 8012e28:	9700      	str	r7, [sp, #0]
 8012e2a:	e049      	b.n	8012ec0 <_dtoa_r+0x6a0>
 8012e2c:	4b05      	ldr	r3, [pc, #20]	; (8012e44 <_dtoa_r+0x624>)
 8012e2e:	f7ed fc0b 	bl	8000648 <__aeabi_dmul>
 8012e32:	4680      	mov	r8, r0
 8012e34:	4689      	mov	r9, r1
 8012e36:	e7bd      	b.n	8012db4 <_dtoa_r+0x594>
 8012e38:	08014ec0 	.word	0x08014ec0
 8012e3c:	08014e98 	.word	0x08014e98
 8012e40:	3ff00000 	.word	0x3ff00000
 8012e44:	40240000 	.word	0x40240000
 8012e48:	401c0000 	.word	0x401c0000
 8012e4c:	40140000 	.word	0x40140000
 8012e50:	3fe00000 	.word	0x3fe00000
 8012e54:	9d01      	ldr	r5, [sp, #4]
 8012e56:	4656      	mov	r6, sl
 8012e58:	465f      	mov	r7, fp
 8012e5a:	4642      	mov	r2, r8
 8012e5c:	464b      	mov	r3, r9
 8012e5e:	4630      	mov	r0, r6
 8012e60:	4639      	mov	r1, r7
 8012e62:	f7ed fd1b 	bl	800089c <__aeabi_ddiv>
 8012e66:	f7ed fe9f 	bl	8000ba8 <__aeabi_d2iz>
 8012e6a:	4682      	mov	sl, r0
 8012e6c:	f7ed fb82 	bl	8000574 <__aeabi_i2d>
 8012e70:	4642      	mov	r2, r8
 8012e72:	464b      	mov	r3, r9
 8012e74:	f7ed fbe8 	bl	8000648 <__aeabi_dmul>
 8012e78:	4602      	mov	r2, r0
 8012e7a:	460b      	mov	r3, r1
 8012e7c:	4630      	mov	r0, r6
 8012e7e:	4639      	mov	r1, r7
 8012e80:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8012e84:	f7ed fa28 	bl	80002d8 <__aeabi_dsub>
 8012e88:	f805 6b01 	strb.w	r6, [r5], #1
 8012e8c:	9e01      	ldr	r6, [sp, #4]
 8012e8e:	9f03      	ldr	r7, [sp, #12]
 8012e90:	1bae      	subs	r6, r5, r6
 8012e92:	42b7      	cmp	r7, r6
 8012e94:	4602      	mov	r2, r0
 8012e96:	460b      	mov	r3, r1
 8012e98:	d135      	bne.n	8012f06 <_dtoa_r+0x6e6>
 8012e9a:	f7ed fa1f 	bl	80002dc <__adddf3>
 8012e9e:	4642      	mov	r2, r8
 8012ea0:	464b      	mov	r3, r9
 8012ea2:	4606      	mov	r6, r0
 8012ea4:	460f      	mov	r7, r1
 8012ea6:	f7ed fe5f 	bl	8000b68 <__aeabi_dcmpgt>
 8012eaa:	b9d0      	cbnz	r0, 8012ee2 <_dtoa_r+0x6c2>
 8012eac:	4642      	mov	r2, r8
 8012eae:	464b      	mov	r3, r9
 8012eb0:	4630      	mov	r0, r6
 8012eb2:	4639      	mov	r1, r7
 8012eb4:	f7ed fe30 	bl	8000b18 <__aeabi_dcmpeq>
 8012eb8:	b110      	cbz	r0, 8012ec0 <_dtoa_r+0x6a0>
 8012eba:	f01a 0f01 	tst.w	sl, #1
 8012ebe:	d110      	bne.n	8012ee2 <_dtoa_r+0x6c2>
 8012ec0:	4620      	mov	r0, r4
 8012ec2:	ee18 1a10 	vmov	r1, s16
 8012ec6:	f000 fd05 	bl	80138d4 <_Bfree>
 8012eca:	2300      	movs	r3, #0
 8012ecc:	9800      	ldr	r0, [sp, #0]
 8012ece:	702b      	strb	r3, [r5, #0]
 8012ed0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012ed2:	3001      	adds	r0, #1
 8012ed4:	6018      	str	r0, [r3, #0]
 8012ed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	f43f acf1 	beq.w	80128c0 <_dtoa_r+0xa0>
 8012ede:	601d      	str	r5, [r3, #0]
 8012ee0:	e4ee      	b.n	80128c0 <_dtoa_r+0xa0>
 8012ee2:	9f00      	ldr	r7, [sp, #0]
 8012ee4:	462b      	mov	r3, r5
 8012ee6:	461d      	mov	r5, r3
 8012ee8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012eec:	2a39      	cmp	r2, #57	; 0x39
 8012eee:	d106      	bne.n	8012efe <_dtoa_r+0x6de>
 8012ef0:	9a01      	ldr	r2, [sp, #4]
 8012ef2:	429a      	cmp	r2, r3
 8012ef4:	d1f7      	bne.n	8012ee6 <_dtoa_r+0x6c6>
 8012ef6:	9901      	ldr	r1, [sp, #4]
 8012ef8:	2230      	movs	r2, #48	; 0x30
 8012efa:	3701      	adds	r7, #1
 8012efc:	700a      	strb	r2, [r1, #0]
 8012efe:	781a      	ldrb	r2, [r3, #0]
 8012f00:	3201      	adds	r2, #1
 8012f02:	701a      	strb	r2, [r3, #0]
 8012f04:	e790      	b.n	8012e28 <_dtoa_r+0x608>
 8012f06:	4ba6      	ldr	r3, [pc, #664]	; (80131a0 <_dtoa_r+0x980>)
 8012f08:	2200      	movs	r2, #0
 8012f0a:	f7ed fb9d 	bl	8000648 <__aeabi_dmul>
 8012f0e:	2200      	movs	r2, #0
 8012f10:	2300      	movs	r3, #0
 8012f12:	4606      	mov	r6, r0
 8012f14:	460f      	mov	r7, r1
 8012f16:	f7ed fdff 	bl	8000b18 <__aeabi_dcmpeq>
 8012f1a:	2800      	cmp	r0, #0
 8012f1c:	d09d      	beq.n	8012e5a <_dtoa_r+0x63a>
 8012f1e:	e7cf      	b.n	8012ec0 <_dtoa_r+0x6a0>
 8012f20:	9a08      	ldr	r2, [sp, #32]
 8012f22:	2a00      	cmp	r2, #0
 8012f24:	f000 80d7 	beq.w	80130d6 <_dtoa_r+0x8b6>
 8012f28:	9a06      	ldr	r2, [sp, #24]
 8012f2a:	2a01      	cmp	r2, #1
 8012f2c:	f300 80ba 	bgt.w	80130a4 <_dtoa_r+0x884>
 8012f30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012f32:	2a00      	cmp	r2, #0
 8012f34:	f000 80b2 	beq.w	801309c <_dtoa_r+0x87c>
 8012f38:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012f3c:	9e07      	ldr	r6, [sp, #28]
 8012f3e:	9d04      	ldr	r5, [sp, #16]
 8012f40:	9a04      	ldr	r2, [sp, #16]
 8012f42:	441a      	add	r2, r3
 8012f44:	9204      	str	r2, [sp, #16]
 8012f46:	9a05      	ldr	r2, [sp, #20]
 8012f48:	2101      	movs	r1, #1
 8012f4a:	441a      	add	r2, r3
 8012f4c:	4620      	mov	r0, r4
 8012f4e:	9205      	str	r2, [sp, #20]
 8012f50:	f000 fd78 	bl	8013a44 <__i2b>
 8012f54:	4607      	mov	r7, r0
 8012f56:	2d00      	cmp	r5, #0
 8012f58:	dd0c      	ble.n	8012f74 <_dtoa_r+0x754>
 8012f5a:	9b05      	ldr	r3, [sp, #20]
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	dd09      	ble.n	8012f74 <_dtoa_r+0x754>
 8012f60:	42ab      	cmp	r3, r5
 8012f62:	9a04      	ldr	r2, [sp, #16]
 8012f64:	bfa8      	it	ge
 8012f66:	462b      	movge	r3, r5
 8012f68:	1ad2      	subs	r2, r2, r3
 8012f6a:	9204      	str	r2, [sp, #16]
 8012f6c:	9a05      	ldr	r2, [sp, #20]
 8012f6e:	1aed      	subs	r5, r5, r3
 8012f70:	1ad3      	subs	r3, r2, r3
 8012f72:	9305      	str	r3, [sp, #20]
 8012f74:	9b07      	ldr	r3, [sp, #28]
 8012f76:	b31b      	cbz	r3, 8012fc0 <_dtoa_r+0x7a0>
 8012f78:	9b08      	ldr	r3, [sp, #32]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	f000 80af 	beq.w	80130de <_dtoa_r+0x8be>
 8012f80:	2e00      	cmp	r6, #0
 8012f82:	dd13      	ble.n	8012fac <_dtoa_r+0x78c>
 8012f84:	4639      	mov	r1, r7
 8012f86:	4632      	mov	r2, r6
 8012f88:	4620      	mov	r0, r4
 8012f8a:	f000 fe1b 	bl	8013bc4 <__pow5mult>
 8012f8e:	ee18 2a10 	vmov	r2, s16
 8012f92:	4601      	mov	r1, r0
 8012f94:	4607      	mov	r7, r0
 8012f96:	4620      	mov	r0, r4
 8012f98:	f000 fd6a 	bl	8013a70 <__multiply>
 8012f9c:	ee18 1a10 	vmov	r1, s16
 8012fa0:	4680      	mov	r8, r0
 8012fa2:	4620      	mov	r0, r4
 8012fa4:	f000 fc96 	bl	80138d4 <_Bfree>
 8012fa8:	ee08 8a10 	vmov	s16, r8
 8012fac:	9b07      	ldr	r3, [sp, #28]
 8012fae:	1b9a      	subs	r2, r3, r6
 8012fb0:	d006      	beq.n	8012fc0 <_dtoa_r+0x7a0>
 8012fb2:	ee18 1a10 	vmov	r1, s16
 8012fb6:	4620      	mov	r0, r4
 8012fb8:	f000 fe04 	bl	8013bc4 <__pow5mult>
 8012fbc:	ee08 0a10 	vmov	s16, r0
 8012fc0:	2101      	movs	r1, #1
 8012fc2:	4620      	mov	r0, r4
 8012fc4:	f000 fd3e 	bl	8013a44 <__i2b>
 8012fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	4606      	mov	r6, r0
 8012fce:	f340 8088 	ble.w	80130e2 <_dtoa_r+0x8c2>
 8012fd2:	461a      	mov	r2, r3
 8012fd4:	4601      	mov	r1, r0
 8012fd6:	4620      	mov	r0, r4
 8012fd8:	f000 fdf4 	bl	8013bc4 <__pow5mult>
 8012fdc:	9b06      	ldr	r3, [sp, #24]
 8012fde:	2b01      	cmp	r3, #1
 8012fe0:	4606      	mov	r6, r0
 8012fe2:	f340 8081 	ble.w	80130e8 <_dtoa_r+0x8c8>
 8012fe6:	f04f 0800 	mov.w	r8, #0
 8012fea:	6933      	ldr	r3, [r6, #16]
 8012fec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012ff0:	6918      	ldr	r0, [r3, #16]
 8012ff2:	f000 fcd7 	bl	80139a4 <__hi0bits>
 8012ff6:	f1c0 0020 	rsb	r0, r0, #32
 8012ffa:	9b05      	ldr	r3, [sp, #20]
 8012ffc:	4418      	add	r0, r3
 8012ffe:	f010 001f 	ands.w	r0, r0, #31
 8013002:	f000 8092 	beq.w	801312a <_dtoa_r+0x90a>
 8013006:	f1c0 0320 	rsb	r3, r0, #32
 801300a:	2b04      	cmp	r3, #4
 801300c:	f340 808a 	ble.w	8013124 <_dtoa_r+0x904>
 8013010:	f1c0 001c 	rsb	r0, r0, #28
 8013014:	9b04      	ldr	r3, [sp, #16]
 8013016:	4403      	add	r3, r0
 8013018:	9304      	str	r3, [sp, #16]
 801301a:	9b05      	ldr	r3, [sp, #20]
 801301c:	4403      	add	r3, r0
 801301e:	4405      	add	r5, r0
 8013020:	9305      	str	r3, [sp, #20]
 8013022:	9b04      	ldr	r3, [sp, #16]
 8013024:	2b00      	cmp	r3, #0
 8013026:	dd07      	ble.n	8013038 <_dtoa_r+0x818>
 8013028:	ee18 1a10 	vmov	r1, s16
 801302c:	461a      	mov	r2, r3
 801302e:	4620      	mov	r0, r4
 8013030:	f000 fe22 	bl	8013c78 <__lshift>
 8013034:	ee08 0a10 	vmov	s16, r0
 8013038:	9b05      	ldr	r3, [sp, #20]
 801303a:	2b00      	cmp	r3, #0
 801303c:	dd05      	ble.n	801304a <_dtoa_r+0x82a>
 801303e:	4631      	mov	r1, r6
 8013040:	461a      	mov	r2, r3
 8013042:	4620      	mov	r0, r4
 8013044:	f000 fe18 	bl	8013c78 <__lshift>
 8013048:	4606      	mov	r6, r0
 801304a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801304c:	2b00      	cmp	r3, #0
 801304e:	d06e      	beq.n	801312e <_dtoa_r+0x90e>
 8013050:	ee18 0a10 	vmov	r0, s16
 8013054:	4631      	mov	r1, r6
 8013056:	f000 fe7f 	bl	8013d58 <__mcmp>
 801305a:	2800      	cmp	r0, #0
 801305c:	da67      	bge.n	801312e <_dtoa_r+0x90e>
 801305e:	9b00      	ldr	r3, [sp, #0]
 8013060:	3b01      	subs	r3, #1
 8013062:	ee18 1a10 	vmov	r1, s16
 8013066:	9300      	str	r3, [sp, #0]
 8013068:	220a      	movs	r2, #10
 801306a:	2300      	movs	r3, #0
 801306c:	4620      	mov	r0, r4
 801306e:	f000 fc53 	bl	8013918 <__multadd>
 8013072:	9b08      	ldr	r3, [sp, #32]
 8013074:	ee08 0a10 	vmov	s16, r0
 8013078:	2b00      	cmp	r3, #0
 801307a:	f000 81b1 	beq.w	80133e0 <_dtoa_r+0xbc0>
 801307e:	2300      	movs	r3, #0
 8013080:	4639      	mov	r1, r7
 8013082:	220a      	movs	r2, #10
 8013084:	4620      	mov	r0, r4
 8013086:	f000 fc47 	bl	8013918 <__multadd>
 801308a:	9b02      	ldr	r3, [sp, #8]
 801308c:	2b00      	cmp	r3, #0
 801308e:	4607      	mov	r7, r0
 8013090:	f300 808e 	bgt.w	80131b0 <_dtoa_r+0x990>
 8013094:	9b06      	ldr	r3, [sp, #24]
 8013096:	2b02      	cmp	r3, #2
 8013098:	dc51      	bgt.n	801313e <_dtoa_r+0x91e>
 801309a:	e089      	b.n	80131b0 <_dtoa_r+0x990>
 801309c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801309e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80130a2:	e74b      	b.n	8012f3c <_dtoa_r+0x71c>
 80130a4:	9b03      	ldr	r3, [sp, #12]
 80130a6:	1e5e      	subs	r6, r3, #1
 80130a8:	9b07      	ldr	r3, [sp, #28]
 80130aa:	42b3      	cmp	r3, r6
 80130ac:	bfbf      	itttt	lt
 80130ae:	9b07      	ldrlt	r3, [sp, #28]
 80130b0:	9607      	strlt	r6, [sp, #28]
 80130b2:	1af2      	sublt	r2, r6, r3
 80130b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80130b6:	bfb6      	itet	lt
 80130b8:	189b      	addlt	r3, r3, r2
 80130ba:	1b9e      	subge	r6, r3, r6
 80130bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80130be:	9b03      	ldr	r3, [sp, #12]
 80130c0:	bfb8      	it	lt
 80130c2:	2600      	movlt	r6, #0
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	bfb7      	itett	lt
 80130c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80130cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80130d0:	1a9d      	sublt	r5, r3, r2
 80130d2:	2300      	movlt	r3, #0
 80130d4:	e734      	b.n	8012f40 <_dtoa_r+0x720>
 80130d6:	9e07      	ldr	r6, [sp, #28]
 80130d8:	9d04      	ldr	r5, [sp, #16]
 80130da:	9f08      	ldr	r7, [sp, #32]
 80130dc:	e73b      	b.n	8012f56 <_dtoa_r+0x736>
 80130de:	9a07      	ldr	r2, [sp, #28]
 80130e0:	e767      	b.n	8012fb2 <_dtoa_r+0x792>
 80130e2:	9b06      	ldr	r3, [sp, #24]
 80130e4:	2b01      	cmp	r3, #1
 80130e6:	dc18      	bgt.n	801311a <_dtoa_r+0x8fa>
 80130e8:	f1ba 0f00 	cmp.w	sl, #0
 80130ec:	d115      	bne.n	801311a <_dtoa_r+0x8fa>
 80130ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130f2:	b993      	cbnz	r3, 801311a <_dtoa_r+0x8fa>
 80130f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80130f8:	0d1b      	lsrs	r3, r3, #20
 80130fa:	051b      	lsls	r3, r3, #20
 80130fc:	b183      	cbz	r3, 8013120 <_dtoa_r+0x900>
 80130fe:	9b04      	ldr	r3, [sp, #16]
 8013100:	3301      	adds	r3, #1
 8013102:	9304      	str	r3, [sp, #16]
 8013104:	9b05      	ldr	r3, [sp, #20]
 8013106:	3301      	adds	r3, #1
 8013108:	9305      	str	r3, [sp, #20]
 801310a:	f04f 0801 	mov.w	r8, #1
 801310e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013110:	2b00      	cmp	r3, #0
 8013112:	f47f af6a 	bne.w	8012fea <_dtoa_r+0x7ca>
 8013116:	2001      	movs	r0, #1
 8013118:	e76f      	b.n	8012ffa <_dtoa_r+0x7da>
 801311a:	f04f 0800 	mov.w	r8, #0
 801311e:	e7f6      	b.n	801310e <_dtoa_r+0x8ee>
 8013120:	4698      	mov	r8, r3
 8013122:	e7f4      	b.n	801310e <_dtoa_r+0x8ee>
 8013124:	f43f af7d 	beq.w	8013022 <_dtoa_r+0x802>
 8013128:	4618      	mov	r0, r3
 801312a:	301c      	adds	r0, #28
 801312c:	e772      	b.n	8013014 <_dtoa_r+0x7f4>
 801312e:	9b03      	ldr	r3, [sp, #12]
 8013130:	2b00      	cmp	r3, #0
 8013132:	dc37      	bgt.n	80131a4 <_dtoa_r+0x984>
 8013134:	9b06      	ldr	r3, [sp, #24]
 8013136:	2b02      	cmp	r3, #2
 8013138:	dd34      	ble.n	80131a4 <_dtoa_r+0x984>
 801313a:	9b03      	ldr	r3, [sp, #12]
 801313c:	9302      	str	r3, [sp, #8]
 801313e:	9b02      	ldr	r3, [sp, #8]
 8013140:	b96b      	cbnz	r3, 801315e <_dtoa_r+0x93e>
 8013142:	4631      	mov	r1, r6
 8013144:	2205      	movs	r2, #5
 8013146:	4620      	mov	r0, r4
 8013148:	f000 fbe6 	bl	8013918 <__multadd>
 801314c:	4601      	mov	r1, r0
 801314e:	4606      	mov	r6, r0
 8013150:	ee18 0a10 	vmov	r0, s16
 8013154:	f000 fe00 	bl	8013d58 <__mcmp>
 8013158:	2800      	cmp	r0, #0
 801315a:	f73f adbb 	bgt.w	8012cd4 <_dtoa_r+0x4b4>
 801315e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013160:	9d01      	ldr	r5, [sp, #4]
 8013162:	43db      	mvns	r3, r3
 8013164:	9300      	str	r3, [sp, #0]
 8013166:	f04f 0800 	mov.w	r8, #0
 801316a:	4631      	mov	r1, r6
 801316c:	4620      	mov	r0, r4
 801316e:	f000 fbb1 	bl	80138d4 <_Bfree>
 8013172:	2f00      	cmp	r7, #0
 8013174:	f43f aea4 	beq.w	8012ec0 <_dtoa_r+0x6a0>
 8013178:	f1b8 0f00 	cmp.w	r8, #0
 801317c:	d005      	beq.n	801318a <_dtoa_r+0x96a>
 801317e:	45b8      	cmp	r8, r7
 8013180:	d003      	beq.n	801318a <_dtoa_r+0x96a>
 8013182:	4641      	mov	r1, r8
 8013184:	4620      	mov	r0, r4
 8013186:	f000 fba5 	bl	80138d4 <_Bfree>
 801318a:	4639      	mov	r1, r7
 801318c:	4620      	mov	r0, r4
 801318e:	f000 fba1 	bl	80138d4 <_Bfree>
 8013192:	e695      	b.n	8012ec0 <_dtoa_r+0x6a0>
 8013194:	2600      	movs	r6, #0
 8013196:	4637      	mov	r7, r6
 8013198:	e7e1      	b.n	801315e <_dtoa_r+0x93e>
 801319a:	9700      	str	r7, [sp, #0]
 801319c:	4637      	mov	r7, r6
 801319e:	e599      	b.n	8012cd4 <_dtoa_r+0x4b4>
 80131a0:	40240000 	.word	0x40240000
 80131a4:	9b08      	ldr	r3, [sp, #32]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	f000 80ca 	beq.w	8013340 <_dtoa_r+0xb20>
 80131ac:	9b03      	ldr	r3, [sp, #12]
 80131ae:	9302      	str	r3, [sp, #8]
 80131b0:	2d00      	cmp	r5, #0
 80131b2:	dd05      	ble.n	80131c0 <_dtoa_r+0x9a0>
 80131b4:	4639      	mov	r1, r7
 80131b6:	462a      	mov	r2, r5
 80131b8:	4620      	mov	r0, r4
 80131ba:	f000 fd5d 	bl	8013c78 <__lshift>
 80131be:	4607      	mov	r7, r0
 80131c0:	f1b8 0f00 	cmp.w	r8, #0
 80131c4:	d05b      	beq.n	801327e <_dtoa_r+0xa5e>
 80131c6:	6879      	ldr	r1, [r7, #4]
 80131c8:	4620      	mov	r0, r4
 80131ca:	f000 fb43 	bl	8013854 <_Balloc>
 80131ce:	4605      	mov	r5, r0
 80131d0:	b928      	cbnz	r0, 80131de <_dtoa_r+0x9be>
 80131d2:	4b87      	ldr	r3, [pc, #540]	; (80133f0 <_dtoa_r+0xbd0>)
 80131d4:	4602      	mov	r2, r0
 80131d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80131da:	f7ff bb3b 	b.w	8012854 <_dtoa_r+0x34>
 80131de:	693a      	ldr	r2, [r7, #16]
 80131e0:	3202      	adds	r2, #2
 80131e2:	0092      	lsls	r2, r2, #2
 80131e4:	f107 010c 	add.w	r1, r7, #12
 80131e8:	300c      	adds	r0, #12
 80131ea:	f7fe fd1f 	bl	8011c2c <memcpy>
 80131ee:	2201      	movs	r2, #1
 80131f0:	4629      	mov	r1, r5
 80131f2:	4620      	mov	r0, r4
 80131f4:	f000 fd40 	bl	8013c78 <__lshift>
 80131f8:	9b01      	ldr	r3, [sp, #4]
 80131fa:	f103 0901 	add.w	r9, r3, #1
 80131fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8013202:	4413      	add	r3, r2
 8013204:	9305      	str	r3, [sp, #20]
 8013206:	f00a 0301 	and.w	r3, sl, #1
 801320a:	46b8      	mov	r8, r7
 801320c:	9304      	str	r3, [sp, #16]
 801320e:	4607      	mov	r7, r0
 8013210:	4631      	mov	r1, r6
 8013212:	ee18 0a10 	vmov	r0, s16
 8013216:	f7ff fa77 	bl	8012708 <quorem>
 801321a:	4641      	mov	r1, r8
 801321c:	9002      	str	r0, [sp, #8]
 801321e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013222:	ee18 0a10 	vmov	r0, s16
 8013226:	f000 fd97 	bl	8013d58 <__mcmp>
 801322a:	463a      	mov	r2, r7
 801322c:	9003      	str	r0, [sp, #12]
 801322e:	4631      	mov	r1, r6
 8013230:	4620      	mov	r0, r4
 8013232:	f000 fdad 	bl	8013d90 <__mdiff>
 8013236:	68c2      	ldr	r2, [r0, #12]
 8013238:	f109 3bff 	add.w	fp, r9, #4294967295
 801323c:	4605      	mov	r5, r0
 801323e:	bb02      	cbnz	r2, 8013282 <_dtoa_r+0xa62>
 8013240:	4601      	mov	r1, r0
 8013242:	ee18 0a10 	vmov	r0, s16
 8013246:	f000 fd87 	bl	8013d58 <__mcmp>
 801324a:	4602      	mov	r2, r0
 801324c:	4629      	mov	r1, r5
 801324e:	4620      	mov	r0, r4
 8013250:	9207      	str	r2, [sp, #28]
 8013252:	f000 fb3f 	bl	80138d4 <_Bfree>
 8013256:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801325a:	ea43 0102 	orr.w	r1, r3, r2
 801325e:	9b04      	ldr	r3, [sp, #16]
 8013260:	430b      	orrs	r3, r1
 8013262:	464d      	mov	r5, r9
 8013264:	d10f      	bne.n	8013286 <_dtoa_r+0xa66>
 8013266:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801326a:	d02a      	beq.n	80132c2 <_dtoa_r+0xaa2>
 801326c:	9b03      	ldr	r3, [sp, #12]
 801326e:	2b00      	cmp	r3, #0
 8013270:	dd02      	ble.n	8013278 <_dtoa_r+0xa58>
 8013272:	9b02      	ldr	r3, [sp, #8]
 8013274:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8013278:	f88b a000 	strb.w	sl, [fp]
 801327c:	e775      	b.n	801316a <_dtoa_r+0x94a>
 801327e:	4638      	mov	r0, r7
 8013280:	e7ba      	b.n	80131f8 <_dtoa_r+0x9d8>
 8013282:	2201      	movs	r2, #1
 8013284:	e7e2      	b.n	801324c <_dtoa_r+0xa2c>
 8013286:	9b03      	ldr	r3, [sp, #12]
 8013288:	2b00      	cmp	r3, #0
 801328a:	db04      	blt.n	8013296 <_dtoa_r+0xa76>
 801328c:	9906      	ldr	r1, [sp, #24]
 801328e:	430b      	orrs	r3, r1
 8013290:	9904      	ldr	r1, [sp, #16]
 8013292:	430b      	orrs	r3, r1
 8013294:	d122      	bne.n	80132dc <_dtoa_r+0xabc>
 8013296:	2a00      	cmp	r2, #0
 8013298:	ddee      	ble.n	8013278 <_dtoa_r+0xa58>
 801329a:	ee18 1a10 	vmov	r1, s16
 801329e:	2201      	movs	r2, #1
 80132a0:	4620      	mov	r0, r4
 80132a2:	f000 fce9 	bl	8013c78 <__lshift>
 80132a6:	4631      	mov	r1, r6
 80132a8:	ee08 0a10 	vmov	s16, r0
 80132ac:	f000 fd54 	bl	8013d58 <__mcmp>
 80132b0:	2800      	cmp	r0, #0
 80132b2:	dc03      	bgt.n	80132bc <_dtoa_r+0xa9c>
 80132b4:	d1e0      	bne.n	8013278 <_dtoa_r+0xa58>
 80132b6:	f01a 0f01 	tst.w	sl, #1
 80132ba:	d0dd      	beq.n	8013278 <_dtoa_r+0xa58>
 80132bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80132c0:	d1d7      	bne.n	8013272 <_dtoa_r+0xa52>
 80132c2:	2339      	movs	r3, #57	; 0x39
 80132c4:	f88b 3000 	strb.w	r3, [fp]
 80132c8:	462b      	mov	r3, r5
 80132ca:	461d      	mov	r5, r3
 80132cc:	3b01      	subs	r3, #1
 80132ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80132d2:	2a39      	cmp	r2, #57	; 0x39
 80132d4:	d071      	beq.n	80133ba <_dtoa_r+0xb9a>
 80132d6:	3201      	adds	r2, #1
 80132d8:	701a      	strb	r2, [r3, #0]
 80132da:	e746      	b.n	801316a <_dtoa_r+0x94a>
 80132dc:	2a00      	cmp	r2, #0
 80132de:	dd07      	ble.n	80132f0 <_dtoa_r+0xad0>
 80132e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80132e4:	d0ed      	beq.n	80132c2 <_dtoa_r+0xaa2>
 80132e6:	f10a 0301 	add.w	r3, sl, #1
 80132ea:	f88b 3000 	strb.w	r3, [fp]
 80132ee:	e73c      	b.n	801316a <_dtoa_r+0x94a>
 80132f0:	9b05      	ldr	r3, [sp, #20]
 80132f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80132f6:	4599      	cmp	r9, r3
 80132f8:	d047      	beq.n	801338a <_dtoa_r+0xb6a>
 80132fa:	ee18 1a10 	vmov	r1, s16
 80132fe:	2300      	movs	r3, #0
 8013300:	220a      	movs	r2, #10
 8013302:	4620      	mov	r0, r4
 8013304:	f000 fb08 	bl	8013918 <__multadd>
 8013308:	45b8      	cmp	r8, r7
 801330a:	ee08 0a10 	vmov	s16, r0
 801330e:	f04f 0300 	mov.w	r3, #0
 8013312:	f04f 020a 	mov.w	r2, #10
 8013316:	4641      	mov	r1, r8
 8013318:	4620      	mov	r0, r4
 801331a:	d106      	bne.n	801332a <_dtoa_r+0xb0a>
 801331c:	f000 fafc 	bl	8013918 <__multadd>
 8013320:	4680      	mov	r8, r0
 8013322:	4607      	mov	r7, r0
 8013324:	f109 0901 	add.w	r9, r9, #1
 8013328:	e772      	b.n	8013210 <_dtoa_r+0x9f0>
 801332a:	f000 faf5 	bl	8013918 <__multadd>
 801332e:	4639      	mov	r1, r7
 8013330:	4680      	mov	r8, r0
 8013332:	2300      	movs	r3, #0
 8013334:	220a      	movs	r2, #10
 8013336:	4620      	mov	r0, r4
 8013338:	f000 faee 	bl	8013918 <__multadd>
 801333c:	4607      	mov	r7, r0
 801333e:	e7f1      	b.n	8013324 <_dtoa_r+0xb04>
 8013340:	9b03      	ldr	r3, [sp, #12]
 8013342:	9302      	str	r3, [sp, #8]
 8013344:	9d01      	ldr	r5, [sp, #4]
 8013346:	ee18 0a10 	vmov	r0, s16
 801334a:	4631      	mov	r1, r6
 801334c:	f7ff f9dc 	bl	8012708 <quorem>
 8013350:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013354:	9b01      	ldr	r3, [sp, #4]
 8013356:	f805 ab01 	strb.w	sl, [r5], #1
 801335a:	1aea      	subs	r2, r5, r3
 801335c:	9b02      	ldr	r3, [sp, #8]
 801335e:	4293      	cmp	r3, r2
 8013360:	dd09      	ble.n	8013376 <_dtoa_r+0xb56>
 8013362:	ee18 1a10 	vmov	r1, s16
 8013366:	2300      	movs	r3, #0
 8013368:	220a      	movs	r2, #10
 801336a:	4620      	mov	r0, r4
 801336c:	f000 fad4 	bl	8013918 <__multadd>
 8013370:	ee08 0a10 	vmov	s16, r0
 8013374:	e7e7      	b.n	8013346 <_dtoa_r+0xb26>
 8013376:	9b02      	ldr	r3, [sp, #8]
 8013378:	2b00      	cmp	r3, #0
 801337a:	bfc8      	it	gt
 801337c:	461d      	movgt	r5, r3
 801337e:	9b01      	ldr	r3, [sp, #4]
 8013380:	bfd8      	it	le
 8013382:	2501      	movle	r5, #1
 8013384:	441d      	add	r5, r3
 8013386:	f04f 0800 	mov.w	r8, #0
 801338a:	ee18 1a10 	vmov	r1, s16
 801338e:	2201      	movs	r2, #1
 8013390:	4620      	mov	r0, r4
 8013392:	f000 fc71 	bl	8013c78 <__lshift>
 8013396:	4631      	mov	r1, r6
 8013398:	ee08 0a10 	vmov	s16, r0
 801339c:	f000 fcdc 	bl	8013d58 <__mcmp>
 80133a0:	2800      	cmp	r0, #0
 80133a2:	dc91      	bgt.n	80132c8 <_dtoa_r+0xaa8>
 80133a4:	d102      	bne.n	80133ac <_dtoa_r+0xb8c>
 80133a6:	f01a 0f01 	tst.w	sl, #1
 80133aa:	d18d      	bne.n	80132c8 <_dtoa_r+0xaa8>
 80133ac:	462b      	mov	r3, r5
 80133ae:	461d      	mov	r5, r3
 80133b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80133b4:	2a30      	cmp	r2, #48	; 0x30
 80133b6:	d0fa      	beq.n	80133ae <_dtoa_r+0xb8e>
 80133b8:	e6d7      	b.n	801316a <_dtoa_r+0x94a>
 80133ba:	9a01      	ldr	r2, [sp, #4]
 80133bc:	429a      	cmp	r2, r3
 80133be:	d184      	bne.n	80132ca <_dtoa_r+0xaaa>
 80133c0:	9b00      	ldr	r3, [sp, #0]
 80133c2:	3301      	adds	r3, #1
 80133c4:	9300      	str	r3, [sp, #0]
 80133c6:	2331      	movs	r3, #49	; 0x31
 80133c8:	7013      	strb	r3, [r2, #0]
 80133ca:	e6ce      	b.n	801316a <_dtoa_r+0x94a>
 80133cc:	4b09      	ldr	r3, [pc, #36]	; (80133f4 <_dtoa_r+0xbd4>)
 80133ce:	f7ff ba95 	b.w	80128fc <_dtoa_r+0xdc>
 80133d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	f47f aa6e 	bne.w	80128b6 <_dtoa_r+0x96>
 80133da:	4b07      	ldr	r3, [pc, #28]	; (80133f8 <_dtoa_r+0xbd8>)
 80133dc:	f7ff ba8e 	b.w	80128fc <_dtoa_r+0xdc>
 80133e0:	9b02      	ldr	r3, [sp, #8]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	dcae      	bgt.n	8013344 <_dtoa_r+0xb24>
 80133e6:	9b06      	ldr	r3, [sp, #24]
 80133e8:	2b02      	cmp	r3, #2
 80133ea:	f73f aea8 	bgt.w	801313e <_dtoa_r+0x91e>
 80133ee:	e7a9      	b.n	8013344 <_dtoa_r+0xb24>
 80133f0:	08014dcb 	.word	0x08014dcb
 80133f4:	08014d28 	.word	0x08014d28
 80133f8:	08014d4c 	.word	0x08014d4c

080133fc <__sflush_r>:
 80133fc:	898a      	ldrh	r2, [r1, #12]
 80133fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013402:	4605      	mov	r5, r0
 8013404:	0710      	lsls	r0, r2, #28
 8013406:	460c      	mov	r4, r1
 8013408:	d458      	bmi.n	80134bc <__sflush_r+0xc0>
 801340a:	684b      	ldr	r3, [r1, #4]
 801340c:	2b00      	cmp	r3, #0
 801340e:	dc05      	bgt.n	801341c <__sflush_r+0x20>
 8013410:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013412:	2b00      	cmp	r3, #0
 8013414:	dc02      	bgt.n	801341c <__sflush_r+0x20>
 8013416:	2000      	movs	r0, #0
 8013418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801341c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801341e:	2e00      	cmp	r6, #0
 8013420:	d0f9      	beq.n	8013416 <__sflush_r+0x1a>
 8013422:	2300      	movs	r3, #0
 8013424:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013428:	682f      	ldr	r7, [r5, #0]
 801342a:	602b      	str	r3, [r5, #0]
 801342c:	d032      	beq.n	8013494 <__sflush_r+0x98>
 801342e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013430:	89a3      	ldrh	r3, [r4, #12]
 8013432:	075a      	lsls	r2, r3, #29
 8013434:	d505      	bpl.n	8013442 <__sflush_r+0x46>
 8013436:	6863      	ldr	r3, [r4, #4]
 8013438:	1ac0      	subs	r0, r0, r3
 801343a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801343c:	b10b      	cbz	r3, 8013442 <__sflush_r+0x46>
 801343e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013440:	1ac0      	subs	r0, r0, r3
 8013442:	2300      	movs	r3, #0
 8013444:	4602      	mov	r2, r0
 8013446:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013448:	6a21      	ldr	r1, [r4, #32]
 801344a:	4628      	mov	r0, r5
 801344c:	47b0      	blx	r6
 801344e:	1c43      	adds	r3, r0, #1
 8013450:	89a3      	ldrh	r3, [r4, #12]
 8013452:	d106      	bne.n	8013462 <__sflush_r+0x66>
 8013454:	6829      	ldr	r1, [r5, #0]
 8013456:	291d      	cmp	r1, #29
 8013458:	d82c      	bhi.n	80134b4 <__sflush_r+0xb8>
 801345a:	4a2a      	ldr	r2, [pc, #168]	; (8013504 <__sflush_r+0x108>)
 801345c:	40ca      	lsrs	r2, r1
 801345e:	07d6      	lsls	r6, r2, #31
 8013460:	d528      	bpl.n	80134b4 <__sflush_r+0xb8>
 8013462:	2200      	movs	r2, #0
 8013464:	6062      	str	r2, [r4, #4]
 8013466:	04d9      	lsls	r1, r3, #19
 8013468:	6922      	ldr	r2, [r4, #16]
 801346a:	6022      	str	r2, [r4, #0]
 801346c:	d504      	bpl.n	8013478 <__sflush_r+0x7c>
 801346e:	1c42      	adds	r2, r0, #1
 8013470:	d101      	bne.n	8013476 <__sflush_r+0x7a>
 8013472:	682b      	ldr	r3, [r5, #0]
 8013474:	b903      	cbnz	r3, 8013478 <__sflush_r+0x7c>
 8013476:	6560      	str	r0, [r4, #84]	; 0x54
 8013478:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801347a:	602f      	str	r7, [r5, #0]
 801347c:	2900      	cmp	r1, #0
 801347e:	d0ca      	beq.n	8013416 <__sflush_r+0x1a>
 8013480:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013484:	4299      	cmp	r1, r3
 8013486:	d002      	beq.n	801348e <__sflush_r+0x92>
 8013488:	4628      	mov	r0, r5
 801348a:	f000 fd7d 	bl	8013f88 <_free_r>
 801348e:	2000      	movs	r0, #0
 8013490:	6360      	str	r0, [r4, #52]	; 0x34
 8013492:	e7c1      	b.n	8013418 <__sflush_r+0x1c>
 8013494:	6a21      	ldr	r1, [r4, #32]
 8013496:	2301      	movs	r3, #1
 8013498:	4628      	mov	r0, r5
 801349a:	47b0      	blx	r6
 801349c:	1c41      	adds	r1, r0, #1
 801349e:	d1c7      	bne.n	8013430 <__sflush_r+0x34>
 80134a0:	682b      	ldr	r3, [r5, #0]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d0c4      	beq.n	8013430 <__sflush_r+0x34>
 80134a6:	2b1d      	cmp	r3, #29
 80134a8:	d001      	beq.n	80134ae <__sflush_r+0xb2>
 80134aa:	2b16      	cmp	r3, #22
 80134ac:	d101      	bne.n	80134b2 <__sflush_r+0xb6>
 80134ae:	602f      	str	r7, [r5, #0]
 80134b0:	e7b1      	b.n	8013416 <__sflush_r+0x1a>
 80134b2:	89a3      	ldrh	r3, [r4, #12]
 80134b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80134b8:	81a3      	strh	r3, [r4, #12]
 80134ba:	e7ad      	b.n	8013418 <__sflush_r+0x1c>
 80134bc:	690f      	ldr	r7, [r1, #16]
 80134be:	2f00      	cmp	r7, #0
 80134c0:	d0a9      	beq.n	8013416 <__sflush_r+0x1a>
 80134c2:	0793      	lsls	r3, r2, #30
 80134c4:	680e      	ldr	r6, [r1, #0]
 80134c6:	bf08      	it	eq
 80134c8:	694b      	ldreq	r3, [r1, #20]
 80134ca:	600f      	str	r7, [r1, #0]
 80134cc:	bf18      	it	ne
 80134ce:	2300      	movne	r3, #0
 80134d0:	eba6 0807 	sub.w	r8, r6, r7
 80134d4:	608b      	str	r3, [r1, #8]
 80134d6:	f1b8 0f00 	cmp.w	r8, #0
 80134da:	dd9c      	ble.n	8013416 <__sflush_r+0x1a>
 80134dc:	6a21      	ldr	r1, [r4, #32]
 80134de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80134e0:	4643      	mov	r3, r8
 80134e2:	463a      	mov	r2, r7
 80134e4:	4628      	mov	r0, r5
 80134e6:	47b0      	blx	r6
 80134e8:	2800      	cmp	r0, #0
 80134ea:	dc06      	bgt.n	80134fa <__sflush_r+0xfe>
 80134ec:	89a3      	ldrh	r3, [r4, #12]
 80134ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80134f2:	81a3      	strh	r3, [r4, #12]
 80134f4:	f04f 30ff 	mov.w	r0, #4294967295
 80134f8:	e78e      	b.n	8013418 <__sflush_r+0x1c>
 80134fa:	4407      	add	r7, r0
 80134fc:	eba8 0800 	sub.w	r8, r8, r0
 8013500:	e7e9      	b.n	80134d6 <__sflush_r+0xda>
 8013502:	bf00      	nop
 8013504:	20400001 	.word	0x20400001

08013508 <_fflush_r>:
 8013508:	b538      	push	{r3, r4, r5, lr}
 801350a:	690b      	ldr	r3, [r1, #16]
 801350c:	4605      	mov	r5, r0
 801350e:	460c      	mov	r4, r1
 8013510:	b913      	cbnz	r3, 8013518 <_fflush_r+0x10>
 8013512:	2500      	movs	r5, #0
 8013514:	4628      	mov	r0, r5
 8013516:	bd38      	pop	{r3, r4, r5, pc}
 8013518:	b118      	cbz	r0, 8013522 <_fflush_r+0x1a>
 801351a:	6983      	ldr	r3, [r0, #24]
 801351c:	b90b      	cbnz	r3, 8013522 <_fflush_r+0x1a>
 801351e:	f000 f887 	bl	8013630 <__sinit>
 8013522:	4b14      	ldr	r3, [pc, #80]	; (8013574 <_fflush_r+0x6c>)
 8013524:	429c      	cmp	r4, r3
 8013526:	d11b      	bne.n	8013560 <_fflush_r+0x58>
 8013528:	686c      	ldr	r4, [r5, #4]
 801352a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d0ef      	beq.n	8013512 <_fflush_r+0xa>
 8013532:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013534:	07d0      	lsls	r0, r2, #31
 8013536:	d404      	bmi.n	8013542 <_fflush_r+0x3a>
 8013538:	0599      	lsls	r1, r3, #22
 801353a:	d402      	bmi.n	8013542 <_fflush_r+0x3a>
 801353c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801353e:	f000 f91a 	bl	8013776 <__retarget_lock_acquire_recursive>
 8013542:	4628      	mov	r0, r5
 8013544:	4621      	mov	r1, r4
 8013546:	f7ff ff59 	bl	80133fc <__sflush_r>
 801354a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801354c:	07da      	lsls	r2, r3, #31
 801354e:	4605      	mov	r5, r0
 8013550:	d4e0      	bmi.n	8013514 <_fflush_r+0xc>
 8013552:	89a3      	ldrh	r3, [r4, #12]
 8013554:	059b      	lsls	r3, r3, #22
 8013556:	d4dd      	bmi.n	8013514 <_fflush_r+0xc>
 8013558:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801355a:	f000 f90d 	bl	8013778 <__retarget_lock_release_recursive>
 801355e:	e7d9      	b.n	8013514 <_fflush_r+0xc>
 8013560:	4b05      	ldr	r3, [pc, #20]	; (8013578 <_fflush_r+0x70>)
 8013562:	429c      	cmp	r4, r3
 8013564:	d101      	bne.n	801356a <_fflush_r+0x62>
 8013566:	68ac      	ldr	r4, [r5, #8]
 8013568:	e7df      	b.n	801352a <_fflush_r+0x22>
 801356a:	4b04      	ldr	r3, [pc, #16]	; (801357c <_fflush_r+0x74>)
 801356c:	429c      	cmp	r4, r3
 801356e:	bf08      	it	eq
 8013570:	68ec      	ldreq	r4, [r5, #12]
 8013572:	e7da      	b.n	801352a <_fflush_r+0x22>
 8013574:	08014dfc 	.word	0x08014dfc
 8013578:	08014e1c 	.word	0x08014e1c
 801357c:	08014ddc 	.word	0x08014ddc

08013580 <std>:
 8013580:	2300      	movs	r3, #0
 8013582:	b510      	push	{r4, lr}
 8013584:	4604      	mov	r4, r0
 8013586:	e9c0 3300 	strd	r3, r3, [r0]
 801358a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801358e:	6083      	str	r3, [r0, #8]
 8013590:	8181      	strh	r1, [r0, #12]
 8013592:	6643      	str	r3, [r0, #100]	; 0x64
 8013594:	81c2      	strh	r2, [r0, #14]
 8013596:	6183      	str	r3, [r0, #24]
 8013598:	4619      	mov	r1, r3
 801359a:	2208      	movs	r2, #8
 801359c:	305c      	adds	r0, #92	; 0x5c
 801359e:	f7fe fb53 	bl	8011c48 <memset>
 80135a2:	4b05      	ldr	r3, [pc, #20]	; (80135b8 <std+0x38>)
 80135a4:	6263      	str	r3, [r4, #36]	; 0x24
 80135a6:	4b05      	ldr	r3, [pc, #20]	; (80135bc <std+0x3c>)
 80135a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80135aa:	4b05      	ldr	r3, [pc, #20]	; (80135c0 <std+0x40>)
 80135ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80135ae:	4b05      	ldr	r3, [pc, #20]	; (80135c4 <std+0x44>)
 80135b0:	6224      	str	r4, [r4, #32]
 80135b2:	6323      	str	r3, [r4, #48]	; 0x30
 80135b4:	bd10      	pop	{r4, pc}
 80135b6:	bf00      	nop
 80135b8:	080144ad 	.word	0x080144ad
 80135bc:	080144cf 	.word	0x080144cf
 80135c0:	08014507 	.word	0x08014507
 80135c4:	0801452b 	.word	0x0801452b

080135c8 <_cleanup_r>:
 80135c8:	4901      	ldr	r1, [pc, #4]	; (80135d0 <_cleanup_r+0x8>)
 80135ca:	f000 b8af 	b.w	801372c <_fwalk_reent>
 80135ce:	bf00      	nop
 80135d0:	08013509 	.word	0x08013509

080135d4 <__sfmoreglue>:
 80135d4:	b570      	push	{r4, r5, r6, lr}
 80135d6:	2268      	movs	r2, #104	; 0x68
 80135d8:	1e4d      	subs	r5, r1, #1
 80135da:	4355      	muls	r5, r2
 80135dc:	460e      	mov	r6, r1
 80135de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80135e2:	f000 fd3d 	bl	8014060 <_malloc_r>
 80135e6:	4604      	mov	r4, r0
 80135e8:	b140      	cbz	r0, 80135fc <__sfmoreglue+0x28>
 80135ea:	2100      	movs	r1, #0
 80135ec:	e9c0 1600 	strd	r1, r6, [r0]
 80135f0:	300c      	adds	r0, #12
 80135f2:	60a0      	str	r0, [r4, #8]
 80135f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80135f8:	f7fe fb26 	bl	8011c48 <memset>
 80135fc:	4620      	mov	r0, r4
 80135fe:	bd70      	pop	{r4, r5, r6, pc}

08013600 <__sfp_lock_acquire>:
 8013600:	4801      	ldr	r0, [pc, #4]	; (8013608 <__sfp_lock_acquire+0x8>)
 8013602:	f000 b8b8 	b.w	8013776 <__retarget_lock_acquire_recursive>
 8013606:	bf00      	nop
 8013608:	2000c5dd 	.word	0x2000c5dd

0801360c <__sfp_lock_release>:
 801360c:	4801      	ldr	r0, [pc, #4]	; (8013614 <__sfp_lock_release+0x8>)
 801360e:	f000 b8b3 	b.w	8013778 <__retarget_lock_release_recursive>
 8013612:	bf00      	nop
 8013614:	2000c5dd 	.word	0x2000c5dd

08013618 <__sinit_lock_acquire>:
 8013618:	4801      	ldr	r0, [pc, #4]	; (8013620 <__sinit_lock_acquire+0x8>)
 801361a:	f000 b8ac 	b.w	8013776 <__retarget_lock_acquire_recursive>
 801361e:	bf00      	nop
 8013620:	2000c5de 	.word	0x2000c5de

08013624 <__sinit_lock_release>:
 8013624:	4801      	ldr	r0, [pc, #4]	; (801362c <__sinit_lock_release+0x8>)
 8013626:	f000 b8a7 	b.w	8013778 <__retarget_lock_release_recursive>
 801362a:	bf00      	nop
 801362c:	2000c5de 	.word	0x2000c5de

08013630 <__sinit>:
 8013630:	b510      	push	{r4, lr}
 8013632:	4604      	mov	r4, r0
 8013634:	f7ff fff0 	bl	8013618 <__sinit_lock_acquire>
 8013638:	69a3      	ldr	r3, [r4, #24]
 801363a:	b11b      	cbz	r3, 8013644 <__sinit+0x14>
 801363c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013640:	f7ff bff0 	b.w	8013624 <__sinit_lock_release>
 8013644:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013648:	6523      	str	r3, [r4, #80]	; 0x50
 801364a:	4b13      	ldr	r3, [pc, #76]	; (8013698 <__sinit+0x68>)
 801364c:	4a13      	ldr	r2, [pc, #76]	; (801369c <__sinit+0x6c>)
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	62a2      	str	r2, [r4, #40]	; 0x28
 8013652:	42a3      	cmp	r3, r4
 8013654:	bf04      	itt	eq
 8013656:	2301      	moveq	r3, #1
 8013658:	61a3      	streq	r3, [r4, #24]
 801365a:	4620      	mov	r0, r4
 801365c:	f000 f820 	bl	80136a0 <__sfp>
 8013660:	6060      	str	r0, [r4, #4]
 8013662:	4620      	mov	r0, r4
 8013664:	f000 f81c 	bl	80136a0 <__sfp>
 8013668:	60a0      	str	r0, [r4, #8]
 801366a:	4620      	mov	r0, r4
 801366c:	f000 f818 	bl	80136a0 <__sfp>
 8013670:	2200      	movs	r2, #0
 8013672:	60e0      	str	r0, [r4, #12]
 8013674:	2104      	movs	r1, #4
 8013676:	6860      	ldr	r0, [r4, #4]
 8013678:	f7ff ff82 	bl	8013580 <std>
 801367c:	68a0      	ldr	r0, [r4, #8]
 801367e:	2201      	movs	r2, #1
 8013680:	2109      	movs	r1, #9
 8013682:	f7ff ff7d 	bl	8013580 <std>
 8013686:	68e0      	ldr	r0, [r4, #12]
 8013688:	2202      	movs	r2, #2
 801368a:	2112      	movs	r1, #18
 801368c:	f7ff ff78 	bl	8013580 <std>
 8013690:	2301      	movs	r3, #1
 8013692:	61a3      	str	r3, [r4, #24]
 8013694:	e7d2      	b.n	801363c <__sinit+0xc>
 8013696:	bf00      	nop
 8013698:	08014d14 	.word	0x08014d14
 801369c:	080135c9 	.word	0x080135c9

080136a0 <__sfp>:
 80136a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136a2:	4607      	mov	r7, r0
 80136a4:	f7ff ffac 	bl	8013600 <__sfp_lock_acquire>
 80136a8:	4b1e      	ldr	r3, [pc, #120]	; (8013724 <__sfp+0x84>)
 80136aa:	681e      	ldr	r6, [r3, #0]
 80136ac:	69b3      	ldr	r3, [r6, #24]
 80136ae:	b913      	cbnz	r3, 80136b6 <__sfp+0x16>
 80136b0:	4630      	mov	r0, r6
 80136b2:	f7ff ffbd 	bl	8013630 <__sinit>
 80136b6:	3648      	adds	r6, #72	; 0x48
 80136b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80136bc:	3b01      	subs	r3, #1
 80136be:	d503      	bpl.n	80136c8 <__sfp+0x28>
 80136c0:	6833      	ldr	r3, [r6, #0]
 80136c2:	b30b      	cbz	r3, 8013708 <__sfp+0x68>
 80136c4:	6836      	ldr	r6, [r6, #0]
 80136c6:	e7f7      	b.n	80136b8 <__sfp+0x18>
 80136c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80136cc:	b9d5      	cbnz	r5, 8013704 <__sfp+0x64>
 80136ce:	4b16      	ldr	r3, [pc, #88]	; (8013728 <__sfp+0x88>)
 80136d0:	60e3      	str	r3, [r4, #12]
 80136d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80136d6:	6665      	str	r5, [r4, #100]	; 0x64
 80136d8:	f000 f84c 	bl	8013774 <__retarget_lock_init_recursive>
 80136dc:	f7ff ff96 	bl	801360c <__sfp_lock_release>
 80136e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80136e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80136e8:	6025      	str	r5, [r4, #0]
 80136ea:	61a5      	str	r5, [r4, #24]
 80136ec:	2208      	movs	r2, #8
 80136ee:	4629      	mov	r1, r5
 80136f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80136f4:	f7fe faa8 	bl	8011c48 <memset>
 80136f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80136fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013700:	4620      	mov	r0, r4
 8013702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013704:	3468      	adds	r4, #104	; 0x68
 8013706:	e7d9      	b.n	80136bc <__sfp+0x1c>
 8013708:	2104      	movs	r1, #4
 801370a:	4638      	mov	r0, r7
 801370c:	f7ff ff62 	bl	80135d4 <__sfmoreglue>
 8013710:	4604      	mov	r4, r0
 8013712:	6030      	str	r0, [r6, #0]
 8013714:	2800      	cmp	r0, #0
 8013716:	d1d5      	bne.n	80136c4 <__sfp+0x24>
 8013718:	f7ff ff78 	bl	801360c <__sfp_lock_release>
 801371c:	230c      	movs	r3, #12
 801371e:	603b      	str	r3, [r7, #0]
 8013720:	e7ee      	b.n	8013700 <__sfp+0x60>
 8013722:	bf00      	nop
 8013724:	08014d14 	.word	0x08014d14
 8013728:	ffff0001 	.word	0xffff0001

0801372c <_fwalk_reent>:
 801372c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013730:	4606      	mov	r6, r0
 8013732:	4688      	mov	r8, r1
 8013734:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013738:	2700      	movs	r7, #0
 801373a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801373e:	f1b9 0901 	subs.w	r9, r9, #1
 8013742:	d505      	bpl.n	8013750 <_fwalk_reent+0x24>
 8013744:	6824      	ldr	r4, [r4, #0]
 8013746:	2c00      	cmp	r4, #0
 8013748:	d1f7      	bne.n	801373a <_fwalk_reent+0xe>
 801374a:	4638      	mov	r0, r7
 801374c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013750:	89ab      	ldrh	r3, [r5, #12]
 8013752:	2b01      	cmp	r3, #1
 8013754:	d907      	bls.n	8013766 <_fwalk_reent+0x3a>
 8013756:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801375a:	3301      	adds	r3, #1
 801375c:	d003      	beq.n	8013766 <_fwalk_reent+0x3a>
 801375e:	4629      	mov	r1, r5
 8013760:	4630      	mov	r0, r6
 8013762:	47c0      	blx	r8
 8013764:	4307      	orrs	r7, r0
 8013766:	3568      	adds	r5, #104	; 0x68
 8013768:	e7e9      	b.n	801373e <_fwalk_reent+0x12>
	...

0801376c <_localeconv_r>:
 801376c:	4800      	ldr	r0, [pc, #0]	; (8013770 <_localeconv_r+0x4>)
 801376e:	4770      	bx	lr
 8013770:	20000160 	.word	0x20000160

08013774 <__retarget_lock_init_recursive>:
 8013774:	4770      	bx	lr

08013776 <__retarget_lock_acquire_recursive>:
 8013776:	4770      	bx	lr

08013778 <__retarget_lock_release_recursive>:
 8013778:	4770      	bx	lr

0801377a <__swhatbuf_r>:
 801377a:	b570      	push	{r4, r5, r6, lr}
 801377c:	460e      	mov	r6, r1
 801377e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013782:	2900      	cmp	r1, #0
 8013784:	b096      	sub	sp, #88	; 0x58
 8013786:	4614      	mov	r4, r2
 8013788:	461d      	mov	r5, r3
 801378a:	da08      	bge.n	801379e <__swhatbuf_r+0x24>
 801378c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013790:	2200      	movs	r2, #0
 8013792:	602a      	str	r2, [r5, #0]
 8013794:	061a      	lsls	r2, r3, #24
 8013796:	d410      	bmi.n	80137ba <__swhatbuf_r+0x40>
 8013798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801379c:	e00e      	b.n	80137bc <__swhatbuf_r+0x42>
 801379e:	466a      	mov	r2, sp
 80137a0:	f000 ff1a 	bl	80145d8 <_fstat_r>
 80137a4:	2800      	cmp	r0, #0
 80137a6:	dbf1      	blt.n	801378c <__swhatbuf_r+0x12>
 80137a8:	9a01      	ldr	r2, [sp, #4]
 80137aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80137ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80137b2:	425a      	negs	r2, r3
 80137b4:	415a      	adcs	r2, r3
 80137b6:	602a      	str	r2, [r5, #0]
 80137b8:	e7ee      	b.n	8013798 <__swhatbuf_r+0x1e>
 80137ba:	2340      	movs	r3, #64	; 0x40
 80137bc:	2000      	movs	r0, #0
 80137be:	6023      	str	r3, [r4, #0]
 80137c0:	b016      	add	sp, #88	; 0x58
 80137c2:	bd70      	pop	{r4, r5, r6, pc}

080137c4 <__smakebuf_r>:
 80137c4:	898b      	ldrh	r3, [r1, #12]
 80137c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80137c8:	079d      	lsls	r5, r3, #30
 80137ca:	4606      	mov	r6, r0
 80137cc:	460c      	mov	r4, r1
 80137ce:	d507      	bpl.n	80137e0 <__smakebuf_r+0x1c>
 80137d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80137d4:	6023      	str	r3, [r4, #0]
 80137d6:	6123      	str	r3, [r4, #16]
 80137d8:	2301      	movs	r3, #1
 80137da:	6163      	str	r3, [r4, #20]
 80137dc:	b002      	add	sp, #8
 80137de:	bd70      	pop	{r4, r5, r6, pc}
 80137e0:	ab01      	add	r3, sp, #4
 80137e2:	466a      	mov	r2, sp
 80137e4:	f7ff ffc9 	bl	801377a <__swhatbuf_r>
 80137e8:	9900      	ldr	r1, [sp, #0]
 80137ea:	4605      	mov	r5, r0
 80137ec:	4630      	mov	r0, r6
 80137ee:	f000 fc37 	bl	8014060 <_malloc_r>
 80137f2:	b948      	cbnz	r0, 8013808 <__smakebuf_r+0x44>
 80137f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137f8:	059a      	lsls	r2, r3, #22
 80137fa:	d4ef      	bmi.n	80137dc <__smakebuf_r+0x18>
 80137fc:	f023 0303 	bic.w	r3, r3, #3
 8013800:	f043 0302 	orr.w	r3, r3, #2
 8013804:	81a3      	strh	r3, [r4, #12]
 8013806:	e7e3      	b.n	80137d0 <__smakebuf_r+0xc>
 8013808:	4b0d      	ldr	r3, [pc, #52]	; (8013840 <__smakebuf_r+0x7c>)
 801380a:	62b3      	str	r3, [r6, #40]	; 0x28
 801380c:	89a3      	ldrh	r3, [r4, #12]
 801380e:	6020      	str	r0, [r4, #0]
 8013810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013814:	81a3      	strh	r3, [r4, #12]
 8013816:	9b00      	ldr	r3, [sp, #0]
 8013818:	6163      	str	r3, [r4, #20]
 801381a:	9b01      	ldr	r3, [sp, #4]
 801381c:	6120      	str	r0, [r4, #16]
 801381e:	b15b      	cbz	r3, 8013838 <__smakebuf_r+0x74>
 8013820:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013824:	4630      	mov	r0, r6
 8013826:	f000 fee9 	bl	80145fc <_isatty_r>
 801382a:	b128      	cbz	r0, 8013838 <__smakebuf_r+0x74>
 801382c:	89a3      	ldrh	r3, [r4, #12]
 801382e:	f023 0303 	bic.w	r3, r3, #3
 8013832:	f043 0301 	orr.w	r3, r3, #1
 8013836:	81a3      	strh	r3, [r4, #12]
 8013838:	89a0      	ldrh	r0, [r4, #12]
 801383a:	4305      	orrs	r5, r0
 801383c:	81a5      	strh	r5, [r4, #12]
 801383e:	e7cd      	b.n	80137dc <__smakebuf_r+0x18>
 8013840:	080135c9 	.word	0x080135c9

08013844 <malloc>:
 8013844:	4b02      	ldr	r3, [pc, #8]	; (8013850 <malloc+0xc>)
 8013846:	4601      	mov	r1, r0
 8013848:	6818      	ldr	r0, [r3, #0]
 801384a:	f000 bc09 	b.w	8014060 <_malloc_r>
 801384e:	bf00      	nop
 8013850:	2000000c 	.word	0x2000000c

08013854 <_Balloc>:
 8013854:	b570      	push	{r4, r5, r6, lr}
 8013856:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013858:	4604      	mov	r4, r0
 801385a:	460d      	mov	r5, r1
 801385c:	b976      	cbnz	r6, 801387c <_Balloc+0x28>
 801385e:	2010      	movs	r0, #16
 8013860:	f7ff fff0 	bl	8013844 <malloc>
 8013864:	4602      	mov	r2, r0
 8013866:	6260      	str	r0, [r4, #36]	; 0x24
 8013868:	b920      	cbnz	r0, 8013874 <_Balloc+0x20>
 801386a:	4b18      	ldr	r3, [pc, #96]	; (80138cc <_Balloc+0x78>)
 801386c:	4818      	ldr	r0, [pc, #96]	; (80138d0 <_Balloc+0x7c>)
 801386e:	2166      	movs	r1, #102	; 0x66
 8013870:	f000 fe72 	bl	8014558 <__assert_func>
 8013874:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013878:	6006      	str	r6, [r0, #0]
 801387a:	60c6      	str	r6, [r0, #12]
 801387c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801387e:	68f3      	ldr	r3, [r6, #12]
 8013880:	b183      	cbz	r3, 80138a4 <_Balloc+0x50>
 8013882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013884:	68db      	ldr	r3, [r3, #12]
 8013886:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801388a:	b9b8      	cbnz	r0, 80138bc <_Balloc+0x68>
 801388c:	2101      	movs	r1, #1
 801388e:	fa01 f605 	lsl.w	r6, r1, r5
 8013892:	1d72      	adds	r2, r6, #5
 8013894:	0092      	lsls	r2, r2, #2
 8013896:	4620      	mov	r0, r4
 8013898:	f000 fb60 	bl	8013f5c <_calloc_r>
 801389c:	b160      	cbz	r0, 80138b8 <_Balloc+0x64>
 801389e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80138a2:	e00e      	b.n	80138c2 <_Balloc+0x6e>
 80138a4:	2221      	movs	r2, #33	; 0x21
 80138a6:	2104      	movs	r1, #4
 80138a8:	4620      	mov	r0, r4
 80138aa:	f000 fb57 	bl	8013f5c <_calloc_r>
 80138ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80138b0:	60f0      	str	r0, [r6, #12]
 80138b2:	68db      	ldr	r3, [r3, #12]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d1e4      	bne.n	8013882 <_Balloc+0x2e>
 80138b8:	2000      	movs	r0, #0
 80138ba:	bd70      	pop	{r4, r5, r6, pc}
 80138bc:	6802      	ldr	r2, [r0, #0]
 80138be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80138c2:	2300      	movs	r3, #0
 80138c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80138c8:	e7f7      	b.n	80138ba <_Balloc+0x66>
 80138ca:	bf00      	nop
 80138cc:	08014d59 	.word	0x08014d59
 80138d0:	08014e3c 	.word	0x08014e3c

080138d4 <_Bfree>:
 80138d4:	b570      	push	{r4, r5, r6, lr}
 80138d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80138d8:	4605      	mov	r5, r0
 80138da:	460c      	mov	r4, r1
 80138dc:	b976      	cbnz	r6, 80138fc <_Bfree+0x28>
 80138de:	2010      	movs	r0, #16
 80138e0:	f7ff ffb0 	bl	8013844 <malloc>
 80138e4:	4602      	mov	r2, r0
 80138e6:	6268      	str	r0, [r5, #36]	; 0x24
 80138e8:	b920      	cbnz	r0, 80138f4 <_Bfree+0x20>
 80138ea:	4b09      	ldr	r3, [pc, #36]	; (8013910 <_Bfree+0x3c>)
 80138ec:	4809      	ldr	r0, [pc, #36]	; (8013914 <_Bfree+0x40>)
 80138ee:	218a      	movs	r1, #138	; 0x8a
 80138f0:	f000 fe32 	bl	8014558 <__assert_func>
 80138f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80138f8:	6006      	str	r6, [r0, #0]
 80138fa:	60c6      	str	r6, [r0, #12]
 80138fc:	b13c      	cbz	r4, 801390e <_Bfree+0x3a>
 80138fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013900:	6862      	ldr	r2, [r4, #4]
 8013902:	68db      	ldr	r3, [r3, #12]
 8013904:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013908:	6021      	str	r1, [r4, #0]
 801390a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801390e:	bd70      	pop	{r4, r5, r6, pc}
 8013910:	08014d59 	.word	0x08014d59
 8013914:	08014e3c 	.word	0x08014e3c

08013918 <__multadd>:
 8013918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801391c:	690d      	ldr	r5, [r1, #16]
 801391e:	4607      	mov	r7, r0
 8013920:	460c      	mov	r4, r1
 8013922:	461e      	mov	r6, r3
 8013924:	f101 0c14 	add.w	ip, r1, #20
 8013928:	2000      	movs	r0, #0
 801392a:	f8dc 3000 	ldr.w	r3, [ip]
 801392e:	b299      	uxth	r1, r3
 8013930:	fb02 6101 	mla	r1, r2, r1, r6
 8013934:	0c1e      	lsrs	r6, r3, #16
 8013936:	0c0b      	lsrs	r3, r1, #16
 8013938:	fb02 3306 	mla	r3, r2, r6, r3
 801393c:	b289      	uxth	r1, r1
 801393e:	3001      	adds	r0, #1
 8013940:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013944:	4285      	cmp	r5, r0
 8013946:	f84c 1b04 	str.w	r1, [ip], #4
 801394a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801394e:	dcec      	bgt.n	801392a <__multadd+0x12>
 8013950:	b30e      	cbz	r6, 8013996 <__multadd+0x7e>
 8013952:	68a3      	ldr	r3, [r4, #8]
 8013954:	42ab      	cmp	r3, r5
 8013956:	dc19      	bgt.n	801398c <__multadd+0x74>
 8013958:	6861      	ldr	r1, [r4, #4]
 801395a:	4638      	mov	r0, r7
 801395c:	3101      	adds	r1, #1
 801395e:	f7ff ff79 	bl	8013854 <_Balloc>
 8013962:	4680      	mov	r8, r0
 8013964:	b928      	cbnz	r0, 8013972 <__multadd+0x5a>
 8013966:	4602      	mov	r2, r0
 8013968:	4b0c      	ldr	r3, [pc, #48]	; (801399c <__multadd+0x84>)
 801396a:	480d      	ldr	r0, [pc, #52]	; (80139a0 <__multadd+0x88>)
 801396c:	21b5      	movs	r1, #181	; 0xb5
 801396e:	f000 fdf3 	bl	8014558 <__assert_func>
 8013972:	6922      	ldr	r2, [r4, #16]
 8013974:	3202      	adds	r2, #2
 8013976:	f104 010c 	add.w	r1, r4, #12
 801397a:	0092      	lsls	r2, r2, #2
 801397c:	300c      	adds	r0, #12
 801397e:	f7fe f955 	bl	8011c2c <memcpy>
 8013982:	4621      	mov	r1, r4
 8013984:	4638      	mov	r0, r7
 8013986:	f7ff ffa5 	bl	80138d4 <_Bfree>
 801398a:	4644      	mov	r4, r8
 801398c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013990:	3501      	adds	r5, #1
 8013992:	615e      	str	r6, [r3, #20]
 8013994:	6125      	str	r5, [r4, #16]
 8013996:	4620      	mov	r0, r4
 8013998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801399c:	08014dcb 	.word	0x08014dcb
 80139a0:	08014e3c 	.word	0x08014e3c

080139a4 <__hi0bits>:
 80139a4:	0c03      	lsrs	r3, r0, #16
 80139a6:	041b      	lsls	r3, r3, #16
 80139a8:	b9d3      	cbnz	r3, 80139e0 <__hi0bits+0x3c>
 80139aa:	0400      	lsls	r0, r0, #16
 80139ac:	2310      	movs	r3, #16
 80139ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80139b2:	bf04      	itt	eq
 80139b4:	0200      	lsleq	r0, r0, #8
 80139b6:	3308      	addeq	r3, #8
 80139b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80139bc:	bf04      	itt	eq
 80139be:	0100      	lsleq	r0, r0, #4
 80139c0:	3304      	addeq	r3, #4
 80139c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80139c6:	bf04      	itt	eq
 80139c8:	0080      	lsleq	r0, r0, #2
 80139ca:	3302      	addeq	r3, #2
 80139cc:	2800      	cmp	r0, #0
 80139ce:	db05      	blt.n	80139dc <__hi0bits+0x38>
 80139d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80139d4:	f103 0301 	add.w	r3, r3, #1
 80139d8:	bf08      	it	eq
 80139da:	2320      	moveq	r3, #32
 80139dc:	4618      	mov	r0, r3
 80139de:	4770      	bx	lr
 80139e0:	2300      	movs	r3, #0
 80139e2:	e7e4      	b.n	80139ae <__hi0bits+0xa>

080139e4 <__lo0bits>:
 80139e4:	6803      	ldr	r3, [r0, #0]
 80139e6:	f013 0207 	ands.w	r2, r3, #7
 80139ea:	4601      	mov	r1, r0
 80139ec:	d00b      	beq.n	8013a06 <__lo0bits+0x22>
 80139ee:	07da      	lsls	r2, r3, #31
 80139f0:	d423      	bmi.n	8013a3a <__lo0bits+0x56>
 80139f2:	0798      	lsls	r0, r3, #30
 80139f4:	bf49      	itett	mi
 80139f6:	085b      	lsrmi	r3, r3, #1
 80139f8:	089b      	lsrpl	r3, r3, #2
 80139fa:	2001      	movmi	r0, #1
 80139fc:	600b      	strmi	r3, [r1, #0]
 80139fe:	bf5c      	itt	pl
 8013a00:	600b      	strpl	r3, [r1, #0]
 8013a02:	2002      	movpl	r0, #2
 8013a04:	4770      	bx	lr
 8013a06:	b298      	uxth	r0, r3
 8013a08:	b9a8      	cbnz	r0, 8013a36 <__lo0bits+0x52>
 8013a0a:	0c1b      	lsrs	r3, r3, #16
 8013a0c:	2010      	movs	r0, #16
 8013a0e:	b2da      	uxtb	r2, r3
 8013a10:	b90a      	cbnz	r2, 8013a16 <__lo0bits+0x32>
 8013a12:	3008      	adds	r0, #8
 8013a14:	0a1b      	lsrs	r3, r3, #8
 8013a16:	071a      	lsls	r2, r3, #28
 8013a18:	bf04      	itt	eq
 8013a1a:	091b      	lsreq	r3, r3, #4
 8013a1c:	3004      	addeq	r0, #4
 8013a1e:	079a      	lsls	r2, r3, #30
 8013a20:	bf04      	itt	eq
 8013a22:	089b      	lsreq	r3, r3, #2
 8013a24:	3002      	addeq	r0, #2
 8013a26:	07da      	lsls	r2, r3, #31
 8013a28:	d403      	bmi.n	8013a32 <__lo0bits+0x4e>
 8013a2a:	085b      	lsrs	r3, r3, #1
 8013a2c:	f100 0001 	add.w	r0, r0, #1
 8013a30:	d005      	beq.n	8013a3e <__lo0bits+0x5a>
 8013a32:	600b      	str	r3, [r1, #0]
 8013a34:	4770      	bx	lr
 8013a36:	4610      	mov	r0, r2
 8013a38:	e7e9      	b.n	8013a0e <__lo0bits+0x2a>
 8013a3a:	2000      	movs	r0, #0
 8013a3c:	4770      	bx	lr
 8013a3e:	2020      	movs	r0, #32
 8013a40:	4770      	bx	lr
	...

08013a44 <__i2b>:
 8013a44:	b510      	push	{r4, lr}
 8013a46:	460c      	mov	r4, r1
 8013a48:	2101      	movs	r1, #1
 8013a4a:	f7ff ff03 	bl	8013854 <_Balloc>
 8013a4e:	4602      	mov	r2, r0
 8013a50:	b928      	cbnz	r0, 8013a5e <__i2b+0x1a>
 8013a52:	4b05      	ldr	r3, [pc, #20]	; (8013a68 <__i2b+0x24>)
 8013a54:	4805      	ldr	r0, [pc, #20]	; (8013a6c <__i2b+0x28>)
 8013a56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013a5a:	f000 fd7d 	bl	8014558 <__assert_func>
 8013a5e:	2301      	movs	r3, #1
 8013a60:	6144      	str	r4, [r0, #20]
 8013a62:	6103      	str	r3, [r0, #16]
 8013a64:	bd10      	pop	{r4, pc}
 8013a66:	bf00      	nop
 8013a68:	08014dcb 	.word	0x08014dcb
 8013a6c:	08014e3c 	.word	0x08014e3c

08013a70 <__multiply>:
 8013a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a74:	4691      	mov	r9, r2
 8013a76:	690a      	ldr	r2, [r1, #16]
 8013a78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013a7c:	429a      	cmp	r2, r3
 8013a7e:	bfb8      	it	lt
 8013a80:	460b      	movlt	r3, r1
 8013a82:	460c      	mov	r4, r1
 8013a84:	bfbc      	itt	lt
 8013a86:	464c      	movlt	r4, r9
 8013a88:	4699      	movlt	r9, r3
 8013a8a:	6927      	ldr	r7, [r4, #16]
 8013a8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013a90:	68a3      	ldr	r3, [r4, #8]
 8013a92:	6861      	ldr	r1, [r4, #4]
 8013a94:	eb07 060a 	add.w	r6, r7, sl
 8013a98:	42b3      	cmp	r3, r6
 8013a9a:	b085      	sub	sp, #20
 8013a9c:	bfb8      	it	lt
 8013a9e:	3101      	addlt	r1, #1
 8013aa0:	f7ff fed8 	bl	8013854 <_Balloc>
 8013aa4:	b930      	cbnz	r0, 8013ab4 <__multiply+0x44>
 8013aa6:	4602      	mov	r2, r0
 8013aa8:	4b44      	ldr	r3, [pc, #272]	; (8013bbc <__multiply+0x14c>)
 8013aaa:	4845      	ldr	r0, [pc, #276]	; (8013bc0 <__multiply+0x150>)
 8013aac:	f240 115d 	movw	r1, #349	; 0x15d
 8013ab0:	f000 fd52 	bl	8014558 <__assert_func>
 8013ab4:	f100 0514 	add.w	r5, r0, #20
 8013ab8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013abc:	462b      	mov	r3, r5
 8013abe:	2200      	movs	r2, #0
 8013ac0:	4543      	cmp	r3, r8
 8013ac2:	d321      	bcc.n	8013b08 <__multiply+0x98>
 8013ac4:	f104 0314 	add.w	r3, r4, #20
 8013ac8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013acc:	f109 0314 	add.w	r3, r9, #20
 8013ad0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013ad4:	9202      	str	r2, [sp, #8]
 8013ad6:	1b3a      	subs	r2, r7, r4
 8013ad8:	3a15      	subs	r2, #21
 8013ada:	f022 0203 	bic.w	r2, r2, #3
 8013ade:	3204      	adds	r2, #4
 8013ae0:	f104 0115 	add.w	r1, r4, #21
 8013ae4:	428f      	cmp	r7, r1
 8013ae6:	bf38      	it	cc
 8013ae8:	2204      	movcc	r2, #4
 8013aea:	9201      	str	r2, [sp, #4]
 8013aec:	9a02      	ldr	r2, [sp, #8]
 8013aee:	9303      	str	r3, [sp, #12]
 8013af0:	429a      	cmp	r2, r3
 8013af2:	d80c      	bhi.n	8013b0e <__multiply+0x9e>
 8013af4:	2e00      	cmp	r6, #0
 8013af6:	dd03      	ble.n	8013b00 <__multiply+0x90>
 8013af8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d05a      	beq.n	8013bb6 <__multiply+0x146>
 8013b00:	6106      	str	r6, [r0, #16]
 8013b02:	b005      	add	sp, #20
 8013b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b08:	f843 2b04 	str.w	r2, [r3], #4
 8013b0c:	e7d8      	b.n	8013ac0 <__multiply+0x50>
 8013b0e:	f8b3 a000 	ldrh.w	sl, [r3]
 8013b12:	f1ba 0f00 	cmp.w	sl, #0
 8013b16:	d024      	beq.n	8013b62 <__multiply+0xf2>
 8013b18:	f104 0e14 	add.w	lr, r4, #20
 8013b1c:	46a9      	mov	r9, r5
 8013b1e:	f04f 0c00 	mov.w	ip, #0
 8013b22:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013b26:	f8d9 1000 	ldr.w	r1, [r9]
 8013b2a:	fa1f fb82 	uxth.w	fp, r2
 8013b2e:	b289      	uxth	r1, r1
 8013b30:	fb0a 110b 	mla	r1, sl, fp, r1
 8013b34:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013b38:	f8d9 2000 	ldr.w	r2, [r9]
 8013b3c:	4461      	add	r1, ip
 8013b3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013b42:	fb0a c20b 	mla	r2, sl, fp, ip
 8013b46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013b4a:	b289      	uxth	r1, r1
 8013b4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013b50:	4577      	cmp	r7, lr
 8013b52:	f849 1b04 	str.w	r1, [r9], #4
 8013b56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013b5a:	d8e2      	bhi.n	8013b22 <__multiply+0xb2>
 8013b5c:	9a01      	ldr	r2, [sp, #4]
 8013b5e:	f845 c002 	str.w	ip, [r5, r2]
 8013b62:	9a03      	ldr	r2, [sp, #12]
 8013b64:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013b68:	3304      	adds	r3, #4
 8013b6a:	f1b9 0f00 	cmp.w	r9, #0
 8013b6e:	d020      	beq.n	8013bb2 <__multiply+0x142>
 8013b70:	6829      	ldr	r1, [r5, #0]
 8013b72:	f104 0c14 	add.w	ip, r4, #20
 8013b76:	46ae      	mov	lr, r5
 8013b78:	f04f 0a00 	mov.w	sl, #0
 8013b7c:	f8bc b000 	ldrh.w	fp, [ip]
 8013b80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013b84:	fb09 220b 	mla	r2, r9, fp, r2
 8013b88:	4492      	add	sl, r2
 8013b8a:	b289      	uxth	r1, r1
 8013b8c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013b90:	f84e 1b04 	str.w	r1, [lr], #4
 8013b94:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013b98:	f8be 1000 	ldrh.w	r1, [lr]
 8013b9c:	0c12      	lsrs	r2, r2, #16
 8013b9e:	fb09 1102 	mla	r1, r9, r2, r1
 8013ba2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013ba6:	4567      	cmp	r7, ip
 8013ba8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013bac:	d8e6      	bhi.n	8013b7c <__multiply+0x10c>
 8013bae:	9a01      	ldr	r2, [sp, #4]
 8013bb0:	50a9      	str	r1, [r5, r2]
 8013bb2:	3504      	adds	r5, #4
 8013bb4:	e79a      	b.n	8013aec <__multiply+0x7c>
 8013bb6:	3e01      	subs	r6, #1
 8013bb8:	e79c      	b.n	8013af4 <__multiply+0x84>
 8013bba:	bf00      	nop
 8013bbc:	08014dcb 	.word	0x08014dcb
 8013bc0:	08014e3c 	.word	0x08014e3c

08013bc4 <__pow5mult>:
 8013bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013bc8:	4615      	mov	r5, r2
 8013bca:	f012 0203 	ands.w	r2, r2, #3
 8013bce:	4606      	mov	r6, r0
 8013bd0:	460f      	mov	r7, r1
 8013bd2:	d007      	beq.n	8013be4 <__pow5mult+0x20>
 8013bd4:	4c25      	ldr	r4, [pc, #148]	; (8013c6c <__pow5mult+0xa8>)
 8013bd6:	3a01      	subs	r2, #1
 8013bd8:	2300      	movs	r3, #0
 8013bda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013bde:	f7ff fe9b 	bl	8013918 <__multadd>
 8013be2:	4607      	mov	r7, r0
 8013be4:	10ad      	asrs	r5, r5, #2
 8013be6:	d03d      	beq.n	8013c64 <__pow5mult+0xa0>
 8013be8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013bea:	b97c      	cbnz	r4, 8013c0c <__pow5mult+0x48>
 8013bec:	2010      	movs	r0, #16
 8013bee:	f7ff fe29 	bl	8013844 <malloc>
 8013bf2:	4602      	mov	r2, r0
 8013bf4:	6270      	str	r0, [r6, #36]	; 0x24
 8013bf6:	b928      	cbnz	r0, 8013c04 <__pow5mult+0x40>
 8013bf8:	4b1d      	ldr	r3, [pc, #116]	; (8013c70 <__pow5mult+0xac>)
 8013bfa:	481e      	ldr	r0, [pc, #120]	; (8013c74 <__pow5mult+0xb0>)
 8013bfc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013c00:	f000 fcaa 	bl	8014558 <__assert_func>
 8013c04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013c08:	6004      	str	r4, [r0, #0]
 8013c0a:	60c4      	str	r4, [r0, #12]
 8013c0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013c10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013c14:	b94c      	cbnz	r4, 8013c2a <__pow5mult+0x66>
 8013c16:	f240 2171 	movw	r1, #625	; 0x271
 8013c1a:	4630      	mov	r0, r6
 8013c1c:	f7ff ff12 	bl	8013a44 <__i2b>
 8013c20:	2300      	movs	r3, #0
 8013c22:	f8c8 0008 	str.w	r0, [r8, #8]
 8013c26:	4604      	mov	r4, r0
 8013c28:	6003      	str	r3, [r0, #0]
 8013c2a:	f04f 0900 	mov.w	r9, #0
 8013c2e:	07eb      	lsls	r3, r5, #31
 8013c30:	d50a      	bpl.n	8013c48 <__pow5mult+0x84>
 8013c32:	4639      	mov	r1, r7
 8013c34:	4622      	mov	r2, r4
 8013c36:	4630      	mov	r0, r6
 8013c38:	f7ff ff1a 	bl	8013a70 <__multiply>
 8013c3c:	4639      	mov	r1, r7
 8013c3e:	4680      	mov	r8, r0
 8013c40:	4630      	mov	r0, r6
 8013c42:	f7ff fe47 	bl	80138d4 <_Bfree>
 8013c46:	4647      	mov	r7, r8
 8013c48:	106d      	asrs	r5, r5, #1
 8013c4a:	d00b      	beq.n	8013c64 <__pow5mult+0xa0>
 8013c4c:	6820      	ldr	r0, [r4, #0]
 8013c4e:	b938      	cbnz	r0, 8013c60 <__pow5mult+0x9c>
 8013c50:	4622      	mov	r2, r4
 8013c52:	4621      	mov	r1, r4
 8013c54:	4630      	mov	r0, r6
 8013c56:	f7ff ff0b 	bl	8013a70 <__multiply>
 8013c5a:	6020      	str	r0, [r4, #0]
 8013c5c:	f8c0 9000 	str.w	r9, [r0]
 8013c60:	4604      	mov	r4, r0
 8013c62:	e7e4      	b.n	8013c2e <__pow5mult+0x6a>
 8013c64:	4638      	mov	r0, r7
 8013c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c6a:	bf00      	nop
 8013c6c:	08014f88 	.word	0x08014f88
 8013c70:	08014d59 	.word	0x08014d59
 8013c74:	08014e3c 	.word	0x08014e3c

08013c78 <__lshift>:
 8013c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c7c:	460c      	mov	r4, r1
 8013c7e:	6849      	ldr	r1, [r1, #4]
 8013c80:	6923      	ldr	r3, [r4, #16]
 8013c82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013c86:	68a3      	ldr	r3, [r4, #8]
 8013c88:	4607      	mov	r7, r0
 8013c8a:	4691      	mov	r9, r2
 8013c8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013c90:	f108 0601 	add.w	r6, r8, #1
 8013c94:	42b3      	cmp	r3, r6
 8013c96:	db0b      	blt.n	8013cb0 <__lshift+0x38>
 8013c98:	4638      	mov	r0, r7
 8013c9a:	f7ff fddb 	bl	8013854 <_Balloc>
 8013c9e:	4605      	mov	r5, r0
 8013ca0:	b948      	cbnz	r0, 8013cb6 <__lshift+0x3e>
 8013ca2:	4602      	mov	r2, r0
 8013ca4:	4b2a      	ldr	r3, [pc, #168]	; (8013d50 <__lshift+0xd8>)
 8013ca6:	482b      	ldr	r0, [pc, #172]	; (8013d54 <__lshift+0xdc>)
 8013ca8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013cac:	f000 fc54 	bl	8014558 <__assert_func>
 8013cb0:	3101      	adds	r1, #1
 8013cb2:	005b      	lsls	r3, r3, #1
 8013cb4:	e7ee      	b.n	8013c94 <__lshift+0x1c>
 8013cb6:	2300      	movs	r3, #0
 8013cb8:	f100 0114 	add.w	r1, r0, #20
 8013cbc:	f100 0210 	add.w	r2, r0, #16
 8013cc0:	4618      	mov	r0, r3
 8013cc2:	4553      	cmp	r3, sl
 8013cc4:	db37      	blt.n	8013d36 <__lshift+0xbe>
 8013cc6:	6920      	ldr	r0, [r4, #16]
 8013cc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013ccc:	f104 0314 	add.w	r3, r4, #20
 8013cd0:	f019 091f 	ands.w	r9, r9, #31
 8013cd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013cd8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013cdc:	d02f      	beq.n	8013d3e <__lshift+0xc6>
 8013cde:	f1c9 0e20 	rsb	lr, r9, #32
 8013ce2:	468a      	mov	sl, r1
 8013ce4:	f04f 0c00 	mov.w	ip, #0
 8013ce8:	681a      	ldr	r2, [r3, #0]
 8013cea:	fa02 f209 	lsl.w	r2, r2, r9
 8013cee:	ea42 020c 	orr.w	r2, r2, ip
 8013cf2:	f84a 2b04 	str.w	r2, [sl], #4
 8013cf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cfa:	4298      	cmp	r0, r3
 8013cfc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013d00:	d8f2      	bhi.n	8013ce8 <__lshift+0x70>
 8013d02:	1b03      	subs	r3, r0, r4
 8013d04:	3b15      	subs	r3, #21
 8013d06:	f023 0303 	bic.w	r3, r3, #3
 8013d0a:	3304      	adds	r3, #4
 8013d0c:	f104 0215 	add.w	r2, r4, #21
 8013d10:	4290      	cmp	r0, r2
 8013d12:	bf38      	it	cc
 8013d14:	2304      	movcc	r3, #4
 8013d16:	f841 c003 	str.w	ip, [r1, r3]
 8013d1a:	f1bc 0f00 	cmp.w	ip, #0
 8013d1e:	d001      	beq.n	8013d24 <__lshift+0xac>
 8013d20:	f108 0602 	add.w	r6, r8, #2
 8013d24:	3e01      	subs	r6, #1
 8013d26:	4638      	mov	r0, r7
 8013d28:	612e      	str	r6, [r5, #16]
 8013d2a:	4621      	mov	r1, r4
 8013d2c:	f7ff fdd2 	bl	80138d4 <_Bfree>
 8013d30:	4628      	mov	r0, r5
 8013d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d36:	f842 0f04 	str.w	r0, [r2, #4]!
 8013d3a:	3301      	adds	r3, #1
 8013d3c:	e7c1      	b.n	8013cc2 <__lshift+0x4a>
 8013d3e:	3904      	subs	r1, #4
 8013d40:	f853 2b04 	ldr.w	r2, [r3], #4
 8013d44:	f841 2f04 	str.w	r2, [r1, #4]!
 8013d48:	4298      	cmp	r0, r3
 8013d4a:	d8f9      	bhi.n	8013d40 <__lshift+0xc8>
 8013d4c:	e7ea      	b.n	8013d24 <__lshift+0xac>
 8013d4e:	bf00      	nop
 8013d50:	08014dcb 	.word	0x08014dcb
 8013d54:	08014e3c 	.word	0x08014e3c

08013d58 <__mcmp>:
 8013d58:	b530      	push	{r4, r5, lr}
 8013d5a:	6902      	ldr	r2, [r0, #16]
 8013d5c:	690c      	ldr	r4, [r1, #16]
 8013d5e:	1b12      	subs	r2, r2, r4
 8013d60:	d10e      	bne.n	8013d80 <__mcmp+0x28>
 8013d62:	f100 0314 	add.w	r3, r0, #20
 8013d66:	3114      	adds	r1, #20
 8013d68:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013d6c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013d70:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013d74:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013d78:	42a5      	cmp	r5, r4
 8013d7a:	d003      	beq.n	8013d84 <__mcmp+0x2c>
 8013d7c:	d305      	bcc.n	8013d8a <__mcmp+0x32>
 8013d7e:	2201      	movs	r2, #1
 8013d80:	4610      	mov	r0, r2
 8013d82:	bd30      	pop	{r4, r5, pc}
 8013d84:	4283      	cmp	r3, r0
 8013d86:	d3f3      	bcc.n	8013d70 <__mcmp+0x18>
 8013d88:	e7fa      	b.n	8013d80 <__mcmp+0x28>
 8013d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8013d8e:	e7f7      	b.n	8013d80 <__mcmp+0x28>

08013d90 <__mdiff>:
 8013d90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d94:	460c      	mov	r4, r1
 8013d96:	4606      	mov	r6, r0
 8013d98:	4611      	mov	r1, r2
 8013d9a:	4620      	mov	r0, r4
 8013d9c:	4690      	mov	r8, r2
 8013d9e:	f7ff ffdb 	bl	8013d58 <__mcmp>
 8013da2:	1e05      	subs	r5, r0, #0
 8013da4:	d110      	bne.n	8013dc8 <__mdiff+0x38>
 8013da6:	4629      	mov	r1, r5
 8013da8:	4630      	mov	r0, r6
 8013daa:	f7ff fd53 	bl	8013854 <_Balloc>
 8013dae:	b930      	cbnz	r0, 8013dbe <__mdiff+0x2e>
 8013db0:	4b3a      	ldr	r3, [pc, #232]	; (8013e9c <__mdiff+0x10c>)
 8013db2:	4602      	mov	r2, r0
 8013db4:	f240 2132 	movw	r1, #562	; 0x232
 8013db8:	4839      	ldr	r0, [pc, #228]	; (8013ea0 <__mdiff+0x110>)
 8013dba:	f000 fbcd 	bl	8014558 <__assert_func>
 8013dbe:	2301      	movs	r3, #1
 8013dc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013dc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dc8:	bfa4      	itt	ge
 8013dca:	4643      	movge	r3, r8
 8013dcc:	46a0      	movge	r8, r4
 8013dce:	4630      	mov	r0, r6
 8013dd0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013dd4:	bfa6      	itte	ge
 8013dd6:	461c      	movge	r4, r3
 8013dd8:	2500      	movge	r5, #0
 8013dda:	2501      	movlt	r5, #1
 8013ddc:	f7ff fd3a 	bl	8013854 <_Balloc>
 8013de0:	b920      	cbnz	r0, 8013dec <__mdiff+0x5c>
 8013de2:	4b2e      	ldr	r3, [pc, #184]	; (8013e9c <__mdiff+0x10c>)
 8013de4:	4602      	mov	r2, r0
 8013de6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013dea:	e7e5      	b.n	8013db8 <__mdiff+0x28>
 8013dec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013df0:	6926      	ldr	r6, [r4, #16]
 8013df2:	60c5      	str	r5, [r0, #12]
 8013df4:	f104 0914 	add.w	r9, r4, #20
 8013df8:	f108 0514 	add.w	r5, r8, #20
 8013dfc:	f100 0e14 	add.w	lr, r0, #20
 8013e00:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013e04:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013e08:	f108 0210 	add.w	r2, r8, #16
 8013e0c:	46f2      	mov	sl, lr
 8013e0e:	2100      	movs	r1, #0
 8013e10:	f859 3b04 	ldr.w	r3, [r9], #4
 8013e14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013e18:	fa1f f883 	uxth.w	r8, r3
 8013e1c:	fa11 f18b 	uxtah	r1, r1, fp
 8013e20:	0c1b      	lsrs	r3, r3, #16
 8013e22:	eba1 0808 	sub.w	r8, r1, r8
 8013e26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013e2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013e2e:	fa1f f888 	uxth.w	r8, r8
 8013e32:	1419      	asrs	r1, r3, #16
 8013e34:	454e      	cmp	r6, r9
 8013e36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013e3a:	f84a 3b04 	str.w	r3, [sl], #4
 8013e3e:	d8e7      	bhi.n	8013e10 <__mdiff+0x80>
 8013e40:	1b33      	subs	r3, r6, r4
 8013e42:	3b15      	subs	r3, #21
 8013e44:	f023 0303 	bic.w	r3, r3, #3
 8013e48:	3304      	adds	r3, #4
 8013e4a:	3415      	adds	r4, #21
 8013e4c:	42a6      	cmp	r6, r4
 8013e4e:	bf38      	it	cc
 8013e50:	2304      	movcc	r3, #4
 8013e52:	441d      	add	r5, r3
 8013e54:	4473      	add	r3, lr
 8013e56:	469e      	mov	lr, r3
 8013e58:	462e      	mov	r6, r5
 8013e5a:	4566      	cmp	r6, ip
 8013e5c:	d30e      	bcc.n	8013e7c <__mdiff+0xec>
 8013e5e:	f10c 0203 	add.w	r2, ip, #3
 8013e62:	1b52      	subs	r2, r2, r5
 8013e64:	f022 0203 	bic.w	r2, r2, #3
 8013e68:	3d03      	subs	r5, #3
 8013e6a:	45ac      	cmp	ip, r5
 8013e6c:	bf38      	it	cc
 8013e6e:	2200      	movcc	r2, #0
 8013e70:	441a      	add	r2, r3
 8013e72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8013e76:	b17b      	cbz	r3, 8013e98 <__mdiff+0x108>
 8013e78:	6107      	str	r7, [r0, #16]
 8013e7a:	e7a3      	b.n	8013dc4 <__mdiff+0x34>
 8013e7c:	f856 8b04 	ldr.w	r8, [r6], #4
 8013e80:	fa11 f288 	uxtah	r2, r1, r8
 8013e84:	1414      	asrs	r4, r2, #16
 8013e86:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013e8a:	b292      	uxth	r2, r2
 8013e8c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013e90:	f84e 2b04 	str.w	r2, [lr], #4
 8013e94:	1421      	asrs	r1, r4, #16
 8013e96:	e7e0      	b.n	8013e5a <__mdiff+0xca>
 8013e98:	3f01      	subs	r7, #1
 8013e9a:	e7ea      	b.n	8013e72 <__mdiff+0xe2>
 8013e9c:	08014dcb 	.word	0x08014dcb
 8013ea0:	08014e3c 	.word	0x08014e3c

08013ea4 <__d2b>:
 8013ea4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013ea8:	4689      	mov	r9, r1
 8013eaa:	2101      	movs	r1, #1
 8013eac:	ec57 6b10 	vmov	r6, r7, d0
 8013eb0:	4690      	mov	r8, r2
 8013eb2:	f7ff fccf 	bl	8013854 <_Balloc>
 8013eb6:	4604      	mov	r4, r0
 8013eb8:	b930      	cbnz	r0, 8013ec8 <__d2b+0x24>
 8013eba:	4602      	mov	r2, r0
 8013ebc:	4b25      	ldr	r3, [pc, #148]	; (8013f54 <__d2b+0xb0>)
 8013ebe:	4826      	ldr	r0, [pc, #152]	; (8013f58 <__d2b+0xb4>)
 8013ec0:	f240 310a 	movw	r1, #778	; 0x30a
 8013ec4:	f000 fb48 	bl	8014558 <__assert_func>
 8013ec8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013ecc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013ed0:	bb35      	cbnz	r5, 8013f20 <__d2b+0x7c>
 8013ed2:	2e00      	cmp	r6, #0
 8013ed4:	9301      	str	r3, [sp, #4]
 8013ed6:	d028      	beq.n	8013f2a <__d2b+0x86>
 8013ed8:	4668      	mov	r0, sp
 8013eda:	9600      	str	r6, [sp, #0]
 8013edc:	f7ff fd82 	bl	80139e4 <__lo0bits>
 8013ee0:	9900      	ldr	r1, [sp, #0]
 8013ee2:	b300      	cbz	r0, 8013f26 <__d2b+0x82>
 8013ee4:	9a01      	ldr	r2, [sp, #4]
 8013ee6:	f1c0 0320 	rsb	r3, r0, #32
 8013eea:	fa02 f303 	lsl.w	r3, r2, r3
 8013eee:	430b      	orrs	r3, r1
 8013ef0:	40c2      	lsrs	r2, r0
 8013ef2:	6163      	str	r3, [r4, #20]
 8013ef4:	9201      	str	r2, [sp, #4]
 8013ef6:	9b01      	ldr	r3, [sp, #4]
 8013ef8:	61a3      	str	r3, [r4, #24]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	bf14      	ite	ne
 8013efe:	2202      	movne	r2, #2
 8013f00:	2201      	moveq	r2, #1
 8013f02:	6122      	str	r2, [r4, #16]
 8013f04:	b1d5      	cbz	r5, 8013f3c <__d2b+0x98>
 8013f06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013f0a:	4405      	add	r5, r0
 8013f0c:	f8c9 5000 	str.w	r5, [r9]
 8013f10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013f14:	f8c8 0000 	str.w	r0, [r8]
 8013f18:	4620      	mov	r0, r4
 8013f1a:	b003      	add	sp, #12
 8013f1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013f20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013f24:	e7d5      	b.n	8013ed2 <__d2b+0x2e>
 8013f26:	6161      	str	r1, [r4, #20]
 8013f28:	e7e5      	b.n	8013ef6 <__d2b+0x52>
 8013f2a:	a801      	add	r0, sp, #4
 8013f2c:	f7ff fd5a 	bl	80139e4 <__lo0bits>
 8013f30:	9b01      	ldr	r3, [sp, #4]
 8013f32:	6163      	str	r3, [r4, #20]
 8013f34:	2201      	movs	r2, #1
 8013f36:	6122      	str	r2, [r4, #16]
 8013f38:	3020      	adds	r0, #32
 8013f3a:	e7e3      	b.n	8013f04 <__d2b+0x60>
 8013f3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013f40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013f44:	f8c9 0000 	str.w	r0, [r9]
 8013f48:	6918      	ldr	r0, [r3, #16]
 8013f4a:	f7ff fd2b 	bl	80139a4 <__hi0bits>
 8013f4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013f52:	e7df      	b.n	8013f14 <__d2b+0x70>
 8013f54:	08014dcb 	.word	0x08014dcb
 8013f58:	08014e3c 	.word	0x08014e3c

08013f5c <_calloc_r>:
 8013f5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013f5e:	fba1 2402 	umull	r2, r4, r1, r2
 8013f62:	b94c      	cbnz	r4, 8013f78 <_calloc_r+0x1c>
 8013f64:	4611      	mov	r1, r2
 8013f66:	9201      	str	r2, [sp, #4]
 8013f68:	f000 f87a 	bl	8014060 <_malloc_r>
 8013f6c:	9a01      	ldr	r2, [sp, #4]
 8013f6e:	4605      	mov	r5, r0
 8013f70:	b930      	cbnz	r0, 8013f80 <_calloc_r+0x24>
 8013f72:	4628      	mov	r0, r5
 8013f74:	b003      	add	sp, #12
 8013f76:	bd30      	pop	{r4, r5, pc}
 8013f78:	220c      	movs	r2, #12
 8013f7a:	6002      	str	r2, [r0, #0]
 8013f7c:	2500      	movs	r5, #0
 8013f7e:	e7f8      	b.n	8013f72 <_calloc_r+0x16>
 8013f80:	4621      	mov	r1, r4
 8013f82:	f7fd fe61 	bl	8011c48 <memset>
 8013f86:	e7f4      	b.n	8013f72 <_calloc_r+0x16>

08013f88 <_free_r>:
 8013f88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013f8a:	2900      	cmp	r1, #0
 8013f8c:	d044      	beq.n	8014018 <_free_r+0x90>
 8013f8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013f92:	9001      	str	r0, [sp, #4]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	f1a1 0404 	sub.w	r4, r1, #4
 8013f9a:	bfb8      	it	lt
 8013f9c:	18e4      	addlt	r4, r4, r3
 8013f9e:	f000 fb61 	bl	8014664 <__malloc_lock>
 8013fa2:	4a1e      	ldr	r2, [pc, #120]	; (801401c <_free_r+0x94>)
 8013fa4:	9801      	ldr	r0, [sp, #4]
 8013fa6:	6813      	ldr	r3, [r2, #0]
 8013fa8:	b933      	cbnz	r3, 8013fb8 <_free_r+0x30>
 8013faa:	6063      	str	r3, [r4, #4]
 8013fac:	6014      	str	r4, [r2, #0]
 8013fae:	b003      	add	sp, #12
 8013fb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013fb4:	f000 bb5c 	b.w	8014670 <__malloc_unlock>
 8013fb8:	42a3      	cmp	r3, r4
 8013fba:	d908      	bls.n	8013fce <_free_r+0x46>
 8013fbc:	6825      	ldr	r5, [r4, #0]
 8013fbe:	1961      	adds	r1, r4, r5
 8013fc0:	428b      	cmp	r3, r1
 8013fc2:	bf01      	itttt	eq
 8013fc4:	6819      	ldreq	r1, [r3, #0]
 8013fc6:	685b      	ldreq	r3, [r3, #4]
 8013fc8:	1949      	addeq	r1, r1, r5
 8013fca:	6021      	streq	r1, [r4, #0]
 8013fcc:	e7ed      	b.n	8013faa <_free_r+0x22>
 8013fce:	461a      	mov	r2, r3
 8013fd0:	685b      	ldr	r3, [r3, #4]
 8013fd2:	b10b      	cbz	r3, 8013fd8 <_free_r+0x50>
 8013fd4:	42a3      	cmp	r3, r4
 8013fd6:	d9fa      	bls.n	8013fce <_free_r+0x46>
 8013fd8:	6811      	ldr	r1, [r2, #0]
 8013fda:	1855      	adds	r5, r2, r1
 8013fdc:	42a5      	cmp	r5, r4
 8013fde:	d10b      	bne.n	8013ff8 <_free_r+0x70>
 8013fe0:	6824      	ldr	r4, [r4, #0]
 8013fe2:	4421      	add	r1, r4
 8013fe4:	1854      	adds	r4, r2, r1
 8013fe6:	42a3      	cmp	r3, r4
 8013fe8:	6011      	str	r1, [r2, #0]
 8013fea:	d1e0      	bne.n	8013fae <_free_r+0x26>
 8013fec:	681c      	ldr	r4, [r3, #0]
 8013fee:	685b      	ldr	r3, [r3, #4]
 8013ff0:	6053      	str	r3, [r2, #4]
 8013ff2:	4421      	add	r1, r4
 8013ff4:	6011      	str	r1, [r2, #0]
 8013ff6:	e7da      	b.n	8013fae <_free_r+0x26>
 8013ff8:	d902      	bls.n	8014000 <_free_r+0x78>
 8013ffa:	230c      	movs	r3, #12
 8013ffc:	6003      	str	r3, [r0, #0]
 8013ffe:	e7d6      	b.n	8013fae <_free_r+0x26>
 8014000:	6825      	ldr	r5, [r4, #0]
 8014002:	1961      	adds	r1, r4, r5
 8014004:	428b      	cmp	r3, r1
 8014006:	bf04      	itt	eq
 8014008:	6819      	ldreq	r1, [r3, #0]
 801400a:	685b      	ldreq	r3, [r3, #4]
 801400c:	6063      	str	r3, [r4, #4]
 801400e:	bf04      	itt	eq
 8014010:	1949      	addeq	r1, r1, r5
 8014012:	6021      	streq	r1, [r4, #0]
 8014014:	6054      	str	r4, [r2, #4]
 8014016:	e7ca      	b.n	8013fae <_free_r+0x26>
 8014018:	b003      	add	sp, #12
 801401a:	bd30      	pop	{r4, r5, pc}
 801401c:	2000c5e0 	.word	0x2000c5e0

08014020 <sbrk_aligned>:
 8014020:	b570      	push	{r4, r5, r6, lr}
 8014022:	4e0e      	ldr	r6, [pc, #56]	; (801405c <sbrk_aligned+0x3c>)
 8014024:	460c      	mov	r4, r1
 8014026:	6831      	ldr	r1, [r6, #0]
 8014028:	4605      	mov	r5, r0
 801402a:	b911      	cbnz	r1, 8014032 <sbrk_aligned+0x12>
 801402c:	f000 fa2e 	bl	801448c <_sbrk_r>
 8014030:	6030      	str	r0, [r6, #0]
 8014032:	4621      	mov	r1, r4
 8014034:	4628      	mov	r0, r5
 8014036:	f000 fa29 	bl	801448c <_sbrk_r>
 801403a:	1c43      	adds	r3, r0, #1
 801403c:	d00a      	beq.n	8014054 <sbrk_aligned+0x34>
 801403e:	1cc4      	adds	r4, r0, #3
 8014040:	f024 0403 	bic.w	r4, r4, #3
 8014044:	42a0      	cmp	r0, r4
 8014046:	d007      	beq.n	8014058 <sbrk_aligned+0x38>
 8014048:	1a21      	subs	r1, r4, r0
 801404a:	4628      	mov	r0, r5
 801404c:	f000 fa1e 	bl	801448c <_sbrk_r>
 8014050:	3001      	adds	r0, #1
 8014052:	d101      	bne.n	8014058 <sbrk_aligned+0x38>
 8014054:	f04f 34ff 	mov.w	r4, #4294967295
 8014058:	4620      	mov	r0, r4
 801405a:	bd70      	pop	{r4, r5, r6, pc}
 801405c:	2000c5e4 	.word	0x2000c5e4

08014060 <_malloc_r>:
 8014060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014064:	1ccd      	adds	r5, r1, #3
 8014066:	f025 0503 	bic.w	r5, r5, #3
 801406a:	3508      	adds	r5, #8
 801406c:	2d0c      	cmp	r5, #12
 801406e:	bf38      	it	cc
 8014070:	250c      	movcc	r5, #12
 8014072:	2d00      	cmp	r5, #0
 8014074:	4607      	mov	r7, r0
 8014076:	db01      	blt.n	801407c <_malloc_r+0x1c>
 8014078:	42a9      	cmp	r1, r5
 801407a:	d905      	bls.n	8014088 <_malloc_r+0x28>
 801407c:	230c      	movs	r3, #12
 801407e:	603b      	str	r3, [r7, #0]
 8014080:	2600      	movs	r6, #0
 8014082:	4630      	mov	r0, r6
 8014084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014088:	4e2e      	ldr	r6, [pc, #184]	; (8014144 <_malloc_r+0xe4>)
 801408a:	f000 faeb 	bl	8014664 <__malloc_lock>
 801408e:	6833      	ldr	r3, [r6, #0]
 8014090:	461c      	mov	r4, r3
 8014092:	bb34      	cbnz	r4, 80140e2 <_malloc_r+0x82>
 8014094:	4629      	mov	r1, r5
 8014096:	4638      	mov	r0, r7
 8014098:	f7ff ffc2 	bl	8014020 <sbrk_aligned>
 801409c:	1c43      	adds	r3, r0, #1
 801409e:	4604      	mov	r4, r0
 80140a0:	d14d      	bne.n	801413e <_malloc_r+0xde>
 80140a2:	6834      	ldr	r4, [r6, #0]
 80140a4:	4626      	mov	r6, r4
 80140a6:	2e00      	cmp	r6, #0
 80140a8:	d140      	bne.n	801412c <_malloc_r+0xcc>
 80140aa:	6823      	ldr	r3, [r4, #0]
 80140ac:	4631      	mov	r1, r6
 80140ae:	4638      	mov	r0, r7
 80140b0:	eb04 0803 	add.w	r8, r4, r3
 80140b4:	f000 f9ea 	bl	801448c <_sbrk_r>
 80140b8:	4580      	cmp	r8, r0
 80140ba:	d13a      	bne.n	8014132 <_malloc_r+0xd2>
 80140bc:	6821      	ldr	r1, [r4, #0]
 80140be:	3503      	adds	r5, #3
 80140c0:	1a6d      	subs	r5, r5, r1
 80140c2:	f025 0503 	bic.w	r5, r5, #3
 80140c6:	3508      	adds	r5, #8
 80140c8:	2d0c      	cmp	r5, #12
 80140ca:	bf38      	it	cc
 80140cc:	250c      	movcc	r5, #12
 80140ce:	4629      	mov	r1, r5
 80140d0:	4638      	mov	r0, r7
 80140d2:	f7ff ffa5 	bl	8014020 <sbrk_aligned>
 80140d6:	3001      	adds	r0, #1
 80140d8:	d02b      	beq.n	8014132 <_malloc_r+0xd2>
 80140da:	6823      	ldr	r3, [r4, #0]
 80140dc:	442b      	add	r3, r5
 80140de:	6023      	str	r3, [r4, #0]
 80140e0:	e00e      	b.n	8014100 <_malloc_r+0xa0>
 80140e2:	6822      	ldr	r2, [r4, #0]
 80140e4:	1b52      	subs	r2, r2, r5
 80140e6:	d41e      	bmi.n	8014126 <_malloc_r+0xc6>
 80140e8:	2a0b      	cmp	r2, #11
 80140ea:	d916      	bls.n	801411a <_malloc_r+0xba>
 80140ec:	1961      	adds	r1, r4, r5
 80140ee:	42a3      	cmp	r3, r4
 80140f0:	6025      	str	r5, [r4, #0]
 80140f2:	bf18      	it	ne
 80140f4:	6059      	strne	r1, [r3, #4]
 80140f6:	6863      	ldr	r3, [r4, #4]
 80140f8:	bf08      	it	eq
 80140fa:	6031      	streq	r1, [r6, #0]
 80140fc:	5162      	str	r2, [r4, r5]
 80140fe:	604b      	str	r3, [r1, #4]
 8014100:	4638      	mov	r0, r7
 8014102:	f104 060b 	add.w	r6, r4, #11
 8014106:	f000 fab3 	bl	8014670 <__malloc_unlock>
 801410a:	f026 0607 	bic.w	r6, r6, #7
 801410e:	1d23      	adds	r3, r4, #4
 8014110:	1af2      	subs	r2, r6, r3
 8014112:	d0b6      	beq.n	8014082 <_malloc_r+0x22>
 8014114:	1b9b      	subs	r3, r3, r6
 8014116:	50a3      	str	r3, [r4, r2]
 8014118:	e7b3      	b.n	8014082 <_malloc_r+0x22>
 801411a:	6862      	ldr	r2, [r4, #4]
 801411c:	42a3      	cmp	r3, r4
 801411e:	bf0c      	ite	eq
 8014120:	6032      	streq	r2, [r6, #0]
 8014122:	605a      	strne	r2, [r3, #4]
 8014124:	e7ec      	b.n	8014100 <_malloc_r+0xa0>
 8014126:	4623      	mov	r3, r4
 8014128:	6864      	ldr	r4, [r4, #4]
 801412a:	e7b2      	b.n	8014092 <_malloc_r+0x32>
 801412c:	4634      	mov	r4, r6
 801412e:	6876      	ldr	r6, [r6, #4]
 8014130:	e7b9      	b.n	80140a6 <_malloc_r+0x46>
 8014132:	230c      	movs	r3, #12
 8014134:	603b      	str	r3, [r7, #0]
 8014136:	4638      	mov	r0, r7
 8014138:	f000 fa9a 	bl	8014670 <__malloc_unlock>
 801413c:	e7a1      	b.n	8014082 <_malloc_r+0x22>
 801413e:	6025      	str	r5, [r4, #0]
 8014140:	e7de      	b.n	8014100 <_malloc_r+0xa0>
 8014142:	bf00      	nop
 8014144:	2000c5e0 	.word	0x2000c5e0

08014148 <__sfputc_r>:
 8014148:	6893      	ldr	r3, [r2, #8]
 801414a:	3b01      	subs	r3, #1
 801414c:	2b00      	cmp	r3, #0
 801414e:	b410      	push	{r4}
 8014150:	6093      	str	r3, [r2, #8]
 8014152:	da08      	bge.n	8014166 <__sfputc_r+0x1e>
 8014154:	6994      	ldr	r4, [r2, #24]
 8014156:	42a3      	cmp	r3, r4
 8014158:	db01      	blt.n	801415e <__sfputc_r+0x16>
 801415a:	290a      	cmp	r1, #10
 801415c:	d103      	bne.n	8014166 <__sfputc_r+0x1e>
 801415e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014162:	f7fe ba11 	b.w	8012588 <__swbuf_r>
 8014166:	6813      	ldr	r3, [r2, #0]
 8014168:	1c58      	adds	r0, r3, #1
 801416a:	6010      	str	r0, [r2, #0]
 801416c:	7019      	strb	r1, [r3, #0]
 801416e:	4608      	mov	r0, r1
 8014170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014174:	4770      	bx	lr

08014176 <__sfputs_r>:
 8014176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014178:	4606      	mov	r6, r0
 801417a:	460f      	mov	r7, r1
 801417c:	4614      	mov	r4, r2
 801417e:	18d5      	adds	r5, r2, r3
 8014180:	42ac      	cmp	r4, r5
 8014182:	d101      	bne.n	8014188 <__sfputs_r+0x12>
 8014184:	2000      	movs	r0, #0
 8014186:	e007      	b.n	8014198 <__sfputs_r+0x22>
 8014188:	f814 1b01 	ldrb.w	r1, [r4], #1
 801418c:	463a      	mov	r2, r7
 801418e:	4630      	mov	r0, r6
 8014190:	f7ff ffda 	bl	8014148 <__sfputc_r>
 8014194:	1c43      	adds	r3, r0, #1
 8014196:	d1f3      	bne.n	8014180 <__sfputs_r+0xa>
 8014198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801419c <_vfiprintf_r>:
 801419c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141a0:	460d      	mov	r5, r1
 80141a2:	b09d      	sub	sp, #116	; 0x74
 80141a4:	4614      	mov	r4, r2
 80141a6:	4698      	mov	r8, r3
 80141a8:	4606      	mov	r6, r0
 80141aa:	b118      	cbz	r0, 80141b4 <_vfiprintf_r+0x18>
 80141ac:	6983      	ldr	r3, [r0, #24]
 80141ae:	b90b      	cbnz	r3, 80141b4 <_vfiprintf_r+0x18>
 80141b0:	f7ff fa3e 	bl	8013630 <__sinit>
 80141b4:	4b89      	ldr	r3, [pc, #548]	; (80143dc <_vfiprintf_r+0x240>)
 80141b6:	429d      	cmp	r5, r3
 80141b8:	d11b      	bne.n	80141f2 <_vfiprintf_r+0x56>
 80141ba:	6875      	ldr	r5, [r6, #4]
 80141bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80141be:	07d9      	lsls	r1, r3, #31
 80141c0:	d405      	bmi.n	80141ce <_vfiprintf_r+0x32>
 80141c2:	89ab      	ldrh	r3, [r5, #12]
 80141c4:	059a      	lsls	r2, r3, #22
 80141c6:	d402      	bmi.n	80141ce <_vfiprintf_r+0x32>
 80141c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80141ca:	f7ff fad4 	bl	8013776 <__retarget_lock_acquire_recursive>
 80141ce:	89ab      	ldrh	r3, [r5, #12]
 80141d0:	071b      	lsls	r3, r3, #28
 80141d2:	d501      	bpl.n	80141d8 <_vfiprintf_r+0x3c>
 80141d4:	692b      	ldr	r3, [r5, #16]
 80141d6:	b9eb      	cbnz	r3, 8014214 <_vfiprintf_r+0x78>
 80141d8:	4629      	mov	r1, r5
 80141da:	4630      	mov	r0, r6
 80141dc:	f7fe fa26 	bl	801262c <__swsetup_r>
 80141e0:	b1c0      	cbz	r0, 8014214 <_vfiprintf_r+0x78>
 80141e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80141e4:	07dc      	lsls	r4, r3, #31
 80141e6:	d50e      	bpl.n	8014206 <_vfiprintf_r+0x6a>
 80141e8:	f04f 30ff 	mov.w	r0, #4294967295
 80141ec:	b01d      	add	sp, #116	; 0x74
 80141ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141f2:	4b7b      	ldr	r3, [pc, #492]	; (80143e0 <_vfiprintf_r+0x244>)
 80141f4:	429d      	cmp	r5, r3
 80141f6:	d101      	bne.n	80141fc <_vfiprintf_r+0x60>
 80141f8:	68b5      	ldr	r5, [r6, #8]
 80141fa:	e7df      	b.n	80141bc <_vfiprintf_r+0x20>
 80141fc:	4b79      	ldr	r3, [pc, #484]	; (80143e4 <_vfiprintf_r+0x248>)
 80141fe:	429d      	cmp	r5, r3
 8014200:	bf08      	it	eq
 8014202:	68f5      	ldreq	r5, [r6, #12]
 8014204:	e7da      	b.n	80141bc <_vfiprintf_r+0x20>
 8014206:	89ab      	ldrh	r3, [r5, #12]
 8014208:	0598      	lsls	r0, r3, #22
 801420a:	d4ed      	bmi.n	80141e8 <_vfiprintf_r+0x4c>
 801420c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801420e:	f7ff fab3 	bl	8013778 <__retarget_lock_release_recursive>
 8014212:	e7e9      	b.n	80141e8 <_vfiprintf_r+0x4c>
 8014214:	2300      	movs	r3, #0
 8014216:	9309      	str	r3, [sp, #36]	; 0x24
 8014218:	2320      	movs	r3, #32
 801421a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801421e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014222:	2330      	movs	r3, #48	; 0x30
 8014224:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80143e8 <_vfiprintf_r+0x24c>
 8014228:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801422c:	f04f 0901 	mov.w	r9, #1
 8014230:	4623      	mov	r3, r4
 8014232:	469a      	mov	sl, r3
 8014234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014238:	b10a      	cbz	r2, 801423e <_vfiprintf_r+0xa2>
 801423a:	2a25      	cmp	r2, #37	; 0x25
 801423c:	d1f9      	bne.n	8014232 <_vfiprintf_r+0x96>
 801423e:	ebba 0b04 	subs.w	fp, sl, r4
 8014242:	d00b      	beq.n	801425c <_vfiprintf_r+0xc0>
 8014244:	465b      	mov	r3, fp
 8014246:	4622      	mov	r2, r4
 8014248:	4629      	mov	r1, r5
 801424a:	4630      	mov	r0, r6
 801424c:	f7ff ff93 	bl	8014176 <__sfputs_r>
 8014250:	3001      	adds	r0, #1
 8014252:	f000 80aa 	beq.w	80143aa <_vfiprintf_r+0x20e>
 8014256:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014258:	445a      	add	r2, fp
 801425a:	9209      	str	r2, [sp, #36]	; 0x24
 801425c:	f89a 3000 	ldrb.w	r3, [sl]
 8014260:	2b00      	cmp	r3, #0
 8014262:	f000 80a2 	beq.w	80143aa <_vfiprintf_r+0x20e>
 8014266:	2300      	movs	r3, #0
 8014268:	f04f 32ff 	mov.w	r2, #4294967295
 801426c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014270:	f10a 0a01 	add.w	sl, sl, #1
 8014274:	9304      	str	r3, [sp, #16]
 8014276:	9307      	str	r3, [sp, #28]
 8014278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801427c:	931a      	str	r3, [sp, #104]	; 0x68
 801427e:	4654      	mov	r4, sl
 8014280:	2205      	movs	r2, #5
 8014282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014286:	4858      	ldr	r0, [pc, #352]	; (80143e8 <_vfiprintf_r+0x24c>)
 8014288:	f7eb ffd2 	bl	8000230 <memchr>
 801428c:	9a04      	ldr	r2, [sp, #16]
 801428e:	b9d8      	cbnz	r0, 80142c8 <_vfiprintf_r+0x12c>
 8014290:	06d1      	lsls	r1, r2, #27
 8014292:	bf44      	itt	mi
 8014294:	2320      	movmi	r3, #32
 8014296:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801429a:	0713      	lsls	r3, r2, #28
 801429c:	bf44      	itt	mi
 801429e:	232b      	movmi	r3, #43	; 0x2b
 80142a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80142a4:	f89a 3000 	ldrb.w	r3, [sl]
 80142a8:	2b2a      	cmp	r3, #42	; 0x2a
 80142aa:	d015      	beq.n	80142d8 <_vfiprintf_r+0x13c>
 80142ac:	9a07      	ldr	r2, [sp, #28]
 80142ae:	4654      	mov	r4, sl
 80142b0:	2000      	movs	r0, #0
 80142b2:	f04f 0c0a 	mov.w	ip, #10
 80142b6:	4621      	mov	r1, r4
 80142b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80142bc:	3b30      	subs	r3, #48	; 0x30
 80142be:	2b09      	cmp	r3, #9
 80142c0:	d94e      	bls.n	8014360 <_vfiprintf_r+0x1c4>
 80142c2:	b1b0      	cbz	r0, 80142f2 <_vfiprintf_r+0x156>
 80142c4:	9207      	str	r2, [sp, #28]
 80142c6:	e014      	b.n	80142f2 <_vfiprintf_r+0x156>
 80142c8:	eba0 0308 	sub.w	r3, r0, r8
 80142cc:	fa09 f303 	lsl.w	r3, r9, r3
 80142d0:	4313      	orrs	r3, r2
 80142d2:	9304      	str	r3, [sp, #16]
 80142d4:	46a2      	mov	sl, r4
 80142d6:	e7d2      	b.n	801427e <_vfiprintf_r+0xe2>
 80142d8:	9b03      	ldr	r3, [sp, #12]
 80142da:	1d19      	adds	r1, r3, #4
 80142dc:	681b      	ldr	r3, [r3, #0]
 80142de:	9103      	str	r1, [sp, #12]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	bfbb      	ittet	lt
 80142e4:	425b      	neglt	r3, r3
 80142e6:	f042 0202 	orrlt.w	r2, r2, #2
 80142ea:	9307      	strge	r3, [sp, #28]
 80142ec:	9307      	strlt	r3, [sp, #28]
 80142ee:	bfb8      	it	lt
 80142f0:	9204      	strlt	r2, [sp, #16]
 80142f2:	7823      	ldrb	r3, [r4, #0]
 80142f4:	2b2e      	cmp	r3, #46	; 0x2e
 80142f6:	d10c      	bne.n	8014312 <_vfiprintf_r+0x176>
 80142f8:	7863      	ldrb	r3, [r4, #1]
 80142fa:	2b2a      	cmp	r3, #42	; 0x2a
 80142fc:	d135      	bne.n	801436a <_vfiprintf_r+0x1ce>
 80142fe:	9b03      	ldr	r3, [sp, #12]
 8014300:	1d1a      	adds	r2, r3, #4
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	9203      	str	r2, [sp, #12]
 8014306:	2b00      	cmp	r3, #0
 8014308:	bfb8      	it	lt
 801430a:	f04f 33ff 	movlt.w	r3, #4294967295
 801430e:	3402      	adds	r4, #2
 8014310:	9305      	str	r3, [sp, #20]
 8014312:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80143f8 <_vfiprintf_r+0x25c>
 8014316:	7821      	ldrb	r1, [r4, #0]
 8014318:	2203      	movs	r2, #3
 801431a:	4650      	mov	r0, sl
 801431c:	f7eb ff88 	bl	8000230 <memchr>
 8014320:	b140      	cbz	r0, 8014334 <_vfiprintf_r+0x198>
 8014322:	2340      	movs	r3, #64	; 0x40
 8014324:	eba0 000a 	sub.w	r0, r0, sl
 8014328:	fa03 f000 	lsl.w	r0, r3, r0
 801432c:	9b04      	ldr	r3, [sp, #16]
 801432e:	4303      	orrs	r3, r0
 8014330:	3401      	adds	r4, #1
 8014332:	9304      	str	r3, [sp, #16]
 8014334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014338:	482c      	ldr	r0, [pc, #176]	; (80143ec <_vfiprintf_r+0x250>)
 801433a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801433e:	2206      	movs	r2, #6
 8014340:	f7eb ff76 	bl	8000230 <memchr>
 8014344:	2800      	cmp	r0, #0
 8014346:	d03f      	beq.n	80143c8 <_vfiprintf_r+0x22c>
 8014348:	4b29      	ldr	r3, [pc, #164]	; (80143f0 <_vfiprintf_r+0x254>)
 801434a:	bb1b      	cbnz	r3, 8014394 <_vfiprintf_r+0x1f8>
 801434c:	9b03      	ldr	r3, [sp, #12]
 801434e:	3307      	adds	r3, #7
 8014350:	f023 0307 	bic.w	r3, r3, #7
 8014354:	3308      	adds	r3, #8
 8014356:	9303      	str	r3, [sp, #12]
 8014358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801435a:	443b      	add	r3, r7
 801435c:	9309      	str	r3, [sp, #36]	; 0x24
 801435e:	e767      	b.n	8014230 <_vfiprintf_r+0x94>
 8014360:	fb0c 3202 	mla	r2, ip, r2, r3
 8014364:	460c      	mov	r4, r1
 8014366:	2001      	movs	r0, #1
 8014368:	e7a5      	b.n	80142b6 <_vfiprintf_r+0x11a>
 801436a:	2300      	movs	r3, #0
 801436c:	3401      	adds	r4, #1
 801436e:	9305      	str	r3, [sp, #20]
 8014370:	4619      	mov	r1, r3
 8014372:	f04f 0c0a 	mov.w	ip, #10
 8014376:	4620      	mov	r0, r4
 8014378:	f810 2b01 	ldrb.w	r2, [r0], #1
 801437c:	3a30      	subs	r2, #48	; 0x30
 801437e:	2a09      	cmp	r2, #9
 8014380:	d903      	bls.n	801438a <_vfiprintf_r+0x1ee>
 8014382:	2b00      	cmp	r3, #0
 8014384:	d0c5      	beq.n	8014312 <_vfiprintf_r+0x176>
 8014386:	9105      	str	r1, [sp, #20]
 8014388:	e7c3      	b.n	8014312 <_vfiprintf_r+0x176>
 801438a:	fb0c 2101 	mla	r1, ip, r1, r2
 801438e:	4604      	mov	r4, r0
 8014390:	2301      	movs	r3, #1
 8014392:	e7f0      	b.n	8014376 <_vfiprintf_r+0x1da>
 8014394:	ab03      	add	r3, sp, #12
 8014396:	9300      	str	r3, [sp, #0]
 8014398:	462a      	mov	r2, r5
 801439a:	4b16      	ldr	r3, [pc, #88]	; (80143f4 <_vfiprintf_r+0x258>)
 801439c:	a904      	add	r1, sp, #16
 801439e:	4630      	mov	r0, r6
 80143a0:	f7fd fcfa 	bl	8011d98 <_printf_float>
 80143a4:	4607      	mov	r7, r0
 80143a6:	1c78      	adds	r0, r7, #1
 80143a8:	d1d6      	bne.n	8014358 <_vfiprintf_r+0x1bc>
 80143aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80143ac:	07d9      	lsls	r1, r3, #31
 80143ae:	d405      	bmi.n	80143bc <_vfiprintf_r+0x220>
 80143b0:	89ab      	ldrh	r3, [r5, #12]
 80143b2:	059a      	lsls	r2, r3, #22
 80143b4:	d402      	bmi.n	80143bc <_vfiprintf_r+0x220>
 80143b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80143b8:	f7ff f9de 	bl	8013778 <__retarget_lock_release_recursive>
 80143bc:	89ab      	ldrh	r3, [r5, #12]
 80143be:	065b      	lsls	r3, r3, #25
 80143c0:	f53f af12 	bmi.w	80141e8 <_vfiprintf_r+0x4c>
 80143c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80143c6:	e711      	b.n	80141ec <_vfiprintf_r+0x50>
 80143c8:	ab03      	add	r3, sp, #12
 80143ca:	9300      	str	r3, [sp, #0]
 80143cc:	462a      	mov	r2, r5
 80143ce:	4b09      	ldr	r3, [pc, #36]	; (80143f4 <_vfiprintf_r+0x258>)
 80143d0:	a904      	add	r1, sp, #16
 80143d2:	4630      	mov	r0, r6
 80143d4:	f7fd ff84 	bl	80122e0 <_printf_i>
 80143d8:	e7e4      	b.n	80143a4 <_vfiprintf_r+0x208>
 80143da:	bf00      	nop
 80143dc:	08014dfc 	.word	0x08014dfc
 80143e0:	08014e1c 	.word	0x08014e1c
 80143e4:	08014ddc 	.word	0x08014ddc
 80143e8:	08014f94 	.word	0x08014f94
 80143ec:	08014f9e 	.word	0x08014f9e
 80143f0:	08011d99 	.word	0x08011d99
 80143f4:	08014177 	.word	0x08014177
 80143f8:	08014f9a 	.word	0x08014f9a

080143fc <_putc_r>:
 80143fc:	b570      	push	{r4, r5, r6, lr}
 80143fe:	460d      	mov	r5, r1
 8014400:	4614      	mov	r4, r2
 8014402:	4606      	mov	r6, r0
 8014404:	b118      	cbz	r0, 801440e <_putc_r+0x12>
 8014406:	6983      	ldr	r3, [r0, #24]
 8014408:	b90b      	cbnz	r3, 801440e <_putc_r+0x12>
 801440a:	f7ff f911 	bl	8013630 <__sinit>
 801440e:	4b1c      	ldr	r3, [pc, #112]	; (8014480 <_putc_r+0x84>)
 8014410:	429c      	cmp	r4, r3
 8014412:	d124      	bne.n	801445e <_putc_r+0x62>
 8014414:	6874      	ldr	r4, [r6, #4]
 8014416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014418:	07d8      	lsls	r0, r3, #31
 801441a:	d405      	bmi.n	8014428 <_putc_r+0x2c>
 801441c:	89a3      	ldrh	r3, [r4, #12]
 801441e:	0599      	lsls	r1, r3, #22
 8014420:	d402      	bmi.n	8014428 <_putc_r+0x2c>
 8014422:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014424:	f7ff f9a7 	bl	8013776 <__retarget_lock_acquire_recursive>
 8014428:	68a3      	ldr	r3, [r4, #8]
 801442a:	3b01      	subs	r3, #1
 801442c:	2b00      	cmp	r3, #0
 801442e:	60a3      	str	r3, [r4, #8]
 8014430:	da05      	bge.n	801443e <_putc_r+0x42>
 8014432:	69a2      	ldr	r2, [r4, #24]
 8014434:	4293      	cmp	r3, r2
 8014436:	db1c      	blt.n	8014472 <_putc_r+0x76>
 8014438:	b2eb      	uxtb	r3, r5
 801443a:	2b0a      	cmp	r3, #10
 801443c:	d019      	beq.n	8014472 <_putc_r+0x76>
 801443e:	6823      	ldr	r3, [r4, #0]
 8014440:	1c5a      	adds	r2, r3, #1
 8014442:	6022      	str	r2, [r4, #0]
 8014444:	701d      	strb	r5, [r3, #0]
 8014446:	b2ed      	uxtb	r5, r5
 8014448:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801444a:	07da      	lsls	r2, r3, #31
 801444c:	d405      	bmi.n	801445a <_putc_r+0x5e>
 801444e:	89a3      	ldrh	r3, [r4, #12]
 8014450:	059b      	lsls	r3, r3, #22
 8014452:	d402      	bmi.n	801445a <_putc_r+0x5e>
 8014454:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014456:	f7ff f98f 	bl	8013778 <__retarget_lock_release_recursive>
 801445a:	4628      	mov	r0, r5
 801445c:	bd70      	pop	{r4, r5, r6, pc}
 801445e:	4b09      	ldr	r3, [pc, #36]	; (8014484 <_putc_r+0x88>)
 8014460:	429c      	cmp	r4, r3
 8014462:	d101      	bne.n	8014468 <_putc_r+0x6c>
 8014464:	68b4      	ldr	r4, [r6, #8]
 8014466:	e7d6      	b.n	8014416 <_putc_r+0x1a>
 8014468:	4b07      	ldr	r3, [pc, #28]	; (8014488 <_putc_r+0x8c>)
 801446a:	429c      	cmp	r4, r3
 801446c:	bf08      	it	eq
 801446e:	68f4      	ldreq	r4, [r6, #12]
 8014470:	e7d1      	b.n	8014416 <_putc_r+0x1a>
 8014472:	4629      	mov	r1, r5
 8014474:	4622      	mov	r2, r4
 8014476:	4630      	mov	r0, r6
 8014478:	f7fe f886 	bl	8012588 <__swbuf_r>
 801447c:	4605      	mov	r5, r0
 801447e:	e7e3      	b.n	8014448 <_putc_r+0x4c>
 8014480:	08014dfc 	.word	0x08014dfc
 8014484:	08014e1c 	.word	0x08014e1c
 8014488:	08014ddc 	.word	0x08014ddc

0801448c <_sbrk_r>:
 801448c:	b538      	push	{r3, r4, r5, lr}
 801448e:	4d06      	ldr	r5, [pc, #24]	; (80144a8 <_sbrk_r+0x1c>)
 8014490:	2300      	movs	r3, #0
 8014492:	4604      	mov	r4, r0
 8014494:	4608      	mov	r0, r1
 8014496:	602b      	str	r3, [r5, #0]
 8014498:	f7f5 ffc2 	bl	800a420 <_sbrk>
 801449c:	1c43      	adds	r3, r0, #1
 801449e:	d102      	bne.n	80144a6 <_sbrk_r+0x1a>
 80144a0:	682b      	ldr	r3, [r5, #0]
 80144a2:	b103      	cbz	r3, 80144a6 <_sbrk_r+0x1a>
 80144a4:	6023      	str	r3, [r4, #0]
 80144a6:	bd38      	pop	{r3, r4, r5, pc}
 80144a8:	2000c5e8 	.word	0x2000c5e8

080144ac <__sread>:
 80144ac:	b510      	push	{r4, lr}
 80144ae:	460c      	mov	r4, r1
 80144b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144b4:	f000 f8e2 	bl	801467c <_read_r>
 80144b8:	2800      	cmp	r0, #0
 80144ba:	bfab      	itete	ge
 80144bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80144be:	89a3      	ldrhlt	r3, [r4, #12]
 80144c0:	181b      	addge	r3, r3, r0
 80144c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80144c6:	bfac      	ite	ge
 80144c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80144ca:	81a3      	strhlt	r3, [r4, #12]
 80144cc:	bd10      	pop	{r4, pc}

080144ce <__swrite>:
 80144ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144d2:	461f      	mov	r7, r3
 80144d4:	898b      	ldrh	r3, [r1, #12]
 80144d6:	05db      	lsls	r3, r3, #23
 80144d8:	4605      	mov	r5, r0
 80144da:	460c      	mov	r4, r1
 80144dc:	4616      	mov	r6, r2
 80144de:	d505      	bpl.n	80144ec <__swrite+0x1e>
 80144e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144e4:	2302      	movs	r3, #2
 80144e6:	2200      	movs	r2, #0
 80144e8:	f000 f898 	bl	801461c <_lseek_r>
 80144ec:	89a3      	ldrh	r3, [r4, #12]
 80144ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80144f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80144f6:	81a3      	strh	r3, [r4, #12]
 80144f8:	4632      	mov	r2, r6
 80144fa:	463b      	mov	r3, r7
 80144fc:	4628      	mov	r0, r5
 80144fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014502:	f000 b817 	b.w	8014534 <_write_r>

08014506 <__sseek>:
 8014506:	b510      	push	{r4, lr}
 8014508:	460c      	mov	r4, r1
 801450a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801450e:	f000 f885 	bl	801461c <_lseek_r>
 8014512:	1c43      	adds	r3, r0, #1
 8014514:	89a3      	ldrh	r3, [r4, #12]
 8014516:	bf15      	itete	ne
 8014518:	6560      	strne	r0, [r4, #84]	; 0x54
 801451a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801451e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014522:	81a3      	strheq	r3, [r4, #12]
 8014524:	bf18      	it	ne
 8014526:	81a3      	strhne	r3, [r4, #12]
 8014528:	bd10      	pop	{r4, pc}

0801452a <__sclose>:
 801452a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801452e:	f000 b831 	b.w	8014594 <_close_r>
	...

08014534 <_write_r>:
 8014534:	b538      	push	{r3, r4, r5, lr}
 8014536:	4d07      	ldr	r5, [pc, #28]	; (8014554 <_write_r+0x20>)
 8014538:	4604      	mov	r4, r0
 801453a:	4608      	mov	r0, r1
 801453c:	4611      	mov	r1, r2
 801453e:	2200      	movs	r2, #0
 8014540:	602a      	str	r2, [r5, #0]
 8014542:	461a      	mov	r2, r3
 8014544:	f7f5 ff18 	bl	800a378 <_write>
 8014548:	1c43      	adds	r3, r0, #1
 801454a:	d102      	bne.n	8014552 <_write_r+0x1e>
 801454c:	682b      	ldr	r3, [r5, #0]
 801454e:	b103      	cbz	r3, 8014552 <_write_r+0x1e>
 8014550:	6023      	str	r3, [r4, #0]
 8014552:	bd38      	pop	{r3, r4, r5, pc}
 8014554:	2000c5e8 	.word	0x2000c5e8

08014558 <__assert_func>:
 8014558:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801455a:	4614      	mov	r4, r2
 801455c:	461a      	mov	r2, r3
 801455e:	4b09      	ldr	r3, [pc, #36]	; (8014584 <__assert_func+0x2c>)
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	4605      	mov	r5, r0
 8014564:	68d8      	ldr	r0, [r3, #12]
 8014566:	b14c      	cbz	r4, 801457c <__assert_func+0x24>
 8014568:	4b07      	ldr	r3, [pc, #28]	; (8014588 <__assert_func+0x30>)
 801456a:	9100      	str	r1, [sp, #0]
 801456c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014570:	4906      	ldr	r1, [pc, #24]	; (801458c <__assert_func+0x34>)
 8014572:	462b      	mov	r3, r5
 8014574:	f000 f81e 	bl	80145b4 <fiprintf>
 8014578:	f000 f89f 	bl	80146ba <abort>
 801457c:	4b04      	ldr	r3, [pc, #16]	; (8014590 <__assert_func+0x38>)
 801457e:	461c      	mov	r4, r3
 8014580:	e7f3      	b.n	801456a <__assert_func+0x12>
 8014582:	bf00      	nop
 8014584:	2000000c 	.word	0x2000000c
 8014588:	08014fa5 	.word	0x08014fa5
 801458c:	08014fb2 	.word	0x08014fb2
 8014590:	08014fe0 	.word	0x08014fe0

08014594 <_close_r>:
 8014594:	b538      	push	{r3, r4, r5, lr}
 8014596:	4d06      	ldr	r5, [pc, #24]	; (80145b0 <_close_r+0x1c>)
 8014598:	2300      	movs	r3, #0
 801459a:	4604      	mov	r4, r0
 801459c:	4608      	mov	r0, r1
 801459e:	602b      	str	r3, [r5, #0]
 80145a0:	f7f5 ff0a 	bl	800a3b8 <_close>
 80145a4:	1c43      	adds	r3, r0, #1
 80145a6:	d102      	bne.n	80145ae <_close_r+0x1a>
 80145a8:	682b      	ldr	r3, [r5, #0]
 80145aa:	b103      	cbz	r3, 80145ae <_close_r+0x1a>
 80145ac:	6023      	str	r3, [r4, #0]
 80145ae:	bd38      	pop	{r3, r4, r5, pc}
 80145b0:	2000c5e8 	.word	0x2000c5e8

080145b4 <fiprintf>:
 80145b4:	b40e      	push	{r1, r2, r3}
 80145b6:	b503      	push	{r0, r1, lr}
 80145b8:	4601      	mov	r1, r0
 80145ba:	ab03      	add	r3, sp, #12
 80145bc:	4805      	ldr	r0, [pc, #20]	; (80145d4 <fiprintf+0x20>)
 80145be:	f853 2b04 	ldr.w	r2, [r3], #4
 80145c2:	6800      	ldr	r0, [r0, #0]
 80145c4:	9301      	str	r3, [sp, #4]
 80145c6:	f7ff fde9 	bl	801419c <_vfiprintf_r>
 80145ca:	b002      	add	sp, #8
 80145cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80145d0:	b003      	add	sp, #12
 80145d2:	4770      	bx	lr
 80145d4:	2000000c 	.word	0x2000000c

080145d8 <_fstat_r>:
 80145d8:	b538      	push	{r3, r4, r5, lr}
 80145da:	4d07      	ldr	r5, [pc, #28]	; (80145f8 <_fstat_r+0x20>)
 80145dc:	2300      	movs	r3, #0
 80145de:	4604      	mov	r4, r0
 80145e0:	4608      	mov	r0, r1
 80145e2:	4611      	mov	r1, r2
 80145e4:	602b      	str	r3, [r5, #0]
 80145e6:	f7f5 fef3 	bl	800a3d0 <_fstat>
 80145ea:	1c43      	adds	r3, r0, #1
 80145ec:	d102      	bne.n	80145f4 <_fstat_r+0x1c>
 80145ee:	682b      	ldr	r3, [r5, #0]
 80145f0:	b103      	cbz	r3, 80145f4 <_fstat_r+0x1c>
 80145f2:	6023      	str	r3, [r4, #0]
 80145f4:	bd38      	pop	{r3, r4, r5, pc}
 80145f6:	bf00      	nop
 80145f8:	2000c5e8 	.word	0x2000c5e8

080145fc <_isatty_r>:
 80145fc:	b538      	push	{r3, r4, r5, lr}
 80145fe:	4d06      	ldr	r5, [pc, #24]	; (8014618 <_isatty_r+0x1c>)
 8014600:	2300      	movs	r3, #0
 8014602:	4604      	mov	r4, r0
 8014604:	4608      	mov	r0, r1
 8014606:	602b      	str	r3, [r5, #0]
 8014608:	f7f5 fef2 	bl	800a3f0 <_isatty>
 801460c:	1c43      	adds	r3, r0, #1
 801460e:	d102      	bne.n	8014616 <_isatty_r+0x1a>
 8014610:	682b      	ldr	r3, [r5, #0]
 8014612:	b103      	cbz	r3, 8014616 <_isatty_r+0x1a>
 8014614:	6023      	str	r3, [r4, #0]
 8014616:	bd38      	pop	{r3, r4, r5, pc}
 8014618:	2000c5e8 	.word	0x2000c5e8

0801461c <_lseek_r>:
 801461c:	b538      	push	{r3, r4, r5, lr}
 801461e:	4d07      	ldr	r5, [pc, #28]	; (801463c <_lseek_r+0x20>)
 8014620:	4604      	mov	r4, r0
 8014622:	4608      	mov	r0, r1
 8014624:	4611      	mov	r1, r2
 8014626:	2200      	movs	r2, #0
 8014628:	602a      	str	r2, [r5, #0]
 801462a:	461a      	mov	r2, r3
 801462c:	f7f5 feeb 	bl	800a406 <_lseek>
 8014630:	1c43      	adds	r3, r0, #1
 8014632:	d102      	bne.n	801463a <_lseek_r+0x1e>
 8014634:	682b      	ldr	r3, [r5, #0]
 8014636:	b103      	cbz	r3, 801463a <_lseek_r+0x1e>
 8014638:	6023      	str	r3, [r4, #0]
 801463a:	bd38      	pop	{r3, r4, r5, pc}
 801463c:	2000c5e8 	.word	0x2000c5e8

08014640 <__ascii_mbtowc>:
 8014640:	b082      	sub	sp, #8
 8014642:	b901      	cbnz	r1, 8014646 <__ascii_mbtowc+0x6>
 8014644:	a901      	add	r1, sp, #4
 8014646:	b142      	cbz	r2, 801465a <__ascii_mbtowc+0x1a>
 8014648:	b14b      	cbz	r3, 801465e <__ascii_mbtowc+0x1e>
 801464a:	7813      	ldrb	r3, [r2, #0]
 801464c:	600b      	str	r3, [r1, #0]
 801464e:	7812      	ldrb	r2, [r2, #0]
 8014650:	1e10      	subs	r0, r2, #0
 8014652:	bf18      	it	ne
 8014654:	2001      	movne	r0, #1
 8014656:	b002      	add	sp, #8
 8014658:	4770      	bx	lr
 801465a:	4610      	mov	r0, r2
 801465c:	e7fb      	b.n	8014656 <__ascii_mbtowc+0x16>
 801465e:	f06f 0001 	mvn.w	r0, #1
 8014662:	e7f8      	b.n	8014656 <__ascii_mbtowc+0x16>

08014664 <__malloc_lock>:
 8014664:	4801      	ldr	r0, [pc, #4]	; (801466c <__malloc_lock+0x8>)
 8014666:	f7ff b886 	b.w	8013776 <__retarget_lock_acquire_recursive>
 801466a:	bf00      	nop
 801466c:	2000c5dc 	.word	0x2000c5dc

08014670 <__malloc_unlock>:
 8014670:	4801      	ldr	r0, [pc, #4]	; (8014678 <__malloc_unlock+0x8>)
 8014672:	f7ff b881 	b.w	8013778 <__retarget_lock_release_recursive>
 8014676:	bf00      	nop
 8014678:	2000c5dc 	.word	0x2000c5dc

0801467c <_read_r>:
 801467c:	b538      	push	{r3, r4, r5, lr}
 801467e:	4d07      	ldr	r5, [pc, #28]	; (801469c <_read_r+0x20>)
 8014680:	4604      	mov	r4, r0
 8014682:	4608      	mov	r0, r1
 8014684:	4611      	mov	r1, r2
 8014686:	2200      	movs	r2, #0
 8014688:	602a      	str	r2, [r5, #0]
 801468a:	461a      	mov	r2, r3
 801468c:	f7f5 fe57 	bl	800a33e <_read>
 8014690:	1c43      	adds	r3, r0, #1
 8014692:	d102      	bne.n	801469a <_read_r+0x1e>
 8014694:	682b      	ldr	r3, [r5, #0]
 8014696:	b103      	cbz	r3, 801469a <_read_r+0x1e>
 8014698:	6023      	str	r3, [r4, #0]
 801469a:	bd38      	pop	{r3, r4, r5, pc}
 801469c:	2000c5e8 	.word	0x2000c5e8

080146a0 <__ascii_wctomb>:
 80146a0:	b149      	cbz	r1, 80146b6 <__ascii_wctomb+0x16>
 80146a2:	2aff      	cmp	r2, #255	; 0xff
 80146a4:	bf85      	ittet	hi
 80146a6:	238a      	movhi	r3, #138	; 0x8a
 80146a8:	6003      	strhi	r3, [r0, #0]
 80146aa:	700a      	strbls	r2, [r1, #0]
 80146ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80146b0:	bf98      	it	ls
 80146b2:	2001      	movls	r0, #1
 80146b4:	4770      	bx	lr
 80146b6:	4608      	mov	r0, r1
 80146b8:	4770      	bx	lr

080146ba <abort>:
 80146ba:	b508      	push	{r3, lr}
 80146bc:	2006      	movs	r0, #6
 80146be:	f000 f82b 	bl	8014718 <raise>
 80146c2:	2001      	movs	r0, #1
 80146c4:	f7f5 fe31 	bl	800a32a <_exit>

080146c8 <_raise_r>:
 80146c8:	291f      	cmp	r1, #31
 80146ca:	b538      	push	{r3, r4, r5, lr}
 80146cc:	4604      	mov	r4, r0
 80146ce:	460d      	mov	r5, r1
 80146d0:	d904      	bls.n	80146dc <_raise_r+0x14>
 80146d2:	2316      	movs	r3, #22
 80146d4:	6003      	str	r3, [r0, #0]
 80146d6:	f04f 30ff 	mov.w	r0, #4294967295
 80146da:	bd38      	pop	{r3, r4, r5, pc}
 80146dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80146de:	b112      	cbz	r2, 80146e6 <_raise_r+0x1e>
 80146e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80146e4:	b94b      	cbnz	r3, 80146fa <_raise_r+0x32>
 80146e6:	4620      	mov	r0, r4
 80146e8:	f000 f830 	bl	801474c <_getpid_r>
 80146ec:	462a      	mov	r2, r5
 80146ee:	4601      	mov	r1, r0
 80146f0:	4620      	mov	r0, r4
 80146f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80146f6:	f000 b817 	b.w	8014728 <_kill_r>
 80146fa:	2b01      	cmp	r3, #1
 80146fc:	d00a      	beq.n	8014714 <_raise_r+0x4c>
 80146fe:	1c59      	adds	r1, r3, #1
 8014700:	d103      	bne.n	801470a <_raise_r+0x42>
 8014702:	2316      	movs	r3, #22
 8014704:	6003      	str	r3, [r0, #0]
 8014706:	2001      	movs	r0, #1
 8014708:	e7e7      	b.n	80146da <_raise_r+0x12>
 801470a:	2400      	movs	r4, #0
 801470c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014710:	4628      	mov	r0, r5
 8014712:	4798      	blx	r3
 8014714:	2000      	movs	r0, #0
 8014716:	e7e0      	b.n	80146da <_raise_r+0x12>

08014718 <raise>:
 8014718:	4b02      	ldr	r3, [pc, #8]	; (8014724 <raise+0xc>)
 801471a:	4601      	mov	r1, r0
 801471c:	6818      	ldr	r0, [r3, #0]
 801471e:	f7ff bfd3 	b.w	80146c8 <_raise_r>
 8014722:	bf00      	nop
 8014724:	2000000c 	.word	0x2000000c

08014728 <_kill_r>:
 8014728:	b538      	push	{r3, r4, r5, lr}
 801472a:	4d07      	ldr	r5, [pc, #28]	; (8014748 <_kill_r+0x20>)
 801472c:	2300      	movs	r3, #0
 801472e:	4604      	mov	r4, r0
 8014730:	4608      	mov	r0, r1
 8014732:	4611      	mov	r1, r2
 8014734:	602b      	str	r3, [r5, #0]
 8014736:	f7f5 fde8 	bl	800a30a <_kill>
 801473a:	1c43      	adds	r3, r0, #1
 801473c:	d102      	bne.n	8014744 <_kill_r+0x1c>
 801473e:	682b      	ldr	r3, [r5, #0]
 8014740:	b103      	cbz	r3, 8014744 <_kill_r+0x1c>
 8014742:	6023      	str	r3, [r4, #0]
 8014744:	bd38      	pop	{r3, r4, r5, pc}
 8014746:	bf00      	nop
 8014748:	2000c5e8 	.word	0x2000c5e8

0801474c <_getpid_r>:
 801474c:	f7f5 bdd5 	b.w	800a2fa <_getpid>

08014750 <exp>:
 8014750:	b538      	push	{r3, r4, r5, lr}
 8014752:	ed2d 8b02 	vpush	{d8}
 8014756:	ec55 4b10 	vmov	r4, r5, d0
 801475a:	f000 f841 	bl	80147e0 <__ieee754_exp>
 801475e:	eeb0 8a40 	vmov.f32	s16, s0
 8014762:	eef0 8a60 	vmov.f32	s17, s1
 8014766:	ec45 4b10 	vmov	d0, r4, r5
 801476a:	f000 f9eb 	bl	8014b44 <finite>
 801476e:	b168      	cbz	r0, 801478c <exp+0x3c>
 8014770:	a317      	add	r3, pc, #92	; (adr r3, 80147d0 <exp+0x80>)
 8014772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014776:	4620      	mov	r0, r4
 8014778:	4629      	mov	r1, r5
 801477a:	f7ec f9f5 	bl	8000b68 <__aeabi_dcmpgt>
 801477e:	b160      	cbz	r0, 801479a <exp+0x4a>
 8014780:	f7fd fa2a 	bl	8011bd8 <__errno>
 8014784:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 80147c0 <exp+0x70>
 8014788:	2322      	movs	r3, #34	; 0x22
 801478a:	6003      	str	r3, [r0, #0]
 801478c:	eeb0 0a48 	vmov.f32	s0, s16
 8014790:	eef0 0a68 	vmov.f32	s1, s17
 8014794:	ecbd 8b02 	vpop	{d8}
 8014798:	bd38      	pop	{r3, r4, r5, pc}
 801479a:	a30f      	add	r3, pc, #60	; (adr r3, 80147d8 <exp+0x88>)
 801479c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147a0:	4620      	mov	r0, r4
 80147a2:	4629      	mov	r1, r5
 80147a4:	f7ec f9c2 	bl	8000b2c <__aeabi_dcmplt>
 80147a8:	2800      	cmp	r0, #0
 80147aa:	d0ef      	beq.n	801478c <exp+0x3c>
 80147ac:	f7fd fa14 	bl	8011bd8 <__errno>
 80147b0:	2322      	movs	r3, #34	; 0x22
 80147b2:	ed9f 8b05 	vldr	d8, [pc, #20]	; 80147c8 <exp+0x78>
 80147b6:	6003      	str	r3, [r0, #0]
 80147b8:	e7e8      	b.n	801478c <exp+0x3c>
 80147ba:	bf00      	nop
 80147bc:	f3af 8000 	nop.w
 80147c0:	00000000 	.word	0x00000000
 80147c4:	7ff00000 	.word	0x7ff00000
	...
 80147d0:	fefa39ef 	.word	0xfefa39ef
 80147d4:	40862e42 	.word	0x40862e42
 80147d8:	d52d3051 	.word	0xd52d3051
 80147dc:	c0874910 	.word	0xc0874910

080147e0 <__ieee754_exp>:
 80147e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147e4:	ec55 4b10 	vmov	r4, r5, d0
 80147e8:	49b5      	ldr	r1, [pc, #724]	; (8014ac0 <__ieee754_exp+0x2e0>)
 80147ea:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80147ee:	428b      	cmp	r3, r1
 80147f0:	ed2d 8b04 	vpush	{d8-d9}
 80147f4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80147f8:	d93d      	bls.n	8014876 <__ieee754_exp+0x96>
 80147fa:	49b2      	ldr	r1, [pc, #712]	; (8014ac4 <__ieee754_exp+0x2e4>)
 80147fc:	428b      	cmp	r3, r1
 80147fe:	d918      	bls.n	8014832 <__ieee754_exp+0x52>
 8014800:	ee10 3a10 	vmov	r3, s0
 8014804:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8014808:	4313      	orrs	r3, r2
 801480a:	d009      	beq.n	8014820 <__ieee754_exp+0x40>
 801480c:	ee10 2a10 	vmov	r2, s0
 8014810:	462b      	mov	r3, r5
 8014812:	4620      	mov	r0, r4
 8014814:	4629      	mov	r1, r5
 8014816:	f7eb fd61 	bl	80002dc <__adddf3>
 801481a:	4604      	mov	r4, r0
 801481c:	460d      	mov	r5, r1
 801481e:	e002      	b.n	8014826 <__ieee754_exp+0x46>
 8014820:	b10e      	cbz	r6, 8014826 <__ieee754_exp+0x46>
 8014822:	2400      	movs	r4, #0
 8014824:	2500      	movs	r5, #0
 8014826:	ecbd 8b04 	vpop	{d8-d9}
 801482a:	ec45 4b10 	vmov	d0, r4, r5
 801482e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014832:	a38d      	add	r3, pc, #564	; (adr r3, 8014a68 <__ieee754_exp+0x288>)
 8014834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014838:	ee10 0a10 	vmov	r0, s0
 801483c:	4629      	mov	r1, r5
 801483e:	f7ec f993 	bl	8000b68 <__aeabi_dcmpgt>
 8014842:	4607      	mov	r7, r0
 8014844:	b130      	cbz	r0, 8014854 <__ieee754_exp+0x74>
 8014846:	ecbd 8b04 	vpop	{d8-d9}
 801484a:	2000      	movs	r0, #0
 801484c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014850:	f000 b96f 	b.w	8014b32 <__math_oflow>
 8014854:	a386      	add	r3, pc, #536	; (adr r3, 8014a70 <__ieee754_exp+0x290>)
 8014856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801485a:	4620      	mov	r0, r4
 801485c:	4629      	mov	r1, r5
 801485e:	f7ec f965 	bl	8000b2c <__aeabi_dcmplt>
 8014862:	2800      	cmp	r0, #0
 8014864:	f000 808b 	beq.w	801497e <__ieee754_exp+0x19e>
 8014868:	ecbd 8b04 	vpop	{d8-d9}
 801486c:	4638      	mov	r0, r7
 801486e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014872:	f000 b955 	b.w	8014b20 <__math_uflow>
 8014876:	4a94      	ldr	r2, [pc, #592]	; (8014ac8 <__ieee754_exp+0x2e8>)
 8014878:	4293      	cmp	r3, r2
 801487a:	f240 80ac 	bls.w	80149d6 <__ieee754_exp+0x1f6>
 801487e:	4a93      	ldr	r2, [pc, #588]	; (8014acc <__ieee754_exp+0x2ec>)
 8014880:	4293      	cmp	r3, r2
 8014882:	d87c      	bhi.n	801497e <__ieee754_exp+0x19e>
 8014884:	4b92      	ldr	r3, [pc, #584]	; (8014ad0 <__ieee754_exp+0x2f0>)
 8014886:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801488a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801488e:	ee10 0a10 	vmov	r0, s0
 8014892:	4629      	mov	r1, r5
 8014894:	f7eb fd20 	bl	80002d8 <__aeabi_dsub>
 8014898:	4b8e      	ldr	r3, [pc, #568]	; (8014ad4 <__ieee754_exp+0x2f4>)
 801489a:	00f7      	lsls	r7, r6, #3
 801489c:	443b      	add	r3, r7
 801489e:	ed93 7b00 	vldr	d7, [r3]
 80148a2:	f1c6 0a01 	rsb	sl, r6, #1
 80148a6:	4680      	mov	r8, r0
 80148a8:	4689      	mov	r9, r1
 80148aa:	ebaa 0a06 	sub.w	sl, sl, r6
 80148ae:	eeb0 8a47 	vmov.f32	s16, s14
 80148b2:	eef0 8a67 	vmov.f32	s17, s15
 80148b6:	ec53 2b18 	vmov	r2, r3, d8
 80148ba:	4640      	mov	r0, r8
 80148bc:	4649      	mov	r1, r9
 80148be:	f7eb fd0b 	bl	80002d8 <__aeabi_dsub>
 80148c2:	4604      	mov	r4, r0
 80148c4:	460d      	mov	r5, r1
 80148c6:	4622      	mov	r2, r4
 80148c8:	462b      	mov	r3, r5
 80148ca:	4620      	mov	r0, r4
 80148cc:	4629      	mov	r1, r5
 80148ce:	f7eb febb 	bl	8000648 <__aeabi_dmul>
 80148d2:	a369      	add	r3, pc, #420	; (adr r3, 8014a78 <__ieee754_exp+0x298>)
 80148d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d8:	4606      	mov	r6, r0
 80148da:	460f      	mov	r7, r1
 80148dc:	f7eb feb4 	bl	8000648 <__aeabi_dmul>
 80148e0:	a367      	add	r3, pc, #412	; (adr r3, 8014a80 <__ieee754_exp+0x2a0>)
 80148e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148e6:	f7eb fcf7 	bl	80002d8 <__aeabi_dsub>
 80148ea:	4632      	mov	r2, r6
 80148ec:	463b      	mov	r3, r7
 80148ee:	f7eb feab 	bl	8000648 <__aeabi_dmul>
 80148f2:	a365      	add	r3, pc, #404	; (adr r3, 8014a88 <__ieee754_exp+0x2a8>)
 80148f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148f8:	f7eb fcf0 	bl	80002dc <__adddf3>
 80148fc:	4632      	mov	r2, r6
 80148fe:	463b      	mov	r3, r7
 8014900:	f7eb fea2 	bl	8000648 <__aeabi_dmul>
 8014904:	a362      	add	r3, pc, #392	; (adr r3, 8014a90 <__ieee754_exp+0x2b0>)
 8014906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801490a:	f7eb fce5 	bl	80002d8 <__aeabi_dsub>
 801490e:	4632      	mov	r2, r6
 8014910:	463b      	mov	r3, r7
 8014912:	f7eb fe99 	bl	8000648 <__aeabi_dmul>
 8014916:	a360      	add	r3, pc, #384	; (adr r3, 8014a98 <__ieee754_exp+0x2b8>)
 8014918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801491c:	f7eb fcde 	bl	80002dc <__adddf3>
 8014920:	4632      	mov	r2, r6
 8014922:	463b      	mov	r3, r7
 8014924:	f7eb fe90 	bl	8000648 <__aeabi_dmul>
 8014928:	4602      	mov	r2, r0
 801492a:	460b      	mov	r3, r1
 801492c:	4620      	mov	r0, r4
 801492e:	4629      	mov	r1, r5
 8014930:	f7eb fcd2 	bl	80002d8 <__aeabi_dsub>
 8014934:	4602      	mov	r2, r0
 8014936:	460b      	mov	r3, r1
 8014938:	4606      	mov	r6, r0
 801493a:	460f      	mov	r7, r1
 801493c:	4620      	mov	r0, r4
 801493e:	4629      	mov	r1, r5
 8014940:	f7eb fe82 	bl	8000648 <__aeabi_dmul>
 8014944:	ec41 0b19 	vmov	d9, r0, r1
 8014948:	f1ba 0f00 	cmp.w	sl, #0
 801494c:	d15d      	bne.n	8014a0a <__ieee754_exp+0x22a>
 801494e:	2200      	movs	r2, #0
 8014950:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014954:	4630      	mov	r0, r6
 8014956:	4639      	mov	r1, r7
 8014958:	f7eb fcbe 	bl	80002d8 <__aeabi_dsub>
 801495c:	4602      	mov	r2, r0
 801495e:	460b      	mov	r3, r1
 8014960:	ec51 0b19 	vmov	r0, r1, d9
 8014964:	f7eb ff9a 	bl	800089c <__aeabi_ddiv>
 8014968:	4622      	mov	r2, r4
 801496a:	462b      	mov	r3, r5
 801496c:	f7eb fcb4 	bl	80002d8 <__aeabi_dsub>
 8014970:	4602      	mov	r2, r0
 8014972:	460b      	mov	r3, r1
 8014974:	2000      	movs	r0, #0
 8014976:	4958      	ldr	r1, [pc, #352]	; (8014ad8 <__ieee754_exp+0x2f8>)
 8014978:	f7eb fcae 	bl	80002d8 <__aeabi_dsub>
 801497c:	e74d      	b.n	801481a <__ieee754_exp+0x3a>
 801497e:	4857      	ldr	r0, [pc, #348]	; (8014adc <__ieee754_exp+0x2fc>)
 8014980:	a347      	add	r3, pc, #284	; (adr r3, 8014aa0 <__ieee754_exp+0x2c0>)
 8014982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014986:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801498a:	4629      	mov	r1, r5
 801498c:	4620      	mov	r0, r4
 801498e:	f7eb fe5b 	bl	8000648 <__aeabi_dmul>
 8014992:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014996:	f7eb fca1 	bl	80002dc <__adddf3>
 801499a:	f7ec f905 	bl	8000ba8 <__aeabi_d2iz>
 801499e:	4682      	mov	sl, r0
 80149a0:	f7eb fde8 	bl	8000574 <__aeabi_i2d>
 80149a4:	a340      	add	r3, pc, #256	; (adr r3, 8014aa8 <__ieee754_exp+0x2c8>)
 80149a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149aa:	4606      	mov	r6, r0
 80149ac:	460f      	mov	r7, r1
 80149ae:	f7eb fe4b 	bl	8000648 <__aeabi_dmul>
 80149b2:	4602      	mov	r2, r0
 80149b4:	460b      	mov	r3, r1
 80149b6:	4620      	mov	r0, r4
 80149b8:	4629      	mov	r1, r5
 80149ba:	f7eb fc8d 	bl	80002d8 <__aeabi_dsub>
 80149be:	a33c      	add	r3, pc, #240	; (adr r3, 8014ab0 <__ieee754_exp+0x2d0>)
 80149c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c4:	4680      	mov	r8, r0
 80149c6:	4689      	mov	r9, r1
 80149c8:	4630      	mov	r0, r6
 80149ca:	4639      	mov	r1, r7
 80149cc:	f7eb fe3c 	bl	8000648 <__aeabi_dmul>
 80149d0:	ec41 0b18 	vmov	d8, r0, r1
 80149d4:	e76f      	b.n	80148b6 <__ieee754_exp+0xd6>
 80149d6:	4a42      	ldr	r2, [pc, #264]	; (8014ae0 <__ieee754_exp+0x300>)
 80149d8:	4293      	cmp	r3, r2
 80149da:	d811      	bhi.n	8014a00 <__ieee754_exp+0x220>
 80149dc:	a336      	add	r3, pc, #216	; (adr r3, 8014ab8 <__ieee754_exp+0x2d8>)
 80149de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149e2:	ee10 0a10 	vmov	r0, s0
 80149e6:	4629      	mov	r1, r5
 80149e8:	f7eb fc78 	bl	80002dc <__adddf3>
 80149ec:	4b3a      	ldr	r3, [pc, #232]	; (8014ad8 <__ieee754_exp+0x2f8>)
 80149ee:	2200      	movs	r2, #0
 80149f0:	f7ec f8ba 	bl	8000b68 <__aeabi_dcmpgt>
 80149f4:	b138      	cbz	r0, 8014a06 <__ieee754_exp+0x226>
 80149f6:	4b38      	ldr	r3, [pc, #224]	; (8014ad8 <__ieee754_exp+0x2f8>)
 80149f8:	2200      	movs	r2, #0
 80149fa:	4620      	mov	r0, r4
 80149fc:	4629      	mov	r1, r5
 80149fe:	e70a      	b.n	8014816 <__ieee754_exp+0x36>
 8014a00:	f04f 0a00 	mov.w	sl, #0
 8014a04:	e75f      	b.n	80148c6 <__ieee754_exp+0xe6>
 8014a06:	4682      	mov	sl, r0
 8014a08:	e75d      	b.n	80148c6 <__ieee754_exp+0xe6>
 8014a0a:	4632      	mov	r2, r6
 8014a0c:	463b      	mov	r3, r7
 8014a0e:	2000      	movs	r0, #0
 8014a10:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8014a14:	f7eb fc60 	bl	80002d8 <__aeabi_dsub>
 8014a18:	4602      	mov	r2, r0
 8014a1a:	460b      	mov	r3, r1
 8014a1c:	ec51 0b19 	vmov	r0, r1, d9
 8014a20:	f7eb ff3c 	bl	800089c <__aeabi_ddiv>
 8014a24:	4602      	mov	r2, r0
 8014a26:	460b      	mov	r3, r1
 8014a28:	ec51 0b18 	vmov	r0, r1, d8
 8014a2c:	f7eb fc54 	bl	80002d8 <__aeabi_dsub>
 8014a30:	4642      	mov	r2, r8
 8014a32:	464b      	mov	r3, r9
 8014a34:	f7eb fc50 	bl	80002d8 <__aeabi_dsub>
 8014a38:	4602      	mov	r2, r0
 8014a3a:	460b      	mov	r3, r1
 8014a3c:	2000      	movs	r0, #0
 8014a3e:	4926      	ldr	r1, [pc, #152]	; (8014ad8 <__ieee754_exp+0x2f8>)
 8014a40:	f7eb fc4a 	bl	80002d8 <__aeabi_dsub>
 8014a44:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8014a48:	4592      	cmp	sl, r2
 8014a4a:	db02      	blt.n	8014a52 <__ieee754_exp+0x272>
 8014a4c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8014a50:	e6e3      	b.n	801481a <__ieee754_exp+0x3a>
 8014a52:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8014a56:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8014a60:	f7eb fdf2 	bl	8000648 <__aeabi_dmul>
 8014a64:	e6d9      	b.n	801481a <__ieee754_exp+0x3a>
 8014a66:	bf00      	nop
 8014a68:	fefa39ef 	.word	0xfefa39ef
 8014a6c:	40862e42 	.word	0x40862e42
 8014a70:	d52d3051 	.word	0xd52d3051
 8014a74:	c0874910 	.word	0xc0874910
 8014a78:	72bea4d0 	.word	0x72bea4d0
 8014a7c:	3e663769 	.word	0x3e663769
 8014a80:	c5d26bf1 	.word	0xc5d26bf1
 8014a84:	3ebbbd41 	.word	0x3ebbbd41
 8014a88:	af25de2c 	.word	0xaf25de2c
 8014a8c:	3f11566a 	.word	0x3f11566a
 8014a90:	16bebd93 	.word	0x16bebd93
 8014a94:	3f66c16c 	.word	0x3f66c16c
 8014a98:	5555553e 	.word	0x5555553e
 8014a9c:	3fc55555 	.word	0x3fc55555
 8014aa0:	652b82fe 	.word	0x652b82fe
 8014aa4:	3ff71547 	.word	0x3ff71547
 8014aa8:	fee00000 	.word	0xfee00000
 8014aac:	3fe62e42 	.word	0x3fe62e42
 8014ab0:	35793c76 	.word	0x35793c76
 8014ab4:	3dea39ef 	.word	0x3dea39ef
 8014ab8:	8800759c 	.word	0x8800759c
 8014abc:	7e37e43c 	.word	0x7e37e43c
 8014ac0:	40862e41 	.word	0x40862e41
 8014ac4:	7fefffff 	.word	0x7fefffff
 8014ac8:	3fd62e42 	.word	0x3fd62e42
 8014acc:	3ff0a2b1 	.word	0x3ff0a2b1
 8014ad0:	08015100 	.word	0x08015100
 8014ad4:	08015110 	.word	0x08015110
 8014ad8:	3ff00000 	.word	0x3ff00000
 8014adc:	080150f0 	.word	0x080150f0
 8014ae0:	3defffff 	.word	0x3defffff

08014ae4 <with_errno>:
 8014ae4:	b570      	push	{r4, r5, r6, lr}
 8014ae6:	4604      	mov	r4, r0
 8014ae8:	460d      	mov	r5, r1
 8014aea:	4616      	mov	r6, r2
 8014aec:	f7fd f874 	bl	8011bd8 <__errno>
 8014af0:	4629      	mov	r1, r5
 8014af2:	6006      	str	r6, [r0, #0]
 8014af4:	4620      	mov	r0, r4
 8014af6:	bd70      	pop	{r4, r5, r6, pc}

08014af8 <xflow>:
 8014af8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014afa:	4614      	mov	r4, r2
 8014afc:	461d      	mov	r5, r3
 8014afe:	b108      	cbz	r0, 8014b04 <xflow+0xc>
 8014b00:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014b04:	e9cd 2300 	strd	r2, r3, [sp]
 8014b08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b0c:	4620      	mov	r0, r4
 8014b0e:	4629      	mov	r1, r5
 8014b10:	f7eb fd9a 	bl	8000648 <__aeabi_dmul>
 8014b14:	2222      	movs	r2, #34	; 0x22
 8014b16:	b003      	add	sp, #12
 8014b18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014b1c:	f7ff bfe2 	b.w	8014ae4 <with_errno>

08014b20 <__math_uflow>:
 8014b20:	b508      	push	{r3, lr}
 8014b22:	2200      	movs	r2, #0
 8014b24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014b28:	f7ff ffe6 	bl	8014af8 <xflow>
 8014b2c:	ec41 0b10 	vmov	d0, r0, r1
 8014b30:	bd08      	pop	{r3, pc}

08014b32 <__math_oflow>:
 8014b32:	b508      	push	{r3, lr}
 8014b34:	2200      	movs	r2, #0
 8014b36:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8014b3a:	f7ff ffdd 	bl	8014af8 <xflow>
 8014b3e:	ec41 0b10 	vmov	d0, r0, r1
 8014b42:	bd08      	pop	{r3, pc}

08014b44 <finite>:
 8014b44:	b082      	sub	sp, #8
 8014b46:	ed8d 0b00 	vstr	d0, [sp]
 8014b4a:	9801      	ldr	r0, [sp, #4]
 8014b4c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014b50:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014b54:	0fc0      	lsrs	r0, r0, #31
 8014b56:	b002      	add	sp, #8
 8014b58:	4770      	bx	lr
	...

08014b5c <_init>:
 8014b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b5e:	bf00      	nop
 8014b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b62:	bc08      	pop	{r3}
 8014b64:	469e      	mov	lr, r3
 8014b66:	4770      	bx	lr

08014b68 <_fini>:
 8014b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b6a:	bf00      	nop
 8014b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b6e:	bc08      	pop	{r3}
 8014b70:	469e      	mov	lr, r3
 8014b72:	4770      	bx	lr
