EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Generic_Conn_01x01
#
DEF Connector_Generic_Conn_01x01 J 0 40 Y N 1 F N
F0 "J" 0 100 50 H V C CNN
F1 "Connector_Generic_Conn_01x01" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -50 5 0 -5 1 1 6 N
S -50 50 50 -50 1 1 10 f
X Pin_1 1 -200 0 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_USB_C_Receptacle_USB2.0
#
DEF Connector_USB_C_Receptacle_USB2.0 J 0 40 Y Y 1 F N
F0 "J" -400 750 50 H V L CNN
F1 "Connector_USB_C_Receptacle_USB2.0" 750 750 50 H V R CNN
F2 "" 150 0 50 H I C CNN
F3 "" 150 0 50 H I C CNN
$FPLIST
 USB*C*Receptacle*
$ENDFPLIST
DRAW
A -275 -150 75 -1799 -1 0 1 20 N -350 -150 -200 -150
A -275 -150 25 -1799 -1 0 1 10 N -300 -150 -250 -150
A -275 -150 25 -1799 -1 0 1 10 F -300 -150 -250 -150
A -275 150 25 1 1799 0 1 10 F -250 150 -300 150
A -275 150 25 1 1799 0 1 10 N -250 150 -300 150
A -275 150 75 1 1799 0 1 20 N -200 150 -350 150
C -100 45 25 0 1 10 F
C 0 -230 50 0 1 0 F
S -10 -700 10 -660 0 0 0 N
S 400 -590 360 -610 0 0 0 N
S 400 -490 360 -510 0 0 0 N
S 400 -190 360 -210 0 0 0 N
S 400 -90 360 -110 0 0 0 N
S 400 10 360 -10 0 0 0 N
S 400 110 360 90 0 0 0 N
S 400 310 360 290 0 0 0 N
S 400 410 360 390 0 0 0 N
S 400 610 360 590 0 0 0 N
S -400 700 400 -700 0 1 10 f
S -300 -150 -250 150 0 1 10 F
S 75 70 125 120 0 1 10 F
P 2 0 1 20 -350 -150 -350 150 N
P 2 0 1 20 -200 150 -200 -150 N
P 2 0 1 20 0 -230 0 170 N
P 3 0 1 20 0 -130 -100 -30 -100 20 N
P 3 0 1 20 0 -80 100 20 100 70 N
P 4 0 1 10 -50 170 0 270 50 170 -50 170 F
X GND A1 0 -900 200 U 50 50 1 1 W
X GND A12 0 -900 200 U 50 50 1 1 P N
X VBUS A4 600 600 200 L 50 50 1 1 W
X CC1 A5 600 400 200 L 50 50 1 1 B
X D+ A6 600 -100 200 L 50 50 1 1 B
X D- A7 600 100 200 L 50 50 1 1 B
X SBU1 A8 600 -500 200 L 50 50 1 1 B
X VBUS A9 600 600 200 L 50 50 1 1 P N
X GND B1 0 -900 200 U 50 50 1 1 P N
X GND B12 0 -900 200 U 50 50 1 1 P N
X VBUS B4 600 600 200 L 50 50 1 1 P N
X CC2 B5 600 300 200 L 50 50 1 1 B
X D+ B6 600 -200 200 L 50 50 1 1 B
X D- B7 600 0 200 L 50 50 1 1 B
X SBU2 B8 600 -600 200 L 50 50 1 1 B
X VBUS B9 600 600 200 L 50 50 1 1 P N
X SHIELD S1 -300 -900 200 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_ST_STM32F7_STM32F722RETx
#
DEF MCU_ST_STM32F7_STM32F722RETx U 0 20 Y Y 1 F N
F0 "U" -600 1750 50 H V L CNN
F1 "MCU_ST_STM32F7_STM32F722RETx" 300 1750 50 H V L CNN
F2 "Package_QFP:LQFP-64_10x10mm_P0.5mm" -600 -1700 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F722RETx
$FPLIST
 LQFP*10x10mm*P0.5mm*
$ENDFPLIST
DRAW
S -600 -1700 500 1700 0 1 10 f
X VBAT 1 -200 1800 100 D 50 50 1 1 W
X PC2 10 -700 -400 100 R 50 50 1 1 B
X PC3 11 -700 -500 100 R 50 50 1 1 B
X VSSA 12 200 -1800 100 U 50 50 1 1 W
X VREF+ 13 -700 1100 100 R 50 50 1 1 W
X PA0 14 600 1600 100 L 50 50 1 1 B
X PA1 15 600 1500 100 L 50 50 1 1 B
X PA2 16 600 1400 100 L 50 50 1 1 B
X PA3 17 600 1300 100 L 50 50 1 1 B
X VSS 18 -200 -1800 100 U 50 50 1 1 W
X VDD 19 -100 1800 100 D 50 50 1 1 W
X PC13 2 -700 -1400 100 R 50 50 1 1 B
X PA4 20 600 1200 100 L 50 50 1 1 B
X PA5 21 600 1100 100 L 50 50 1 1 B
X PA6 22 600 1000 100 L 50 50 1 1 B
X PA7 23 600 900 100 L 50 50 1 1 B
X PC4 24 -700 -600 100 R 50 50 1 1 B
X PB0 25 600 -100 100 L 50 50 1 1 B
X PB1 26 600 -200 100 L 50 50 1 1 B
X PB2 27 600 -300 100 L 50 50 1 1 B
X PB10 28 600 -1100 100 L 50 50 1 1 B
X PB11 29 600 -1200 100 L 50 50 1 1 B
X PC14 3 -700 -1500 100 R 50 50 1 1 B
X VCAP_1 30 -700 1200 100 R 50 50 1 1 W
X VSS 31 -100 -1800 100 U 50 50 1 1 W
X VDD 32 0 1800 100 D 50 50 1 1 W
X PB12 33 600 -1300 100 L 50 50 1 1 B
X PB13 34 600 -1400 100 L 50 50 1 1 B
X PB14 35 600 -1500 100 L 50 50 1 1 B
X PB15 36 600 -1600 100 L 50 50 1 1 B
X PC6 37 -700 -700 100 R 50 50 1 1 B
X PC7 38 -700 -800 100 R 50 50 1 1 B
X PC8 39 -700 -900 100 R 50 50 1 1 B
X PC15 4 -700 -1600 100 R 50 50 1 1 B
X PC9 40 -700 -1000 100 R 50 50 1 1 B
X PA8 41 600 800 100 L 50 50 1 1 B
X PA9 42 600 700 100 L 50 50 1 1 B
X PA10 43 600 600 100 L 50 50 1 1 B
X PA11 44 600 500 100 L 50 50 1 1 B
X PA12 45 600 400 100 L 50 50 1 1 B
X PA13 46 600 300 100 L 50 50 1 1 B
X VSS 47 0 -1800 100 U 50 50 1 1 W
X VDD 48 100 1800 100 D 50 50 1 1 W
X PA14 49 600 200 100 L 50 50 1 1 B
X PH0 5 -700 300 100 R 50 50 1 1 I
X PA15 50 600 100 100 L 50 50 1 1 B
X PC10 51 -700 -1100 100 R 50 50 1 1 B
X PC11 52 -700 -1200 100 R 50 50 1 1 B
X PC12 53 -700 -1300 100 R 50 50 1 1 B
X PD2 54 -700 0 100 R 50 50 1 1 B
X PB3 55 600 -400 100 L 50 50 1 1 B
X PB4 56 600 -500 100 L 50 50 1 1 B
X PB5 57 600 -600 100 L 50 50 1 1 B
X PB6 58 600 -700 100 L 50 50 1 1 B
X PB7 59 600 -800 100 L 50 50 1 1 B
X PH1 6 -700 200 100 R 50 50 1 1 I
X BOOT0 60 -700 1400 100 R 50 50 1 1 I
X PB8 61 600 -900 100 L 50 50 1 1 B
X PB9 62 600 -1000 100 L 50 50 1 1 B
X VSS 63 100 -1800 100 U 50 50 1 1 W
X VDD 64 200 1800 100 D 50 50 1 1 W
X NRST 7 -700 1600 100 R 50 50 1 1 I
X PC0 8 -700 -200 100 R 50 50 1 1 B
X PC1 9 -700 -300 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# Regulator_Linear_TLV75533PDRV
#
DEF Regulator_Linear_TLV75533PDRV U 0 10 Y Y 1 F N
F0 "U" -150 225 50 H V C CNN
F1 "Regulator_Linear_TLV75533PDRV" 0 225 50 H V L CNN
F2 "Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm" 0 325 50 H I C CIN
F3 "" 0 50 50 H I C CNN
ALIAS TLV75510PDRV TLV75512PDRV TLV75515PDRV TLV75518PDRV TLV75519PDRV TLV75525PDRV TLV75528PDRV TLV75529PDRV TLV75530PDRV TLV75533PDRV TLV75709PDRV TLV75710PDRV TLV75712PDRV TLV75715PDRV TLV75718PDRV TLV75719PDRV TLV75725PDRV TLV75728PDRV TLV75730PDRV TLV75733PDRV TLV75740PDRV
$FPLIST
 WSON*1EP*2x2mm*P0.65mm*
$ENDFPLIST
DRAW
S -200 175 200 -200 0 1 10 f
X OUT 1 300 100 100 L 50 50 1 1 w
X NC 2 200 0 100 L 50 50 1 1 N N
X GND 3 0 -300 100 U 50 50 1 1 W
X EN 4 -300 0 100 R 50 50 1 1 I
X NC 5 200 -100 100 L 50 50 1 1 N N
X IN 6 -300 100 100 R 50 50 1 1 W
X GND 7 0 -300 100 U 50 50 1 1 P N
ENDDRAW
ENDDEF
#
# pkl_conn_JTAG-10
#
DEF pkl_conn_JTAG-10 X 0 40 Y Y 1 F N
F0 "X" 0 300 60 H V C CNN
F1 "pkl_conn_JTAG-10" 0 -300 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -300 250 300 -250 0 1 0 N
X VCC 1 -400 200 100 R 50 50 1 1 W
X tRST 10 400 -200 100 L 50 50 1 1 O
X TMS 2 400 200 100 L 50 50 1 1 O
X GND 3 -400 100 100 R 50 50 1 1 W
X TCK 4 400 100 100 L 50 50 1 1 O
X GND 5 -400 0 100 R 50 50 1 1 W
X TDO 6 400 0 100 L 50 50 1 1 I
X KEY 7 -400 -100 100 R 50 50 1 1 P
X TDI 8 400 -100 100 L 50 50 1 1 O
X GND 9 -400 -200 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# pkl_device_pkl_C
#
DEF pkl_device_pkl_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "pkl_device_pkl_C" 25 -100 50 H V L CNN
F2 "" 38 -150 30 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 100 60 D 40 40 1 1 P
X ~ 2 0 -100 60 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_C_Small
#
DEF pkl_device_pkl_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "pkl_device_pkl_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_Diode_Small
#
DEF pkl_device_pkl_Diode_Small D 0 10 N N 1 F N
F0 "D" -50 100 50 H V L CNN
F1 "pkl_device_pkl_Diode_Small" -150 -80 50 H V L CNN
F2 "" 0 0 60 V V C CNN
F3 "" 0 0 60 V V C CNN
$FPLIST
 CP*
 SM*
$ENDFPLIST
DRAW
P 2 0 1 0 30 -40 30 40 N
P 4 0 1 0 -30 -40 30 0 -30 40 -30 -40 F
X A A -100 0 70 R 40 40 1 1 P
X C C 100 0 70 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_LED_RBAG
#
DEF pkl_device_pkl_LED_RBAG D 0 0 Y N 1 F N
F0 "D" 0 370 50 H V C CNN
F1 "pkl_device_pkl_LED_RBAG" 0 -350 50 H V C CNN
F2 "" 0 -50 50 H I C CNN
F3 "" 0 -50 50 H I C CNN
$FPLIST
 LED*
 LED_SMD:*
 LED_THT:*
$ENDFPLIST
DRAW
C 80 0 10 0 1 0 F
T 0 -75 -250 50 0 0 0 B Normal 0 C C
T 0 -75 -50 50 0 0 0 G Normal 0 C C
T 0 -75 150 50 0 0 0 R Normal 0 C C
S 50 -50 50 50 0 1 0 N
S 50 50 50 50 0 1 0 N
S 50 150 50 250 0 1 0 N
S 50 250 50 250 0 1 0 N
S 110 330 -110 -300 0 1 10 f
P 2 0 1 0 -50 -200 -100 -200 N
P 2 0 1 0 -50 -200 50 -200 N
P 2 0 1 10 -50 -150 -50 -250 N
P 2 0 1 0 -50 0 -100 0 N
P 2 0 1 10 -50 50 -50 -50 N
P 2 0 1 0 -50 200 -100 200 N
P 2 0 1 0 -50 200 50 200 N
P 2 0 1 10 -50 250 -50 150 N
P 2 0 1 0 50 0 -50 0 N
P 2 0 1 0 50 0 100 0 N
P 3 0 1 0 -50 50 -50 -50 -50 -50 N
P 3 0 1 0 -50 250 -50 150 -50 150 N
P 4 0 1 0 50 -200 80 -200 80 200 50 200 N
P 4 0 1 10 50 -150 50 -250 -50 -200 50 -150 N
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
P 4 0 1 10 50 250 50 150 -50 200 50 250 N
P 5 0 1 0 -40 -150 20 -90 -10 -90 20 -90 20 -120 N
P 5 0 1 0 -40 50 20 110 -10 110 20 110 20 80 N
P 5 0 1 0 -40 250 20 310 -10 310 20 310 20 280 N
P 5 0 1 0 0 -150 60 -90 30 -90 60 -90 60 -120 N
P 5 0 1 0 0 50 60 110 30 110 60 110 60 80 N
P 5 0 1 0 0 250 60 310 30 310 60 310 60 280 N
X RK 1 -200 200 100 R 50 50 1 1 P
X BK 2 -200 -200 100 R 50 50 1 1 P
X A 3 200 0 100 L 50 50 1 1 P
X GK 4 -200 0 100 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_L_Small
#
DEF pkl_device_pkl_L_Small L 0 0 N N 1 F N
F0 "L" 60 50 50 H V L CNN
F1 "pkl_device_pkl_L_Small" 60 -50 50 H V L CNN
F2 "" 0 0 60 V V C CNN
F3 "" 0 0 60 V V C CNN
$FPLIST
 L?
 L_????_*
 L_????
 SMD*_l
 Inductor*
$ENDFPLIST
DRAW
A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
A 0 20 20 -899 899 0 1 0 N 0 0 0 40
A 0 60 20 -899 899 0 1 0 N 0 40 0 80
X 1 1 0 -100 20 U 30 30 1 1 I
X 2 2 0 100 20 D 30 30 1 1 I
ENDDRAW
ENDDEF
#
# pkl_device_pkl_Led_Small
#
DEF pkl_device_pkl_Led_Small D 0 10 N N 1 F N
F0 "D" -50 100 50 H V L CNN
F1 "pkl_device_pkl_Led_Small" -150 -80 50 H V L CNN
F2 "" 0 0 60 V V C CNN
F3 "" 0 0 60 V V C CNN
$FPLIST
 CP*
 SM*
$ENDFPLIST
DRAW
P 2 0 1 0 30 -40 30 40 N
P 4 0 1 0 -30 -40 30 0 -30 40 -30 -40 F
P 5 0 1 0 -20 50 0 70 -10 70 0 70 0 60 N
P 5 0 1 0 0 30 20 50 10 50 20 50 20 40 N
X A A -100 0 70 R 40 40 1 1 P
X C C 100 0 70 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_R_Small
#
DEF pkl_device_pkl_R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "pkl_device_pkl_R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 Resistor_*
 R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 40 40 1 1 P
X ~ 2 0 -100 30 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_VREG_5PIN_FIXED
#
DEF pkl_device_pkl_VREG_5PIN_FIXED U 0 40 Y Y 1 F N
F0 "U" -150 -200 60 H V C CNN
F1 "pkl_device_pkl_VREG_5PIN_FIXED" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 150 200 -150 0 1 0 N
X IN 1 -300 100 100 R 50 50 1 1 W
X GND 2 300 -100 100 L 50 50 1 1 W
X EN 3 -300 -100 100 R 50 50 1 1 I
X BYP 4 -300 0 100 R 50 50 1 1 w
X OUT 5 300 100 100 L 50 50 1 1 w
ENDDRAW
ENDDEF
#
# pkl_device_pkl_XTAL_XGXG
#
DEF pkl_device_pkl_XTAL_XGXG X 0 40 Y N 1 F N
F0 "X" 100 100 50 H V C CNN
F1 "pkl_device_pkl_XTAL_XGXG" 50 -100 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0 -45 -70 45 -70 N
P 2 0 1 16 -45 50 -45 -50 N
P 2 0 1 0 -45 70 45 70 N
P 2 0 1 16 45 50 45 -50 N
P 5 0 1 12 -20 40 20 40 20 -40 -20 -40 -20 40 N
X 1 1 -100 0 55 R 25 20 1 1 P
X 2 2 100 0 55 L 25 20 1 1 P
X case GND 0 -100 30 U 10 20 1 1 P
X case GND 0 100 30 D 10 20 1 1 P
ENDDRAW
ENDDEF
#
# pkl_device_pkl_XTAL_XX
#
DEF pkl_device_pkl_XTAL_XX X 0 40 Y N 1 F N
F0 "X" 100 100 50 H V C CNN
F1 "pkl_device_pkl_XTAL_XX" 50 -100 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 16 -45 50 -45 -50 N
P 2 0 1 16 45 50 45 -50 N
P 5 0 1 12 -20 40 20 40 20 -40 -20 -40 -20 40 N
X 1 1 -100 0 55 R 25 20 1 1 P
X 2 2 100 0 55 L 25 20 1 1 P
ENDDRAW
ENDDEF
#
# pkl_logos_1BitSquared
#
DEF pkl_logos_1BitSquared LOGO 0 40 Y Y 1 F N
F0 "LOGO" 200 25 60 V I C CNN
F1 "pkl_logos_1BitSquared" 0 -175 40 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -25 25 -125 125 0 1 0 N
P 3 0 1 0 -125 25 -100 0 0 0 N
P 3 0 1 0 -100 -100 -75 -125 125 -125 N
P 4 0 1 0 -25 125 0 100 0 0 -25 25 N
P 4 0 1 0 100 100 125 75 125 -125 100 -100 N
P 7 0 1 0 25 100 100 100 100 -100 -100 -100 -100 -25 25 -25 25 100 N
ENDDRAW
ENDDEF
#
# pkl_misc_POGO_PAD_SMD
#
DEF pkl_misc_POGO_PAD_SMD P 0 40 Y N 1 F N
F0 "P" 0 -150 60 H V C CNN
F1 "pkl_misc_POGO_PAD_SMD" 0 150 60 H V C CNN
F2 "" 0 -250 60 H V C CNN
F3 "" 0 -150 60 H V C CNN
DRAW
C 0 0 50 0 1 0 N
X PAD 1 -200 0 150 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# pkl_misc_TACT
#
DEF pkl_misc_TACT SW 0 40 N N 1 F N
F0 "SW" 150 -75 60 H V L CNN
F1 "pkl_misc_TACT" 150 75 60 H V L CNN
F2 "" 0 -25 60 H V C CNN
F3 "" 0 -25 60 H V C CNN
DRAW
C 0 0 150 0 1 10 N
P 2 0 1 10 -75 200 75 200 N
P 2 0 1 10 0 25 0 50 N
P 2 0 1 10 0 75 0 125 N
P 2 0 1 10 0 150 0 200 N
P 2 0 1 10 100 0 75 0 N
P 3 0 1 10 -100 0 -75 0 75 50 N
X ~ 1 -200 0 100 R 50 50 1 1 P
X ~ 2 200 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# pkl_misc_pkl_jumper
#
DEF pkl_misc_pkl_jumper J 0 40 Y Y 1 F N
F0 "J" 100 -100 60 H V C CNN
F1 "pkl_misc_pkl_jumper" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -50 30 -10 -30 0 1 0 N
S 10 30 50 -30 0 1 0 N
X ~ 1 -100 0 50 R 50 50 1 1 P
X ~ 2 100 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+3V3
#
DEF power_+3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_PWR_FLAG
#
DEF power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
# stm32_STM32F415RGTx
#
DEF stm32_STM32F415RGTx U 0 50 Y Y 1 F N
F0 "U" 0 100 50 H V C CNN
F1 "stm32_STM32F415RGTx" 0 -100 50 H V C CNN
F2 "LQFP64" 0 -200 50 H V C CIN
F3 "" 0 0 50 H V C CNN
DRAW
S -5200 2300 5200 -2300 1 1 10 N
X VBAT 1 5500 -1400 300 L 50 50 1 1 W
X PC2/ADC1_IN12/ADC2_IN12/ADC3_IN12/I2S2_ext_SD/SPI2_MISO/USB_OTG_HS_ULPI_DIR 10 -5500 300 300 R 50 50 1 1 B
X PC3/ADC1_IN13/ADC2_IN13/ADC3_IN13/I2S2_SD/SPI2_MOSI/USB_OTG_HS_ULPI_NXT 11 -5500 200 300 R 50 50 1 1 B
X VSSA 12 5500 -2000 300 L 50 50 1 1 W
X VDDA 13 -5500 -2200 300 R 50 50 1 1 W
X PA0-WKUP/ADC1_IN0/ADC2_IN0/ADC3_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/UART4_TX/USART2_CTS 14 -5500 2200 300 R 50 50 1 1 B
X PA1/ADC1_IN1/ADC2_IN1/ADC3_IN1/TIM2_CH2/TIM5_CH2/UART4_RX/USART2_RTS 15 -5500 2100 300 R 50 50 1 1 B
X PA2/ADC1_IN2/ADC2_IN2/ADC3_IN2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX 16 -5500 2000 300 R 50 50 1 1 B
X PA3/ADC1_IN3/ADC2_IN3/ADC3_IN3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/USB_OTG_HS_ULPI_D0 17 -5500 1900 300 R 50 50 1 1 B
X VSS 18 5500 -1800 300 L 50 50 1 1 W
X VDD 19 -5500 -1800 300 R 50 50 1 1 W
X PC13-ANTI_TAMP/RTC_AF1 2 -5500 -800 300 R 50 50 1 1 B
X PA4/ADC1_IN4/ADC2_IN4/DAC_OUT1/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/USB_OTG_HS_SOF 20 -5500 1800 300 R 50 50 1 1 B
X PA5/ADC1_IN5/ADC2_IN5/DAC_OUT2/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1N/USB_OTG_HS_ULPI_CK 21 -5500 1700 300 R 50 50 1 1 B
X PA6/ADC1_IN6/ADC2_IN6/SPI1_MISO/TIM13_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN 22 -5500 1600 300 R 50 50 1 1 B
X PA7/ADC1_IN7/ADC2_IN7/SPI1_MOSI/TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N 23 -5500 1500 300 R 50 50 1 1 B
X PC4/ADC1_IN14/ADC2_IN14 24 -5500 100 300 R 50 50 1 1 B
X PC5/ADC1_IN15/ADC2_IN15 25 -5500 0 300 R 50 50 1 1 B
X PB0/ADC1_IN8/ADC2_IN8/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USB_OTG_HS_ULPI_D1 26 5500 2200 300 L 50 50 1 1 B
X PB1/ADC1_IN9/ADC2_IN9/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/USB_OTG_HS_ULPI_D2 27 5500 2100 300 L 50 50 1 1 B
X PB2 28 5500 2000 300 L 50 50 1 1 B
X PB10/I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/USART3_TX/USB_OTG_HS_ULPI_D3 29 5500 1200 300 L 50 50 1 1 B
X PC14-OSC32_IN/RCC_OSC32_IN 3 -5500 -900 300 R 50 50 1 1 B
X PB11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2C2_SDA/TIM2_CH4/USART3_RX/USB_OTG_HS_ULPI_D4 30 5500 1100 300 L 50 50 1 1 B
X VCAP_1 31 5500 -1500 300 L 50 50 1 1 W
X VDD 32 -5500 -1900 300 R 50 50 1 1 W
X PB12/CAN2_RX/I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM1_BKIN/USART3_CK/USB_OTG_HS_ID/USB_OTG_HS_ULPI_D5 33 5500 1000 300 L 50 50 1 1 B
X PB13/CAN2_TX/I2S2_CK/SPI2_SCK/TIM1_CH1N/USART3_CTS/USB_OTG_HS_ULPI_D6/USB_OTG_HS_VBUS 34 5500 900 300 L 50 50 1 1 B
X PB14/I2S2_ext_SD/SPI2_MISO/TIM12_CH1/TIM1_CH2N/TIM8_CH2N/USART3_RTS/USB_OTG_HS_DM 35 5500 800 300 L 50 50 1 1 B
X PB15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM12_CH2/TIM1_CH3N/TIM8_CH3N/USB_OTG_HS_DP 36 5500 700 300 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1/USART6_TX 37 -5500 -100 300 R 50 50 1 1 B
X PC7/I2S3_MCK/SDIO_D7/TIM3_CH2/TIM8_CH2/USART6_RX 38 -5500 -200 300 R 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/TIM8_CH3/USART6_CK 39 -5500 -300 300 R 50 50 1 1 B
X PC15-OSC32_OUT/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/RCC_OSC32_OUT 4 -5500 -1000 300 R 50 50 1 1 B
X PC9/DAC_EXTI9/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4/TIM8_CH4 40 -5500 -400 300 R 50 50 1 1 B
X PA8/I2C3_SCL/RCC_MCO_1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF 41 -5500 1400 300 R 50 50 1 1 B
X PA9/DAC_EXTI9/I2C3_SMBA/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS 42 -5500 1300 300 R 50 50 1 1 B
X PA10/TIM1_CH3/USART1_RX/USB_OTG_FS_ID 43 -5500 1200 300 R 50 50 1 1 B
X PA11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/CAN1_RX/TIM1_CH4/USART1_CTS/USB_OTG_FS_DM 44 -5500 1100 300 R 50 50 1 1 B
X PA12/CAN1_TX/TIM1_ETR/USART1_RTS/USB_OTG_FS_DP 45 -5500 1000 300 R 50 50 1 1 B
X PA13/SYS_JTMS-SWDIO 46 -5500 900 300 R 50 50 1 1 B
X VCAP_2 47 5500 -1600 300 L 50 50 1 1 W
X VDD 48 -5500 -2000 300 R 50 50 1 1 W
X PA14/SYS_JTCK-SWCLK 49 -5500 800 300 R 50 50 1 1 B
X PH0-OSC_IN/RCC_OSC_IN 5 -5500 -1200 300 R 50 50 1 1 B
X PA15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR 50 -5500 700 300 R 50 50 1 1 B
X PC10/I2S3_CK/SDIO_D2/SPI3_SCK/UART4_TX/USART3_TX 51 -5500 -500 300 R 50 50 1 1 B
X PC11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2S3_ext_SD/SDIO_D3/SPI3_MISO/UART4_RX/USART3_RX 52 -5500 -600 300 R 50 50 1 1 B
X PC12/I2S3_SD/SDIO_CK/SPI3_MOSI/UART5_TX/USART3_CK 53 -5500 -700 300 R 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR/UART5_RX 54 5500 500 300 L 50 50 1 1 B
X PB3/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2 55 5500 1900 300 L 50 50 1 1 B
X PB4/I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1 56 5500 1800 300 L 50 50 1 1 B
X PB5/CAN2_RX/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/USB_OTG_HS_ULPI_D7 57 5500 1700 300 L 50 50 1 1 B
X PB6/CAN2_TX/I2C1_SCL/TIM4_CH1/USART1_TX 58 5500 1600 300 L 50 50 1 1 B
X PB7/I2C1_SDA/TIM4_CH2/USART1_RX 59 5500 1500 300 L 50 50 1 1 B
X PH1-OSC_OUT/RCC_OSC_OUT 6 -5500 -1300 300 R 50 50 1 1 B
X BOOT0 60 5500 -1200 300 L 50 50 1 1 I
X PB8/CAN1_RX/I2C1_SCL/SDIO_D4/TIM10_CH1/TIM4_CH3 61 5500 1400 300 L 50 50 1 1 B
X PB9/CAN1_TX/DAC_EXTI9/I2C1_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4 62 5500 1300 300 L 50 50 1 1 B
X VSS 63 5500 -1900 300 L 50 50 1 1 W
X VDD 64 -5500 -2100 300 R 50 50 1 1 W
X NRST 7 5500 -1300 300 L 50 50 1 1 I
X PC0/ADC1_IN10/ADC2_IN10/ADC3_IN10/USB_OTG_HS_ULPI_STP 8 -5500 500 300 R 50 50 1 1 B
X PC1/ADC1_IN11/ADC2_IN11/ADC3_IN11 9 -5500 400 300 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
