Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 10:20:57 2025
| Host         : Laptop45877481 running 64-bit major release  (build 9200)
| Command      : report_methodology -file kf_bd_wrapper_methodology_drc_routed.rpt -pb kf_bd_wrapper_methodology_drc_routed.pb -rpx kf_bd_wrapper_methodology_drc_routed.rpx
| Design       : kf_bd_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 5
+-----------+----------+---------------------------------------------+--------+
| Rule      | Severity | Description                                 | Checks |
+-----------+----------+---------------------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay               | 4      |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction | 1      |
+-----------+----------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on shield_i2c_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on shield_i2c_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on shield_i2c_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on shield_i2c_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 337 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


