

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sat Sep 25 22:19:05 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F45K50 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ANSELA	set	3931
    48  0000                     _LATA	set	3977
    49  0000                     _TRISA	set	3986
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FB0                     __pcinit:
    55                           	callstack 0
    56  007FB0                     start_initialization:
    57                           	callstack 0
    58  007FB0                     __initialization:
    59                           	callstack 0
    60  007FB0                     end_of_initialization:
    61                           	callstack 0
    62  007FB0                     __end_of__initialization:
    63                           	callstack 0
    64  007FB0  0100               	movlb	0
    65  007FB2  EFDB  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	1
    74  000002                     main@contador:
    75                           	callstack 0
    76                           
    77                           ; 1 bytes @ 0x1
    78  000002                     	ds	1
    79                           
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 16 in file "main.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;		None
    88 ;; Auto vars:     Size  Location     Type
    89 ;;  contador        1    1[COMRAM] unsigned char 
    90 ;; Return value:  Size  Location     Type
    91 ;;                  1    wreg      void 
    92 ;; Registers used:
    93 ;;		wreg, status,2, status,0
    94 ;; Tracked objects:
    95 ;;		On entry : 0/0
    96 ;;		On exit  : 0/0
    97 ;;		Unchanged: 0/0
    98 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    99 ;;      Params:         0       0       0       0       0       0       0       0       0
   100 ;;      Locals:         1       0       0       0       0       0       0       0       0
   101 ;;      Temps:          1       0       0       0       0       0       0       0       0
   102 ;;      Totals:         2       0       0       0       0       0       0       0       0
   103 ;;Total ram usage:        2 bytes
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  007FB6                     __ptext0:
   113                           	callstack 0
   114  007FB6                     _main:
   115                           	callstack 31
   116  007FB6                     
   117                           ;main.c: 20:     TRISA = 0;
   118  007FB6  0E00               	movlw	0
   119  007FB8  6E92               	movwf	146,c	;volatile
   120                           
   121                           ;main.c: 21:     ANSELA = 0;
   122  007FBA  0E00               	movlw	0
   123  007FBC  010F               	movlb	15	; () banked
   124  007FBE  6F5B               	movwf	91,b	;volatile
   125  007FC0                     l695:
   126                           
   127                           ;main.c: 23:     char contador = 0xFF;
   128  007FC0  6802               	setf	main@contador^0,c
   129  007FC2                     l697:
   130                           
   131                           ;main.c: 25:     {;main.c: 28:         LATA = contador;
   132  007FC2  C002  FF89         	movff	main@contador,3977	;volatile
   133  007FC6                     
   134                           ;main.c: 29:         _delay((unsigned long)((500)*(1000000/4000.0)));
   135  007FC6  0EA3               	movlw	163
   136  007FC8  6E01               	movwf	??_main^0,c
   137  007FCA  0E55               	movlw	85
   138  007FCC                     u27:
   139  007FCC  2EE8               	decfsz	wreg,f,c
   140  007FCE  D7FE               	bra	u27
   141  007FD0  2E01               	decfsz	??_main^0,f,c
   142  007FD2  D7FC               	bra	u27
   143  007FD4  F000               	nop	
   144  007FD6                     
   145                           ;main.c: 30:         _delay((unsigned long)((500)*(1000000/4000.0)));
   146  007FD6  0EA3               	movlw	163
   147  007FD8  6E01               	movwf	??_main^0,c
   148  007FDA  0E55               	movlw	85
   149  007FDC                     u37:
   150  007FDC  2EE8               	decfsz	wreg,f,c
   151  007FDE  D7FE               	bra	u37
   152  007FE0  2E01               	decfsz	??_main^0,f,c
   153  007FE2  D7FC               	bra	u37
   154  007FE4  F000               	nop	
   155  007FE6                     
   156                           ;main.c: 31:         contador--;
   157  007FE6  0602               	decf	main@contador^0,f,c
   158  007FE8                     
   159                           ;main.c: 32:         if(contador == 0) {
   160  007FE8  5002               	movf	main@contador^0,w,c
   161  007FEA  A4D8               	btfss	status,2,c
   162  007FEC  EFFA  F03F         	goto	u11
   163  007FF0  EFFC  F03F         	goto	u10
   164  007FF4                     u11:
   165  007FF4  EFE1  F03F         	goto	l697
   166  007FF8                     u10:
   167  007FF8  EFE0  F03F         	goto	l695
   168  007FFC  EF00  F000         	goto	start
   169  008000                     __end_of_main:
   170                           	callstack 0
   171  0000                     
   172                           	psect	rparam
   173  0000                     
   174                           	psect	idloc
   175                           
   176                           ;Config register IDLOC0 @ 0x200000
   177                           ;	unspecified, using default values
   178  200000                     	org	2097152
   179  200000  FF                 	db	255
   180                           
   181                           ;Config register IDLOC1 @ 0x200001
   182                           ;	unspecified, using default values
   183  200001                     	org	2097153
   184  200001  FF                 	db	255
   185                           
   186                           ;Config register IDLOC2 @ 0x200002
   187                           ;	unspecified, using default values
   188  200002                     	org	2097154
   189  200002  FF                 	db	255
   190                           
   191                           ;Config register IDLOC3 @ 0x200003
   192                           ;	unspecified, using default values
   193  200003                     	org	2097155
   194  200003  FF                 	db	255
   195                           
   196                           ;Config register IDLOC4 @ 0x200004
   197                           ;	unspecified, using default values
   198  200004                     	org	2097156
   199  200004  FF                 	db	255
   200                           
   201                           ;Config register IDLOC5 @ 0x200005
   202                           ;	unspecified, using default values
   203  200005                     	org	2097157
   204  200005  FF                 	db	255
   205                           
   206                           ;Config register IDLOC6 @ 0x200006
   207                           ;	unspecified, using default values
   208  200006                     	org	2097158
   209  200006  FF                 	db	255
   210                           
   211                           ;Config register IDLOC7 @ 0x200007
   212                           ;	unspecified, using default values
   213  200007                     	org	2097159
   214  200007  FF                 	db	255
   215                           
   216                           	psect	config
   217                           
   218                           ;Config register CONFIG1L @ 0x300000
   219                           ;	unspecified, using default values
   220                           ;	PLL Selection
   221                           ;	PLLSEL = 0x0, unprogrammed default
   222                           ;	PLL Enable Configuration bit
   223                           ;	CFGPLLEN = 0x0, unprogrammed default
   224                           ;	CPU System Clock Postscaler
   225                           ;	CPUDIV = 0x0, unprogrammed default
   226                           ;	Low Speed USB mode with 48 MHz system clock
   227                           ;	LS48MHZ = 0x0, unprogrammed default
   228  300000                     	org	3145728
   229  300000  00                 	db	0
   230                           
   231                           ;Config register CONFIG1H @ 0x300001
   232                           ;	Oscillator Selection
   233                           ;	FOSC = INTOSCIO, Internal oscillator
   234                           ;	Primary Oscillator Shutdown
   235                           ;	PCLKEN = 0x1, unprogrammed default
   236                           ;	Fail-Safe Clock Monitor
   237                           ;	FCMEN = 0x0, unprogrammed default
   238                           ;	Internal/External Oscillator Switchover
   239                           ;	IESO = 0x0, unprogrammed default
   240  300001                     	org	3145729
   241  300001  28                 	db	40
   242                           
   243                           ;Config register CONFIG2L @ 0x300002
   244                           ;	unspecified, using default values
   245                           ;	Power-up Timer Enable
   246                           ;	nPWRTEN = 0x1, unprogrammed default
   247                           ;	Brown-out Reset Enable
   248                           ;	BOREN = 0x3, unprogrammed default
   249                           ;	Brown-out Reset Voltage
   250                           ;	BORV = 0x3, unprogrammed default
   251                           ;	Low-Power Brown-out Reset
   252                           ;	nLPBOR = 0x1, unprogrammed default
   253  300002                     	org	3145730
   254  300002  5F                 	db	95
   255                           
   256                           ;Config register CONFIG2H @ 0x300003
   257                           ;	Watchdog Timer Enable bits
   258                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   259                           ;	Watchdog Timer Postscaler
   260                           ;	WDTPS = 0xF, unprogrammed default
   261  300003                     	org	3145731
   262  300003  3C                 	db	60
   263                           
   264                           ; Padding undefined space
   265  300004                     	org	3145732
   266  300004  FF                 	db	255
   267                           
   268                           ;Config register CONFIG3H @ 0x300005
   269                           ;	CCP2 MUX bit
   270                           ;	CCP2MX = 0x1, unprogrammed default
   271                           ;	PORTB A/D Enable bit
   272                           ;	PBADEN = 0x1, unprogrammed default
   273                           ;	Timer3 Clock Input MUX bit
   274                           ;	T3CMX = 0x1, unprogrammed default
   275                           ;	SDO Output MUX bit
   276                           ;	SDOMX = 0x1, unprogrammed default
   277                           ;	Master Clear Reset Pin Enable
   278                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   279  300005                     	org	3145733
   280  300005  D3                 	db	211
   281                           
   282                           ;Config register CONFIG4L @ 0x300006
   283                           ;	Stack Full/Underflow Reset
   284                           ;	STVREN = 0x1, unprogrammed default
   285                           ;	Single-Supply ICSP Enable bit
   286                           ;	LVP = OFF, Single-Supply ICSP disabled
   287                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   288                           ;	ICPRT = OFF, ICPORT disabled
   289                           ;	Extended Instruction Set Enable bit
   290                           ;	XINST = 0x0, unprogrammed default
   291                           ;	Background Debugger Enable bit
   292                           ;	DEBUG = 0x1, unprogrammed default
   293  300006                     	org	3145734
   294  300006  81                 	db	129
   295                           
   296                           ; Padding undefined space
   297  300007                     	org	3145735
   298  300007  FF                 	db	255
   299                           
   300                           ;Config register CONFIG5L @ 0x300008
   301                           ;	unspecified, using default values
   302                           ;	Block 0 Code Protect
   303                           ;	CP0 = 0x1, unprogrammed default
   304                           ;	Block 1 Code Protect
   305                           ;	CP1 = 0x1, unprogrammed default
   306                           ;	Block 2 Code Protect
   307                           ;	CP2 = 0x1, unprogrammed default
   308                           ;	Block 3 Code Protect
   309                           ;	CP3 = 0x1, unprogrammed default
   310  300008                     	org	3145736
   311  300008  0F                 	db	15
   312                           
   313                           ;Config register CONFIG5H @ 0x300009
   314                           ;	unspecified, using default values
   315                           ;	Boot Block Code Protect
   316                           ;	CPB = 0x1, unprogrammed default
   317                           ;	Data EEPROM Code Protect
   318                           ;	CPD = 0x1, unprogrammed default
   319  300009                     	org	3145737
   320  300009  C0                 	db	192
   321                           
   322                           ;Config register CONFIG6L @ 0x30000A
   323                           ;	unspecified, using default values
   324                           ;	Block 0 Write Protect
   325                           ;	WRT0 = 0x1, unprogrammed default
   326                           ;	Block 1 Write Protect
   327                           ;	WRT1 = 0x1, unprogrammed default
   328                           ;	Block 2 Write Protect
   329                           ;	WRT2 = 0x1, unprogrammed default
   330                           ;	Block 3 Write Protect
   331                           ;	WRT3 = 0x1, unprogrammed default
   332  30000A                     	org	3145738
   333  30000A  0F                 	db	15
   334                           
   335                           ;Config register CONFIG6H @ 0x30000B
   336                           ;	unspecified, using default values
   337                           ;	Configuration Registers Write Protect
   338                           ;	WRTC = 0x1, unprogrammed default
   339                           ;	Boot Block Write Protect
   340                           ;	WRTB = 0x1, unprogrammed default
   341                           ;	Data EEPROM Write Protect
   342                           ;	WRTD = 0x1, unprogrammed default
   343  30000B                     	org	3145739
   344  30000B  E0                 	db	224
   345                           
   346                           ;Config register CONFIG7L @ 0x30000C
   347                           ;	unspecified, using default values
   348                           ;	Block 0 Table Read Protect
   349                           ;	EBTR0 = 0x1, unprogrammed default
   350                           ;	Block 1 Table Read Protect
   351                           ;	EBTR1 = 0x1, unprogrammed default
   352                           ;	Block 2 Table Read Protect
   353                           ;	EBTR2 = 0x1, unprogrammed default
   354                           ;	Block 3 Table Read Protect
   355                           ;	EBTR3 = 0x1, unprogrammed default
   356  30000C                     	org	3145740
   357  30000C  0F                 	db	15
   358                           
   359                           ;Config register CONFIG7H @ 0x30000D
   360                           ;	unspecified, using default values
   361                           ;	Boot Block Table Read Protect
   362                           ;	EBTRB = 0x1, unprogrammed default
   363  30000D                     	org	3145741
   364  30000D  40                 	db	64
   365                           tosu	equ	0xFFF
   366                           tosh	equ	0xFFE
   367                           tosl	equ	0xFFD
   368                           stkptr	equ	0xFFC
   369                           pclatu	equ	0xFFB
   370                           pclath	equ	0xFFA
   371                           pcl	equ	0xFF9
   372                           tblptru	equ	0xFF8
   373                           tblptrh	equ	0xFF7
   374                           tblptrl	equ	0xFF6
   375                           tablat	equ	0xFF5
   376                           prodh	equ	0xFF4
   377                           prodl	equ	0xFF3
   378                           indf0	equ	0xFEF
   379                           postinc0	equ	0xFEE
   380                           postdec0	equ	0xFED
   381                           preinc0	equ	0xFEC
   382                           plusw0	equ	0xFEB
   383                           fsr0h	equ	0xFEA
   384                           fsr0l	equ	0xFE9
   385                           wreg	equ	0xFE8
   386                           indf1	equ	0xFE7
   387                           postinc1	equ	0xFE6
   388                           postdec1	equ	0xFE5
   389                           preinc1	equ	0xFE4
   390                           plusw1	equ	0xFE3
   391                           fsr1h	equ	0xFE2
   392                           fsr1l	equ	0xFE1
   393                           bsr	equ	0xFE0
   394                           indf2	equ	0xFDF
   395                           postinc2	equ	0xFDE
   396                           postdec2	equ	0xFDD
   397                           preinc2	equ	0xFDC
   398                           plusw2	equ	0xFDB
   399                           fsr2h	equ	0xFDA
   400                           fsr2l	equ	0xFD9
   401                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sat Sep 25 22:19:05 2021

                     u10 7FF8                       u11 7FF4                       u27 7FCC  
                     u37 7FDC                      l701 7FD6                      l703 7FE6  
                    l705 7FE8                      l693 7FB6                      l695 7FC0  
                    l697 7FC2                      l699 7FC6                      wreg 000FE8  
                   _LATA 000F89                     _main 7FB6                     start 0000  
           ___param_bank 000000             main@contador 0002                    ?_main 0001  
                  _TRISA 000F92                    status 000FD8          __initialization 7FB0  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ANSELA 000F5B                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FB0            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB0  
                __ramtop 0800                  __ptext0 7FB6     end_of_initialization 7FB0  
    start_initialization 7FB0                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004A                 isa$xinst 000000  
