--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ForwardBE_MUX.twx ForwardBE_MUX.ncd -o ForwardBE_MUX.twr
ForwardBE_MUX.pcf

Design file:              ForwardBE_MUX.ncd
Physical constraint file: ForwardBE_MUX.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ALUOutM<0>     |RD2_outE<0>    |    7.528|
ALUOutM<1>     |RD2_outE<1>    |    7.810|
ALUOutM<2>     |RD2_outE<2>    |    7.812|
ALUOutM<3>     |RD2_outE<3>    |    7.852|
ALUOutM<4>     |RD2_outE<4>    |    7.725|
ALUOutM<5>     |RD2_outE<5>    |    7.562|
ALUOutM<6>     |RD2_outE<6>    |    7.585|
ALUOutM<7>     |RD2_outE<7>    |    7.915|
ALUOutM<8>     |RD2_outE<8>    |    7.994|
ALUOutM<9>     |RD2_outE<9>    |    7.896|
ALUOutM<10>    |RD2_outE<10>   |    7.425|
ALUOutM<11>    |RD2_outE<11>   |    8.102|
ALUOutM<12>    |RD2_outE<12>   |    8.451|
ALUOutM<13>    |RD2_outE<13>   |    7.937|
ALUOutM<14>    |RD2_outE<14>   |    7.908|
ALUOutM<15>    |RD2_outE<15>   |    6.288|
ALUOutM<16>    |RD2_outE<16>   |    8.061|
ALUOutM<17>    |RD2_outE<17>   |    8.161|
ALUOutM<18>    |RD2_outE<18>   |    6.917|
ALUOutM<19>    |RD2_outE<19>   |    7.519|
ALUOutM<20>    |RD2_outE<20>   |    8.095|
ALUOutM<21>    |RD2_outE<21>   |    7.992|
ALUOutM<22>    |RD2_outE<22>   |    7.924|
ALUOutM<23>    |RD2_outE<23>   |    6.402|
ALUOutM<24>    |RD2_outE<24>   |    6.412|
ALUOutM<25>    |RD2_outE<25>   |    7.544|
ALUOutM<26>    |RD2_outE<26>   |    5.976|
ALUOutM<27>    |RD2_outE<27>   |    6.521|
ALUOutM<28>    |RD2_outE<28>   |    7.901|
ALUOutM<29>    |RD2_outE<29>   |    6.944|
ALUOutM<30>    |RD2_outE<30>   |    6.720|
ALUOutM<31>    |RD2_outE<31>   |    6.698|
ForwardBE<0>   |RD2_outE<0>    |   11.210|
ForwardBE<0>   |RD2_outE<1>    |   10.461|
ForwardBE<0>   |RD2_outE<2>    |   10.986|
ForwardBE<0>   |RD2_outE<3>    |   10.701|
ForwardBE<0>   |RD2_outE<4>    |   10.906|
ForwardBE<0>   |RD2_outE<5>    |   10.067|
ForwardBE<0>   |RD2_outE<6>    |    9.776|
ForwardBE<0>   |RD2_outE<7>    |    9.947|
ForwardBE<0>   |RD2_outE<8>    |    9.924|
ForwardBE<0>   |RD2_outE<9>    |   10.156|
ForwardBE<0>   |RD2_outE<10>   |    9.284|
ForwardBE<0>   |RD2_outE<11>   |    9.490|
ForwardBE<0>   |RD2_outE<12>   |    9.422|
ForwardBE<0>   |RD2_outE<13>   |    9.553|
ForwardBE<0>   |RD2_outE<14>   |    9.652|
ForwardBE<0>   |RD2_outE<15>   |   10.330|
ForwardBE<0>   |RD2_outE<16>   |   11.099|
ForwardBE<0>   |RD2_outE<17>   |    9.327|
ForwardBE<0>   |RD2_outE<18>   |   10.678|
ForwardBE<0>   |RD2_outE<19>   |    8.857|
ForwardBE<0>   |RD2_outE<20>   |    8.810|
ForwardBE<0>   |RD2_outE<21>   |    8.522|
ForwardBE<0>   |RD2_outE<22>   |    8.410|
ForwardBE<0>   |RD2_outE<23>   |    9.450|
ForwardBE<0>   |RD2_outE<24>   |    9.698|
ForwardBE<0>   |RD2_outE<25>   |    8.925|
ForwardBE<0>   |RD2_outE<26>   |    7.698|
ForwardBE<0>   |RD2_outE<27>   |    7.483|
ForwardBE<0>   |RD2_outE<28>   |    8.984|
ForwardBE<0>   |RD2_outE<29>   |    8.104|
ForwardBE<0>   |RD2_outE<30>   |    8.454|
ForwardBE<0>   |RD2_outE<31>   |    8.890|
ForwardBE<1>   |RD2_outE<0>    |    9.506|
ForwardBE<1>   |RD2_outE<1>    |    9.333|
ForwardBE<1>   |RD2_outE<2>    |   10.393|
ForwardBE<1>   |RD2_outE<3>    |    9.573|
ForwardBE<1>   |RD2_outE<4>    |    9.886|
ForwardBE<1>   |RD2_outE<5>    |    9.223|
ForwardBE<1>   |RD2_outE<6>    |    9.038|
ForwardBE<1>   |RD2_outE<7>    |    9.637|
ForwardBE<1>   |RD2_outE<8>    |    9.069|
ForwardBE<1>   |RD2_outE<9>    |    8.705|
ForwardBE<1>   |RD2_outE<10>   |    8.558|
ForwardBE<1>   |RD2_outE<11>   |    9.052|
ForwardBE<1>   |RD2_outE<12>   |    9.456|
ForwardBE<1>   |RD2_outE<13>   |    9.400|
ForwardBE<1>   |RD2_outE<14>   |   10.176|
ForwardBE<1>   |RD2_outE<15>   |    9.782|
ForwardBE<1>   |RD2_outE<16>   |   11.842|
ForwardBE<1>   |RD2_outE<17>   |   10.020|
ForwardBE<1>   |RD2_outE<18>   |   10.676|
ForwardBE<1>   |RD2_outE<19>   |    9.365|
ForwardBE<1>   |RD2_outE<20>   |    9.197|
ForwardBE<1>   |RD2_outE<21>   |    9.101|
ForwardBE<1>   |RD2_outE<22>   |    9.532|
ForwardBE<1>   |RD2_outE<23>   |   10.152|
ForwardBE<1>   |RD2_outE<24>   |   10.435|
ForwardBE<1>   |RD2_outE<25>   |    9.892|
ForwardBE<1>   |RD2_outE<26>   |    7.850|
ForwardBE<1>   |RD2_outE<27>   |    8.979|
ForwardBE<1>   |RD2_outE<28>   |    8.711|
ForwardBE<1>   |RD2_outE<29>   |    8.256|
ForwardBE<1>   |RD2_outE<30>   |    8.821|
ForwardBE<1>   |RD2_outE<31>   |    8.760|
RD2_out<0>     |RD2_outE<0>    |    9.173|
RD2_out<1>     |RD2_outE<1>    |    8.908|
RD2_out<2>     |RD2_outE<2>    |    9.332|
RD2_out<3>     |RD2_outE<3>    |    9.604|
RD2_out<4>     |RD2_outE<4>    |    9.387|
RD2_out<5>     |RD2_outE<5>    |    8.664|
RD2_out<6>     |RD2_outE<6>    |    8.846|
RD2_out<7>     |RD2_outE<7>    |    9.124|
RD2_out<8>     |RD2_outE<8>    |    9.230|
RD2_out<9>     |RD2_outE<9>    |    9.054|
RD2_out<10>    |RD2_outE<10>   |    8.459|
RD2_out<11>    |RD2_outE<11>   |    9.502|
RD2_out<12>    |RD2_outE<12>   |    9.145|
RD2_out<13>    |RD2_outE<13>   |    9.743|
RD2_out<14>    |RD2_outE<14>   |    8.896|
RD2_out<15>    |RD2_outE<15>   |    9.095|
RD2_out<16>    |RD2_outE<16>   |   10.253|
RD2_out<17>    |RD2_outE<17>   |    9.473|
RD2_out<18>    |RD2_outE<18>   |   10.034|
RD2_out<19>    |RD2_outE<19>   |    9.017|
RD2_out<20>    |RD2_outE<20>   |    9.425|
RD2_out<21>    |RD2_outE<21>   |    8.955|
RD2_out<22>    |RD2_outE<22>   |    8.681|
RD2_out<23>    |RD2_outE<23>   |    8.161|
RD2_out<24>    |RD2_outE<24>   |    8.486|
RD2_out<25>    |RD2_outE<25>   |    8.482|
RD2_out<26>    |RD2_outE<26>   |    7.373|
RD2_out<27>    |RD2_outE<27>   |    7.512|
RD2_out<28>    |RD2_outE<28>   |    8.433|
RD2_out<29>    |RD2_outE<29>   |    7.956|
RD2_out<30>    |RD2_outE<30>   |    8.047|
RD2_out<31>    |RD2_outE<31>   |    7.684|
ResultW<0>     |RD2_outE<0>    |    8.216|
ResultW<1>     |RD2_outE<1>    |    8.109|
ResultW<2>     |RD2_outE<2>    |    8.323|
ResultW<3>     |RD2_outE<3>    |    8.538|
ResultW<4>     |RD2_outE<4>    |    8.728|
ResultW<5>     |RD2_outE<5>    |    7.728|
ResultW<6>     |RD2_outE<6>    |    7.965|
ResultW<7>     |RD2_outE<7>    |    8.107|
ResultW<8>     |RD2_outE<8>    |    7.281|
ResultW<9>     |RD2_outE<9>    |    8.584|
ResultW<10>    |RD2_outE<10>   |    7.900|
ResultW<11>    |RD2_outE<11>   |    8.602|
ResultW<12>    |RD2_outE<12>   |    8.559|
ResultW<13>    |RD2_outE<13>   |    8.110|
ResultW<14>    |RD2_outE<14>   |    7.024|
ResultW<15>    |RD2_outE<15>   |    6.286|
ResultW<16>    |RD2_outE<16>   |    7.301|
ResultW<17>    |RD2_outE<17>   |    8.908|
ResultW<18>    |RD2_outE<18>   |    7.309|
ResultW<19>    |RD2_outE<19>   |    8.241|
ResultW<20>    |RD2_outE<20>   |    8.678|
ResultW<21>    |RD2_outE<21>   |    8.448|
ResultW<22>    |RD2_outE<22>   |    8.564|
ResultW<23>    |RD2_outE<23>   |    6.095|
ResultW<24>    |RD2_outE<24>   |    6.338|
ResultW<25>    |RD2_outE<25>   |    8.328|
ResultW<26>    |RD2_outE<26>   |    7.224|
ResultW<27>    |RD2_outE<27>   |    7.211|
ResultW<28>    |RD2_outE<28>   |    8.032|
ResultW<29>    |RD2_outE<29>   |    7.833|
ResultW<30>    |RD2_outE<30>   |    7.504|
ResultW<31>    |RD2_outE<31>   |    7.605|
---------------+---------------+---------+


Analysis completed Mon Jun 06 14:15:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



