# 1 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts"
# 9 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/renesas/r8a77995.dtsi" 1
# 9 "arch/arm64/boot/dts/renesas/r8a77995.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a77995-cpg-mssr.h" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/renesas-cpg-mssr.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a77995-cpg-mssr.h" 2
# 10 "arch/arm64/boot/dts/renesas/r8a77995.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/renesas/r8a77995.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a77995-sysc.h" 1
# 12 "arch/arm64/boot/dts/renesas/r8a77995.dtsi" 2

/ {
 compatible = "renesas,r8a77995";
 #address-cells = <2>;
 #size-cells = <2>;


 can_clk: can {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  a53_0: cpu@0 {
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   device_type = "cpu";
   power-domains = <&sysc 5>;
   next-level-cache = <&L2_CA53>;
   enable-method = "psci";
  };

  L2_CA53: cache-controller-1 {
   compatible = "cache";
   power-domains = <&sysc 21>;
   cache-unified;
   cache-level = <2>;
  };
 };

 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 pmu_a53 {
  compatible = "arm,cortex-a53-pmu";
  interrupts-extended = <&gic 0 84 4>;
 };

 psci {
  compatible = "arm,psci-1.0", "arm,psci-0.2";
  method = "smc";
 };

 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rwdt: watchdog@e6020000 {
   compatible = "renesas,r8a77995-wdt",
         "renesas,rcar-gen3-wdt";
   reg = <0 0xe6020000 0 0x0c>;
   clocks = <&cpg 1 402>;
   power-domains = <&sysc 32>;
   resets = <&cpg 402>;
   status = "disabled";
  };

  gpio0: gpio@e6050000 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6050000 0 0x50>;
   interrupts = <0 4 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 0 9>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 912>;
   power-domains = <&sysc 32>;
   resets = <&cpg 912>;
  };

  gpio1: gpio@e6051000 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6051000 0 0x50>;
   interrupts = <0 5 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 32 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 911>;
   power-domains = <&sysc 32>;
   resets = <&cpg 911>;
  };

  gpio2: gpio@e6052000 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6052000 0 0x50>;
   interrupts = <0 6 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 64 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 910>;
   power-domains = <&sysc 32>;
   resets = <&cpg 910>;
  };

  gpio3: gpio@e6053000 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6053000 0 0x50>;
   interrupts = <0 7 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 96 10>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 909>;
   power-domains = <&sysc 32>;
   resets = <&cpg 909>;
  };

  gpio4: gpio@e6054000 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6054000 0 0x50>;
   interrupts = <0 8 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 128 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 908>;
   power-domains = <&sysc 32>;
   resets = <&cpg 908>;
  };

  gpio5: gpio@e6055000 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6055000 0 0x50>;
   interrupts = <0 9 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 160 21>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 907>;
   power-domains = <&sysc 32>;
   resets = <&cpg 907>;
  };

  gpio6: gpio@e6055400 {
   compatible = "renesas,gpio-r8a77995",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6055400 0 0x50>;
   interrupts = <0 10 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 192 14>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 906>;
   power-domains = <&sysc 32>;
   resets = <&cpg 906>;
  };

  pfc: pin-controller@e6060000 {
   compatible = "renesas,pfc-r8a77995";
   reg = <0 0xe6060000 0 0x508>;
  };

  cpg: clock-controller@e6150000 {
   compatible = "renesas,r8a77995-cpg-mssr";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk>;
   clock-names = "extal";
   #clock-cells = <2>;
   #power-domain-cells = <0>;
   #reset-cells = <1>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a77995-rst";
   reg = <0 0xe6160000 0 0x0200>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a77995-sysc";
   reg = <0 0xe6180000 0 0x0400>;
   #power-domain-cells = <1>;
  };

  thermal: thermal@e6190000 {
   compatible = "renesas,thermal-r8a77995";
   reg = <0 0xe6190000 0 0x10>, <0 0xe6190100 0 0x38>;
   interrupts = <0 67 4>,
         <0 68 4>,
         <0 69 4>;
   clocks = <&cpg 1 522>;
   power-domains = <&sysc 32>;
   resets = <&cpg 522>;
   #thermal-sensor-cells = <0>;
  };

  intc_ex: interrupt-controller@e61c0000 {
   compatible = "renesas,intc-ex-r8a77995", "renesas,irqc";
   #interrupt-cells = <2>;
   interrupt-controller;
   reg = <0 0xe61c0000 0 0x200>;
   interrupts = <0 0 4
          0 1 4
          0 2 4
          0 3 4
          0 18 4
          0 161 4>;
   clocks = <&cpg 1 407>;
   power-domains = <&sysc 32>;
   resets = <&cpg 407>;
  };

  i2c0: i2c@e6500000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a77995",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe6500000 0 0x40>;
   interrupts = <0 287 4>;
   clocks = <&cpg 1 931>;
   power-domains = <&sysc 32>;
   resets = <&cpg 931>;
   dmas = <&dmac1 0x91>, <&dmac1 0x90>,
          <&dmac2 0x91>, <&dmac2 0x90>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c1: i2c@e6508000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a77995",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 288 4>;
   clocks = <&cpg 1 930>;
   power-domains = <&sysc 32>;
   resets = <&cpg 930>;
   dmas = <&dmac1 0x93>, <&dmac1 0x92>,
          <&dmac2 0x93>, <&dmac2 0x92>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c2: i2c@e6510000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a77995",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe6510000 0 0x40>;
   interrupts = <0 286 4>;
   clocks = <&cpg 1 929>;
   power-domains = <&sysc 32>;
   resets = <&cpg 929>;
   dmas = <&dmac1 0x95>, <&dmac1 0x94>,
          <&dmac2 0x95>, <&dmac2 0x94>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c3: i2c@e66d0000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a77995",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe66d0000 0 0x40>;
   interrupts = <0 290 4>;
   clocks = <&cpg 1 928>;
   power-domains = <&sysc 32>;
   resets = <&cpg 928>;
   dmas = <&dmac0 0x97>, <&dmac0 0x96>;
   dma-names = "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  hscif0: serial@e6540000 {
   compatible = "renesas,hscif-r8a77995",
         "renesas,rcar-gen3-hscif",
         "renesas,hscif";
   reg = <0 0xe6540000 0 0x60>;
   interrupts = <0 154 4>;
   clocks = <&cpg 1 520>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x31>, <&dmac1 0x30>,
          <&dmac2 0x31>, <&dmac2 0x30>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 520>;
   status = "disabled";
  };

  hscif3: serial@e66a0000 {
   compatible = "renesas,hscif-r8a77995",
         "renesas,rcar-gen3-hscif",
         "renesas,hscif";
   reg = <0 0xe66a0000 0 0x60>;
   interrupts = <0 145 4>;
   clocks = <&cpg 1 517>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x37>, <&dmac0 0x36>;
   dma-names = "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 517>;
   status = "disabled";
  };

  hsusb: usb@e6590000 {
   compatible = "renesas,usbhs-r8a77995",
         "renesas,rcar-gen3-usbhs";
   reg = <0 0xe6590000 0 0x200>;
   interrupts = <0 107 4>;
   clocks = <&cpg 1 704>, <&cpg 1 703>;
   dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
          <&usb_dmac1 0>, <&usb_dmac1 1>;
   dma-names = "ch0", "ch1", "ch2", "ch3";
   renesas,buswait = <11>;
   phys = <&usb2_phy0 3>;
   phy-names = "usb";
   power-domains = <&sysc 32>;
   resets = <&cpg 704>, <&cpg 703>;
   status = "disabled";
  };

  usb_dmac0: dma-controller@e65a0000 {
   compatible = "renesas,r8a77995-usb-dmac",
         "renesas,usb-dmac";
   reg = <0 0xe65a0000 0 0x100>;
   interrupts = <0 109 4
          0 109 4>;
   interrupt-names = "ch0", "ch1";
   clocks = <&cpg 1 330>;
   power-domains = <&sysc 32>;
   resets = <&cpg 330>;
   #dma-cells = <1>;
   dma-channels = <2>;
  };

  usb_dmac1: dma-controller@e65b0000 {
   compatible = "renesas,r8a77995-usb-dmac",
         "renesas,usb-dmac";
   reg = <0 0xe65b0000 0 0x100>;
   interrupts = <0 110 4
          0 110 4>;
   interrupt-names = "ch0", "ch1";
   clocks = <&cpg 1 331>;
   power-domains = <&sysc 32>;
   resets = <&cpg 331>;
   #dma-cells = <1>;
   dma-channels = <2>;
  };

  canfd: can@e66c0000 {
   compatible = "renesas,r8a77995-canfd",
         "renesas,rcar-gen3-canfd";
   reg = <0 0xe66c0000 0 0x8000>;
   interrupts = <0 29 4>,
       <0 30 4>;
   clocks = <&cpg 1 914>,
          <&cpg 0 34>,
          <&can_clk>;
   clock-names = "fck", "canfd", "can_clk";
   assigned-clocks = <&cpg 0 34>;
   assigned-clock-rates = <40000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 914>;
   status = "disabled";

   channel0 {
    status = "disabled";
   };

   channel1 {
    status = "disabled";
   };
  };

  dmac0: dma-controller@e6700000 {
   compatible = "renesas,dmac-r8a77995",
         "renesas,rcar-dmac";
   reg = <0 0xe6700000 0 0x10000>;
   interrupts = <0 199 4
          0 200 4
          0 201 4
          0 202 4
          0 203 4
          0 204 4
          0 205 4
          0 206 4
          0 207 4>;
   interrupt-names = "error",
     "ch0", "ch1", "ch2", "ch3",
     "ch4", "ch5", "ch6", "ch7";
   clocks = <&cpg 1 219>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 219>;
   #dma-cells = <1>;
   dma-channels = <8>;
   iommus = <&ipmmu_ds0 0>, <&ipmmu_ds0 1>,
          <&ipmmu_ds0 2>, <&ipmmu_ds0 3>,
          <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
          <&ipmmu_ds0 6>, <&ipmmu_ds0 7>;
  };

  dmac1: dma-controller@e7300000 {
   compatible = "renesas,dmac-r8a77995",
         "renesas,rcar-dmac";
   reg = <0 0xe7300000 0 0x10000>;
   interrupts = <0 220 4
          0 216 4
          0 217 4
          0 218 4
          0 219 4
          0 308 4
          0 309 4
          0 310 4
          0 311 4>;
   interrupt-names = "error",
     "ch0", "ch1", "ch2", "ch3",
     "ch4", "ch5", "ch6", "ch7";
   clocks = <&cpg 1 218>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 218>;
   #dma-cells = <1>;
   dma-channels = <8>;
   iommus = <&ipmmu_ds1 0>, <&ipmmu_ds1 1>,
          <&ipmmu_ds1 2>, <&ipmmu_ds1 3>,
          <&ipmmu_ds1 4>, <&ipmmu_ds1 5>,
          <&ipmmu_ds1 6>, <&ipmmu_ds1 7>;
  };

  dmac2: dma-controller@e7310000 {
   compatible = "renesas,dmac-r8a77995",
         "renesas,rcar-dmac";
   reg = <0 0xe7310000 0 0x10000>;
   interrupts = <0 416 4
          0 417 4
          0 418 4
          0 419 4
          0 420 4
          0 421 4
          0 422 4
          0 423 4
          0 424 4>;
   interrupt-names = "error",
     "ch0", "ch1", "ch2", "ch3",
     "ch4", "ch5", "ch6", "ch7";
   clocks = <&cpg 1 217>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 217>;
   #dma-cells = <1>;
   dma-channels = <8>;
   iommus = <&ipmmu_ds1 16>, <&ipmmu_ds1 17>,
          <&ipmmu_ds1 18>, <&ipmmu_ds1 19>,
          <&ipmmu_ds1 20>, <&ipmmu_ds1 21>,
          <&ipmmu_ds1 22>, <&ipmmu_ds1 23>;
  };

  ipmmu_ds0: mmu@e6740000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xe6740000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 0>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_ds1: mmu@e7740000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xe7740000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 1>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_hc: mmu@e6570000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xe6570000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 2>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_mm: mmu@e67b0000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xe67b0000 0 0x1000>;
   interrupts = <0 196 4>,
         <0 197 4>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_mp: mmu@ec670000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xec670000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 4>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_pv0: mmu@fd800000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xfd800000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 6>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_rt: mmu@ffc80000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xffc80000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 10>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_vc0: mmu@fe6b0000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xfe6b0000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 12>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_vi0: mmu@febd0000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xfebd0000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 14>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_vp0: mmu@fe990000 {
   compatible = "renesas,ipmmu-r8a77995";
   reg = <0 0xfe990000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 16>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  avb: ethernet@e6800000 {
   compatible = "renesas,etheravb-r8a77995",
         "renesas,etheravb-rcar-gen3";
   reg = <0 0xe6800000 0 0x800>;
   interrupts = <0 39 4>,
         <0 40 4>,
         <0 41 4>,
         <0 42 4>,
         <0 43 4>,
         <0 44 4>,
         <0 45 4>,
         <0 46 4>,
         <0 47 4>,
         <0 48 4>,
         <0 49 4>,
         <0 50 4>,
         <0 51 4>,
         <0 52 4>,
         <0 53 4>,
         <0 54 4>,
         <0 55 4>,
         <0 56 4>,
         <0 57 4>,
         <0 58 4>,
         <0 59 4>,
         <0 60 4>,
         <0 61 4>,
         <0 62 4>,
         <0 63 4>;
   interrupt-names = "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12", "ch13", "ch14", "ch15",
       "ch16", "ch17", "ch18", "ch19",
       "ch20", "ch21", "ch22", "ch23",
       "ch24";
   clocks = <&cpg 1 812>;
   power-domains = <&sysc 32>;
   resets = <&cpg 812>;
   phy-mode = "rgmii";
   iommus = <&ipmmu_ds0 16>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  can0: can@e6c30000 {
   compatible = "renesas,can-r8a77995",
         "renesas,rcar-gen3-can";
   reg = <0 0xe6c30000 0 0x1000>;
   interrupts = <0 186 4>;
   clocks = <&cpg 1 916>,
          <&cpg 0 34>,
          <&can_clk>;
   clock-names = "clkp1", "clkp2", "can_clk";
   assigned-clocks = <&cpg 0 34>;
   assigned-clock-rates = <40000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 916>;
   status = "disabled";
  };

  can1: can@e6c38000 {
   compatible = "renesas,can-r8a77995",
         "renesas,rcar-gen3-can";
   reg = <0 0xe6c38000 0 0x1000>;
   interrupts = <0 187 4>;
   clocks = <&cpg 1 915>,
          <&cpg 0 34>,
          <&can_clk>;
   clock-names = "clkp1", "clkp2", "can_clk";
   assigned-clocks = <&cpg 0 34>;
   assigned-clock-rates = <40000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 915>;
   status = "disabled";
  };

  pwm0: pwm@e6e30000 {
   compatible = "renesas,pwm-r8a77995", "renesas,pwm-rcar";
   reg = <0 0xe6e30000 0 0x8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm1: pwm@e6e31000 {
   compatible = "renesas,pwm-r8a77995", "renesas,pwm-rcar";
   reg = <0 0xe6e31000 0 0x8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm2: pwm@e6e32000 {
   compatible = "renesas,pwm-r8a77995", "renesas,pwm-rcar";
   reg = <0 0xe6e32000 0 0x8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm3: pwm@e6e33000 {
   compatible = "renesas,pwm-r8a77995", "renesas,pwm-rcar";
   reg = <0 0xe6e33000 0 0x8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a77995",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6e60000 0 64>;
   interrupts = <0 152 4>;
   clocks = <&cpg 1 207>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x51>, <&dmac1 0x50>,
          <&dmac2 0x51>, <&dmac2 0x50>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 207>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a77995",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6e68000 0 64>;
   interrupts = <0 153 4>;
   clocks = <&cpg 1 206>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x53>, <&dmac1 0x52>,
          <&dmac2 0x53>, <&dmac2 0x52>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 206>;
   status = "disabled";
  };

  scif2: serial@e6e88000 {
   compatible = "renesas,scif-r8a77995",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6e88000 0 64>;
   interrupts = <0 164 4>;
   clocks = <&cpg 1 310>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x13>, <&dmac1 0x12>,
          <&dmac2 0x13>, <&dmac2 0x12>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 310>;
   status = "disabled";
  };

  scif3: serial@e6c50000 {
   compatible = "renesas,scif-r8a77995",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6c50000 0 64>;
   interrupts = <0 23 4>;
   clocks = <&cpg 1 204>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x57>, <&dmac0 0x56>;
   dma-names = "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 204>;
   status = "disabled";
  };

  scif4: serial@e6c40000 {
   compatible = "renesas,scif-r8a77995",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6c40000 0 64>;
   interrupts = <0 16 4>;
   clocks = <&cpg 1 203>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x59>, <&dmac0 0x58>;
   dma-names = "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 203>;
   status = "disabled";
  };

  scif5: serial@e6f30000 {
   compatible = "renesas,scif-r8a77995",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6f30000 0 64>;
   interrupts = <0 17 4>;
   clocks = <&cpg 1 202>,
     <&cpg 0 16>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x5b>, <&dmac1 0x5a>,
          <&dmac2 0x5b>, <&dmac2 0x5a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 202>;
   status = "disabled";
  };

  msiof0: spi@e6e90000 {
   compatible = "renesas,msiof-r8a77995",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6e90000 0 0x64>;
   interrupts = <0 156 4>;
   clocks = <&cpg 1 211>;
   dmas = <&dmac1 0x41>, <&dmac1 0x40>,
          <&dmac2 0x41>, <&dmac2 0x40>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 211>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof1: spi@e6ea0000 {
   compatible = "renesas,msiof-r8a77995",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6ea0000 0 0x64>;
   interrupts = <0 157 4>;
   clocks = <&cpg 1 210>;
   dmas = <&dmac1 0x43>, <&dmac1 0x42>,
          <&dmac2 0x43>, <&dmac2 0x42>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 210>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof2: spi@e6c00000 {
   compatible = "renesas,msiof-r8a77995",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6c00000 0 0x64>;
   interrupts = <0 158 4>;
   clocks = <&cpg 1 209>;
   dmas = <&dmac0 0x45>, <&dmac0 0x44>;
   dma-names = "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 209>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof3: spi@e6c10000 {
   compatible = "renesas,msiof-r8a77995",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6c10000 0 0x64>;
   interrupts = <0 159 4>;
   clocks = <&cpg 1 208>;
   dmas = <&dmac0 0x47>, <&dmac0 0x46>;
   dma-names = "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 208>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  vin4: video@e6ef4000 {
   compatible = "renesas,vin-r8a77995";
   reg = <0 0xe6ef4000 0 0x1000>;
   interrupts = <0 174 4>;
   clocks = <&cpg 1 807>;
   power-domains = <&sysc 32>;
   resets = <&cpg 807>;
   renesas,id = <4>;
   status = "disabled";
  };

  ohci0: usb@ee080000 {
   compatible = "generic-ohci";
   reg = <0 0xee080000 0 0x100>;
   interrupts = <0 108 4>;
   clocks = <&cpg 1 703>, <&cpg 1 704>;
   phys = <&usb2_phy0 1>;
   phy-names = "usb";
   power-domains = <&sysc 32>;
   resets = <&cpg 703>, <&cpg 704>;
   status = "disabled";
  };

  ehci0: usb@ee080100 {
   compatible = "generic-ehci";
   reg = <0 0xee080100 0 0x100>;
   interrupts = <0 108 4>;
   clocks = <&cpg 1 703>, <&cpg 1 704>;
   phys = <&usb2_phy0 2>;
   phy-names = "usb";
   companion = <&ohci0>;
   power-domains = <&sysc 32>;
   resets = <&cpg 703>, <&cpg 704>;
   status = "disabled";
  };

  usb2_phy0: usb-phy@ee080200 {
   compatible = "renesas,usb2-phy-r8a77995",
         "renesas,rcar-gen3-usb2-phy";
   reg = <0 0xee080200 0 0x700>;
   interrupts = <0 108 4>;
   clocks = <&cpg 1 703>, <&cpg 1 704>;
   power-domains = <&sysc 32>;
   resets = <&cpg 703>, <&cpg 704>;
   #phy-cells = <1>;
   status = "disabled";
  };

  sdhi2: sd@ee140000 {
   compatible = "renesas,sdhi-r8a77995",
         "renesas,rcar-gen3-sdhi";
   reg = <0 0xee140000 0 0x2000>;
   interrupts = <0 167 4>;
   clocks = <&cpg 1 312>;
   max-frequency = <200000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 312>;
   status = "disabled";
  };

  gic: interrupt-controller@f1010000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0x0 0xf1010000 0 0x1000>,
         <0x0 0xf1020000 0 0x20000>,
         <0x0 0xf1040000 0 0x20000>,
         <0x0 0xf1060000 0 0x20000>;
   interrupts = <1 9
     ((((1 << (1)) - 1) << 8) | 4)>;
   clocks = <&cpg 1 408>;
   clock-names = "clk";
   power-domains = <&sysc 32>;
   resets = <&cpg 408>;
  };

  vspbs: vsp@fe960000 {
   compatible = "renesas,vsp2";
   reg = <0 0xfe960000 0 0x8000>;
   interrupts = <0 465 4>;
   clocks = <&cpg 1 627>;
   power-domains = <&sysc 32>;
   resets = <&cpg 627>;
   renesas,fcp = <&fcpvb0>;
  };

  vspd0: vsp@fea20000 {
   compatible = "renesas,vsp2";
   reg = <0 0xfea20000 0 0x5000>;
   interrupts = <0 466 4>;
   clocks = <&cpg 1 623>;
   power-domains = <&sysc 32>;
   resets = <&cpg 623>;
   renesas,fcp = <&fcpvd0>;
  };

  vspd1: vsp@fea28000 {
   compatible = "renesas,vsp2";
   reg = <0 0xfea28000 0 0x5000>;
   interrupts = <0 467 4>;
   clocks = <&cpg 1 622>;
   power-domains = <&sysc 32>;
   resets = <&cpg 622>;
   renesas,fcp = <&fcpvd1>;
  };

  fcpvb0: fcp@fe96f000 {
   compatible = "renesas,fcpv";
   reg = <0 0xfe96f000 0 0x200>;
   clocks = <&cpg 1 607>;
   power-domains = <&sysc 32>;
   resets = <&cpg 607>;
   iommus = <&ipmmu_vp0 5>;
  };

  fcpvd0: fcp@fea27000 {
   compatible = "renesas,fcpv";
   reg = <0 0xfea27000 0 0x200>;
   clocks = <&cpg 1 603>;
   power-domains = <&sysc 32>;
   resets = <&cpg 603>;
   iommus = <&ipmmu_vi0 8>;
  };

  fcpvd1: fcp@fea2f000 {
   compatible = "renesas,fcpv";
   reg = <0 0xfea2f000 0 0x200>;
   clocks = <&cpg 1 602>;
   power-domains = <&sysc 32>;
   resets = <&cpg 602>;
   iommus = <&ipmmu_vi0 9>;
  };

  du: display@feb00000 {
   compatible = "renesas,du-r8a77995";
   reg = <0 0xfeb00000 0 0x40000>;
   interrupts = <0 256 4>,
         <0 268 4>;
   clocks = <&cpg 1 724>,
     <&cpg 1 723>;
   clock-names = "du.0", "du.1";
   resets = <&cpg 724>;
   reset-names = "du.0";
   vsps = <&vspd0 0>, <&vspd1 0>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     du_out_rgb: endpoint {
     };
    };

    port@1 {
     reg = <1>;
     du_out_lvds0: endpoint {
      remote-endpoint = <&lvds0_in>;
     };
    };

    port@2 {
     reg = <2>;
     du_out_lvds1: endpoint {
      remote-endpoint = <&lvds1_in>;
     };
    };
   };
  };

  lvds0: lvds-encoder@feb90000 {
   compatible = "renesas,r8a77995-lvds";
   reg = <0 0xfeb90000 0 0x20>;
   clocks = <&cpg 1 727>;
   power-domains = <&sysc 32>;
   resets = <&cpg 727>;
   status = "disabled";

   renesas,companion = <&lvds1>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     lvds0_in: endpoint {
      remote-endpoint = <&du_out_lvds0>;
     };
    };

    port@1 {
     reg = <1>;
     lvds0_out: endpoint {
     };
    };
   };
  };

  lvds1: lvds-encoder@feb90100 {
   compatible = "renesas,r8a77995-lvds";
   reg = <0 0xfeb90100 0 0x20>;
   clocks = <&cpg 1 727>;
   power-domains = <&sysc 32>;
   resets = <&cpg 726>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     lvds1_in: endpoint {
      remote-endpoint = <&du_out_lvds1>;
     };
    };

    port@1 {
     reg = <1>;
     lvds1_out: endpoint {
     };
    };
   };
  };

  prr: chipid@fff00044 {
   compatible = "renesas,prr";
   reg = <0 0xfff00044 0 4>;
  };
 };

 thermal-zones {
  cpu_thermal: cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&thermal>;

   cooling-maps {
   };

   trips {
    cpu-crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts-extended = <&gic 1 13 ((((1 << (1)) - 1) << 8) | 8)>,
          <&gic 1 14 ((((1 << (1)) - 1) << 8) | 8)>,
          <&gic 1 11 ((((1 << (1)) - 1) << 8) | 8)>,
          <&gic 1 10 ((((1 << (1)) - 1) << 8) | 8)>;
 };
};
# 11 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts" 2

/ {
 model = "Renesas Draak board based on r8a77995";
 compatible = "renesas,draak", "renesas,r8a77995";

 aliases {
  serial0 = &scif2;
  ethernet0 = &avb;
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm1 0 50000>;

  brightness-levels = <512 511 505 494 473 440 392 327 241 133 0>;
  default-brightness-level = <10>;

  power-supply = <&reg_12p0v>;
  enable-gpios = <&gpio4 0 0>;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
  stdout-path = "serial0:115200n8";
 };

 composite-in {
  compatible = "composite-video-connector";

  port {
   composite_con_in: endpoint {
    remote-endpoint = <&adv7180_in>;
   };
  };
 };

 hdmi-in {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con_in: endpoint {
    remote-endpoint = <&adv7612_in>;
   };
  };
 };

 hdmi-out {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con_out: endpoint {
    remote-endpoint = <&adv7511_out>;
   };
  };
 };

 lvds-decoder {
  compatible = "thine,thc63lvd1024";
  vcc-supply = <&reg_3p3v>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    thc63lvd1024_in: endpoint {
     remote-endpoint = <&lvds0_out>;
    };
   };

   port@2 {
    reg = <2>;
    thc63lvd1024_out: endpoint {
     remote-endpoint = <&adv7511_in>;
    };
   };
  };
 };

 memory@48000000 {
  device_type = "memory";

  reg = <0x0 0x48000000 0x0 0x18000000>;
 };

 reg_1p8v: regulator-1p8v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-1.8V";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-boot-on;
  regulator-always-on;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 reg_12p0v: regulator-12p0v {
  compatible = "regulator-fixed";
  regulator-name = "D12.0V";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-boot-on;
  regulator-always-on;
 };

 vga {
  compatible = "vga-connector";

  port {
   vga_in: endpoint {
    remote-endpoint = <&adv7123_out>;
   };
  };
 };

 vga-encoder {
  compatible = "adi,adv7123";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7123_in: endpoint {
     remote-endpoint = <&du_out_rgb>;
    };
   };
   port@1 {
    reg = <1>;
    adv7123_out: endpoint {
     remote-endpoint = <&vga_in>;
    };
   };
  };
 };

 x12_clk: x12 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <74250000>;
 };
};

&avb {
 pinctrl-0 = <&avb0_pins>;
 pinctrl-names = "default";
 renesas,no-ether-link;
 phy-handle = <&phy0>;
 status = "okay";

 phy0: ethernet-phy@0 {
  rxc-skew-ps = <1500>;
  reg = <0>;
  interrupt-parent = <&gpio5>;
  interrupts = <19 8>;







  max-speed = <100>;
 };
};

&can0 {
 pinctrl-0 = <&can0_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&can1 {
 pinctrl-0 = <&can1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&du {
 pinctrl-0 = <&du_pins>;
 pinctrl-names = "default";
 status = "okay";

 clocks = <&cpg 1 724>,
   <&cpg 1 723>,
   <&x12_clk>;
 clock-names = "du.0", "du.1", "dclkin.0";

 ports {
  port@0 {
   endpoint {
    remote-endpoint = <&adv7123_in>;
   };
  };
 };
};

&ehci0 {
 dr_mode = "host";
 status = "okay";
};

&extal_clk {
 clock-frequency = <48000000>;
};

&hsusb {
 dr_mode = "host";
 status = "okay";
};

&i2c0 {
 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";
 status = "okay";

 composite-in@20 {
  compatible = "adi,adv7180cp";
  reg = <0x20>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7180_in: endpoint {
     remote-endpoint = <&composite_con_in>;
    };
   };

   port@3 {
    reg = <3>;
# 265 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts"
    adv7180_out: endpoint {
     remote-endpoint = <&vin4_in>;
    };
   };
  };

 };

 hdmi-encoder@39 {
  compatible = "adi,adv7511w";
  reg = <0x39>, <0x3f>, <0x38>, <0x3c>;
  reg-names = "main", "edid", "packet", "cec";
  interrupt-parent = <&gpio1>;
  interrupts = <28 8>;

  adi,input-depth = <8>;
  adi,input-colorspace = "rgb";
  adi,input-clock = "1x";
  adi,input-style = <1>;
  adi,input-justification = "evenly";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7511_in: endpoint {
     remote-endpoint = <&thc63lvd1024_out>;
    };
   };

   port@1 {
    reg = <1>;
    adv7511_out: endpoint {
     remote-endpoint = <&hdmi_con_out>;
    };
   };
  };
 };

 hdmi-decoder@4c {
  compatible = "adi,adv7612";
  reg = <0x4c>;
  default-input = <0>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    adv7612_in: endpoint {
     remote-endpoint = <&hdmi_con_in>;
    };
   };

   port@2 {
    reg = <2>;
# 334 "arch/arm64/boot/dts/renesas/r8a77995-draak.dts"
    adv7612_out: endpoint {
     pclk-sample = <0>;
     hsync-active = <0>;
     vsync-active = <0>;
    };
   };
  };
 };

 eeprom@50 {
  compatible = "rohm,br24t01", "atmel,24c01";
  reg = <0x50>;
  pagesize = <8>;
 };
};

&i2c1 {
 pinctrl-0 = <&i2c1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&lvds0 {
 status = "okay";

 clocks = <&cpg 1 727>,
   <&x12_clk>,
   <&extal_clk>;
 clock-names = "fck", "dclkin.0", "extal";

 ports {
  port@1 {
   lvds0_out: endpoint {
    remote-endpoint = <&thc63lvd1024_in>;
   };
  };
 };
};

&lvds1 {





 status = "okay";

 clocks = <&cpg 1 727>,
   <&x12_clk>,
   <&extal_clk>;
 clock-names = "fck", "dclkin.0", "extal";
};

&ohci0 {
 dr_mode = "host";
 status = "okay";
};

&pfc {
 avb0_pins: avb {
  mux {
   groups = "avb0_link", "avb0_mdio", "avb0_mii";
   function = "avb0";
  };
 };

 can0_pins: can0 {
  groups = "can0_data_a";
  function = "can0";
 };

 can1_pins: can1 {
  groups = "can1_data_a";
  function = "can1";
 };

 du_pins: du {
  groups = "du_rgb888", "du_sync", "du_disp", "du_clk_out_0";
  function = "du";
 };

 i2c0_pins: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 i2c1_pins: i2c1 {
  groups = "i2c1";
  function = "i2c1";
 };

 pwm0_pins: pwm0 {
  groups = "pwm0_c";
  function = "pwm0";
 };

 pwm1_pins: pwm1 {
  groups = "pwm1_c";
  function = "pwm1";
 };

 scif2_pins: scif2 {
  groups = "scif2_data";
  function = "scif2";
 };

 sdhi2_pins: sd2 {
  groups = "mmc_data8", "mmc_ctrl";
  function = "mmc";
  power-source = <1800>;
 };

 sdhi2_pins_uhs: sd2_uhs {
  groups = "mmc_data8", "mmc_ctrl";
  function = "mmc";
  power-source = <1800>;
 };

 usb0_pins: usb0 {
  groups = "usb0";
  function = "usb0";
 };

 vin4_pins_cvbs: vin4 {
  groups = "vin4_data8", "vin4_sync", "vin4_clk";
  function = "vin4";
 };
};

&pwm0 {
 pinctrl-0 = <&pwm0_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&pwm1 {
 pinctrl-0 = <&pwm1_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&rwdt {
 timeout-sec = <60>;
 status = "okay";
};

&scif2 {
 pinctrl-0 = <&scif2_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&sdhi2 {

 pinctrl-0 = <&sdhi2_pins>;
 pinctrl-1 = <&sdhi2_pins_uhs>;
 pinctrl-names = "default", "state_uhs";

 vmmc-supply = <&reg_3p3v>;
 vqmmc-supply = <&reg_1p8v>;
 bus-width = <8>;
 mmc-hs200-1_8v;
 non-removable;
 status = "okay";
};

&usb2_phy0 {
 pinctrl-0 = <&usb0_pins>;
 pinctrl-names = "default";

 renesas,no-otg-pins;
 status = "okay";
};

&vin4 {
 pinctrl-0 = <&vin4_pins_cvbs>;
 pinctrl-names = "default";

 status = "okay";

 ports {
  port {
   vin4_in: endpoint {
    remote-endpoint = <&adv7180_out>;
   };
  };
 };
};
