vendor_name = ModelSim
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/db/RISC_Processor.cbx.xml
design_name = RISC_CPU
instance = comp, \out_port[0]~output\, out_port[0]~output, RISC_CPU, 1
instance = comp, \out_port[1]~output\, out_port[1]~output, RISC_CPU, 1
instance = comp, \out_port[2]~output\, out_port[2]~output, RISC_CPU, 1
instance = comp, \out_port[3]~output\, out_port[3]~output, RISC_CPU, 1
instance = comp, \out_port[4]~output\, out_port[4]~output, RISC_CPU, 1
instance = comp, \out_port[5]~output\, out_port[5]~output, RISC_CPU, 1
instance = comp, \out_port[6]~output\, out_port[6]~output, RISC_CPU, 1
instance = comp, \out_port[7]~output\, out_port[7]~output, RISC_CPU, 1
instance = comp, \out_port[8]~output\, out_port[8]~output, RISC_CPU, 1
instance = comp, \out_port[9]~output\, out_port[9]~output, RISC_CPU, 1
instance = comp, \out_port[10]~output\, out_port[10]~output, RISC_CPU, 1
instance = comp, \out_port[11]~output\, out_port[11]~output, RISC_CPU, 1
instance = comp, \out_port[12]~output\, out_port[12]~output, RISC_CPU, 1
instance = comp, \out_port[13]~output\, out_port[13]~output, RISC_CPU, 1
instance = comp, \out_port[14]~output\, out_port[14]~output, RISC_CPU, 1
instance = comp, \out_port[15]~output\, out_port[15]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[0]~output\, INPUT_PORT_VALUE[0]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[1]~output\, INPUT_PORT_VALUE[1]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[2]~output\, INPUT_PORT_VALUE[2]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[3]~output\, INPUT_PORT_VALUE[3]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[4]~output\, INPUT_PORT_VALUE[4]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[5]~output\, INPUT_PORT_VALUE[5]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[6]~output\, INPUT_PORT_VALUE[6]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[7]~output\, INPUT_PORT_VALUE[7]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[8]~output\, INPUT_PORT_VALUE[8]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[9]~output\, INPUT_PORT_VALUE[9]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[10]~output\, INPUT_PORT_VALUE[10]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[11]~output\, INPUT_PORT_VALUE[11]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[12]~output\, INPUT_PORT_VALUE[12]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[13]~output\, INPUT_PORT_VALUE[13]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[14]~output\, INPUT_PORT_VALUE[14]~output, RISC_CPU, 1
instance = comp, \INPUT_PORT_VALUE[15]~output\, INPUT_PORT_VALUE[15]~output, RISC_CPU, 1
instance = comp, \clk~input\, clk~input, RISC_CPU, 1
instance = comp, \reset~input\, reset~input, RISC_CPU, 1
instance = comp, \interrupt~input\, interrupt~input, RISC_CPU, 1
instance = comp, \in_port[0]~input\, in_port[0]~input, RISC_CPU, 1
instance = comp, \in_port[1]~input\, in_port[1]~input, RISC_CPU, 1
instance = comp, \in_port[2]~input\, in_port[2]~input, RISC_CPU, 1
instance = comp, \in_port[3]~input\, in_port[3]~input, RISC_CPU, 1
instance = comp, \in_port[4]~input\, in_port[4]~input, RISC_CPU, 1
instance = comp, \in_port[5]~input\, in_port[5]~input, RISC_CPU, 1
instance = comp, \in_port[6]~input\, in_port[6]~input, RISC_CPU, 1
instance = comp, \in_port[7]~input\, in_port[7]~input, RISC_CPU, 1
instance = comp, \in_port[8]~input\, in_port[8]~input, RISC_CPU, 1
instance = comp, \in_port[9]~input\, in_port[9]~input, RISC_CPU, 1
instance = comp, \in_port[10]~input\, in_port[10]~input, RISC_CPU, 1
instance = comp, \in_port[11]~input\, in_port[11]~input, RISC_CPU, 1
instance = comp, \in_port[12]~input\, in_port[12]~input, RISC_CPU, 1
instance = comp, \in_port[13]~input\, in_port[13]~input, RISC_CPU, 1
instance = comp, \in_port[14]~input\, in_port[14]~input, RISC_CPU, 1
instance = comp, \in_port[15]~input\, in_port[15]~input, RISC_CPU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, RISC_CPU, 1
