/**
 * Microchip KSZ9897 SPI driver
 *
 * Copyright (c) 2015-2023 Microchip Technology Inc.
 * Copyright (c) 2013-2015 Micrel, Inc.
 *
 * Copyright 2009 Simtec Electronics
 *	http://www.simtec.co.uk/
 *	Ben Dooks <ben@simtec.co.uk>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#if 0
#define DEBUG
#define DBG
#define DEBUG_MSG
#if 0
#define DEBUG_PHY
#define DBG_LINK
#endif
#endif

#ifndef CONFIG_KSZ_SWITCH_EMBEDDED
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/of_net.h>
#include <linux/of_mdio.h>
#include <linux/phy.h>
#include <linux/phylink.h>
#include <linux/platform_device.h>
#include <linux/sched.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/ethtool.h>
#include <linux/cache.h>
#include <linux/crc32.h>
#include <linux/if_vlan.h>
#include <linux/ip.h>
#include <net/ip.h>
#include <net/ipv6.h>
#endif

/* -------------------------------------------------------------------------- */

#include <linux/net_tstamp.h>
#include <linux/spi/spi.h>
#include <linux/debugfs.h>
#include <linux/seq_file.h>

#undef MAX_REQUEST_SIZE
#define MAX_REQUEST_SIZE		80

#include "ksz_cfg_9897.h"


#ifdef CONFIG_KSZ_DLR
/* Have ACL to handle beacon timeout. */
#define CONFIG_HAVE_ACL_HW

/* Have DLR to transmit beacons. */
#define CONFIG_HAVE_DLR_HW
#endif

#ifdef CONFIG_KSZ_HSR
#define CONFIG_HAVE_HSR_HW
#endif

#if 0
#define USE_MII_PHY
#endif
#if 0
#define USE_RGMII_PHY
#endif
#if 0
#define USE_MII_MODE
#endif
#if 0
#define USE_GMII_MODE
#endif
#if 0
#define USE_RMII_MODE
#endif
#if 0
#define USE_RGMII_MODE
#endif
#if 0
#define USE_GMII_100_MODE
#endif
#if 0
#define USE_10_MBIT_MODE
#ifndef USE_GMII_100_MODE
#define USE_GMII_100_MODE
#endif
#endif
#if 0
#define USE_HALF_DUPLEX
#endif

#define KS9897MLI_DEV0			"ksz9897"

#define SW_DRV_RELDATE			"Apr 23, 2023"
#define SW_DRV_VERSION			"1.2.7"

/* -------------------------------------------------------------------------- */

#define HW_R(ks, reg)		spi_rdreg8(ks, reg)
#define HW_W(ks, reg, val)	spi_wrreg8(ks, reg, val)
#define HW_R8(ks, reg)		spi_rdreg8(ks, reg)
#define HW_W8(ks, reg, val)	spi_wrreg8(ks, reg, val)
#define HW_R16(ks, reg)		spi_rdreg16(ks, reg)
#define HW_W16(ks, reg, val)	spi_wrreg16(ks, reg, val)
#define HW_R24(ks, reg)		spi_rdreg24(ks, reg)
#define HW_W24(ks, reg, val)	spi_wrreg24(ks, reg, val)
#define HW_R32(ks, reg)		spi_rdreg32(ks, reg)
#define HW_W32(ks, reg, val)	spi_wrreg32(ks, reg, val)

#include "ksz_spi_net.h"

/* -------------------------------------------------------------------------- */

/* SPI frame opcodes */
#define KS_SPIOP_RD			3
#define KS_SPIOP_WR			2

#define SPI_ADDR_S			24
#define SPI_ADDR_M			((1 << SPI_ADDR_S) - 1)
#define SPI_TURNAROUND_S		5

#define SPI_CMD_LEN			4

/*
 * SPI register read/write calls.
 *
 * All these calls issue SPI transactions to access the chip's registers. They
 * all require that the necessary lock is held to prevent accesses when the
 * chip is busy transfering packet data (RX/TX FIFO accesses).
 */

/**
 * spi_wrreg - issue write register command
 * @priv:	The switch device structure.
 * @addr:	The register address.
 * @txb:	The data buffer to write.
 * @txl:	The length of data.
 *
 * This is the low level write call that issues the necessary spi message(s)
 * to write data to the register specified in @addr.
 */
static void spi_wrreg(struct sw_priv *priv, u32 addr, void *txb, size_t txl)
{
	struct spi_hw_priv *hw_priv = priv->hw_dev;
	struct spi_device *spi = hw_priv->spidev;
	u32 *txc = (u32 *) hw_priv->txd;
	struct spi_transfer *xfer;
	struct spi_message *msg;
	u8 *tx;
	int ret;
	struct ksz_sw *sw = &priv->sw;

	if (!(sw->features & NEW_CAP)) {
		u32 len = (addr & 3) + txl;

		if (len >= 4 && (len & 3))
			pr_alert("W may not be correct: %x %x\n", addr, txl);
	}
#ifdef DEBUG
	if (!mutex_is_locked(&priv->lock))
		pr_alert("W not locked: %04x\n", addr);
#endif
	*txc = addr & SPI_ADDR_M;
	*txc |= KS_SPIOP_WR << SPI_ADDR_S;
	*txc <<= SPI_TURNAROUND_S;
	*txc = cpu_to_be32(*txc);

	/* Own transmit buffer is being used. */
	if (txb == hw_priv->txd) {
		xfer = &hw_priv->spi_xfer1;
		msg = &hw_priv->spi_msg1;

		xfer->tx_buf = hw_priv->txd;
		xfer->rx_buf = NULL;
		xfer->len = txl + SPI_CMD_LEN;
		tx = &hw_priv->txd[SPI_CMD_LEN];
	} else {
		xfer = hw_priv->spi_xfer2;
		msg = &hw_priv->spi_msg2;

		xfer->tx_buf = hw_priv->txd;
		xfer->rx_buf = NULL;
		xfer->len = SPI_CMD_LEN;

		xfer++;
		xfer->tx_buf = txb;
		xfer->rx_buf = NULL;
		xfer->len = txl;
		tx = txb;
	}

	ret = spi_sync(spi, msg);
	if (ret < 0)
		pr_alert("spi_sync() failed: %x %u\n", addr, txl);
}

static void spi_wrreg_size(struct sw_priv *priv, u32 reg, u32 val, size_t size)
{
	struct spi_hw_priv *hw_priv = priv->hw_dev;
	u8 *txb = hw_priv->txd;
	int i = SPI_CMD_LEN;
	size_t cnt = size;

	do {
		txb[i++] = (u8)(val >> (8 * (cnt - 1)));
		cnt--;
	} while (cnt);
	spi_wrreg(priv, reg, txb, size);
}

/**
 * spi_wrreg32 - write 32bit register value to chip
 * @priv:	The switch device structure.
 * @reg:	The register address.
 * @val:	The value to write.
 *
 * Issue a write to put the value @val into the register specified in @reg.
 */
static void spi_wrreg32(struct sw_priv *priv, u32 reg, u32 val)
{
	spi_wrreg_size(priv, reg, val, 4);
}

/**
 * spi_wrreg24 - write 24bit register value to chip
 * @priv:	The switch device structure.
 * @reg:	The register address.
 * @val:	The value to write.
 *
 * Issue a write to put the value @val into the register specified in @reg.
 */
static void spi_wrreg24(struct sw_priv *priv, u32 reg, u32 val)
{
	spi_wrreg_size(priv, reg, val, 3);
}

/**
 * spi_wrreg16 - write 16bit register value to chip
 * @priv:	The switch device structure.
 * @reg:	The register address.
 * @val:	The value to write.
 *
 * Issue a write to put the value @val into the register specified in @reg.
 */
static void spi_wrreg16(struct sw_priv *priv, u32 reg, u32 val)
{
	spi_wrreg_size(priv, reg, val, 2);
}

/**
 * spi_wrreg8 - write 8bit register value to chip
 * @priv:	The switch device structure.
 * @reg:	The register address.
 * @val:	The value to write.
 *
 * Issue a write to put the value @val into the register specified in @reg.
 */
static void spi_wrreg8(struct sw_priv *priv, u32 reg, u32 val)
{
	spi_wrreg_size(priv, reg, val, 1);
}

/**
 * ksz_rx_1msg - select whether to use one or two messages for spi read
 * @hw_priv:	The hardware device structure.
 *
 * Return whether to generate a single message with a tx and rx buffer
 * supplied to spi_sync(), or alternatively send the tx and rx buffers
 * as separate messages.
 *
 * Depending on the hardware in use, a single message may be more efficient
 * on interrupts or work done by the driver.
 *
 * This currently always returns false until we add some per-device data passed
 * from the platform code to specify which mode is better.
 */
static inline bool ksz_rx_1msg(struct spi_hw_priv *hw_priv)
{
	return hw_priv->rx_1msg;
}

/**
 * spi_rdreg - issue read register command and return the data
 * @priv:	The switch device structure.
 * @addr:	The register address.
 * @rxb:	The RX buffer to return the result into.
 * @rxl:	The length of data expected.
 *
 * This is the low level read call that issues the necessary spi message(s)
 * to read data from the register specified in @addr.
 */
static void spi_rdreg(struct sw_priv *priv, u32 addr, void *rxb, void **rx,
		      size_t rxl)
{
	struct spi_hw_priv *hw_priv = priv->hw_dev;
	struct spi_device *spi = hw_priv->spidev;
	u32 *txc = (u32 *) hw_priv->txd;
	struct spi_transfer *xfer;
	struct spi_message *msg;
	int ret;

#ifdef DEBUG
	if (!mutex_is_locked(&priv->lock))
		pr_alert("R not locked: %04x\n", addr);
#endif
	*txc = addr & SPI_ADDR_M;
	*txc |= KS_SPIOP_RD << SPI_ADDR_S;
	*txc <<= SPI_TURNAROUND_S;
	*txc = cpu_to_be32(*txc);

	if (rx)
		*rx = rxb;
	if (ksz_rx_1msg(hw_priv)) {
		msg = &hw_priv->spi_msg1;
		xfer = &hw_priv->spi_xfer1;

		xfer->tx_buf = hw_priv->txd;
		xfer->rx_buf = hw_priv->rxd;
		xfer->len = rxl + SPI_CMD_LEN;
		++txc;
		memset(txc, 0, rxl);
		if (rx && rxb == hw_priv->rxd)
			*rx = (u8 *) rxb + SPI_CMD_LEN;
#if defined(CONFIG_SPI_PEGASUS) || defined(CONFIG_SPI_PEGASUS_MODULE)
		/*
		 * A hack to tell KSZ8692 SPI host controller the read command.
		 */
		memcpy(hw_priv->rxd, hw_priv->txd, SPI_CMD_LEN + 1);
		hw_priv->rxd[SPI_CMD_LEN] ^= 0xff;
#endif
	} else {
		msg = &hw_priv->spi_msg2;
		xfer = hw_priv->spi_xfer2;

		xfer->tx_buf = hw_priv->txd;
		xfer->rx_buf = NULL;
		xfer->len = SPI_CMD_LEN;

		xfer++;
		xfer->tx_buf = NULL;
		xfer->rx_buf = rxb;
		xfer->len = rxl;
	}

	ret = spi_sync(spi, msg);
	if (ret < 0)
		pr_alert("read: spi_sync() failed: %x %u\n", addr, rxl);
	else if (ksz_rx_1msg(hw_priv) && rxb != hw_priv->rxd)
		memcpy(rxb, hw_priv->rxd + SPI_CMD_LEN, rxl);
}

static void *spi_rdreg_size(struct sw_priv *priv, u32 reg, size_t size)
{
	struct spi_hw_priv *hw_priv = priv->hw_dev;
	void *r;

	spi_rdreg(priv, reg, hw_priv->rxd, &r, size);
	return r;
}

/**
 * spi_rdreg8 - read 8 bit register from device
 * @priv:	The switch device structure.
 * @reg:	The register address.
 *
 * Read a 8bit register from the chip, returning the result.
 */
static u8 spi_rdreg8(struct sw_priv *priv, u32 reg)
{
	u8 *rx;

	rx = spi_rdreg_size(priv, reg, 1);
	return rx[0];
}

/**
 * spi_rdreg16 - read 16 bit register from device
 * @priv:	The switch device structure.
 * @reg:	The register address.
 *
 * Read a 16bit register from the chip, returning the result.
 */
static u16 spi_rdreg16(struct sw_priv *priv, u32 reg)
{
	u16 *rx;

	rx = spi_rdreg_size(priv, reg, 2);
	return be16_to_cpu(*rx);
}

/**
 * spi_rdreg24 - read 24 bit register from device
 * @priv:	The switch device structure.
 * @reg:	The register address.
 *
 * Read a 24bit register from the chip.
 */
static u32 spi_rdreg24(struct sw_priv *priv, u32 reg)
{
	u32 *rx;

	rx = spi_rdreg_size(priv, reg, 3);
	return be32_to_cpu(*rx) >> 8;
}

/**
 * spi_rdreg32 - read 32 bit register from device
 * @priv:	The switch device structure.
 * @reg:	The register address.
 *
 * Read a 32bit register from the chip.
 */
static u32 spi_rdreg32(struct sw_priv *priv, u32 reg)
{
	u32 *rx;

	rx = spi_rdreg_size(priv, reg, 4);
	return be32_to_cpu(*rx);
}

/* -------------------------------------------------------------------------- */

#define USE_SHOW_HELP
#include "ksz_common.c"

/* For ksz_request used by PTP or MRP driver. */
#include "ksz_req.c"

/* -------------------------------------------------------------------------- */

#define MIB_READ_INTERVAL		(HZ / 2)

static void sw_lock(struct ksz_sw *sw)
{
	const struct ksz_sw_reg_ops *reg_ops = sw->reg;

	mutex_lock(sw->reglock);
	if (sw->reg != reg_ops) {
		mutex_unlock(sw->reglock);
		sw->reg->lock(sw);
	}
}  /* sw_lock */

static void sw_unlock(struct ksz_sw *sw)
{
	mutex_unlock(sw->reglock);
}  /* sw_unlock */

static void sw_r(struct ksz_sw *sw, unsigned reg, void *buf, size_t cnt)
{
	if (cnt + SPI_CMD_LEN > 128)
		cnt = 128 - SPI_CMD_LEN;
	spi_rdreg(sw->dev, reg, buf, NULL, cnt);
}

static void sw_w(struct ksz_sw *sw, unsigned reg, void *buf, size_t cnt)
{
	spi_wrreg(sw->dev, reg, buf, cnt);
}

static u8 sw_r8(struct ksz_sw *sw, unsigned reg)
{
	return HW_R8(sw->dev, reg);
}

static u16 sw_r16(struct ksz_sw *sw, unsigned reg)
{
	return HW_R16(sw->dev, reg);
}

static u32 sw_r24(struct ksz_sw *sw, unsigned reg)
{
	return HW_R24(sw->dev, reg);
}

static u32 sw_r32(struct ksz_sw *sw, unsigned reg)
{
	return HW_R32(sw->dev, reg);
}

static void sw_w8(struct ksz_sw *sw, unsigned reg, unsigned val)
{
	HW_W8(sw->dev, reg, val);
}

static void sw_w16(struct ksz_sw *sw, unsigned reg, unsigned val)
{
	HW_W16(sw->dev, reg, val);
}

static void sw_w24(struct ksz_sw *sw, unsigned reg, unsigned val)
{
	HW_W24(sw->dev, reg, val);
}

static void sw_w32(struct ksz_sw *sw, unsigned reg, unsigned val)
{
	HW_W32(sw->dev, reg, val);
}

#include "ksz_sw_9897.c"

static struct ksz_sw_reg_ops sw_reg_ops = {
	.lock			= sw_lock,
	.unlock			= sw_unlock,

	.r8			= sw_r8,
	.r16			= sw_r16,
	.r24			= sw_r24,
	.r32			= sw_r32,
	.w8			= sw_w8,
	.w16			= sw_w16,
	.w24			= sw_w24,
	.w32			= sw_w32,

	.r			= sw_r,
	.w			= sw_w,

	.get			= sw_reg_get,
	.set			= sw_reg_set,

	.r_dyn_mac_hw		= sw_r_dyn_mac_hw,
	.w_dyn_mac_hw		= sw_w_dyn_mac_hw,
	.start_dyn_mac_hw	= sw_start_dyn_mac_hw,
	.g_dyn_mac_hw		= sw_g_dyn_mac_hw,
	.stop_dyn_mac_hw	= sw_stop_dyn_mac_hw,
	.r_sta_mac_hw		= sw_r_sta_mac_hw,
	.w_sta_mac_hw		= sw_w_sta_mac_hw,
	.r_vlan_hw		= sw_r_vlan_hw,
	.w_vlan_hw		= sw_w_vlan_hw,
	.r_mib_cnt_hw		= sw_r_mib_cnt_hw,
	.r_acl_hw		= sw_r_acl_hw,
	.w_acl_hw		= sw_w_acl_hw,

#ifdef CONFIG_KSZ_HSR
	.r_hsr_hw		= sw_r_hsr_hw,
	.w_hsr_hw		= sw_w_hsr_hw,
	.start_hsr_hw		= sw_start_hsr_hw,
	.g_hsr_hw		= sw_g_hsr_hw,
	.stop_hsr_hw		= sw_stop_hsr_hw,
#endif
};

/* -------------------------------------------------------------------------- */

static int rx_1msg = 1;
static int spi_bus;

static int ksz9897_probe(struct spi_device *spi)
{
	struct spi_hw_priv *hw_priv;
	struct sw_priv *priv;

	spi->bits_per_word = 8;

	priv = kzalloc(sizeof(struct sw_priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->hw_dev = kzalloc(sizeof(struct spi_hw_priv), GFP_KERNEL);
	if (!priv->hw_dev) {
		kfree(priv);
		return -ENOMEM;
	}
	hw_priv = priv->hw_dev;

	hw_priv->rx_1msg = rx_1msg;
	hw_priv->spidev = spi;

	priv->dev = &spi->dev;
	priv->of_dev = &spi->dev;

	priv->sw.reg = &sw_reg_ops;

	/* initialise pre-made spi transfer messages */

	spi_message_init(&hw_priv->spi_msg1);
	spi_message_add_tail(&hw_priv->spi_xfer1, &hw_priv->spi_msg1);

	spi_message_init(&hw_priv->spi_msg2);
	spi_message_add_tail(&hw_priv->spi_xfer2[0], &hw_priv->spi_msg2);
	spi_message_add_tail(&hw_priv->spi_xfer2[1], &hw_priv->spi_msg2);

	priv->irq = spi->irq;
	priv->spi_mode = (spi->mode & 3) | 4;

	return ksz_probe(priv);
}

static int ksz9897_remove(struct spi_device *spi)
{
	struct sw_priv *priv = dev_get_drvdata(&spi->dev);

	return ksz_remove(priv);
}

static const struct of_device_id ksz9897_dt_ids[] = {
	{ .compatible = "microchip,ksz9897" },
	{ .compatible = "microchip,ksz9567" },
	{ .compatible = "microchip,ksz9477" },
	{ .compatible = "microchip,ksz9896" },
	{ .compatible = "microchip,ksz9566" },
	{ .compatible = "microchip,ksz8565" },
	{ .compatible = "microchip,ksz9893" },
	{ .compatible = "microchip,ksz9563" },
	{},
};
MODULE_DEVICE_TABLE(of, ksz9897_dt_ids);

static struct spi_driver ksz9897_driver = {
	.driver = {
		.name = KS9897MLI_DEV0,
		.owner = THIS_MODULE,
		.of_match_table = of_match_ptr(ksz9897_dt_ids),
	},
	.probe = ksz9897_probe,
	.remove = ksz9897_remove,
};

static int __init ksz9897_init(void)
{
#ifdef DEBUG_MSG
	if (init_dbg())
		return -ENOMEM;
#endif
	return spi_register_driver(&ksz9897_driver);
}

#ifndef CONFIG_KSZ_SWITCH_EMBEDDED
static void __exit ksz9897_exit(void)
#else
static void ksz9897_exit(void)
#endif
{
	spi_unregister_driver(&ksz9897_driver);
#ifdef DEBUG_MSG
	exit_dbg();
#endif
}

#ifndef CONFIG_KSZ_SWITCH_EMBEDDED
subsys_initcall(ksz9897_init);
module_exit(ksz9897_exit);
#endif

module_param(rx_1msg, int, 0);
MODULE_PARM_DESC(rx_1msg,
	"Configure whether receive one message is used");

module_param(spi_bus, int, 0);
MODULE_PARM_DESC(spi_bus,
	"Configure which spi master to use(0=KSZ8692, 2=FTDI)");

#ifndef CONFIG_KSZ_SWITCH_EMBEDDED
MODULE_DESCRIPTION("Microchip KSZ9897 SPI Switch Driver");
MODULE_AUTHOR("Tristram Ha <Tristram.Ha@microchip.com>");
MODULE_LICENSE("GPL");

MODULE_ALIAS("spi:ksz9897");
#endif
