{"Source Block": ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@93:103@HdlIdDef", "\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@97:107", "  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n  wire    [DAC_ADDRESS_WIDTH:0]         dac_address_diff_s;\n\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_b2g_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@95:105", "\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n  wire    [DAC_ADDRESS_WIDTH:0]         dac_address_diff_s;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@91:101", "  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@94:104", "  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@95:105", "\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n  wire    [DAC_ADDRESS_WIDTH:0]         dac_address_diff_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@91:101", "  reg                                   dac_xfer_out = 1'b0;\n  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@93:103", "\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@92:102", "  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@96:106", "  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n  wire    [DAC_ADDRESS_WIDTH:0]         dac_address_diff_s;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@96:106", "  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n  wire    [DAC_ADDRESS_WIDTH:0]         dac_address_diff_s;\n\n"], ["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@97:107", "  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n  wire    [DAC_ADDRESS_WIDTH:0]         dac_address_diff_s;\n\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_waddr_b2g_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@94:104", "  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n  wire    [(DAC_DATA_WIDTH-1):0]        dac_mem_rdata_s;\n  wire    [DMA_ADDRESS_WIDTH:0]         dma_address_diff_s;\n"], ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@92:102", "  reg                                   dac_xfer_out_m1 = 1'b0;\n\n  // internal signals\n\n  wire                                  dma_mem_last_read_s;\n  wire    [(DMA_ADDRESS_WIDTH):0]       dma_mem_addr_diff_s;\n  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n  wire    [(DMA_ADDRESS_WIDTH-1):0]     dma_mem_raddr_s;\n  wire    [(DAC_ADDRESS_WIDTH-1):0]     dac_mem_waddr_s;\n  wire                                  dma_mem_wea_s;\n  wire                                  dac_mem_rea_s;\n"]], "Diff Content": {"Delete": [[98, "  wire    [(DAC_ADDRESS_WIDTH):0]       dac_mem_addr_diff_s;\n"]], "Add": []}}