

================================================================
== Vivado HLS Report for 'mandel_calc'
================================================================
* Date:           Fri May 31 11:24:19 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.097|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   22|  1376278|   22|  1376278|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_pretest_fu_187  |pretest  |   19|   19|   19|   19|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+-----+---------+----------+-----------+-----------+-----------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     | min |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+-----+---------+----------+-----------+-----------+-----------+----------+
        |- mandel_calc_loop  |    0|  1376255|        21|          -|          -| 0 ~ 65535 |    no    |
        +--------------------+-----+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 24 4 
4 --> 5 24 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 24 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_in_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %y_in_V)" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 25 'read' 'y_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_in_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_in_V)" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 26 'read' 'x_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (5.03ns)   --->   "%tmp = call fastcc i1 @pretest(i40 %x_in_V_read, i40 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:16]   --->   Operation 27 'call' 'tmp' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 28 [1/2] (3.97ns)   --->   "%tmp = call fastcc i1 @pretest(i40 %x_in_V_read, i40 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:16]   --->   Operation 28 'call' 'tmp' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%maxIter_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %maxIter)" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 29 'read' 'maxIter_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.66ns)   --->   "br i1 %tmp, label %.loopexit, label %.preheader" [mandelbrotHLS/mandel.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i40 %x_in_V_read to i42" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 31 'sext' 'rhs_V_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i75 @_ssdm_op_BitConcatenate.i75.i40.i35(i40 %y_in_V_read, i35 0)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 32 'bitconcatenate' 'rhs_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i75 %rhs_V_3 to i81" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 33 'sext' 'sext_ln728' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.66ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%y_0 = phi i40 [ 0, %.preheader ], [ %y_V, %mandel_calc_loop_end ]"   --->   Operation 35 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%x_0 = phi i40 [ 0, %.preheader ], [ %x_V, %mandel_calc_loop_end ]"   --->   Operation 36 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%iter_0 = phi i16 [ 0, %.preheader ], [ %iter, %mandel_calc_loop_end ]"   --->   Operation 37 'phi' 'iter_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.38ns)   --->   "%icmp_ln19 = icmp ult i16 %iter_0, %maxIter_read" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 38 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.14ns)   --->   "%iter = add i16 %iter_0, 1" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 39 'add' 'iter' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.66ns)   --->   "br i1 %icmp_ln19, label %mandel_calc_loop_begin, label %.loopexit.loopexit" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.66>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%r_V = sext i40 %x_0 to i80" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 41 'sext' 'r_V' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 42 [6/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 42 'mul' 'r_V_17' <Predicate = (icmp_ln19)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_13 = sext i40 %y_0 to i80" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 43 'sext' 'r_V_13' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 44 [6/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 44 'mul' 'r_V_18' <Predicate = (icmp_ln19)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 45 [5/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 45 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [5/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 46 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 47 [4/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 47 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [4/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 48 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 49 [3/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 49 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [3/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 50 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 51 [2/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 51 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [2/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 52 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 53 [1/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 53 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 79)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 54 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i80 %r_V_17 to i34" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 55 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s_16 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_17, i32 76, i32 79)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 56 'partselect' 'p_Result_s_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_5 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %r_V_17, i32 75, i32 79)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 57 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 58 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 79)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 59 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i80 %r_V_18 to i34" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 60 'trunc' 'trunc_ln718_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_18, i32 76, i32 79)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 61 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_8 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %r_V_18, i32 75, i32 79)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 62 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.49>
ST_10 : Operation 63 [1/1] (2.49ns)   --->   "%r_4 = icmp ne i34 %trunc_ln718, 0" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 63 'icmp' 'r_4' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (1.44ns)   --->   "%Range2_all_ones = icmp eq i4 %p_Result_s_16, -1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 64 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i5 %p_Result_5, -1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 65 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i5 %p_Result_5, 0" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 66 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (2.49ns)   --->   "%r_5 = icmp ne i34 %trunc_ln718_2, 0" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 67 'icmp' 'r_5' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (1.44ns)   --->   "%Range2_all_ones_2 = icmp eq i4 %p_Result_7, -1" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 68 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (1.44ns)   --->   "%Range1_all_ones_3 = icmp eq i5 %p_Result_8, -1" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 69 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (1.44ns)   --->   "%Range1_all_zeros_2 = icmp eq i5 %p_Result_8, 0" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 70 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.85>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%x2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_17, i32 35, i32 74)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 71 'partselect' 'x2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 35)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 72 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 74)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 73 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%r = or i1 %r_4, %tmp_22" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 74 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 34)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 75 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%and_ln412 = and i1 %tmp_24, %r" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 76 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%zext_ln415 = zext i1 %and_ln412 to i40" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 77 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (2.88ns) (out node of the LUT)   --->   "%x2_V_1 = add nsw i40 %zext_ln415, %x2_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 78 'add' 'x2_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x2_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 79 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416 = xor i1 %tmp_25, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 80 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_11, %xor_ln416" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 81 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x2_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 82 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 75)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 83 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_27, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 84 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 85 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_4, i1 %and_ln779, i1 %Range1_all_ones" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 86 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_12, %deleted_ones" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 87 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%y2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_18, i32 35, i32 74)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 88 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 35)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 89 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 74)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 90 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%or_ln412 = or i1 %r_5, %tmp_29" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 91 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 34)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 92 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%and_ln412_2 = and i1 %tmp_31, %or_ln412" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 93 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2 to i40" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 94 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (2.88ns) (out node of the LUT)   --->   "%y2_V_2 = add nsw i40 %zext_ln415_2, %y2_V" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 95 'add' 'y2_V_2' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_2, i32 39)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 96 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_2 = xor i1 %tmp_32, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 97 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_14, %xor_ln416_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 98 'and' 'carry_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_2, i32 39)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 99 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 75)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 100 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_2 = xor i1 %tmp_34, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 101 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_2, %xor_ln779_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 102 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_3 = select i1 %carry_6, i1 %and_ln779_2, i1 %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 103 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_15, %deleted_ones_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 104 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.09>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_4, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 105 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_4, %Range1_all_ones" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 106 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 107 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_12, %xor_ln785" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 108 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.97ns)   --->   "%xor_ln785_5 = xor i1 %p_Result_s, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 109 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_5" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 110 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786_2 = or i1 %and_ln781, %and_ln786" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 111 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786_2, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 112 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 113 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 114 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_9 = or i1 %and_ln786, %xor_ln785_5" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 115 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 116 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i40 549755813887, i40 %x2_V_1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 117 'select' 'select_ln340' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%select_ln388 = select i1 %underflow, i40 -549755813888, i40 %x2_V_1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 118 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %or_ln340_10, i40 %select_ln340, i40 %select_ln388" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 119 'select' 'p_Val2_20' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%deleted_zeros_2 = select i1 %carry_6, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 120 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 121 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 122 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_3 = or i1 %p_Result_15, %xor_ln785_6" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 123 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.97ns)   --->   "%xor_ln785_7 = xor i1 %p_Result_13, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 124 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%overflow_3 = and i1 %or_ln785_3, %xor_ln785_7" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 125 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_3 = or i1 %and_ln781_2, %and_ln786_7" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 126 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_3, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 127 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_13, %xor_ln786_4" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 128 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %underflow_4, %overflow_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 129 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_12 = or i1 %and_ln786_7, %xor_ln785_7" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 130 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_13 = or i1 %or_ln340_12, %and_ln781_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 131 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_11, i40 549755813887, i40 %y2_V_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 132 'select' 'select_ln340_4' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%select_ln388_4 = select i1 %underflow_4, i40 -549755813888, i40 %y2_V_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 133 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_21 = select i1 %or_ln340_13, i40 %select_ln340_4, i40 %select_ln388_4" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 134 'select' 'p_Val2_21' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %p_Val2_20 to i41" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 135 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V = sext i40 %p_Val2_21 to i41" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 136 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.88ns)   --->   "%ret_V = add nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 137 'add' 'ret_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.32>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str4) nounwind" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 139 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 65535, i32 2000, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (2.65ns)   --->   "%icmp_ln1497 = icmp sgt i41 %ret_V, 137438953472" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 141 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.66ns)   --->   "br i1 %icmp_ln1497, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 142 'br' <Predicate = true> <Delay = 1.66>
ST_14 : Operation 143 [1/1] (2.88ns)   --->   "%ret_V_11 = sub nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 143 'sub' 'ret_V_11' <Predicate = (!icmp_ln1497)> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i41 %ret_V_11 to i40" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 144 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_15 = call i41 @_ssdm_op_BitConcatenate.i41.i40.i1(i40 %x_0, i1 false)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 145 'bitconcatenate' 'r_V_15' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i41 %r_V_15 to i81" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 146 'sext' 'sext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %y_0 to i81" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 147 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 148 [6/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 148 'mul' 'r_V_19' <Predicate = (!icmp_ln1497)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.82>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i41 %ret_V_11 to i42" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 149 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (2.91ns)   --->   "%ret_V_12 = add nsw i42 %rhs_V_2, %lhs_V_2" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 150 'add' 'ret_V_12' <Predicate = true> <Delay = 2.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %ret_V_12, i32 41)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 151 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (2.88ns)   --->   "%xtemp_V = add i40 %x_in_V_read, %trunc_ln1192" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 152 'add' 'xtemp_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %xtemp_V, i32 39)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 153 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i42.i32.i32(i42 %ret_V_12, i32 40, i32 41)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 154 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_9, 0" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 155 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln785_4 = or i1 %p_Result_17, %icmp_ln785" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 156 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln785_8 = xor i1 %p_Result_16, true" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 157 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln785_4, %xor_ln785_8" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 158 'and' 'overflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_17, true" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 159 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_9, -1" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 160 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_5" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 161 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %or_ln786, %p_Result_16" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 162 'and' 'underflow_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [5/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 163 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.79>
ST_16 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_14 = or i1 %underflow_5, %overflow_4" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 164 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340 = xor i1 %underflow_5, true" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 165 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_15 = or i1 %overflow_4, %xor_ln340" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 166 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_14, i40 549755813887, i40 %xtemp_V" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 167 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_5 = select i1 %underflow_5, i40 -549755813888, i40 %xtemp_V" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 168 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.07ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_15, i40 %select_ln340_5, i40 %select_ln388_5" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 169 'select' 'x_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [4/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 170 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (2.64ns)   --->   "%icmp_ln1498 = icmp eq i40 %x_0, %x_V" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 171 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 2.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 172 [3/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 172 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 173 [2/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 173 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.89>
ST_19 : Operation 174 [1/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 174 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i81 %r_V_19 to i34" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 175 'trunc' 'trunc_ln718_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.04>
ST_20 : Operation 176 [1/1] (4.04ns)   --->   "%ret_V_13 = add i81 %r_V_19, %sext_ln728" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 176 'add' 'ret_V_13' <Predicate = true> <Delay = 4.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 80)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 177 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (2.49ns)   --->   "%r_6 = icmp ne i34 %trunc_ln718_3, 0" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 178 'icmp' 'r_6' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i81.i32.i32(i81 %ret_V_13, i32 76, i32 80)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 179 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i81.i32.i32(i81 %ret_V_13, i32 75, i32 80)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 180 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.85>
ST_21 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%ytemp_V = call i40 @_ssdm_op_PartSelect.i40.i81.i32.i32(i81 %ret_V_13, i32 35, i32 74)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 181 'partselect' 'ytemp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 35)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 182 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 74)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 183 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%or_ln412_1 = or i1 %r_6, %tmp_38" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 184 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 34)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 185 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%and_ln412_3 = and i1 %tmp_40, %or_ln412_1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 186 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3 to i40" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 187 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (2.88ns) (out node of the LUT)   --->   "%ytemp_V_1 = add nsw i40 %zext_ln415_3, %ytemp_V" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 188 'add' 'ytemp_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ytemp_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 189 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416_3 = xor i1 %tmp_41, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 190 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_19, %xor_ln416_3" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 191 'and' 'carry_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ytemp_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 192 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.44ns)   --->   "%Range2_all_ones_3 = icmp eq i5 %tmp_3, -1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 193 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (1.45ns)   --->   "%Range1_all_ones_4 = icmp eq i6 %tmp_4, -1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 194 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (1.45ns)   --->   "%Range1_all_zeros_3 = icmp eq i6 %tmp_4, 0" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 195 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 75)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 196 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_3 = xor i1 %tmp_43, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 197 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_3, %xor_ln779_3" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 198 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%deleted_ones_4 = select i1 %carry_8, i1 %and_ln779_3, i1 %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 199 'select' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %p_Result_20, %deleted_ones_4" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 200 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.09>
ST_22 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%deleted_zeros_3 = select i1 %carry_8, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 201 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 202 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 202 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_9 = xor i1 %deleted_zeros_3, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 203 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_5 = or i1 %p_Result_20, %xor_ln785_9" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 204 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.97ns)   --->   "%xor_ln785_10 = xor i1 %p_Result_18, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 205 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%overflow_5 = and i1 %or_ln785_5, %xor_ln785_10" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 206 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%or_ln786_4 = or i1 %and_ln781_3, %and_ln786_10" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 207 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%xor_ln786_6 = xor i1 %or_ln786_4, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 208 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %p_Result_18, %xor_ln786_6" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 209 'and' 'underflow_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %underflow_6, %overflow_5" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 210 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_17 = or i1 %and_ln786_10, %xor_ln785_10" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 211 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_18 = or i1 %or_ln340_17, %and_ln781_3" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 212 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_16, i40 549755813887, i40 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 213 'select' 'select_ln340_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_6 = select i1 %underflow_6, i40 -549755813888, i40 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 214 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (1.07ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_18, i40 %select_ln340_6, i40 %select_ln388_6" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 215 'select' 'y_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.62>
ST_23 : Operation 216 [1/1] (2.64ns)   --->   "%icmp_ln1498_1 = icmp eq i40 %y_0, %y_V" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 216 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 2.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.97ns)   --->   "%and_ln28 = and i1 %icmp_ln1498, %icmp_ln1498_1" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 217 'and' 'and_ln28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.32>
ST_24 : Operation 218 [1/1] (1.66ns)   --->   "br i1 %and_ln28, label %.loopexit.loopexit, label %mandel_calc_loop_end" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 218 'br' <Predicate = (!tmp & icmp_ln19 & !icmp_ln1497)> <Delay = 1.66>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %tmp_1)" [mandelbrotHLS/mandel.cpp:41]   --->   Operation 219 'specregionend' 'empty' <Predicate = (!tmp & icmp_ln19 & !icmp_ln1497 & !and_ln28)> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 220 'br' <Predicate = (!tmp & icmp_ln19 & !icmp_ln1497 & !and_ln28)> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%iter_2_ph = phi i16 [ %iter_0, %1 ], [ %iter_0, %mandel_calc_loop_begin ], [ %maxIter_read, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 221 'phi' 'iter_2_ph' <Predicate = (!tmp & and_ln28) | (!tmp & icmp_ln1497) | (!tmp & !icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 222 'br' <Predicate = (!tmp & and_ln28) | (!tmp & icmp_ln1497) | (!tmp & !icmp_ln19)> <Delay = 1.66>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%iter_2 = phi i16 [ %maxIter_read, %0 ], [ %iter_2_ph, %.loopexit.loopexit ]" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 223 'phi' 'iter_2' <Predicate = (and_ln28) | (icmp_ln1497) | (!icmp_ln19) | (tmp)> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "ret i16 %iter_2" [mandelbrotHLS/mandel.cpp:43]   --->   Operation 224 'ret' <Predicate = (and_ln28) | (icmp_ln1497) | (!icmp_ln19) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maxIter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_in_V_read            (read             ) [ 0011000000000000000000000]
x_in_V_read            (read             ) [ 0011111111111111111111111]
tmp                    (call             ) [ 0001111111111111111111111]
maxIter_read           (read             ) [ 0001111111111111111111111]
br_ln16                (br               ) [ 0001111111111111111111111]
rhs_V_2                (sext             ) [ 0000111111111111111111111]
rhs_V_3                (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln728             (sext             ) [ 0000111111111111111111111]
br_ln19                (br               ) [ 0001111111111111111111111]
y_0                    (phi              ) [ 0000111111111111111111110]
x_0                    (phi              ) [ 0000111111111111100000000]
iter_0                 (phi              ) [ 0000111111111111111111111]
icmp_ln19              (icmp             ) [ 0000111111111111111111111]
iter                   (add              ) [ 0001111111111111111111111]
br_ln19                (br               ) [ 0000111111111111111111111]
r_V                    (sext             ) [ 0000011111000000000000000]
r_V_13                 (sext             ) [ 0000011111000000000000000]
r_V_17                 (mul              ) [ 0000000000110000000000000]
p_Result_s             (bitselect        ) [ 0000000000111000000000000]
trunc_ln718            (trunc            ) [ 0000000000100000000000000]
p_Result_s_16          (partselect       ) [ 0000000000100000000000000]
p_Result_5             (partselect       ) [ 0000000000100000000000000]
r_V_18                 (mul              ) [ 0000000000110000000000000]
p_Result_13            (bitselect        ) [ 0000000000111000000000000]
trunc_ln718_2          (trunc            ) [ 0000000000100000000000000]
p_Result_7             (partselect       ) [ 0000000000100000000000000]
p_Result_8             (partselect       ) [ 0000000000100000000000000]
r_4                    (icmp             ) [ 0000000000010000000000000]
Range2_all_ones        (icmp             ) [ 0000000000010000000000000]
Range1_all_ones        (icmp             ) [ 0000000000011000000000000]
Range1_all_zeros       (icmp             ) [ 0000000000011000000000000]
r_5                    (icmp             ) [ 0000000000010000000000000]
Range2_all_ones_2      (icmp             ) [ 0000000000010000000000000]
Range1_all_ones_3      (icmp             ) [ 0000000000011000000000000]
Range1_all_zeros_2     (icmp             ) [ 0000000000011000000000000]
x2_V                   (partselect       ) [ 0000000000000000000000000]
tmp_22                 (bitselect        ) [ 0000000000000000000000000]
p_Result_11            (bitselect        ) [ 0000000000000000000000000]
r                      (or               ) [ 0000000000000000000000000]
tmp_24                 (bitselect        ) [ 0000000000000000000000000]
and_ln412              (and              ) [ 0000000000000000000000000]
zext_ln415             (zext             ) [ 0000000000000000000000000]
x2_V_1                 (add              ) [ 0000000000001000000000000]
tmp_25                 (bitselect        ) [ 0000000000000000000000000]
xor_ln416              (xor              ) [ 0000000000000000000000000]
carry_4                (and              ) [ 0000000000001000000000000]
p_Result_12            (bitselect        ) [ 0000000000001000000000000]
tmp_27                 (bitselect        ) [ 0000000000000000000000000]
xor_ln779              (xor              ) [ 0000000000000000000000000]
and_ln779              (and              ) [ 0000000000000000000000000]
deleted_ones           (select           ) [ 0000000000000000000000000]
and_ln786              (and              ) [ 0000000000001000000000000]
y2_V                   (partselect       ) [ 0000000000000000000000000]
tmp_29                 (bitselect        ) [ 0000000000000000000000000]
p_Result_14            (bitselect        ) [ 0000000000000000000000000]
or_ln412               (or               ) [ 0000000000000000000000000]
tmp_31                 (bitselect        ) [ 0000000000000000000000000]
and_ln412_2            (and              ) [ 0000000000000000000000000]
zext_ln415_2           (zext             ) [ 0000000000000000000000000]
y2_V_2                 (add              ) [ 0000000000001000000000000]
tmp_32                 (bitselect        ) [ 0000000000000000000000000]
xor_ln416_2            (xor              ) [ 0000000000000000000000000]
carry_6                (and              ) [ 0000000000001000000000000]
p_Result_15            (bitselect        ) [ 0000000000001000000000000]
tmp_34                 (bitselect        ) [ 0000000000000000000000000]
xor_ln779_2            (xor              ) [ 0000000000000000000000000]
and_ln779_2            (and              ) [ 0000000000000000000000000]
deleted_ones_3         (select           ) [ 0000000000000000000000000]
and_ln786_7            (and              ) [ 0000000000001000000000000]
deleted_zeros          (select           ) [ 0000000000000000000000000]
and_ln781              (and              ) [ 0000000000000000000000000]
xor_ln785              (xor              ) [ 0000000000000000000000000]
or_ln785               (or               ) [ 0000000000000000000000000]
xor_ln785_5            (xor              ) [ 0000000000000000000000000]
overflow               (and              ) [ 0000000000000000000000000]
or_ln786_2             (or               ) [ 0000000000000000000000000]
xor_ln786              (xor              ) [ 0000000000000000000000000]
underflow              (and              ) [ 0000000000000000000000000]
or_ln340               (or               ) [ 0000000000000000000000000]
or_ln340_9             (or               ) [ 0000000000000000000000000]
or_ln340_10            (or               ) [ 0000000000000000000000000]
select_ln340           (select           ) [ 0000000000000000000000000]
select_ln388           (select           ) [ 0000000000000000000000000]
p_Val2_20              (select           ) [ 0000000000000100000000000]
deleted_zeros_2        (select           ) [ 0000000000000000000000000]
and_ln781_2            (and              ) [ 0000000000000000000000000]
xor_ln785_6            (xor              ) [ 0000000000000000000000000]
or_ln785_3             (or               ) [ 0000000000000000000000000]
xor_ln785_7            (xor              ) [ 0000000000000000000000000]
overflow_3             (and              ) [ 0000000000000000000000000]
or_ln786_3             (or               ) [ 0000000000000000000000000]
xor_ln786_4            (xor              ) [ 0000000000000000000000000]
underflow_4            (and              ) [ 0000000000000000000000000]
or_ln340_11            (or               ) [ 0000000000000000000000000]
or_ln340_12            (or               ) [ 0000000000000000000000000]
or_ln340_13            (or               ) [ 0000000000000000000000000]
select_ln340_4         (select           ) [ 0000000000000000000000000]
select_ln388_4         (select           ) [ 0000000000000000000000000]
p_Val2_21              (select           ) [ 0000000000000100000000000]
lhs_V                  (sext             ) [ 0000000000000010000000000]
rhs_V                  (sext             ) [ 0000000000000010000000000]
ret_V                  (add              ) [ 0000000000000010000000000]
specloopname_ln19      (specloopname     ) [ 0000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 0000100000000001111111111]
speclooptripcount_ln20 (speclooptripcount) [ 0000000000000000000000000]
icmp_ln1497            (icmp             ) [ 0000111111111111111111111]
br_ln24                (br               ) [ 0000111111111111111111111]
ret_V_11               (sub              ) [ 0000000000000001000000000]
trunc_ln1192           (trunc            ) [ 0000000000000001000000000]
r_V_15                 (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln1116            (sext             ) [ 0000000000000001111100000]
sext_ln1118            (sext             ) [ 0000000000000001111100000]
lhs_V_2                (sext             ) [ 0000000000000000000000000]
ret_V_12               (add              ) [ 0000000000000000000000000]
p_Result_16            (bitselect        ) [ 0000000000000000000000000]
xtemp_V                (add              ) [ 0000000000000000100000000]
p_Result_17            (bitselect        ) [ 0000000000000000000000000]
p_Result_9             (partselect       ) [ 0000000000000000000000000]
icmp_ln785             (icmp             ) [ 0000000000000000000000000]
or_ln785_4             (or               ) [ 0000000000000000000000000]
xor_ln785_8            (xor              ) [ 0000000000000000000000000]
overflow_4             (and              ) [ 0000000000000000100000000]
xor_ln786_5            (xor              ) [ 0000000000000000000000000]
icmp_ln786             (icmp             ) [ 0000000000000000000000000]
or_ln786               (or               ) [ 0000000000000000000000000]
underflow_5            (and              ) [ 0000000000000000100000000]
or_ln340_14            (or               ) [ 0000000000000000000000000]
xor_ln340              (xor              ) [ 0000000000000000000000000]
or_ln340_15            (or               ) [ 0000000000000000000000000]
select_ln340_5         (select           ) [ 0000000000000000000000000]
select_ln388_5         (select           ) [ 0000000000000000000000000]
x_V                    (select           ) [ 0001111111111110011111111]
icmp_ln1498            (icmp             ) [ 0000000000000000011111110]
r_V_19                 (mul              ) [ 0000000000000000000010000]
trunc_ln718_3          (trunc            ) [ 0000000000000000000010000]
ret_V_13               (add              ) [ 0000000000000000000001000]
p_Result_18            (bitselect        ) [ 0000000000000000000001100]
r_6                    (icmp             ) [ 0000000000000000000001000]
tmp_3                  (partselect       ) [ 0000000000000000000001000]
tmp_4                  (partselect       ) [ 0000000000000000000001000]
ytemp_V                (partselect       ) [ 0000000000000000000000000]
tmp_38                 (bitselect        ) [ 0000000000000000000000000]
p_Result_19            (bitselect        ) [ 0000000000000000000000000]
or_ln412_1             (or               ) [ 0000000000000000000000000]
tmp_40                 (bitselect        ) [ 0000000000000000000000000]
and_ln412_3            (and              ) [ 0000000000000000000000000]
zext_ln415_3           (zext             ) [ 0000000000000000000000000]
ytemp_V_1              (add              ) [ 0000000000000000000000100]
tmp_41                 (bitselect        ) [ 0000000000000000000000000]
xor_ln416_3            (xor              ) [ 0000000000000000000000000]
carry_8                (and              ) [ 0000000000000000000000100]
p_Result_20            (bitselect        ) [ 0000000000000000000000100]
Range2_all_ones_3      (icmp             ) [ 0000000000000000000000000]
Range1_all_ones_4      (icmp             ) [ 0000000000000000000000100]
Range1_all_zeros_3     (icmp             ) [ 0000000000000000000000100]
tmp_43                 (bitselect        ) [ 0000000000000000000000000]
xor_ln779_3            (xor              ) [ 0000000000000000000000000]
and_ln779_3            (and              ) [ 0000000000000000000000000]
deleted_ones_4         (select           ) [ 0000000000000000000000000]
and_ln786_10           (and              ) [ 0000000000000000000000100]
deleted_zeros_3        (select           ) [ 0000000000000000000000000]
and_ln781_3            (and              ) [ 0000000000000000000000000]
xor_ln785_9            (xor              ) [ 0000000000000000000000000]
or_ln785_5             (or               ) [ 0000000000000000000000000]
xor_ln785_10           (xor              ) [ 0000000000000000000000000]
overflow_5             (and              ) [ 0000000000000000000000000]
or_ln786_4             (or               ) [ 0000000000000000000000000]
xor_ln786_6            (xor              ) [ 0000000000000000000000000]
underflow_6            (and              ) [ 0000000000000000000000000]
or_ln340_16            (or               ) [ 0000000000000000000000000]
or_ln340_17            (or               ) [ 0000000000000000000000000]
or_ln340_18            (or               ) [ 0000000000000000000000000]
select_ln340_6         (select           ) [ 0000000000000000000000000]
select_ln388_6         (select           ) [ 0000000000000000000000000]
y_V                    (select           ) [ 0001111111111110000000011]
icmp_ln1498_1          (icmp             ) [ 0000000000000000000000000]
and_ln28               (and              ) [ 0000111111111110000000001]
br_ln28                (br               ) [ 0000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000]
br_ln19                (br               ) [ 0001111111111111111111111]
iter_2_ph              (phi              ) [ 0000000000000000000000001]
br_ln0                 (br               ) [ 0000000000000000000000000]
iter_2                 (phi              ) [ 0000000000000000000000001]
ret_ln43               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxIter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxIter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pretest"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i40.i35"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i40.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i81.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="y_in_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="40" slack="0"/>
<pin id="112" dir="0" index="1" bw="40" slack="0"/>
<pin id="113" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_in_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="0"/>
<pin id="118" dir="0" index="1" bw="40" slack="0"/>
<pin id="119" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="maxIter_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxIter_read/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="y_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="40" slack="1"/>
<pin id="130" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="y_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="40" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="x_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="40" slack="1"/>
<pin id="142" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="40" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="iter_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="iter_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="iter_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_0/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="iter_2_ph_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2_ph (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="iter_2_ph_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="20"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="16" slack="20"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="16" slack="21"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2_ph/24 "/>
</bind>
</comp>

<comp id="177" class="1005" name="iter_2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="iter_2_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="21"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2/24 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_pretest_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="40" slack="0"/>
<pin id="190" dir="0" index="2" bw="40" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_V_2_fu_195">
<pin_list>
<pin id="1125362" dir="0" index="0" bw="40" slack="2"/>
<pin id="1125363" dir="1" index="1" bw="42" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="rhs_V_3_fu_198">
<pin_list>
<pin id="1125514" dir="0" index="0" bw="75" slack="0"/>
<pin id="1125515" dir="0" index="1" bw="40" slack="2"/>
<pin id="1125516" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125517" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln728_fu_205">
<pin_list>
<pin id="1125366" dir="0" index="0" bw="75" slack="0"/>
<pin id="1125367" dir="1" index="1" bw="81" slack="17"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln19_fu_209">
<pin_list>
<pin id="1125603" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125604" dir="0" index="1" bw="16" slack="1"/>
<pin id="1125605" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_V_fu_220">
<pin_list>
<pin id="1124043" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124044" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="1122629" dir="0" index="0" bw="40" slack="0"/>
<pin id="1122630" dir="0" index="1" bw="41" slack="0"/>
<pin id="1122631" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/4 r_V_19/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_V_13_fu_230">
<pin_list>
<pin id="1124083" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124084" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_s_fu_240">
<pin_list>
<pin id="1125680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125681" dir="0" index="1" bw="80" slack="0"/>
<pin id="1125682" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125683" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln718_fu_248">
<pin_list>
<pin id="1125924" dir="0" index="0" bw="80" slack="0"/>
<pin id="1125925" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Result_s_16_fu_252">
<pin_list>
<pin id="1126013" dir="0" index="0" bw="4" slack="0"/>
<pin id="1126014" dir="0" index="1" bw="80" slack="0"/>
<pin id="1126015" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126016" dir="0" index="3" bw="8" slack="0"/>
<pin id="1126017" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_16/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Result_5_fu_262">
<pin_list>
<pin id="1126023" dir="0" index="0" bw="5" slack="0"/>
<pin id="1126024" dir="0" index="1" bw="80" slack="0"/>
<pin id="1126025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126026" dir="0" index="3" bw="8" slack="0"/>
<pin id="1126027" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_13_fu_272">
<pin_list>
<pin id="1125688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125689" dir="0" index="1" bw="80" slack="0"/>
<pin id="1125690" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125691" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln718_2_fu_280">
<pin_list>
<pin id="1125928" dir="0" index="0" bw="80" slack="0"/>
<pin id="1125929" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_7_fu_284">
<pin_list>
<pin id="1124505" dir="0" index="0" bw="4" slack="0"/>
<pin id="1124506" dir="0" index="1" bw="80" slack="0"/>
<pin id="1124507" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124508" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124509" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_8_fu_294">
<pin_list>
<pin id="1124585" dir="0" index="0" bw="5" slack="0"/>
<pin id="1124586" dir="0" index="1" bw="80" slack="0"/>
<pin id="1124587" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124588" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124589" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="Range2_all_ones_fu_309">
<pin_list>
<pin id="1125609" dir="0" index="0" bw="4" slack="1"/>
<pin id="1125610" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Range1_all_ones_fu_314">
<pin_list>
<pin id="1099577" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099578" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="Range1_all_zeros_fu_319">
<pin_list>
<pin id="1099601" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099602" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099603" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="r_5_fu_324">
<pin_list>
<pin id="1140036" dir="0" index="0" bw="34" slack="1"/>
<pin id="1140037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140038" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="Range2_all_ones_2_fu_329">
<pin_list>
<pin id="1099625" dir="0" index="0" bw="4" slack="1"/>
<pin id="1099626" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_2/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="Range1_all_ones_3_fu_334">
<pin_list>
<pin id="1099649" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099650" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="Range1_all_zeros_2_fu_339">
<pin_list>
<pin id="1099673" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099674" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099675" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="x2_V_fu_344">
<pin_list>
<pin id="1124665" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124666" dir="0" index="1" bw="80" slack="2"/>
<pin id="1124667" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124668" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124669" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x2_V/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_22_fu_353">
<pin_list>
<pin id="1126043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126044" dir="0" index="1" bw="80" slack="2"/>
<pin id="1126045" dir="0" index="2" bw="7" slack="0"/>
<pin id="1126046" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_11_fu_360">
<pin_list>
<pin id="1126051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126052" dir="0" index="1" bw="80" slack="2"/>
<pin id="1126053" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126054" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_fu_367">
<pin_list>
<pin id="1126436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126437" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_24_fu_372">
<pin_list>
<pin id="1131141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131142" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131143" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln412_fu_379">
<pin_list>
<pin id="1127022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln415_fu_385">
<pin_list>
<pin id="1127690" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127691" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="iter_fu_389">
<pin_list>
<pin id="1140075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1140076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140077" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln785_8_fu_403">
<pin_list>
<pin id="1140010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/15 "/>
</bind>
</comp>

<comp id="409" class="1004" name="carry_4_fu_409">
<pin_list>
<pin id="1131462" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131463" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="377081" dir="0" index="0" bw="1" slack="0"/>
<pin id="377082" dir="0" index="1" bw="40" slack="0"/>
<pin id="377083" dir="0" index="2" bw="7" slack="0"/>
<pin id="377084" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/21 p_Result_12/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_27_fu_423">
<pin_list>
<pin id="1131164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131165" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131166" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln416_2_fu_430">
<pin_list>
<pin id="1127874" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127875" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln779_fu_436">
<pin_list>
<pin id="1127028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="deleted_ones_fu_441">
<pin_list>
<pin id="1128190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128192" dir="0" index="2" bw="1" slack="1"/>
<pin id="1128193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/11 "/>
</bind>
</comp>

<comp id="448" class="1004" name="carry_6_fu_448">
<pin_list>
<pin id="1128520" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128521" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="y2_V_fu_454">
<pin_list>
<pin id="1124745" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124746" dir="0" index="1" bw="80" slack="2"/>
<pin id="1124747" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124748" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124749" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_29_fu_463">
<pin_list>
<pin id="1131175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131176" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131177" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_14_fu_470">
<pin_list>
<pin id="1131185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131186" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131187" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln412_fu_477">
<pin_list>
<pin id="1126442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_31_fu_482">
<pin_list>
<pin id="1131196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131197" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131198" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln412_2_fu_489">
<pin_list>
<pin id="1131472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_2/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln415_2_fu_495">
<pin_list>
<pin id="1127694" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127695" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_32_fu_505">
<pin_list>
<pin id="1131208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131209" dir="0" index="1" bw="40" slack="0"/>
<pin id="1131210" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln779_fu_513">
<pin_list>
<pin id="1127868" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127869" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln786_fu_519">
<pin_list>
<pin id="1128514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128515" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_15_fu_525">
<pin_list>
<pin id="1131221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131222" dir="0" index="1" bw="40" slack="0"/>
<pin id="1131223" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_34_fu_533">
<pin_list>
<pin id="1131233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131234" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131235" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln779_2_fu_540">
<pin_list>
<pin id="1139627" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln779_2_fu_546">
<pin_list>
<pin id="1131481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131482" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="deleted_ones_3_fu_551">
<pin_list>
<pin id="1128198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128200" dir="0" index="2" bw="1" slack="1"/>
<pin id="1128201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln786_7_fu_558">
<pin_list>
<pin id="1131490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="deleted_zeros_fu_564">
<pin_list>
<pin id="1128829" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128830" dir="0" index="1" bw="1" slack="2"/>
<pin id="1128831" dir="0" index="2" bw="1" slack="2"/>
<pin id="1128832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln781_fu_569">
<pin_list>
<pin id="1129249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129250" dir="0" index="1" bw="1" slack="2"/>
<pin id="1129251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="xor_ln785_fu_573">
<pin_list>
<pin id="1129665" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129666" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln785_fu_579">
<pin_list>
<pin id="1130098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln785_5_fu_584">
<pin_list>
<pin id="1130198" dir="0" index="0" bw="1" slack="3"/>
<pin id="1130199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="overflow_fu_589">
<pin_list>
<pin id="1131499" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131500" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln786_2_fu_595">
<pin_list>
<pin id="1130104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln786_fu_600">
<pin_list>
<pin id="1129671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129672" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="underflow_fu_606">
<pin_list>
<pin id="1131509" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131510" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln340_fu_611">
<pin_list>
<pin id="1130380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln340_9_fu_617">
<pin_list>
<pin id="1130386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln340_10_fu_622">
<pin_list>
<pin id="1131977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131978" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="deleted_zeros_2_fu_650">
<pin_list>
<pin id="1128837" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128838" dir="0" index="1" bw="1" slack="2"/>
<pin id="1128839" dir="0" index="2" bw="1" slack="2"/>
<pin id="1128840" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="and_ln781_2_fu_655">
<pin_list>
<pin id="1129256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129257" dir="0" index="1" bw="1" slack="2"/>
<pin id="1129258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/12 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln785_6_fu_659">
<pin_list>
<pin id="1130205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="or_ln785_3_fu_665">
<pin_list>
<pin id="1131986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131987" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln785_7_fu_670">
<pin_list>
<pin id="1131660" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131661" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="overflow_3_fu_675">
<pin_list>
<pin id="1131519" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131520" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln786_3_fu_681">
<pin_list>
<pin id="1131995" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131996" dir="0" index="1" bw="1" slack="1"/>
<pin id="1131997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/12 "/>
</bind>
</comp>

<comp id="686" class="1004" name="xor_ln786_4_fu_686">
<pin_list>
<pin id="1131669" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131670" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="underflow_4_fu_692">
<pin_list>
<pin id="1131529" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131530" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="or_ln340_11_fu_697">
<pin_list>
<pin id="1132004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="or_ln340_12_fu_703">
<pin_list>
<pin id="1132013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln340_13_fu_708">
<pin_list>
<pin id="1132022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/12 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln388_4_fu_721">
<pin_list>
<pin id="1139710" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139711" dir="0" index="1" bw="40" slack="0"/>
<pin id="1139712" dir="0" index="2" bw="40" slack="1"/>
<pin id="1139713" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_Val2_21_fu_728">
<pin_list>
<pin id="1128274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128275" dir="0" index="1" bw="40" slack="0"/>
<pin id="1128276" dir="0" index="2" bw="40" slack="0"/>
<pin id="1128277" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_21/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="lhs_V_fu_736">
<pin_list>
<pin id="1098624" dir="0" index="0" bw="40" slack="1"/>
<pin id="1098625" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="rhs_V_fu_739">
<pin_list>
<pin id="1098642" dir="0" index="0" bw="40" slack="1"/>
<pin id="1098643" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="10422" dir="0" index="0" bw="40" slack="0"/>
<pin id="10423" dir="0" index="1" bw="40" slack="0"/>
<pin id="10424" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ytemp_V_1/21 x2_V_1/11 xtemp_V/15 ret_V/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln1497_fu_748">
<pin_list>
<pin id="1102515" dir="0" index="0" bw="41" slack="1"/>
<pin id="1102516" dir="0" index="1" bw="39" slack="0"/>
<pin id="1102517" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="ret_V_11_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="40" slack="1"/>
<pin id="755" dir="0" index="1" bw="40" slack="1"/>
<pin id="756" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln1192_fu_757">
<pin_list>
<pin id="1124789" dir="0" index="0" bw="41" slack="0"/>
<pin id="1124790" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="r_V_15_fu_761">
<pin_list>
<pin id="1125522" dir="0" index="0" bw="41" slack="0"/>
<pin id="1125523" dir="0" index="1" bw="40" slack="10"/>
<pin id="1125524" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125525" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_15/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln1116_fu_769">
<pin_list>
<pin id="1124824" dir="0" index="0" bw="41" slack="0"/>
<pin id="1124825" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln1118_fu_773">
<pin_list>
<pin id="1124860" dir="0" index="0" bw="40" slack="10"/>
<pin id="1124861" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_fu_777">
<pin_list>
<pin id="1054167" dir="0" index="0" bw="40" slack="0"/>
<pin id="1054168" dir="0" index="1" bw="40" slack="0"/>
<pin id="1054169" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="lhs_V_2_fu_783">
<pin_list>
<pin id="1098674" dir="0" index="0" bw="41" slack="1"/>
<pin id="1098675" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="grp_fu_791">
<pin_list>
<pin id="234834" dir="0" index="0" bw="1" slack="0"/>
<pin id="234835" dir="0" index="1" bw="40" slack="0"/>
<pin id="234836" dir="0" index="2" bw="7" slack="0"/>
<pin id="234837" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/15 tmp_41/21 tmp_25/11 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_Result_16_fu_803">
<pin_list>
<pin id="1139967" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139968" dir="0" index="1" bw="42" slack="0"/>
<pin id="1139969" dir="0" index="2" bw="7" slack="0"/>
<pin id="1139970" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/15 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_Result_9_fu_811">
<pin_list>
<pin id="1124932" dir="0" index="0" bw="2" slack="0"/>
<pin id="1124933" dir="0" index="1" bw="42" slack="0"/>
<pin id="1124934" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124935" dir="0" index="3" bw="7" slack="0"/>
<pin id="1124936" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln785_fu_821">
<pin_list>
<pin id="1138364" dir="0" index="0" bw="2" slack="0"/>
<pin id="1138365" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/15 "/>
</bind>
</comp>

<comp id="827" class="1004" name="or_ln785_4_fu_827">
<pin_list>
<pin id="1130590" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130591" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/15 "/>
</bind>
</comp>

<comp id="839" class="1004" name="overflow_4_fu_839">
<pin_list>
<pin id="1130915" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130916" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130917" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln786_fu_851">
<pin_list>
<pin id="1138373" dir="0" index="0" bw="2" slack="0"/>
<pin id="1138374" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln786_fu_857">
<pin_list>
<pin id="1130596" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130597" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="underflow_5_fu_863">
<pin_list>
<pin id="1130921" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130922" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130923" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="or_ln340_14_fu_869">
<pin_list>
<pin id="1139950" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139951" dir="0" index="1" bw="1" slack="1"/>
<pin id="1139952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/16 "/>
</bind>
</comp>

<comp id="873" class="1004" name="xor_ln340_fu_873">
<pin_list>
<pin id="1140022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1140023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln340_15_fu_878">
<pin_list>
<pin id="1137997" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137998" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="grp_fu_883">
<pin_list>
<pin id="12889" dir="0" index="0" bw="1" slack="0"/>
<pin id="12890" dir="0" index="1" bw="40" slack="0"/>
<pin id="12891" dir="0" index="2" bw="40" slack="1"/>
<pin id="12892" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/12 select_ln340_5/16 select_ln340_6/22 "/>
</bind>
</comp>

<comp id="890" class="1004" name="x_V_fu_890">
<pin_list>
<pin id="1140043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140044" dir="0" index="1" bw="40" slack="0"/>
<pin id="1140045" dir="0" index="2" bw="40" slack="0"/>
<pin id="1140046" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/16 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln1498_fu_904">
<pin_list>
<pin id="1125618" dir="0" index="0" bw="40" slack="12"/>
<pin id="1125619" dir="0" index="1" bw="40" slack="0"/>
<pin id="1125620" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln718_3_fu_910">
<pin_list>
<pin id="1124977" dir="0" index="0" bw="81" slack="0"/>
<pin id="1124978" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_3/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="grp_fu_914">
<pin_list>
<pin id="68244" dir="0" index="0" bw="81" slack="0"/>
<pin id="68245" dir="0" index="1" bw="75" slack="0"/>
<pin id="68246" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y2_V_2/11 ret_V_12/15 ret_V_13/20 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_Result_18_fu_918">
<pin_list>
<pin id="1139649" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139650" dir="0" index="1" bw="81" slack="0"/>
<pin id="1139651" dir="0" index="2" bw="8" slack="0"/>
<pin id="1139652" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/20 "/>
</bind>
</comp>

<comp id="926" class="1004" name="grp_fu_926">
<pin_list>
<pin id="40524" dir="0" index="0" bw="34" slack="1"/>
<pin id="40525" dir="0" index="1" bw="1" slack="0"/>
<pin id="40526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_6/20 r_4/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_3_fu_931">
<pin_list>
<pin id="1125045" dir="0" index="0" bw="5" slack="0"/>
<pin id="1125046" dir="0" index="1" bw="81" slack="0"/>
<pin id="1125047" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125048" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125049" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_4_fu_941">
<pin_list>
<pin id="1125125" dir="0" index="0" bw="6" slack="0"/>
<pin id="1125126" dir="0" index="1" bw="81" slack="0"/>
<pin id="1125127" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125128" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125129" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="951" class="1004" name="ytemp_V_fu_951">
<pin_list>
<pin id="1125205" dir="0" index="0" bw="40" slack="0"/>
<pin id="1125206" dir="0" index="1" bw="81" slack="1"/>
<pin id="1125207" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125208" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125209" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ytemp_V/21 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_38_fu_960">
<pin_list>
<pin id="1131121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131122" dir="0" index="1" bw="81" slack="1"/>
<pin id="1131123" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/21 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_Result_19_fu_967">
<pin_list>
<pin id="1131129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131130" dir="0" index="1" bw="81" slack="1"/>
<pin id="1131131" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/21 "/>
</bind>
</comp>

<comp id="974" class="1004" name="or_ln412_1_fu_974">
<pin_list>
<pin id="1132049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/21 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_40_fu_979">
<pin_list>
<pin id="1126118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126119" dir="0" index="1" bw="81" slack="1"/>
<pin id="1126120" dir="0" index="2" bw="7" slack="0"/>
<pin id="1126121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/21 "/>
</bind>
</comp>

<comp id="986" class="1004" name="and_ln412_3_fu_986">
<pin_list>
<pin id="1131446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131447" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_3/21 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln415_3_fu_992">
<pin_list>
<pin id="1127574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127575" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/21 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="xor_ln779_3_fu_1010">
<pin_list>
<pin id="1140004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/21 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="carry_8_fu_1016">
<pin_list>
<pin id="1131329" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131330" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/21 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="Range2_all_ones_3_fu_1030">
<pin_list>
<pin id="1125627" dir="0" index="0" bw="5" slack="1"/>
<pin id="1125628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_3/21 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="Range1_all_ones_4_fu_1035">
<pin_list>
<pin id="1125637" dir="0" index="0" bw="6" slack="1"/>
<pin id="1125638" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/21 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="Range1_all_zeros_3_fu_1040">
<pin_list>
<pin id="1125647" dir="0" index="0" bw="6" slack="1"/>
<pin id="1125648" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125649" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/21 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_43_fu_1045">
<pin_list>
<pin id="1126141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126142" dir="0" index="1" bw="81" slack="1"/>
<pin id="1126143" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/21 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="grp_fu_1052">
<pin_list>
<pin id="277996" dir="0" index="0" bw="1" slack="0"/>
<pin id="277997" dir="0" index="1" bw="1" slack="0"/>
<pin id="277998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/15 xor_ln416_3/21 xor_ln416/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="and_ln779_3_fu_1058">
<pin_list>
<pin id="1131452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131453" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/21 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="deleted_ones_4_fu_1064">
<pin_list>
<pin id="1139901" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139902" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139903" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_4/21 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="and_ln786_10_fu_1072">
<pin_list>
<pin id="1139355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_10/21 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="grp_fu_1078">
<pin_list>
<pin id="1139956" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139957" dir="0" index="1" bw="40" slack="0"/>
<pin id="1139958" dir="0" index="2" bw="40" slack="1"/>
<pin id="1139959" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/12 select_ln388_6/22 select_ln388_5/16 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="and_ln781_3_fu_1083">
<pin_list>
<pin id="1131927" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131928" dir="0" index="1" bw="1" slack="1"/>
<pin id="1131929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/22 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="xor_ln785_9_fu_1087">
<pin_list>
<pin id="1131634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131635" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/22 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="or_ln785_5_fu_1093">
<pin_list>
<pin id="1131837" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131838" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_5/22 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="xor_ln785_10_fu_1098">
<pin_list>
<pin id="1132142" dir="0" index="0" bw="1" slack="2"/>
<pin id="1132143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_10/22 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="overflow_5_fu_1103">
<pin_list>
<pin id="1132161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/22 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="or_ln786_4_fu_1109">
<pin_list>
<pin id="1131843" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131844" dir="0" index="1" bw="1" slack="1"/>
<pin id="1131845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_4/22 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="xor_ln786_6_fu_1114">
<pin_list>
<pin id="1131640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131641" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/22 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="underflow_6_fu_1120">
<pin_list>
<pin id="1139978" dir="0" index="0" bw="1" slack="2"/>
<pin id="1139979" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/22 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="or_ln340_16_fu_1125">
<pin_list>
<pin id="1131962" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131963" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/22 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="or_ln340_17_fu_1131">
<pin_list>
<pin id="1131968" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131969" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/22 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="or_ln340_18_fu_1136">
<pin_list>
<pin id="1130713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130714" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_18/22 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="select_ln340_4_fu_1142">
<pin_list>
<pin id="1137533" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137534" dir="0" index="1" bw="40" slack="0"/>
<pin id="1137535" dir="0" index="2" bw="40" slack="1"/>
<pin id="1137536" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/12 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="deleted_zeros_3_fu_1149">
<pin_list>
<pin id="1139913" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139914" dir="0" index="1" bw="1" slack="1"/>
<pin id="1139915" dir="0" index="2" bw="1" slack="1"/>
<pin id="1139916" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/22 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="grp_fu_1156">
<pin_list>
<pin id="225712" dir="0" index="0" bw="1" slack="0"/>
<pin id="225713" dir="0" index="1" bw="40" slack="0"/>
<pin id="225714" dir="0" index="2" bw="40" slack="0"/>
<pin id="225715" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/12 y_V/22 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln1498_1_fu_1164">
<pin_list>
<pin id="1125656" dir="0" index="0" bw="40" slack="19"/>
<pin id="1125657" dir="0" index="1" bw="40" slack="1"/>
<pin id="1125658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498_1/23 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="and_ln28_fu_1169">
<pin_list>
<pin id="1131570" dir="0" index="0" bw="1" slack="7"/>
<pin id="1131571" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/23 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="rhs_V_2_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="42" slack="12"/>
<pin id="1176" dir="1" index="1" bw="42" slack="12"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1191" class="1005" name="maxIter_read_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="1"/>
<pin id="1193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="maxIter_read "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sext_ln728_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="81" slack="17"/>
<pin id="1200" dir="1" index="1" bw="81" slack="17"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="x_in_V_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="40" slack="1"/>
<pin id="1205" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_in_V_read "/>
</bind>
</comp>

<comp id="1208" class="1005" name="iter_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="1212" class="1005" name="icmp_ln19_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="20"/>
<pin id="1214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="81" slack="1"/>
<pin id="1231" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 tmp_4 y_in_V_read r_V rhs_V sext_ln1116 r_V_19 r_V_17 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="41" slack="1"/>
<pin id="1240" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 tmp_3 ret_V ret_V_11 x2_V_1 xtemp_V ytemp_V_1 trunc_ln718 trunc_ln718_3 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_Result_s_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="3"/>
<pin id="1246" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1269" class="1005" name="trunc_ln718_2_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="34" slack="1"/>
<pin id="1271" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln718_2 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_Result_13_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="3"/>
<pin id="1277" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="p_Result_7_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="4" slack="1"/>
<pin id="1282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="p_Result_8_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="1"/>
<pin id="1287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="Range2_all_ones_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="1296" class="1005" name="r_4_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="Range1_all_zeros_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="2"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1308" class="1005" name="Range1_all_ones_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1313" class="1005" name="Range2_all_ones_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="r_5_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="Range1_all_zeros_2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="2"/>
<pin id="1325" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="Range1_all_ones_3_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_3 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="p_Result_12_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="carry_4_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_4 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="p_Result_5_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="5" slack="1"/>
<pin id="1354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="and_ln786_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="p_Result_15_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="carry_6_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="and_ln786_7_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_7 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="p_Result_s_16_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="4" slack="1"/>
<pin id="1398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_16 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="icmp_ln1497_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="10"/>
<pin id="1408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="y_V_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="40" slack="1"/>
<pin id="1412" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1420" class="1005" name="and_ln28_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln28 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="underflow_5_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_5 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="overflow_4_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_4 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="icmp_ln1498_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="7"/>
<pin id="1456" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="81" slack="1"/>
<pin id="1461" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 lhs_V ret_V_13 sext_ln1118 r_V_18 y2_V_2 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="r_6_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_6 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="p_Result_18_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="2"/>
<pin id="1486" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Result_20_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="carry_8_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_8 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="Range1_all_zeros_3_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_3 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="Range1_all_ones_4_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_4 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="40" slack="1"/>
<pin id="1530" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 x_V "/>
</bind>
</comp>

<comp id="1534" class="1005" name="and_ln786_10_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="1"/>
<pin id="1536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="175"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="152" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="186"><net_src comp="167" pin="6"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="116" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="110" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="12894"><net_src comp="56" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="40528"><net_src comp="34" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="225717"><net_src comp="883" pin="3"/><net_sink comp="1156" pin=1"/></net>

<net id="234838"><net_src comp="50" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="234840"><net_src comp="52" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="278000"><net_src comp="54" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="377085"><net_src comp="50" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="377087"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="1099581"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="1099605"><net_src comp="40" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="1099629"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="1099653"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="1099677"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="1102519"><net_src comp="76" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="1104490"><net_src comp="1238" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1124045"><net_src comp="144" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="1124046"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1124047"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1124085"><net_src comp="132" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="1124086"><net_src comp="230" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1124087"><net_src comp="230" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1124510"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="1124511"><net_src comp="777" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="1124512"><net_src comp="28" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="1124513"><net_src comp="24" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="1124590"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="1124591"><net_src comp="777" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="1124592"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="1124593"><net_src comp="24" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="1124670"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="1124672"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="1124673"><net_src comp="46" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="1124750"><net_src comp="42" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="1124752"><net_src comp="44" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="1124753"><net_src comp="46" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="1124791"><net_src comp="753" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="1124827"><net_src comp="769" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1124862"><net_src comp="128" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1124863"><net_src comp="773" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1124937"><net_src comp="86" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="1124939"><net_src comp="88" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="1124940"><net_src comp="84" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="1124979"><net_src comp="224" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="1125050"><net_src comp="98" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="1125052"><net_src comp="28" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="1125053"><net_src comp="96" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="1125130"><net_src comp="100" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="1125132"><net_src comp="32" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="1125133"><net_src comp="96" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="1125210"><net_src comp="102" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="1125212"><net_src comp="44" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="1125213"><net_src comp="46" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="1125518"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="1125520"><net_src comp="14" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="1125521"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="1125526"><net_src comp="78" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="1125527"><net_src comp="140" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1125528"><net_src comp="80" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="1125529"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="1125606"><net_src comp="156" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="1125613"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="1125621"><net_src comp="140" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1125631"><net_src comp="38" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1125641"><net_src comp="104" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1125651"><net_src comp="106" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1125659"><net_src comp="128" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1125684"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="1125685"><net_src comp="224" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="1125686"><net_src comp="24" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="1125692"><net_src comp="22" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="1125693"><net_src comp="777" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="1125694"><net_src comp="24" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="1125926"><net_src comp="224" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="1125930"><net_src comp="777" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="1126018"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="1126019"><net_src comp="224" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="1126020"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="1126021"><net_src comp="24" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="1126028"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="1126029"><net_src comp="224" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="1126030"><net_src comp="32" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="1126031"><net_src comp="24" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="1126047"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="1126049"><net_src comp="44" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="1126055"><net_src comp="22" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="1126057"><net_src comp="46" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="1126122"><net_src comp="94" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="1126124"><net_src comp="48" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="1126145"><net_src comp="94" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1126147"><net_src comp="32" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1126440"><net_src comp="353" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="1127026"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="1127692"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="1127872"><net_src comp="54" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="1127873"><net_src comp="513" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="1127878"><net_src comp="54" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="1128195"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="1128518"><net_src comp="441" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="1128524"><net_src comp="430" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="1128525"><net_src comp="448" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="1129668"><net_src comp="564" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="1129669"><net_src comp="54" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="1129675"><net_src comp="54" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="1130102"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="1130107"><net_src comp="569" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="1130109"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="1130202"><net_src comp="54" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="1130208"><net_src comp="650" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="1130209"><net_src comp="54" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="1130390"><net_src comp="584" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="1130918"><net_src comp="827" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="1130924"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="1131125"><net_src comp="94" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="1131127"><net_src comp="44" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="1131133"><net_src comp="94" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="1131135"><net_src comp="46" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="1131145"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="1131147"><net_src comp="48" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="1131148"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="1131168"><net_src comp="22" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="1131170"><net_src comp="32" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="1131171"><net_src comp="423" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="1131179"><net_src comp="22" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="1131181"><net_src comp="44" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="1131182"><net_src comp="463" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="1131189"><net_src comp="22" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="1131191"><net_src comp="46" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="1131192"><net_src comp="470" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="1131200"><net_src comp="22" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="1131202"><net_src comp="48" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="1131212"><net_src comp="50" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="1131214"><net_src comp="52" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="1131215"><net_src comp="505" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="1131225"><net_src comp="50" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="1131227"><net_src comp="52" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="1131237"><net_src comp="22" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="1131239"><net_src comp="32" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="1131332"><net_src comp="967" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1131449"><net_src comp="979" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="1131451"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1131455"><net_src comp="1030" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1131465"><net_src comp="360" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="1131467"><net_src comp="409" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="1131475"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="1131476"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="1131477"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="1131486"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="1131493"><net_src comp="525" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="1131494"><net_src comp="551" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="1131502"><net_src comp="579" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="1131503"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="1131504"><net_src comp="589" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="1131513"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="1131514"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="1131574"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1131638"><net_src comp="54" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1131644"><net_src comp="54" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1131664"><net_src comp="54" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="1131665"><net_src comp="670" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="1131673"><net_src comp="54" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="1131674"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="1131841"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1131848"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1131932"><net_src comp="1083" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1131933"><net_src comp="1083" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1131973"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1131980"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="1131981"><net_src comp="569" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="1131990"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="1131991"><net_src comp="665" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="1131998"><net_src comp="655" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="1132000"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="1132007"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="1132008"><net_src comp="675" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="1132017"><net_src comp="670" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="1132025"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="1132026"><net_src comp="655" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="1132027"><net_src comp="708" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="1132053"><net_src comp="960" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="1132054"><net_src comp="974" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="1132146"><net_src comp="54" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1132148"><net_src comp="1098" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1132164"><net_src comp="1093" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1132165"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1132166"><net_src comp="1103" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1132202"><net_src comp="1238" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1132203"><net_src comp="728" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1132204"><net_src comp="1229" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1132740"><net_src comp="931" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1132741"><net_src comp="1238" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1132742"><net_src comp="941" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1132743"><net_src comp="1229" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1132744"><net_src comp="1229" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1133264"><net_src comp="110" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1133265"><net_src comp="1229" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1133266"><net_src comp="1229" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1133774"><net_src comp="116" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1133775"><net_src comp="1203" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1133776"><net_src comp="1203" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1133780"><net_src comp="195" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1133783"><net_src comp="187" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1133788"><net_src comp="122" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1133789"><net_src comp="1191" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1133790"><net_src comp="1191" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="1133791"><net_src comp="1191" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1133794"><net_src comp="205" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1133799"><net_src comp="1208" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1133801"><net_src comp="209" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1133826"><net_src comp="1229" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1133855"><net_src comp="240" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1133856"><net_src comp="1244" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1133857"><net_src comp="1244" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1133865"><net_src comp="272" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1133866"><net_src comp="1275" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1133867"><net_src comp="1275" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1133870"><net_src comp="284" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1133871"><net_src comp="1280" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1133875"><net_src comp="294" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1133876"><net_src comp="1285" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1133877"><net_src comp="1285" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1133880"><net_src comp="309" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1133881"><net_src comp="1291" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1133885"><net_src comp="1296" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1133888"><net_src comp="319" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1133889"><net_src comp="1301" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1133894"><net_src comp="314" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1133895"><net_src comp="1308" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1133896"><net_src comp="1308" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1133897"><net_src comp="1308" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1133900"><net_src comp="329" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1133901"><net_src comp="1313" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1133905"><net_src comp="1318" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1133908"><net_src comp="339" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1133909"><net_src comp="1323" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1133914"><net_src comp="334" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1133915"><net_src comp="1330" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1133916"><net_src comp="1330" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1133917"><net_src comp="1330" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1133921"><net_src comp="1341" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1133925"><net_src comp="409" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1133926"><net_src comp="1347" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1133927"><net_src comp="1347" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1133931"><net_src comp="262" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1133932"><net_src comp="1352" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1133933"><net_src comp="1352" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1133937"><net_src comp="519" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1133938"><net_src comp="1358" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1133939"><net_src comp="1358" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1133942"><net_src comp="525" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1133943"><net_src comp="1364" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1133947"><net_src comp="448" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1133948"><net_src comp="1370" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1133949"><net_src comp="1370" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1133953"><net_src comp="558" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1133954"><net_src comp="1375" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1133955"><net_src comp="1375" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1133958"><net_src comp="252" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1133959"><net_src comp="1396" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1133961"><net_src comp="748" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1133971"><net_src comp="1169" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1133976"><net_src comp="863" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1133983"><net_src comp="839" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1133988"><net_src comp="904" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1133989"><net_src comp="1454" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1134033"><net_src comp="1478" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1134038"><net_src comp="1484" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1134043"><net_src comp="1506" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1134047"><net_src comp="1016" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1134049"><net_src comp="1512" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1134052"><net_src comp="1040" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1134057"><net_src comp="1035" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1134059"><net_src comp="1523" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1134070"><net_src comp="1534" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1134071"><net_src comp="1534" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1134224"><net_src comp="230" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1134225"><net_src comp="1459" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1134226"><net_src comp="1459" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1134227"><net_src comp="220" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1134228"><net_src comp="1229" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1134639"><net_src comp="1238" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1134672"><net_src comp="736" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1134673"><net_src comp="1459" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1134674"><net_src comp="739" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1134675"><net_src comp="1229" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1135100"><net_src comp="757" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1135370"><net_src comp="1528" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1135372"><net_src comp="1410" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1135373"><net_src comp="1410" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1135388"><net_src comp="753" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1135389"><net_src comp="1238" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1135403"><net_src comp="1459" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1135404"><net_src comp="1459" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1135405"><net_src comp="1459" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1135406"><net_src comp="1459" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1135407"><net_src comp="1459" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1135647"><net_src comp="773" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1135648"><net_src comp="1459" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1135649"><net_src comp="769" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1137448"><net_src comp="611" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="1137531"><net_src comp="622" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1137532"><net_src comp="1156" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1137537"><net_src comp="697" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1137538"><net_src comp="56" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1137540"><net_src comp="1142" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="1138000"><net_src comp="1442" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1138367"><net_src comp="811" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="1138368"><net_src comp="90" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="1138369"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="1138376"><net_src comp="811" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="1138377"><net_src comp="92" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="1138378"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="1139192"><net_src comp="1052" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="1139282"><net_src comp="1052" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1139360"><net_src comp="1072" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1139630"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="1139631"><net_src comp="54" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="1139632"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="1139653"><net_src comp="94" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="1139655"><net_src comp="96" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="1139656"><net_src comp="918" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1139715"><net_src comp="58" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="1139905"><net_src comp="1016" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1139906"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1139907"><net_src comp="1035" pin="2"/><net_sink comp="1064" pin=2"/></net>

<net id="1139908"><net_src comp="1064" pin="3"/><net_sink comp="1072" pin=1"/></net>

<net id="1139917"><net_src comp="1512" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1139918"><net_src comp="1523" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1139919"><net_src comp="1517" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1139920"><net_src comp="1149" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1139925"><net_src comp="1125" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="1139942"><net_src comp="1136" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1139943"><net_src comp="1156" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1139953"><net_src comp="1436" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1139954"><net_src comp="1442" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1139955"><net_src comp="869" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="1139960"><net_src comp="606" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1139961"><net_src comp="58" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1139962"><net_src comp="1238" pin="1"/><net_sink comp="1078" pin=2"/></net>

<net id="1139963"><net_src comp="1078" pin="3"/><net_sink comp="1156" pin=2"/></net>

<net id="1139964"><net_src comp="692" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="1139966"><net_src comp="721" pin="3"/><net_sink comp="728" pin=2"/></net>

<net id="1139971"><net_src comp="82" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="1139973"><net_src comp="84" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="1139975"><net_src comp="803" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="1139976"><net_src comp="1436" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1139981"><net_src comp="1484" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1139982"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1139983"><net_src comp="1120" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1139984"><net_src comp="1120" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1139985"><net_src comp="1052" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="1139986"><net_src comp="992" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1139987"><net_src comp="951" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="1139988"><net_src comp="742" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="1139989"><net_src comp="742" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="1139990"><net_src comp="742" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1139991"><net_src comp="385" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1139992"><net_src comp="344" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="1139993"><net_src comp="495" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1139994"><net_src comp="454" pin="4"/><net_sink comp="914" pin=1"/></net>

<net id="1139995"><net_src comp="914" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="1139996"><net_src comp="914" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="1139998"><net_src comp="1174" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1139999"><net_src comp="783" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1140000"><net_src comp="914" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="1140001"><net_src comp="914" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="1140002"><net_src comp="1203" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1140003"><net_src comp="1528" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1140007"><net_src comp="1045" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1140008"><net_src comp="54" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1140009"><net_src comp="1010" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1140013"><net_src comp="803" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="1140014"><net_src comp="54" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="1140015"><net_src comp="403" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="1140016"><net_src comp="791" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="1140017"><net_src comp="791" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1140018"><net_src comp="415" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1140019"><net_src comp="415" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1140020"><net_src comp="415" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="1140021"><net_src comp="415" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1140025"><net_src comp="1436" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1140026"><net_src comp="54" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="1140027"><net_src comp="873" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="1140028"><net_src comp="248" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1140030"><net_src comp="280" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1140033"><net_src comp="926" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1140034"><net_src comp="1238" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1140035"><net_src comp="926" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1140039"><net_src comp="1269" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1140040"><net_src comp="34" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="1140041"><net_src comp="324" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1140042"><net_src comp="910" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1140047"><net_src comp="878" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="1140048"><net_src comp="883" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="1140049"><net_src comp="1078" pin="3"/><net_sink comp="890" pin=2"/></net>

<net id="1140050"><net_src comp="890" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1140051"><net_src comp="890" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="1140052"><net_src comp="736" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1140053"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1140054"><net_src comp="224" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1140056"><net_src comp="1229" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1140057"><net_src comp="1229" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1140058"><net_src comp="1229" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1140059"><net_src comp="1229" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1140060"><net_src comp="1229" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1140061"><net_src comp="777" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1140062"><net_src comp="1459" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1140063"><net_src comp="1459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1140064"><net_src comp="1459" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1140065"><net_src comp="1459" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1140066"><net_src comp="1459" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1140067"><net_src comp="1229" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1140068"><net_src comp="1198" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1140069"><net_src comp="914" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="1140070"><net_src comp="914" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="1140071"><net_src comp="914" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="1140072"><net_src comp="914" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1140073"><net_src comp="1459" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1140074"><net_src comp="1459" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="1140078"><net_src comp="156" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="1140079"><net_src comp="20" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="1140080"><net_src comp="389" pin="2"/><net_sink comp="1208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mandel_calc : x_in_V | {1 }
	Port: mandel_calc : y_in_V | {1 }
	Port: mandel_calc : maxIter | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		sext_ln728 : 1
	State 4
		icmp_ln19 : 1
		iter : 1
		br_ln19 : 2
		r_V : 1
		r_V_17 : 2
		r_V_13 : 1
		r_V_18 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
		p_Result_s : 1
		trunc_ln718 : 1
		p_Result_s_16 : 1
		p_Result_5 : 1
		p_Result_13 : 1
		trunc_ln718_2 : 1
		p_Result_7 : 1
		p_Result_8 : 1
	State 10
	State 11
		r : 1
		and_ln412 : 1
		zext_ln415 : 1
		x2_V_1 : 2
		tmp_25 : 3
		xor_ln416 : 4
		carry_4 : 4
		p_Result_12 : 3
		xor_ln779 : 1
		and_ln779 : 1
		deleted_ones : 4
		and_ln786 : 5
		or_ln412 : 1
		and_ln412_2 : 1
		zext_ln415_2 : 1
		y2_V_2 : 2
		tmp_32 : 3
		xor_ln416_2 : 4
		carry_6 : 4
		p_Result_15 : 3
		xor_ln779_2 : 1
		and_ln779_2 : 1
		deleted_ones_3 : 4
		and_ln786_7 : 5
	State 12
		xor_ln785 : 1
		or_ln785 : 1
		overflow : 1
		p_Val2_20 : 1
		xor_ln785_6 : 1
		or_ln785_3 : 1
		overflow_3 : 1
		p_Val2_21 : 1
	State 13
		ret_V : 1
	State 14
		br_ln24 : 1
		trunc_ln1192 : 1
		sext_ln1116 : 1
		r_V_19 : 2
	State 15
		ret_V_12 : 1
		p_Result_16 : 2
		p_Result_17 : 1
		p_Result_9 : 2
		icmp_ln785 : 3
		or_ln785_4 : 4
		xor_ln785_8 : 3
		overflow_4 : 4
		xor_ln786_5 : 2
		icmp_ln786 : 3
		or_ln786 : 4
		underflow_5 : 4
	State 16
		icmp_ln1498 : 1
	State 17
	State 18
	State 19
		trunc_ln718_3 : 1
	State 20
		p_Result_18 : 1
		tmp_3 : 1
		tmp_4 : 1
	State 21
		or_ln412_1 : 1
		and_ln412_3 : 1
		zext_ln415_3 : 1
		ytemp_V_1 : 2
		tmp_41 : 3
		xor_ln416_3 : 4
		carry_8 : 4
		p_Result_20 : 3
		xor_ln779_3 : 1
		and_ln779_3 : 1
		deleted_ones_4 : 4
		and_ln786_10 : 5
	State 22
		xor_ln785_9 : 1
		or_ln785_5 : 1
		overflow_5 : 1
		y_V : 1
	State 23
		and_ln28 : 1
	State 24
		iter_2_ph : 1
		iter_2 : 2
		ret_ln43 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |     grp_pretest_fu_187     |    10   |  36.018 |   918   |   969   |
|----------|----------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_224         |    5    |    0    |   287   |    19   |
|          |         grp_fu_777         |    5    |    0    |   281   |    19   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     deleted_ones_fu_441    |    0    |    0    |    0    |    2    |
|          |    deleted_ones_3_fu_551   |    0    |    0    |    0    |    2    |
|          |    deleted_zeros_fu_564    |    0    |    0    |    0    |    2    |
|          |   deleted_zeros_2_fu_650   |    0    |    0    |    0    |    2    |
|          |    select_ln388_4_fu_721   |    0    |    0    |    0    |    40   |
|          |      p_Val2_21_fu_728      |    0    |    0    |    0    |    40   |
|  select  |         grp_fu_883         |    0    |    0    |    0    |    40   |
|          |         x_V_fu_890         |    0    |    0    |    0    |    40   |
|          |   deleted_ones_4_fu_1064   |    0    |    0    |    0    |    2    |
|          |         grp_fu_1078        |    0    |    0    |    0    |    40   |
|          |   select_ln340_4_fu_1142   |    0    |    0    |    0    |    40   |
|          |   deleted_zeros_3_fu_1149  |    0    |    0    |    0    |    2    |
|          |         grp_fu_1156        |    0    |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln19_fu_209      |    0    |    0    |    0    |    13   |
|          |   Range2_all_ones_fu_309   |    0    |    0    |    0    |    9    |
|          |   Range1_all_ones_fu_314   |    0    |    0    |    0    |    11   |
|          |   Range1_all_zeros_fu_319  |    0    |    0    |    0    |    11   |
|          |         r_5_fu_324         |    0    |    0    |    0    |    21   |
|          |  Range2_all_ones_2_fu_329  |    0    |    0    |    0    |    9    |
|          |  Range1_all_ones_3_fu_334  |    0    |    0    |    0    |    11   |
|          |  Range1_all_zeros_2_fu_339 |    0    |    0    |    0    |    11   |
|   icmp   |     icmp_ln1497_fu_748     |    0    |    0    |    0    |    24   |
|          |      icmp_ln785_fu_821     |    0    |    0    |    0    |    8    |
|          |      icmp_ln786_fu_851     |    0    |    0    |    0    |    8    |
|          |     icmp_ln1498_fu_904     |    0    |    0    |    0    |    21   |
|          |         grp_fu_926         |    0    |    0    |    0    |    21   |
|          |  Range2_all_ones_3_fu_1030 |    0    |    0    |    0    |    11   |
|          |  Range1_all_ones_4_fu_1035 |    0    |    0    |    0    |    11   |
|          | Range1_all_zeros_3_fu_1040 |    0    |    0    |    0    |    11   |
|          |    icmp_ln1498_1_fu_1164   |    0    |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         iter_fu_389        |    0    |    0    |    0    |    23   |
|    add   |         grp_fu_742         |    0    |    0    |    0    |    47   |
|          |         grp_fu_914         |    0    |    0    |    0    |    88   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      and_ln412_fu_379      |    0    |    0    |    0    |    2    |
|          |       carry_4_fu_409       |    0    |    0    |    0    |    2    |
|          |      and_ln779_fu_436      |    0    |    0    |    0    |    2    |
|          |       carry_6_fu_448       |    0    |    0    |    0    |    2    |
|          |     and_ln412_2_fu_489     |    0    |    0    |    0    |    2    |
|          |      and_ln786_fu_519      |    0    |    0    |    0    |    2    |
|          |     and_ln779_2_fu_546     |    0    |    0    |    0    |    2    |
|          |     and_ln786_7_fu_558     |    0    |    0    |    0    |    2    |
|          |      and_ln781_fu_569      |    0    |    0    |    0    |    2    |
|          |       overflow_fu_589      |    0    |    0    |    0    |    2    |
|          |      underflow_fu_606      |    0    |    0    |    0    |    2    |
|    and   |     and_ln781_2_fu_655     |    0    |    0    |    0    |    2    |
|          |      overflow_3_fu_675     |    0    |    0    |    0    |    2    |
|          |     underflow_4_fu_692     |    0    |    0    |    0    |    2    |
|          |      overflow_4_fu_839     |    0    |    0    |    0    |    2    |
|          |     underflow_5_fu_863     |    0    |    0    |    0    |    2    |
|          |     and_ln412_3_fu_986     |    0    |    0    |    0    |    2    |
|          |       carry_8_fu_1016      |    0    |    0    |    0    |    2    |
|          |     and_ln779_3_fu_1058    |    0    |    0    |    0    |    2    |
|          |    and_ln786_10_fu_1072    |    0    |    0    |    0    |    2    |
|          |     and_ln781_3_fu_1083    |    0    |    0    |    0    |    2    |
|          |     overflow_5_fu_1103     |    0    |    0    |    0    |    2    |
|          |     underflow_6_fu_1120    |    0    |    0    |    0    |    2    |
|          |      and_ln28_fu_1169      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |       ret_V_11_fu_753      |    0    |    0    |    0    |    47   |
|----------|----------------------------|---------|---------|---------|---------|
|          |          r_fu_367          |    0    |    0    |    0    |    2    |
|          |       or_ln412_fu_477      |    0    |    0    |    0    |    2    |
|          |       or_ln785_fu_579      |    0    |    0    |    0    |    2    |
|          |      or_ln786_2_fu_595     |    0    |    0    |    0    |    2    |
|          |       or_ln340_fu_611      |    0    |    0    |    0    |    2    |
|          |      or_ln340_9_fu_617     |    0    |    0    |    0    |    2    |
|          |     or_ln340_10_fu_622     |    0    |    0    |    0    |    2    |
|          |      or_ln785_3_fu_665     |    0    |    0    |    0    |    2    |
|          |      or_ln786_3_fu_681     |    0    |    0    |    0    |    2    |
|          |     or_ln340_11_fu_697     |    0    |    0    |    0    |    2    |
|    or    |     or_ln340_12_fu_703     |    0    |    0    |    0    |    2    |
|          |     or_ln340_13_fu_708     |    0    |    0    |    0    |    2    |
|          |      or_ln785_4_fu_827     |    0    |    0    |    0    |    2    |
|          |       or_ln786_fu_857      |    0    |    0    |    0    |    2    |
|          |     or_ln340_14_fu_869     |    0    |    0    |    0    |    2    |
|          |     or_ln340_15_fu_878     |    0    |    0    |    0    |    2    |
|          |      or_ln412_1_fu_974     |    0    |    0    |    0    |    2    |
|          |     or_ln785_5_fu_1093     |    0    |    0    |    0    |    2    |
|          |     or_ln786_4_fu_1109     |    0    |    0    |    0    |    2    |
|          |     or_ln340_16_fu_1125    |    0    |    0    |    0    |    2    |
|          |     or_ln340_17_fu_1131    |    0    |    0    |    0    |    2    |
|          |     or_ln340_18_fu_1136    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     xor_ln785_8_fu_403     |    0    |    0    |    0    |    2    |
|          |     xor_ln416_2_fu_430     |    0    |    0    |    0    |    2    |
|          |      xor_ln779_fu_513      |    0    |    0    |    0    |    2    |
|          |     xor_ln779_2_fu_540     |    0    |    0    |    0    |    2    |
|          |      xor_ln785_fu_573      |    0    |    0    |    0    |    2    |
|          |     xor_ln785_5_fu_584     |    0    |    0    |    0    |    2    |
|          |      xor_ln786_fu_600      |    0    |    0    |    0    |    2    |
|    xor   |     xor_ln785_6_fu_659     |    0    |    0    |    0    |    2    |
|          |     xor_ln785_7_fu_670     |    0    |    0    |    0    |    2    |
|          |     xor_ln786_4_fu_686     |    0    |    0    |    0    |    2    |
|          |      xor_ln340_fu_873      |    0    |    0    |    0    |    2    |
|          |     xor_ln779_3_fu_1010    |    0    |    0    |    0    |    2    |
|          |         grp_fu_1052        |    0    |    0    |    0    |    2    |
|          |     xor_ln785_9_fu_1087    |    0    |    0    |    0    |    2    |
|          |    xor_ln785_10_fu_1098    |    0    |    0    |    0    |    2    |
|          |     xor_ln786_6_fu_1114    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   y_in_V_read_read_fu_110  |    0    |    0    |    0    |    0    |
|   read   |   x_in_V_read_read_fu_116  |    0    |    0    |    0    |    0    |
|          |  maxIter_read_read_fu_122  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       rhs_V_2_fu_195       |    0    |    0    |    0    |    0    |
|          |      sext_ln728_fu_205     |    0    |    0    |    0    |    0    |
|          |         r_V_fu_220         |    0    |    0    |    0    |    0    |
|          |        r_V_13_fu_230       |    0    |    0    |    0    |    0    |
|   sext   |        lhs_V_fu_736        |    0    |    0    |    0    |    0    |
|          |        rhs_V_fu_739        |    0    |    0    |    0    |    0    |
|          |     sext_ln1116_fu_769     |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_fu_773     |    0    |    0    |    0    |    0    |
|          |       lhs_V_2_fu_783       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|       rhs_V_3_fu_198       |    0    |    0    |    0    |    0    |
|          |        r_V_15_fu_761       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      p_Result_s_fu_240     |    0    |    0    |    0    |    0    |
|          |     p_Result_13_fu_272     |    0    |    0    |    0    |    0    |
|          |        tmp_22_fu_353       |    0    |    0    |    0    |    0    |
|          |     p_Result_11_fu_360     |    0    |    0    |    0    |    0    |
|          |        tmp_24_fu_372       |    0    |    0    |    0    |    0    |
|          |         grp_fu_415         |    0    |    0    |    0    |    0    |
|          |        tmp_27_fu_423       |    0    |    0    |    0    |    0    |
|          |        tmp_29_fu_463       |    0    |    0    |    0    |    0    |
|          |     p_Result_14_fu_470     |    0    |    0    |    0    |    0    |
| bitselect|        tmp_31_fu_482       |    0    |    0    |    0    |    0    |
|          |        tmp_32_fu_505       |    0    |    0    |    0    |    0    |
|          |     p_Result_15_fu_525     |    0    |    0    |    0    |    0    |
|          |        tmp_34_fu_533       |    0    |    0    |    0    |    0    |
|          |         grp_fu_791         |    0    |    0    |    0    |    0    |
|          |     p_Result_16_fu_803     |    0    |    0    |    0    |    0    |
|          |     p_Result_18_fu_918     |    0    |    0    |    0    |    0    |
|          |        tmp_38_fu_960       |    0    |    0    |    0    |    0    |
|          |     p_Result_19_fu_967     |    0    |    0    |    0    |    0    |
|          |        tmp_40_fu_979       |    0    |    0    |    0    |    0    |
|          |       tmp_43_fu_1045       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     trunc_ln718_fu_248     |    0    |    0    |    0    |    0    |
|   trunc  |    trunc_ln718_2_fu_280    |    0    |    0    |    0    |    0    |
|          |     trunc_ln1192_fu_757    |    0    |    0    |    0    |    0    |
|          |    trunc_ln718_3_fu_910    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |    p_Result_s_16_fu_252    |    0    |    0    |    0    |    0    |
|          |      p_Result_5_fu_262     |    0    |    0    |    0    |    0    |
|          |      p_Result_7_fu_284     |    0    |    0    |    0    |    0    |
|          |      p_Result_8_fu_294     |    0    |    0    |    0    |    0    |
|partselect|         x2_V_fu_344        |    0    |    0    |    0    |    0    |
|          |         y2_V_fu_454        |    0    |    0    |    0    |    0    |
|          |      p_Result_9_fu_811     |    0    |    0    |    0    |    0    |
|          |        tmp_3_fu_931        |    0    |    0    |    0    |    0    |
|          |        tmp_4_fu_941        |    0    |    0    |    0    |    0    |
|          |       ytemp_V_fu_951       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln415_fu_385     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln415_2_fu_495    |    0    |    0    |    0    |    0    |
|          |     zext_ln415_3_fu_992    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    20   |  36.018 |   1486  |   1860  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_3_reg_1330|    1   |
| Range1_all_ones_4_reg_1523|    1   |
|  Range1_all_ones_reg_1308 |    1   |
|Range1_all_zeros_2_reg_1323|    1   |
|Range1_all_zeros_3_reg_1517|    1   |
| Range1_all_zeros_reg_1301 |    1   |
| Range2_all_ones_2_reg_1313|    1   |
|  Range2_all_ones_reg_1291 |    1   |
|     and_ln28_reg_1420     |    1   |
|   and_ln786_10_reg_1534   |    1   |
|    and_ln786_7_reg_1375   |    1   |
|     and_ln786_reg_1358    |    1   |
|      carry_4_reg_1347     |    1   |
|      carry_6_reg_1370     |    1   |
|      carry_8_reg_1512     |    1   |
|    icmp_ln1497_reg_1406   |    1   |
|    icmp_ln1498_reg_1454   |    1   |
|     icmp_ln19_reg_1212    |    1   |
|       iter_0_reg_152      |   16   |
|     iter_2_ph_reg_164     |   16   |
|       iter_2_reg_177      |   16   |
|       iter_reg_1208       |   16   |
|   maxIter_read_reg_1191   |   16   |
|    overflow_4_reg_1442    |    1   |
|    p_Result_12_reg_1341   |    1   |
|    p_Result_13_reg_1275   |    1   |
|    p_Result_15_reg_1364   |    1   |
|    p_Result_18_reg_1484   |    1   |
|    p_Result_20_reg_1506   |    1   |
|    p_Result_5_reg_1352    |    5   |
|    p_Result_7_reg_1280    |    4   |
|    p_Result_8_reg_1285    |    5   |
|   p_Result_s_16_reg_1396  |    4   |
|    p_Result_s_reg_1244    |    1   |
|        r_4_reg_1296       |    1   |
|        r_5_reg_1318       |    1   |
|        r_6_reg_1478       |    1   |
|          reg_1229         |   81   |
|          reg_1238         |   41   |
|          reg_1459         |   81   |
|          reg_1528         |   40   |
|      rhs_V_2_reg_1174     |   42   |
|    sext_ln728_reg_1198    |   81   |
|        tmp_reg_1180       |    1   |
|   trunc_ln718_2_reg_1269  |   34   |
|    underflow_5_reg_1436   |    1   |
|        x_0_reg_140        |   40   |
|    x_in_V_read_reg_1203   |   40   |
|        y_0_reg_128        |   40   |
|        y_V_reg_1410       |   40   |
+---------------------------+--------+
|           Total           |   688  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|     y_0_reg_128    |  p0  |   2  |  40  |   80   ||    9    |
|     x_0_reg_140    |  p0  |   2  |  40  |   80   ||    9    |
|   iter_0_reg_152   |  p0  |   2  |  16  |   32   ||    9    |
| grp_pretest_fu_187 |  p1  |   2  |  40  |   80   ||    9    |
| grp_pretest_fu_187 |  p2  |   2  |  40  |   80   ||    9    |
|     grp_fu_224     |  p0  |   4  |  40  |   160  ||    21   |
|     grp_fu_224     |  p1  |   3  |  41  |   123  ||    15   |
|     grp_fu_742     |  p0  |   4  |  40  |   160  ||    21   |
|     grp_fu_742     |  p1  |   4  |  40  |   160  ||    21   |
|     grp_fu_777     |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_777     |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_883     |  p0  |   3  |   1  |    3   ||    15   |
|     grp_fu_914     |  p0  |   3  |  81  |   243  ||    15   |
|     grp_fu_914     |  p1  |   3  |  75  |   225  ||    15   |
|     grp_fu_1078    |  p0  |   3  |   1  |    3   ||    15   |
|     grp_fu_1156    |  p0  |   2  |   1  |    2   ||    9    |
|      reg_1229      |  p0  |   7  |  81  |   567  ||    38   |
|      reg_1238      |  p0  |   6  |  41  |   246  ||    33   |
|      reg_1459      |  p0  |   5  |  81  |   405  ||    27   |
|      reg_1528      |  p0  |   2  |  40  |   80   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2889  ||  34.29  ||   317   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   36   |  1486  |  1860  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   317  |
|  Register |    -   |    -   |   688  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   70   |  2174  |  2177  |
+-----------+--------+--------+--------+--------+
