/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [25:0] celloutsig_0_16z;
  reg [10:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [12:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = { in_data[43:32], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[83:69], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[29:23], celloutsig_0_0z } <= { in_data[25], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_2z[11:2], celloutsig_0_1z } <= celloutsig_0_2z[11:1];
  assign celloutsig_1_2z = { in_data[168:145], celloutsig_1_0z } <= { in_data[126:103], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[126], celloutsig_1_3z } <= { in_data[99:97], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_11z[14:3], celloutsig_0_11z } <= { in_data[63:41], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[20:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= in_data[78:61];
  assign celloutsig_0_19z = celloutsig_0_16z[8:6] <= { celloutsig_0_9z[3:2], celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_10z[8:6], celloutsig_0_19z, celloutsig_0_5z } <= { in_data[17:14], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_6z[2:1], celloutsig_0_8z } <= { celloutsig_0_25z[8:7], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[61] & ~(in_data[36]);
  assign celloutsig_0_70z = celloutsig_0_20z & ~(celloutsig_0_25z[10]);
  assign celloutsig_0_84z = celloutsig_0_70z & ~(celloutsig_0_9z[2]);
  assign celloutsig_1_0z = in_data[189] & ~(in_data[103]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[172]);
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_9z = celloutsig_1_8z & ~(celloutsig_1_7z[3]);
  assign celloutsig_1_13z = celloutsig_1_5z[1] & ~(celloutsig_1_4z);
  assign celloutsig_0_7z = - { celloutsig_0_4z[5:3], celloutsig_0_5z };
  assign celloutsig_0_83z = - { celloutsig_0_17z[5:2], celloutsig_0_27z };
  assign celloutsig_1_3z = - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = - { in_data[128:123], celloutsig_1_3z };
  assign celloutsig_1_7z = - { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_9z = - celloutsig_0_2z[7:4];
  assign celloutsig_1_11z = - { celloutsig_1_6z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_19z = - { celloutsig_1_11z[13:9], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_4z = celloutsig_0_2z[11:5] >>> in_data[78:72];
  assign celloutsig_0_6z = { celloutsig_0_2z[12:7], celloutsig_0_0z, celloutsig_0_0z } >>> { celloutsig_0_2z[12:6], celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_3z[3:1], celloutsig_1_1z } >>> in_data[155:152];
  assign celloutsig_1_10z = celloutsig_1_6z[6:0] >>> { in_data[106:104], celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_2z[12:0] >>> { celloutsig_0_2z[7:2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_17z = { in_data[179:176], celloutsig_1_10z } >>> { celloutsig_1_6z[8:0], celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_6z[8], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z } >>> { celloutsig_1_17z[8:4], celloutsig_1_5z };
  assign celloutsig_0_11z = { in_data[50:37], celloutsig_0_7z } >>> { celloutsig_0_10z[8:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_9z[3], celloutsig_0_4z, celloutsig_0_1z } >>> { celloutsig_0_10z[3:2], celloutsig_0_4z };
  assign celloutsig_0_16z = { in_data[82:71], celloutsig_0_2z } >>> { celloutsig_0_12z[4:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[10:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> { in_data[83:79], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_17z = { celloutsig_0_11z[9:4], celloutsig_0_5z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 13'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_25z = celloutsig_0_2z[12:0];
  assign { out_data[136:128], out_data[102:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
