package framework.memdomain.backend.privatepath

import chisel3._
import chisel3.util._
import chisel3.experimental.hierarchy.{instantiable, public, Instance, Instantiate}
import framework.memdomain.frontend.mem.MemConfigerIO
import framework.memdomain.backend.{MTraceDPI, MemRequestIO}
import framework.memdomain.backend.accpipe.AccPipe
import framework.memdomain.backend.banks.SramBank
import framework.top.GlobalConfig

@instantiable
class PrivateMemBackend(val b: GlobalConfig) extends Module {

  @public
  val io = IO(new Bundle {
    val mem_req = Vec(b.memDomain.bankChannel, Flipped(new MemRequestIO(b)))
    val config  = Flipped(Decoupled(new MemConfigerIO(b)))

    // Query interface for frontend to get group count
    val query_vbank_id    = Input(UInt(8.W))
    val query_group_count = Output(UInt(log2Up(b.memDomain.bankNum + 1).W))
  })

  val banks:    Seq[Instance[SramBank]] = Seq.fill(b.memDomain.bankNum)(Instantiate(new SramBank(b)))
  val accPipes: Seq[Instance[AccPipe]]  = Seq.fill(b.memDomain.bankChannel)(Instantiate(new AccPipe(b)))

  // Per-channel memory trace DPI-C modules to avoid losing simultaneous events
  val mtraces = Seq.fill(b.memDomain.bankChannel)(Module(new MTraceDPI))
  for (mt <- mtraces) {
    mt.io.clock      := clock
    mt.io.reset      := reset.asBool
    mt.io.is_write   := 0.U
    mt.io.is_shared  := 0.U
    mt.io.channel    := 0.U
    mt.io.hart_id    := 0.U
    mt.io.rob_id     := 0.U
    mt.io.vbank_id   := 0.U
    mt.io.pbank_id   := 0.U
    mt.io.group_id   := 0.U
    mt.io.addr       := 0.U
    mt.io.write_mask := 0.U
    mt.io.data_lo    := 0.U
    mt.io.data_hi    := 0.U
    mt.io.enable     := false.B
  }

  // -----------------------------------------------------------------------------
  // Mapping table
  // -----------------------------------------------------------------------------
  class MappingTableEntry extends Bundle {
    val valid    = Bool()
    val vbank_id = UInt(5.W)
    val is_multi = Bool()
    val group_id = UInt(log2Up(b.memDomain.bankNum).W)
  }

  val mappingTable             = RegInit(VecInit(Seq.fill(b.memDomain.bankNum)(0.U.asTypeOf(new MappingTableEntry))))
  // Virtual bank ids are encoded in the five-bit mapping-table field.  They
  // are not limited to the number of physical banks: several virtual banks
  // may be live at once and each can map to one or more physical banks.
  // Keep one entry for every representable vbank id so group-count queries do
  // not alias unrelated allocations (e.g. vbank 9 with vbank 1).
  private val virtualBankCount = 1 << 5

  val groupCountByVbank = RegInit(
    VecInit(Seq.fill(virtualBankCount)(0.U(log2Up(b.memDomain.bankNum + 1).W)))
  )

  def addEntry(
    vbank_id: UInt,
    pbank_id: UInt,
    is_multi: Bool,
    group_id: UInt
  ): Unit = {
    val entry = mappingTable(pbank_id)
    entry.valid    := true.B
    entry.vbank_id := vbank_id
    entry.is_multi := is_multi
    entry.group_id := group_id
  }

  def deleteEntry(vbank_id: UInt): Unit = {
    for (i <- 0 until b.memDomain.bankNum) {
      when(mappingTable(i).valid && mappingTable(i).vbank_id === vbank_id) {
        mappingTable(i).valid := false.B
      }
    }
  }

  def getFreePbankId(): UInt = {
    val hasFree     = mappingTable.map(_.valid === false.B).reduce(_ || _)
    when(!hasFree) {
      assert(false.B, "PrivateMemBackend allocation failed: no free physical bank\n")
    }
    val freePbankId = mappingTable.indexWhere(_.valid === false.B)
    freePbankId
  }

  // -----------------------------------------------------------------------------
  // Default Value
  // -----------------------------------------------------------------------------

  for (i <- 0 until b.memDomain.bankChannel) {
    accPipes(i).io.mem_req.write <> io.mem_req(i).write
    accPipes(i).io.mem_req.read <> io.mem_req(i).read
    accPipes(i).io.mem_req.bank_id   := io.mem_req(i).bank_id
    accPipes(i).io.mem_req.group_id  := io.mem_req(i).group_id
    accPipes(i).io.mem_req.is_shared := io.mem_req(i).is_shared
    accPipes(i).io.mem_req.hart_id   := io.mem_req(i).hart_id
    accPipes(i).io.mem_req.rob_id    := io.mem_req(i).rob_id

    // Bank-side defaults (only driven when a bank is actually connected)
    accPipes(i).io.sramRead.req.ready  := false.B
    accPipes(i).io.sramRead.resp.valid := false.B
    accPipes(i).io.sramRead.resp.bits  := DontCare

    accPipes(i).io.sramWrite.req.ready  := false.B
    accPipes(i).io.sramWrite.resp.valid := false.B
    accPipes(i).io.sramWrite.resp.bits  := DontCare

    accPipes(i).io.is_multi := false.B
  }

  banks.zipWithIndex.foreach {
    case (bank, _) =>
      bank.io.sramRead.req.valid  := false.B
      bank.io.sramRead.req.bits   := DontCare
      bank.io.sramRead.resp.ready := true.B

      bank.io.sramWrite.req.valid  := false.B
      bank.io.sramWrite.req.bits   := DontCare
      bank.io.sramWrite.resp.ready := true.B
  }

  io.config.ready := true.B

  // -----------------------------------------------------------------------------
  // Bank Alloc/Release
  // -----------------------------------------------------------------------------

  when(io.config.fire) {
    val vbank = io.config.bits.vbank_id(4, 0)
    when(io.config.bits.alloc) {
      // Match bemu mset: realloc of the same vbank frees prior physical banks first.
      // MemConfiger emits one fire per group; only group 0 drops the old mapping.
      when(io.config.bits.group_id === 0.U) {
        deleteEntry(io.config.bits.vbank_id)
      }
      addEntry(
        io.config.bits.vbank_id,
        getFreePbankId(),
        io.config.bits.is_multi,
        io.config.bits.group_id
      )
      groupCountByVbank(vbank) := Mux(io.config.bits.is_multi, io.config.bits.group_id +& 1.U, 1.U)
    }.otherwise {
      deleteEntry(io.config.bits.vbank_id)
      groupCountByVbank(vbank) := 0.U
    }
  }

  // -----------------------------------------------------------------------------
  // Query interface: return group count for a given vbank_id
  // -----------------------------------------------------------------------------
  val queryVbankId = RegNext(io.query_vbank_id, 0.U)
  val queryVbank   = queryVbankId(4, 0)
  io.query_group_count := RegNext(groupCountByVbank(queryVbank), 0.U)

  // -----------------------------------------------------------------------------
  // Connect AccPipe and Banks
  // -----------------------------------------------------------------------------
  private def emitTrace(
    ch:        Int,
    isWrite:   UInt,
    pbankId:   UInt,
    addr:      UInt,
    writeMask: UInt,
    dataLo:    UInt,
    dataHi:    UInt,
    en:        Bool
  ): Unit = {
    mtraces(ch).io.is_write   := isWrite
    mtraces(ch).io.is_shared  := io.mem_req(ch).is_shared.asUInt
    mtraces(ch).io.channel    := ch.U
    mtraces(ch).io.hart_id    := io.mem_req(ch).hart_id
    mtraces(ch).io.rob_id     := io.mem_req(ch).rob_id
    mtraces(ch).io.vbank_id   := io.mem_req(ch).bank_id
    mtraces(ch).io.pbank_id   := pbankId
    mtraces(ch).io.group_id   := io.mem_req(ch).group_id
    mtraces(ch).io.addr       := addr
    mtraces(ch).io.write_mask := writeMask
    mtraces(ch).io.data_lo    := dataLo
    mtraces(ch).io.data_hi    := dataHi
    mtraces(ch).io.enable     := en
  }

  for (i <- 0 until b.memDomain.bankChannel) {
    val routePbank        = RegInit(0.U(log2Up(b.memDomain.bankNum).W))
    val routeMatch        = VecInit(mappingTable.map(entry =>
      entry.valid && entry.vbank_id === io.mem_req(i).bank_id &&
        (!entry.is_multi || entry.group_id === io.mem_req(i).group_id)
    ))
    val requestRoute      = PriorityEncoder(routeMatch)
    val requestRouteValid = routeMatch.asUInt.orR
    // Before the first request is accepted, the pipe is idle and has no
    // latched route yet.  Select the bank from the live request in that cycle;
    // once accepted, keep using the latched route until the response drains.
    val activeRoute       = Mux(accPipes(i).io.busy, routePbank, requestRoute)
    val requestActive     = io.mem_req(i).read.req.valid ||
      io.mem_req(i).write.req.valid || accPipes(i).io.busy
    val activeRouteValid  = Mux(accPipes(i).io.busy, true.B, requestRouteValid)
    when(io.mem_req(i).read.req.fire || io.mem_req(i).write.req.fire) {
      routePbank := requestRoute
    }

    // Requests are attributed once the selected SRAM accepts them.
    when(accPipes(i).io.sramRead.req.fire) {
      emitTrace(i, 0.U, activeRoute, accPipes(i).io.sramRead.req.bits.addr, 0.U, 0.U, 0.U, true.B)
    }

    // Arrival trace: the write has crossed arbitration and is accepted by the
    // selected SPM SRAM port. Keep attribution metadata from the same AccPipe
    // transaction and data from the bank-side request.
    when(accPipes(i).io.sramWrite.req.fire) {
      emitTrace(
        i,
        1.U,
        activeRoute,
        accPipes(i).io.sramWrite.req.bits.addr,
        accPipes(i).io.sramWrite.req.bits.mask.asUInt,
        accPipes(i).io.sramWrite.req.bits.data(63, 0),
        accPipes(i).io.sramWrite.req.bits.data(127, 64),
        true.B
      )
    }

    for (j <- 0 until b.memDomain.bankNum) {
      when(requestActive && activeRouteValid && activeRoute === j.U) {
        banks(j).io.sramRead <> accPipes(i).io.sramRead
        banks(j).io.sramWrite <> accPipes(i).io.sramWrite
      }
    }
  }
}
