# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do readWrite_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week4/teht2/readWrite.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:56:29 on Sep 24,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/readWrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity readWrite
# -- Compiling architecture rtl of readWrite
# End time: 11:56:29 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:56:40 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
# End time: 11:56:41 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim -voptargs="+acc" work.readwrite_vhd_tst 
# Start time: 11:56:47 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(26): (vopt-1272) Length of addr is 2; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:56:48 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim -voptargs="+acc" work.readwrite_vhd_tst 
# Start time: 11:56:55 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(26): (vopt-1272) Length of addr is 2; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:56:56 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:57:05 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
# End time: 11:57:05 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim -voptargs="+acc" work.readwrite_vhd_tst 
# Start time: 11:57:08 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(26): (vopt-1272) Length of addr is 2; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:57:09 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Optimization canceled
# Modified modelsim.ini
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim work.readwrite_vhd_tst 
# Start time: 11:57:52 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(26): (vopt-1272) Length of addr is 2; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:57:53 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim work.readwrite_vhd_tst 
# Start time: 11:58:44 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(26): (vopt-1272) Length of addr is 2; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
vcom -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# End time: 11:58:51 on Sep 24,2024, Elapsed time: 0:00:07
# Errors: 1, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:58:52 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
# End time: 11:58:52 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim work.readwrite_vhd_tst 
# Start time: 11:58:56 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(26): (vopt-1272) Length of addr is 2; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:58:57 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:00:08 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(55): 	addr <= "0001";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(55): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(60): 	addr <= "0000";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(60): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(66): 	addr <= "0001";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(66): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(85): END readWrite_arch;
# 
# ** Note: C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(85): VHDL Compiler exiting
# End time: 12:00:08 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:00:38 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(50): 	addr <= "0000";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(50): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(55): 	addr <= "0001";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(55): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(60): 	addr <= "0000";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(60): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(66): 	addr <= "0001";
# 
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(66): (vcom-1272) Length of expected is 2; length of actual is 4.
###### C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(85): END readWrite_arch;
# 
# ** Note: C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht(85): VHDL Compiler exiting
# End time: 12:00:38 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:01:09 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
# End time: 12:01:09 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# vsim work.readwrite_vhd_tst 
# Start time: 12:01:11 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.readwrite_vhd_tst(readwrite_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.readwrite(rtl)#1
add wave -position end  sim:/readwrite_vhd_tst/addr
add wave -position end  sim:/readwrite_vhd_tst/clock
add wave -position end  sim:/readwrite_vhd_tst/data_in
add wave -position end  sim:/readwrite_vhd_tst/data_out
add wave -position end  sim:/readwrite_vhd_tst/r_signal
add wave -position end  sim:/readwrite_vhd_tst/w_signal
run
vcom -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:04:15 on Sep 24,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week4/teht2/simulation/questa/readWrite.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity readWrite_vhd_tst
# -- Compiling architecture readWrite_arch of readWrite_vhd_tst
# End time: 12:04:16 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.readwrite_vhd_tst
# End time: 12:04:20 on Sep 24,2024, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim work.readwrite_vhd_tst 
# Start time: 12:04:20 on Sep 24,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.readwrite_vhd_tst(readwrite_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.readwrite(rtl)#1
add wave -position end  sim:/readwrite_vhd_tst/addr
add wave -position end  sim:/readwrite_vhd_tst/clock
add wave -position end  sim:/readwrite_vhd_tst/data_in
add wave -position end  sim:/readwrite_vhd_tst/data_out
add wave -position end  sim:/readwrite_vhd_tst/r_signal
add wave -position end  sim:/readwrite_vhd_tst/w_signal
run
# End time: 14:03:21 on Sep 24,2024, Elapsed time: 1:59:01
# Errors: 0, Warnings: 0
