module complex_multiplier (
    input  logic                    clk,
    input  logic                    arst_n,
    input  logic signed [15:0]     a_real,
    input  logic signed [15:0]     a_imag,
    input  logic signed [15:0]     b_real,
    input  logic signed [15:0]     b_imag,
    output logic signed [31:0]     result_real,
    output logic signed [31:0]     result_imag
);

    logic signed [31:0] ac;
    logic signed [31:0] bd;
    logic signed [31:0] ad;
    logic signed [31:0] bc;

    assign ac = a_real * b_real;
    assign bd = a_imag * b_imag;
    assign ad = a_real * b_imag;
    assign bc = a_imag * b_real;

    always @(posedge clk or negedge arst_n) begin
        if (!arst_n) begin
            result_real <= 32'sd0;
            result_imag <= 32'sd0;
        end else begin
            result_real <= ac - bd;
            result_imag <= ad + bc;
        end
    end

endmodule
