// Seed: 4130830124
module module_0 (
    output tri1 id_0,
    input supply0 id_1
    , id_7,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input tri1 id_5
);
  wire id_8, id_9, id_10, id_11;
  module_2 modCall_1 (id_0);
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output uwire id_0
);
  always_latch if (id_2) id_2 <= 1'b0;
  wire id_3;
endmodule
