Library ieee;
use ieee.std_logic_1164.all;

Entity D_ff is
port (n_state : in std_logic_vector(3 downto 0);
	  p_state : out std_logic_vector(3 downto 0);
	  clk,clr : in std_logic 
			);               
End D_ff; 

Architecture rtl of D_ff is
Begin
	process (clk,clr)
	begin
		if (clr = '0') then
			p_state <= "0000"; 
		else
		    if (clk'event and clk = '0') then
		    	p_state <= n_state ;
		    end if;
		end if;
	end process;
End rtl;