<Project ModBy="Inserter" SigType="0" Name="D:/work/MHD44TP/MHD44TP_IR_RS232_SW/test.rvl" Date="2013-05-23">
    <IP Version="1_5_062609"/>
    <Design DesignEntry="Schematic/Verilog HDL" Synthesis="synplify" DeviceFamily="MachXO2" DesignName="IR_RS232_SW"/>
    <Core InsertDataset="0" Insert="1" Reveal_sig="1970185942" Name="core_LA0" ID="0">
        <Setting>
            <Clock SampleClk="clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
            <TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="128"/>
            <Capture Mode="0" MinSamplesPerTrig="8"/>
            <Event CntEnable="0" MaxEventCnt="8"/>
            <TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_core_LA0_net"/>
        </Setting>
        <Dataset Name="Base">
            <Trigger>
                <TU Serialbits="0" Type="0" ID="1" Sig=""/>
                <TU Serialbits="0" Type="0" ID="2" Sig=""/>
                <TE MaxSequence="1" MaxEvnCnt="1" ID="1" Resource="1"/>
                <TE MaxSequence="2" MaxEvnCnt="1" ID="2" Resource="0"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
