<!doctype html>
<html lang="en-US" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>3.5 时钟树综合</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/3_4_clock_tree.html-494e14e6.js"><link rel="modulepreload" href="/assets/image-18-fa18c1da.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/3_4_clock_tree.html-9fd97437.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">Skip to main content</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Project"><span class="title"><!---->Project</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/intro/"><!---->Introduction<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/plan/"><!---->Our Plan<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/team/"><!---->Team Member<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Training"><span class="title"><!---->Training</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/"><!---->EDA Basic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>Water-Drop<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA Practice<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/others/"><!---->Other Training<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Toolchain"><span class="title"><!---->Toolchain</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-platform/"><!---->iEDA Infrastructure<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-tools/"><!---->iEDA Toolchain<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/auto-scripts/"><!---->Flow Scripts<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Intelligence"><span class="title"><!---->Intelligence</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/ibm/"><!---->iBM Dataset<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-model/"><!---->AiEDA Models<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-framework/"><!---->AiEDA Framework<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Research"><span class="title"><!---->Research</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/subjects/"><!---->Academic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/tasks/"><!---->Development<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/achieves/"><!---->Achievement<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Activities"><span class="title"><!---->Activities</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/conferences/"><!---->Conference<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/communication/"><!---->Tutorial<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/contests/"><!---->Contest<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/tape-out/"><!---->Tape-out<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Publicity"><span class="title"><!---->Publicity</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/news/"><!---->News<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/collaborate/"><!---->Cooperation<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/recruit/"><!---->Job Description<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/connection.html"><!---->Contact Us<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="Select language"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="Search"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">Search</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/en/train/eda/"><!---->EDA Basic<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chips and Circuits</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Basics</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard File Formats</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chip Design Process</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><!---->3.1 逻辑综合阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><!---->3.2 布图规划与电源规划<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><!---->3.3 布局阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><!---->3.5 时钟树综合<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_1-时钟信号的生成"><!---->1 时钟信号的生成<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_2-时钟信号的定义"><!---->2 时钟信号的定义<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_1-时钟的定义"><!---->（1）时钟的定义<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_2-时钟信号延迟-latency"><!---->（2）时钟信号延迟(latency)<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_3-时钟信号抖动-jitter"><!---->（3）时钟信号抖动（jitter）<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_4-时钟信号偏差-skew"><!---->（4）时钟信号偏差（skew）<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_2-时钟树综合问题介绍"><!---->2 时钟树综合问题介绍<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#时钟树综合实现方式"><!---->时钟树综合实现方式<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_1-插入缓冲器-buffer"><!---->（1）插入缓冲器 buffer<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html#_2-构建线网拓扑"><!---->（2）构建线网拓扑<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.html"><!---->3.5 布线阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Concepts</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard Cells</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA Problems and Model</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Algorithms and Data Structures</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/water_drop/"><!---->Water-drop Plan<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/practice/"><!---->iEDA Practice<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/others/"><!---->Other Training<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->3.5 时钟树综合</h1><div class="page-info"><span class="page-author-info" aria-label="Author🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="Writing Date📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-08-08T15:41:54.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="Reading Time⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>About 12 min</span><meta property="timeRequired" content="PT12M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>布局后紧接着进行时钟树综合。时钟树综合问题：给定时钟单元分布，构建时钟网络（树）以实现时钟源到达各个寄存器的时序需要，期间需满足给定的各类约束，并尽可能节约设计资源。我们先从时钟信号的生成出发，认识时钟信号的定义，再来谈谈时钟树综合问题。</p><h2 id="_1-时钟信号的生成" tabindex="-1"><a class="header-anchor" href="#_1-时钟信号的生成" aria-hidden="true">#</a> 1 时钟信号的生成</h2><p>时钟的生成有很多种方法，在VLSI设计中，常用的方法是采用外部晶振输入（详细了解可<a href="https://blog.csdn.net/weixin_58634335/article/details/118884018" target="_blank" rel="noopener noreferrer">点击这里<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>）。对于高频时钟，常采用专用的锁相环PLL电路进行倍频。</p><p>除此之外，时钟生成的方法还有DLL、振荡环电路等等（详细了解可查阅《数字集成电路物理设计P93-95》）.</p><h2 id="_2-时钟信号的定义" tabindex="-1"><a class="header-anchor" href="#_2-时钟信号的定义" aria-hidden="true">#</a> 2 时钟信号的定义</h2><p>时钟信号的特性参数有很多，但它的三要素为时钟的周期（频率）、时钟延迟以及时钟信号的不确定性。这三要素通常在SDC文件中用 create_clock 和 create_generated_clock 设计约束命令来定义。</p><figure><img src="/res/images/train_eda_3/image-14.png" alt="时钟信号的定义" tabindex="0"><figcaption>时钟信号的定义</figcaption></figure><p><strong>时钟周期（Clock Period）：</strong> 时钟周期是指时钟信号的一个完整周期所持续的时间长度。在数字系统中，各个逻辑元件的操作都是由时钟信号的上升沿或下降沿来驱动的。时钟周期定义了在一个周期内信号从一个状态变化到另一个状态所需的时间。时钟周期的逆（即频率的倒数）则表示时钟信号的频率，通常以赫兹（Hz）为单位表示。</p><p><strong>时钟延迟（Clock Latency）：</strong> 时钟延迟是指信号在到达一个电路元件时钟输入端与该元件相应输出端的时间差。时钟延迟通常包括由于信号传输、逻辑电路延迟和时序相关性等因素引起的时间延迟。时钟延迟对于确保电路的正确性和性能至关重要，因为不同的信号路径可能具有不同的延迟，可能会导致时序错误。</p><p><strong>时钟信号不确定性（Clock Signal Uncertainty）：</strong> 时钟信号不确定性指的是时钟信号到达不同部分的逻辑电路时存在的不一致性或波动性。这些不确定性可能由于信号传输路径不同、时钟缓冲引起的抖动、时钟分配网络的不均匀性等原因而产生。时钟信号不确定性会影响电路的稳定性和性能，因此在设计中需要考虑并尽量减小这种不确定性。</p><h3 id="_1-时钟的定义" tabindex="-1"><a class="header-anchor" href="#_1-时钟的定义" aria-hidden="true">#</a> （1）时钟的定义</h3><ul><li>基本时钟定义</li></ul><figure><img src="/res/images/train_eda_3/20200723093934406.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>一般时钟从时钟源（source）出发，在寄存器CK端结束。定义此种时钟，用命令 create_clock 定义时钟的 root点。如下图所示，CLKP的定义为：</p><figure><img src="/res/images/train_eda_3/20200723101420789.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>Icc_shell&gt;create_clock -name CLKP  [get_pins UPLL0/CLKOUT]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><ul><li>生成时钟</li></ul><p>生成时钟（generated clock）由普通时钟通过PLL倍频得到，那普通时钟称为生成时钟的主时钟（master clock）。上图的CLKP即为生成时钟CLKPDIV2的主时钟。定义此生成时钟的root点命令：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>Icc_shell&gt;create_generated_clock  -name CLKPDIV2  -source UPLL0/CLKOUT   -add    -master_clock CLKP  -divide_by 2 [get_pins UFF0/Q]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><hr><p><em><strong>Source clock 与 master clock 区别？</strong></em><br> Source clock通常是指芯片外部提供的时钟信号，也称为输入电路的时钟信号。例如，一些芯片可能需要外部输入的参考时钟信号来同步其内部运行的所有模块。在这种情况下，输入的参考时钟就是source clock。在设计电路时，需要确保源时钟满足芯片规格书中的时序要求，才能保证电路功能的正确性。</p><p>Master clock通常指芯片内部的主时钟信号，也称为系统时钟或本地时钟。主时钟是芯片内部各个模块的同步时钟信号，用于确保芯片内部各种逻辑元件的时序性和同步性，以提供可靠的电气性能。通常芯片会有一个主时钟产生电路，生成一个基础的时钟信号，然后通过频率分频、相位调整等方式来产生不同的时钟域，以满足不同逻辑单元的时序要求。</p><p>因此，source clock和master clock都是时钟信号，但source clock通常指芯片外部输入的时钟信号，而master clock则是芯片内部使用和分配的主时钟信号。它们在电路设计中扮演不同的角色，需要根据具体的芯片设计要求来进行正确的选择和使用。</p><hr><figure><img src="/res/images/train_eda_3/image-13.png" alt="" tabindex="0"><figcaption></figcaption></figure><p>对于上述2分频、4分频、8分频时钟定义如下:</p><p>create generated clock -name clk2 -source clk1 -divide by 2 FF1/Q</p><p>create generated clock -name clk4 -source clkl -divide by 4 FF2/0</p><p>create generated clock -name clk8 -source clk1 -divide by 8 FF3/0</p><h3 id="_2-时钟信号延迟-latency" tabindex="-1"><a class="header-anchor" href="#_2-时钟信号延迟-latency" aria-hidden="true">#</a> （2）时钟信号延迟(latency)</h3><p>时钟信号延迟（latency）包括时钟源（clock source）插入延迟（insertion delay）和时钟网络（clock network）插入延迟。</p><p>时钟源插入延迟：系统（即时钟源或来自芯片）到当前芯片（或到当前模块）时钟根节点（clock root pin）之间的延迟；</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_clock_latency 2.0 -source [get_clocks {cpu_clk}]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>时钟网络插入延迟：时钟树的延迟；</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_clock_latency 2.0 [get_clocks {cpu_clk}]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>总插入延迟：时钟源到时钟树寄存器的插入延迟；</p><p>总插入延迟 = 时钟源插入延迟 + 时钟网络插入延迟</p><p>时钟源插入延迟 与 时钟网络插入延迟 的定义通过 -source 选项加以区分。</p><h3 id="_3-时钟信号抖动-jitter" tabindex="-1"><a class="header-anchor" href="#_3-时钟信号抖动-jitter" aria-hidden="true">#</a> （3）时钟信号抖动（jitter）</h3><p>时钟抖动(jitter)定义为信号时间与理想事件时间的偏差(deviation),抖动中含有确定抖动(DJ,deterministic jitter)成分和随机抖动(RJ,random jitter)成分。</p><p>时钟信号的抖动又称为时钟的不确定性(uncer-tainty),在时钟树综合时无法对时钟抖动进行相应的优化,只能考虑到其影响,由此可见抖动是先天存在的,不确定性是人为定义的。在建立理想时钟时我们用set clock uncertainty这个参数来设定抖动值。例如:</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set clock ucertainty 0.3 [get clock{*}]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>该句定义了所有的时钟信号上存在了0.3ns的不确定性。一般情况下,在逻辑设计阶段,将时钟的不确定性设置得较大,从而给时钟树综合的偏差(skew)值预留一定的范围。在时钟树综合之后,可以将该值设定得较小,一般根据工艺与设计的情况而定。在时钟树综合之后,真实时钟代替了理想时钟,在不考虑时钟抖动的情况下,把它的值设为零,若考虑时钟抖动,则把抖动值设定为相应工艺条件下的时钟的真实抖动值。</p><h3 id="_4-时钟信号偏差-skew" tabindex="-1"><a class="header-anchor" href="#_4-时钟信号偏差-skew" aria-hidden="true">#</a> （4）时钟信号偏差（skew）</h3><p>时钟信号的偏差指同一时钟到达该时钟域内不同寄存器之间的时间偏差，也即 $$skew = max (|t_i-t_j|), 0&lt;i,j&lt;n$$</p><p>t<sub>i</sub>，t<sub>j</sub> 分别为时钟根节点到达叶节点的时间，n 为同一时钟域中时序单元的个数。时钟树综合的目的就是为了减少偏差，它的值有正负两种。</p><figure><img src="/res/images/train_eda_3/image-15.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>偏差的实例如下图所示,由于时钟走线长度的不同，从时钟的根节点到达几个叶节点的时间是不同的。设到达ff35的时间是最早的,而到达ffnn的时间是最晚的,任意两者的时间差都叫做偏差。在时钟树的应用中,也将最晚到达ffnn 的时间定义为“最大插入延迟”(maxinsertion delay),将最早到达ff35的时间定义为“最小插入延迟”(mininsertion delay),两者之差定义为“最大偏差”(max skew)。在大规模集成电路设计中,数万个叶节点的大面积分布会造成这个偏差的值非常大，从而导致芯片性能的损失。传统实现时钟树综合的一个重要指标就是达到理论上的“零偏差”(zero skew)。</p><figure><img src="/res/images/train_eda_3/image-16.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>时钟从根节点到达触发器 ff1n,ff2n,…,ffnn 等叶节点的时间即为时钟延迟。可见时钟延迟是存在于最大(插入)延时和最小(插入)延时范围内(图4-16)。实际的偏差一般服从正态分布(图4-17),在建立理想时钟时,需要提出一个最大偏差值。时钟树综合之后,在时序分析时,将时钟设定为传播时钟,从而使实际时钟代替了理想时钟。</p><p>理想时钟的延迟定义用于控制时钟树上插人的驱动单元的级数,一般当延迟较大时，时钟偏差会比较小,但是插人的buffer会比较多,时钟树上的功耗会较大。当延迟的值较小时,可能无法满足时钟偏差的要求,所以在时钟树综合时,需要权衡功耗和时钟偏差的要求,从而选择一个合适的延迟。有时候对于一些特定的设计,两个时钟域之间还需要有一定的相位差,并通过这个参数来调节偏差。</p><h2 id="_2-时钟树综合问题介绍" tabindex="-1"><a class="header-anchor" href="#_2-时钟树综合问题介绍" aria-hidden="true">#</a> 2 时钟树综合问题介绍</h2><figure><img src="/res/images/train_eda_3/image-11.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>时钟树综合的过程，即构建一个时钟源到寄存器的时钟树使得各个路径的时序满足设计需要。工具试图将某个clock所属的所有sinks做到相同长度，即尽可能的使一个时钟信号到达各个终端节点的时间相同。如图，时钟树解决方案主要由插入缓冲器和构建线网拓扑组成。</p><p>在没有进行时钟树综合之前，时钟树暂未生成，时钟逻辑结构如左图所示，一个时钟源端（root）最终扇出到很多寄存器的时钟端。但是我们知道，时钟源到达不同寄存器所经历路径的驱动和负载的不同，使得时钟信号到达各个寄存器时钟端的时间也不一样，将到达不同寄存器的时间偏差称为偏差（skew），传统CTS就是为了减小skew。</p><figure><img src="/res/images/train_eda_3/image-12.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>经过了时钟树综合，通过加入如右图中橙色小方块（缓冲器）等方式形成一个时钟树，时钟信号会先到达各级buffer使得最终到达各个寄存器时钟端的时间几乎相同。</p><p>所以，时钟树综合的目的有两个：</p><ol><li><p>clock skew尽量小，特别是对时钟质量要求比较高或者高频时钟；</p></li><li><p>clock latency尽量短。</p></li></ol><h2 id="时钟树综合实现方式" tabindex="-1"><a class="header-anchor" href="#时钟树综合实现方式" aria-hidden="true">#</a> 时钟树综合实现方式</h2><h3 id="_1-插入缓冲器-buffer" tabindex="-1"><a class="header-anchor" href="#_1-插入缓冲器-buffer" aria-hidden="true">#</a> （1）插入缓冲器 buffer</h3><p>在时钟线网中，缓冲器可以起到分解线网的作用，例如图中通过插入两个缓冲器可以将原来4个扇出的结构转换为三个2扇出结构。</p><p>缓冲器还能够增强驱动能力，因为信号在传播过程中高低电平的转换是需要时间的，缓冲器可以有效减少转换时间，增强驱动能力。</p><p>如果使用驱动能力较强的缓冲器就可以在较短的时间内完成信号转变，在较长的导线从插入缓冲器可以有效减小时延，连续插入多个缓冲器能够增大路径时延，因此插入缓冲器对时序的影响十分显著。</p><figure><img src="/res/images/train_eda_3/image-17.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p><strong>不同的缓冲器会有不同的属性:</strong></p><p>我们会关注缓冲器的尺寸、面积，因为这会影响到版图资源利用率</p><p>同时我们关心它的功耗情况和驱动能力，一般情况下驱动能力越强面积也越大，对设计而言功耗也会更高一些。</p><p>这些属性都在缓冲器对应的单元库中，它对于不同线网情况的时延也是通过单元库查表得到。</p><h3 id="_2-构建线网拓扑" tabindex="-1"><a class="header-anchor" href="#_2-构建线网拓扑" aria-hidden="true">#</a> （2）构建线网拓扑</h3><figure><img src="/res/images/train_eda_3/image-18.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>早期的时钟树设计规模较小，在某些情况下不需要考虑使用缓冲器来平衡时序和解决驱动能力的问题，因此时钟树在线网拓扑方面的研究是较为充分的，发展出了许多类型的构建方法，大体上可以分为3类：</p><ul><li>第一类是树形拓扑</li></ul><p>比较典型的是<strong>H树</strong>，利用分形特性可以构建一个完全对称的平衡树结构，因此时钟偏差很小，但这类树的总线长较大延迟。</p><p>另一类是<strong>延迟合并嵌入算法</strong>，它每次合并两个子树或者节点，每一次合并都计算出父亲节点的可行解区域，直到时钟源，从而确保时钟偏差始终在允许范围内。主要用到贪心或者给定图结构的合并方法。</p><ul><li>第二类是非树型的拓扑</li></ul><p>鱼骨脊柱型拓扑利用金属主干和分支直接驱动负载单元，该方法线长较短，延迟较低，但是只有负载单元分布较为集中时才能有效控制时钟偏差。</p><p>网格型拓扑利用二维网格结构具有很好的稳健性和可扩展性，但它设计成本大，同时难以进行验证和时序分析。</p><p>第三类是混合拓扑</p><p>这类拓扑结合了网格和树进行分层设计，能够将他们的优缺点进行权衡。</p><p>详细可点击这里看<a href="https://www.bilibili.com/video/BV1rT4y1W7JF/?spm_id_from=333.999.0.0&amp;vd_source=2ac617c241afd7f9774b0add4e647179" target="_blank" rel="noopener noreferrer">视频<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>。</p><p>原文链接：<a href="https://blog.csdn.net/weixin_46752319/article/details/107387584" target="_blank" rel="noopener noreferrer">https://blog.csdn.net/weixin_46752319/article/details/107387584<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/en/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.md" rel="noopener noreferrer" target="_blank" aria-label="Edit this page on GitHub" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->Edit this page on GitHub<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">Last update: </span><!----></div><div class="contributors"><span class="label">Contributors: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><div class="hint"><span class="arrow start"></span>Prev</div><div class="link"><!---->3.3 布局阶段</div></a><a class="vp-link nav-link next" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.html"><div class="hint">Next<span class="arrow end"></span></div><div class="link">3.5 布线阶段<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
