--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf elbertv2.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_12_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 775 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.024ns.
--------------------------------------------------------------------------------

Paths for end point UART_RX/contador_0 (SLICE_X8Y18.F1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_10 (FF)
  Destination:          UART_RX/contador_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.024ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_10 to UART_RX/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.596   UART_RX/contador<0>
                                                       UART_RX/contador_10
    SLICE_X10Y16.G3      net (fanout=4)        0.564   UART_RX/contador<10>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.G2      net (fanout=7)        0.498   UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.Y       Tilo                  0.561   UART_RX/contador<1>
                                                       UART_RX/contador_mux0000<0>11
    SLICE_X8Y18.F1       net (fanout=11)       1.292   UART_RX/N01
    SLICE_X8Y18.CLK      Tfck                  0.656   UART_RX/contador<0>
                                                       UART_RX/contador_mux0000<10>1
                                                       UART_RX/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.030ns logic, 2.994ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_4 (FF)
  Destination:          UART_RX/contador_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.018ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.007 - 0.004)
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_4 to UART_RX/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.YQ       Tcko                  0.596   UART_RX/contador<5>
                                                       UART_RX/contador_4
    SLICE_X10Y16.G4      net (fanout=4)        0.558   UART_RX/contador<4>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.G2      net (fanout=7)        0.498   UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.Y       Tilo                  0.561   UART_RX/contador<1>
                                                       UART_RX/contador_mux0000<0>11
    SLICE_X8Y18.F1       net (fanout=11)       1.292   UART_RX/N01
    SLICE_X8Y18.CLK      Tfck                  0.656   UART_RX/contador<0>
                                                       UART_RX/contador_mux0000<10>1
                                                       UART_RX/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (3.030ns logic, 2.988ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_10 (FF)
  Destination:          UART_RX/contador_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.855ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_10 to UART_RX/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.596   UART_RX/contador<0>
                                                       UART_RX/contador_10
    SLICE_X10Y17.F3      net (fanout=4)        0.563   UART_RX/contador<10>
    SLICE_X10Y17.X       Tilo                  0.601   N5
                                                       UART_RX/estados_cmp_eq0000_SW0
    SLICE_X11Y16.F2      net (fanout=3)        0.595   N5
    SLICE_X11Y16.X       Tilo                  0.562   UART_RX/estados_cmp_eq0000
                                                       UART_RX/estados_cmp_eq0000
    SLICE_X11Y15.G3      net (fanout=2)        0.429   UART_RX/estados_cmp_eq0000
    SLICE_X11Y15.Y       Tilo                  0.561   UART_RX/contador<1>
                                                       UART_RX/contador_mux0000<0>11
    SLICE_X8Y18.F1       net (fanout=11)       1.292   UART_RX/N01
    SLICE_X8Y18.CLK      Tfck                  0.656   UART_RX/contador<0>
                                                       UART_RX/contador_mux0000<10>1
                                                       UART_RX/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (2.976ns logic, 2.879ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point UART_RX/contador_9 (SLICE_X8Y19.F1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_10 (FF)
  Destination:          UART_RX/contador_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.024ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_10 to UART_RX/contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.596   UART_RX/contador<0>
                                                       UART_RX/contador_10
    SLICE_X10Y16.G3      net (fanout=4)        0.564   UART_RX/contador<10>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.G2      net (fanout=7)        0.498   UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.Y       Tilo                  0.561   UART_RX/contador<1>
                                                       UART_RX/contador_mux0000<0>11
    SLICE_X8Y19.F1       net (fanout=11)       1.292   UART_RX/N01
    SLICE_X8Y19.CLK      Tfck                  0.656   UART_RX/contador<9>
                                                       UART_RX/contador_mux0000<1>1
                                                       UART_RX/contador_9
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.030ns logic, 2.994ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_4 (FF)
  Destination:          UART_RX/contador_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.018ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.007 - 0.004)
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_4 to UART_RX/contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.YQ       Tcko                  0.596   UART_RX/contador<5>
                                                       UART_RX/contador_4
    SLICE_X10Y16.G4      net (fanout=4)        0.558   UART_RX/contador<4>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.G2      net (fanout=7)        0.498   UART_RX/estados_cmp_eq0001
    SLICE_X11Y15.Y       Tilo                  0.561   UART_RX/contador<1>
                                                       UART_RX/contador_mux0000<0>11
    SLICE_X8Y19.F1       net (fanout=11)       1.292   UART_RX/N01
    SLICE_X8Y19.CLK      Tfck                  0.656   UART_RX/contador<9>
                                                       UART_RX/contador_mux0000<1>1
                                                       UART_RX/contador_9
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (3.030ns logic, 2.988ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_10 (FF)
  Destination:          UART_RX/contador_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.855ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_10 to UART_RX/contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.596   UART_RX/contador<0>
                                                       UART_RX/contador_10
    SLICE_X10Y17.F3      net (fanout=4)        0.563   UART_RX/contador<10>
    SLICE_X10Y17.X       Tilo                  0.601   N5
                                                       UART_RX/estados_cmp_eq0000_SW0
    SLICE_X11Y16.F2      net (fanout=3)        0.595   N5
    SLICE_X11Y16.X       Tilo                  0.562   UART_RX/estados_cmp_eq0000
                                                       UART_RX/estados_cmp_eq0000
    SLICE_X11Y15.G3      net (fanout=2)        0.429   UART_RX/estados_cmp_eq0000
    SLICE_X11Y15.Y       Tilo                  0.561   UART_RX/contador<1>
                                                       UART_RX/contador_mux0000<0>11
    SLICE_X8Y19.F1       net (fanout=11)       1.292   UART_RX/N01
    SLICE_X8Y19.CLK      Tfck                  0.656   UART_RX/contador<9>
                                                       UART_RX/contador_mux0000<1>1
                                                       UART_RX/contador_9
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (2.976ns logic, 2.879ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point UART_RX/estados_FSM_FFd2 (SLICE_X10Y15.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_10 (FF)
  Destination:          UART_RX/estados_FSM_FFd2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.211 - 0.256)
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_10 to UART_RX/estados_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.YQ       Tcko                  0.596   UART_RX/contador<0>
                                                       UART_RX/contador_10
    SLICE_X10Y16.G3      net (fanout=4)        0.564   UART_RX/contador<10>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X10Y13.F1      net (fanout=7)        1.007   UART_RX/estados_cmp_eq0001
    SLICE_X10Y13.X       Tilo                  0.601   UART_RX/estados_FSM_FFd2-In21
                                                       UART_RX/estados_FSM_FFd2-In21
    SLICE_X10Y15.SR      net (fanout=1)        0.715   UART_RX/estados_FSM_FFd2-In21
    SLICE_X10Y15.CLK     Tsrck                 0.433   UART_RX/estados_FSM_FFd2
                                                       UART_RX/estados_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (2.847ns logic, 2.926ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_4 (FF)
  Destination:          UART_RX/estados_FSM_FFd2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.211 - 0.253)
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_4 to UART_RX/estados_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.YQ       Tcko                  0.596   UART_RX/contador<5>
                                                       UART_RX/contador_4
    SLICE_X10Y16.G4      net (fanout=4)        0.558   UART_RX/contador<4>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X10Y13.F1      net (fanout=7)        1.007   UART_RX/estados_cmp_eq0001
    SLICE_X10Y13.X       Tilo                  0.601   UART_RX/estados_FSM_FFd2-In21
                                                       UART_RX/estados_FSM_FFd2-In21
    SLICE_X10Y15.SR      net (fanout=1)        0.715   UART_RX/estados_FSM_FFd2-In21
    SLICE_X10Y15.CLK     Tsrck                 0.433   UART_RX/estados_FSM_FFd2
                                                       UART_RX/estados_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (2.847ns logic, 2.920ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_RX/contador_9 (FF)
  Destination:          UART_RX/estados_FSM_FFd2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.211 - 0.256)
  Source Clock:         clk_12_BUFGP falling at 41.666ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_RX/contador_9 to UART_RX/estados_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.XQ       Tcko                  0.521   UART_RX/contador<9>
                                                       UART_RX/contador_9
    SLICE_X10Y16.G1      net (fanout=4)        0.455   UART_RX/contador<9>
    SLICE_X10Y16.Y       Tilo                  0.616   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001_SW0
    SLICE_X10Y16.F3      net (fanout=4)        0.640   N10
    SLICE_X10Y16.X       Tilo                  0.601   UART_RX/estados_cmp_eq0001
                                                       UART_RX/estados_cmp_eq0001
    SLICE_X10Y13.F1      net (fanout=7)        1.007   UART_RX/estados_cmp_eq0001
    SLICE_X10Y13.X       Tilo                  0.601   UART_RX/estados_FSM_FFd2-In21
                                                       UART_RX/estados_FSM_FFd2-In21
    SLICE_X10Y15.SR      net (fanout=1)        0.715   UART_RX/estados_FSM_FFd2-In21
    SLICE_X10Y15.CLK     Tsrck                 0.433   UART_RX/estados_FSM_FFd2
                                                       UART_RX/estados_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (2.772ns logic, 2.817ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_12_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART_RX/contador_9 (SLICE_X8Y19.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_RX/contador_9 (FF)
  Destination:          UART_RX/contador_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 124.999ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART_RX/contador_9 to UART_RX/contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.XQ       Tcko                  0.417   UART_RX/contador<9>
                                                       UART_RX/contador_9
    SLICE_X8Y19.F4       net (fanout=4)        0.300   UART_RX/contador<9>
    SLICE_X8Y19.CLK      Tckf        (-Th)    -0.438   UART_RX/contador<9>
                                                       UART_RX/contador_mux0000<1>1
                                                       UART_RX/contador_9
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.855ns logic, 0.300ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point UART_RX/contador_0 (SLICE_X8Y18.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_RX/contador_0 (FF)
  Destination:          UART_RX/contador_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 124.999ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART_RX/contador_0 to UART_RX/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.XQ       Tcko                  0.417   UART_RX/contador<0>
                                                       UART_RX/contador_0
    SLICE_X8Y18.F2       net (fanout=9)        0.305   UART_RX/contador<0>
    SLICE_X8Y18.CLK      Tckf        (-Th)    -0.438   UART_RX/contador<0>
                                                       UART_RX/contador_mux0000<10>1
                                                       UART_RX/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.855ns logic, 0.305ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point UART_RX/contador_5 (SLICE_X8Y17.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_RX/contador_5 (FF)
  Destination:          UART_RX/contador_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12_BUFGP falling at 124.999ns
  Destination Clock:    clk_12_BUFGP falling at 124.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART_RX/contador_5 to UART_RX/contador_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.XQ       Tcko                  0.417   UART_RX/contador<5>
                                                       UART_RX/contador_5
    SLICE_X8Y17.F3       net (fanout=5)        0.315   UART_RX/contador<5>
    SLICE_X8Y17.CLK      Tckf        (-Th)    -0.438   UART_RX/contador<5>
                                                       UART_RX/contador_mux0000<5>1
                                                       UART_RX/contador_5
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.855ns logic, 0.315ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_12_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: UART_RX/indice<0>/CLK
  Logical resource: UART_RX/indice_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_12_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: UART_RX/indice<0>/CLK
  Logical resource: UART_RX/indice_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_12_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: UART_RX/indice<1>/CLK
  Logical resource: UART_RX/indice_1/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_12_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12         |         |         |         |    6.024|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 775 paths, 0 nets, and 231 connections

Design statistics:
   Minimum period:   6.024ns{1}   (Maximum frequency: 166.003MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 05 03:25:17 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



