I 000051 55 888           1687733926879 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1687733926880 2023.06.26 02:28:46)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 272a25202270763121283e7c752023212220252274)
	(_ent
		(_time 1687733238361)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . \Register\ 2 -1)
)
I 000051 55 888           1687733969837 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1687733969838 2023.06.26 02:29:29)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code f1f7a3a2f2a6a0e7f7fee8aaa3f6f5f7f4f6f3f4a2)
	(_ent
		(_time 1687733238361)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . \Register\ 2 -1)
)
I 000051 55 886           1687734034033 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1687734034034 2023.06.26 02:30:34)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code bcbbbcebedebedaabab3a5e7eebbb8bab9bbbeb9ef)
	(_ent
		(_time 1687734034031)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(4))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . \Register\ 2 -1)
)
I 000051 55 1113          1687734257063 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1687734257064 2023.06.26 02:34:17)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code f3ffa3a0f2a4a2e5f5a7eaa8a1f4f7f5f6f4f1f6a0)
	(_ent
		(_time 1687734034030)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 41(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__51(_arch 1 0 51(_assignment(_trgt(2))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . \Register\ 3 -1)
)
I 000051 55 1113          1687734297247 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1687734297248 2023.06.26 02:34:57)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code eee8bdbeb9b9bff8e8baf7b5bce9eae8ebe9ecebbd)
	(_ent
		(_time 1687734034030)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 41(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__51(_arch 1 0 51(_assignment(_trgt(2))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . \Register\ 3 -1)
)
I 000053 55 988           1687734456197 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1687734456198 2023.06.26 02:37:36)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code c8c7959d959e9fdd9fc6da929ccecfcec1cfcbcfcc)
	(_ent
		(_time 1687734445582)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000052 55 1255          1687735839499 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1687735839500 2023.06.26 03:00:39)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 580d515b530c5a4f585f4d020e5e515f5b5f5c5e5d)
	(_ent
		(_time 1687735745367)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . PC_Register 2 -1)
)
I 000046 55 1027          1687738521504 Multi
(_unit VHDL(multi 0 30(multi 0 41))
	(_version vef)
	(_time 1687738521505 2023.06.26 03:45:21)
	(_source(\../src/Multi.vhd\))
	(_parameters tan)
	(_code e8bfb9bae5bfefffedecf1b2edefedeebbefeceee1)
	(_ent
		(_time 1687738521472)
	)
	(_object
		(_gen(_int NBITS -1 0 31 \2\ (_ent gms((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{{2**NBITS}-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBITS-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int selector 1 0 34(_ent(_in))))
		(_port(_int output -2 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . Multi 3 -1)
)
I 000046 55 1027          1687738638582 Multi
(_unit VHDL(multi 0 30(multi 0 41))
	(_version vef)
	(_time 1687738638583 2023.06.26 03:47:18)
	(_source(\../src/Multi.vhd\))
	(_parameters tan)
	(_code 3f3f3d3b6c6838283a3b26653a383a396c383b3936)
	(_ent
		(_time 1687738521471)
	)
	(_object
		(_gen(_int NBITS -1 0 31 \2\ (_ent gms((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{{2**NBITS}-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBITS-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int selector 1 0 34(_ent(_in))))
		(_port(_int output -2 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . Multi 3 -1)
)
I 000053 55 988           1687738772355 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1687738772356 2023.06.26 03:49:32)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code d4d5d486858283c183dac68e80d2d3d2ddd3d7d3d0)
	(_ent
		(_time 1687734445582)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000052 55 1255          1687738784862 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1687738784863 2023.06.26 03:49:44)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code b7e1e6e3b3e3b5a0b7b0a2ede1b1beb0b4b0b3b1b2)
	(_ent
		(_time 1687735745367)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . PC_Register 2 -1)
)
I 000046 55 1027          1687738798354 Multi
(_unit VHDL(multi 0 30(multi 0 41))
	(_version vef)
	(_time 1687738798355 2023.06.26 03:49:58)
	(_source(\../src/Multi.vhd\))
	(_parameters tan)
	(_code 643666656533637361607d3e61636162376360626d)
	(_ent
		(_time 1687738521471)
	)
	(_object
		(_gen(_int NBITS -1 0 31 \2\ (_ent gms((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{{2**NBITS}-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NBITS-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int selector 1 0 34(_ent(_in))))
		(_port(_int output -2 0 35(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . Multi 3 -1)
)
I 000044 55 1084          1687739549421 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1687739549422 2023.06.26 04:02:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3a393e3f386c6b2c3a6d79616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1687739474902)
	)
	(_object
		(_port(_int CMD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int IN1 0 0 32(_ent(_in))))
		(_port(_int IN2 0 0 33(_ent(_in))))
		(_port(_int Result 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Result)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ALU 2 -1)
)
I 000044 55 857           1687739786598 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1687739786599 2023.06.26 04:06:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aefeacf9a8f8ffb8aea0edf5faa8afa8fda9aba8af)
	(_ent
		(_time 1687739474902)
	)
	(_object
		(_port(_int CMD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int IN1 0 0 32(_ent(_in))))
		(_port(_int IN2 0 0 33(_ent(_in))))
		(_port(_int Result 0 0 34(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ALU 1 -1)
)
I 000047 55 1202          1687741741805 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1687741741806 2023.06.26 04:39:01)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 41141c43451641571640531a194715474447154717)
	(_ent
		(_time 1687741741803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 31 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 771)
		(33751554 771)
		(50463234 514)
		(33686274 515)
		(33686018 514)
	)
	(_model . Memory 6 -1)
)
I 000053 55 3315          1687802042822 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1687802042827 2023.06.26 21:24:02)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 287b232c767f293f24263a722f2e7b2d7e2f2d2e7d)
	(_ent
		(_time 1687801936375)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 D (_to i 0 i 8))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(17)(19))(_dssslsensitivity 1))))
			(line__70(_arch 6 0 70(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__71(_arch 7 0 71(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__72(_arch 8 0 72(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__73(_arch 9 0 73(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__74(_arch 10 0 74(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__75(_arch 11 0 75(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__76(_arch 12 0 76(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__77(_arch 13 0 77(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__78(_arch 14 0 78(_assignment(_trgt(14)))))
			(line__79(_arch 15 0 79(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__80(_arch 16 0 80(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000053 55 3315          1687811654528 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1687811654529 2023.06.27 00:04:14)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code d0dfd2828687d1c7dcdfc28ad7d683d586d7d5d685)
	(_ent
		(_time 1687801936375)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 D (_to i 0 i 8))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(17)(19))(_dssslsensitivity 1))))
			(line__70(_arch 6 0 70(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__71(_arch 7 0 71(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__72(_arch 8 0 72(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__73(_arch 9 0 73(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__74(_arch 10 0 74(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__75(_arch 11 0 75(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__76(_arch 12 0 76(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__77(_arch 13 0 77(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__78(_arch 14 0 78(_assignment(_trgt(14)))))
			(line__79(_arch 15 0 79(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__80(_arch 16 0 80(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000044 55 1087          1687819414698 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1687819414699 2023.06.27 02:13:34)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 9dcc9a92cccace8a9ec988c7cb9a9f9b989b9a9a9f)
	(_ent
		(_time 1687819400272)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Reg 3 -1)
)
I 000044 55 857           1687820200806 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1687820200807 2023.06.27 02:26:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a3a6f6a683c3b7c6a6429313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1687739474902)
	)
	(_object
		(_port(_int CMD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int IN1 0 0 32(_ent(_in))))
		(_port(_int IN2 0 0 33(_ent(_in))))
		(_port(_int Result 0 0 34(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ALU 1 -1)
)
I 000053 55 3346          1687821166926 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1687821166927 2023.06.27 02:42:46)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 47134645161046504b48551d404114421140424112)
	(_ent
		(_time 1687821126736)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD -1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 D (_to i 0 i 8))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(17)(19))(_dssslsensitivity 1))))
			(line__70(_arch 6 0 70(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__71(_arch 7 0 71(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__72(_arch 8 0 72(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__73(_arch 9 0 73(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__74(_arch 10 0 74(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__75(_arch 11 0 75(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__76(_arch 12 0 76(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__77(_arch 13 0 77(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__78(_arch 14 0 78(_assignment(_alias((CMD)(_string \"0"\)))(_trgt(14)))))
			(line__79(_arch 15 0 79(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__80(_arch 16 0 80(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000046 55 4428          1687821183736 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1687821183737 2023.06.27 02:43:03)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code f3a3a4a3f1a4aee5aefdb6a9f6f5f2f5faf5a6f5a6)
	(_ent
		(_time 1687819192113)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int CMD -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(19)(20))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000044 55 1091          1687822977597 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1687822977598 2023.06.27 03:12:57)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 37353632356064203463226d613035313231303035)
	(_ent
		(_time 1687822977595)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000053 55 989           1687823008449 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1687823008450 2023.06.27 03:13:28)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code c2979997959495d795ccd09896c4c5c4cbc5c1c5c6)
	(_ent
		(_time 1687823008445)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000052 55 1258          1687823034512 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1687823034513 2023.06.27 03:13:54)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 9195909e93c59386919684cbc79798969296959794)
	(_ent
		(_time 1687823034473)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000044 55 1091          1687823732798 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1687823732799 2023.06.27 03:25:32)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 2a79212e7e7d793d297e3f707c2d282c2f2c2d2d28)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000044 55 1125          1687823997528 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1687823997529 2023.06.27 03:29:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 580b5a5b030e094e580b1b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 40(_array -1((_dto i 13 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018 131586)
	)
	(_model . ALU 1 -1)
)
I 000044 55 1145          1687824018375 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1687824018376 2023.06.27 03:30:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b4b1b1e0e3e2e5a2b4e7f7efe0b2b5b2e7b3b1b2b5)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 40(_array -1((_dto i 13 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_read(4(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018 131586)
	)
	(_model . ALU 1 -1)
)
I 000047 55 1364          1687824245221 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1687824245222 2023.06.27 03:34:05)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code d087d582d587d0c687dfc28b88d684d6d5d684d686)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 31 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(50463234 131586)
		(33686018 197379)
		(33686018 131843)
		(33686019 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000053 55 3381          1687824828753 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1687824828754 2023.06.27 03:43:48)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 4b444a494f1c4a5c461d59114c4d184e1d4c4e4d1e)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(17)(19))(_dssslsensitivity 1))))
			(line__70(_arch 6 0 70(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__71(_arch 7 0 71(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__72(_arch 8 0 72(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__73(_arch 9 0 73(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__74(_arch 10 0 74(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__75(_arch 11 0 75(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__76(_arch 12 0 76(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__77(_arch 13 0 77(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__78(_arch 14 0 78(_assignment(_trgt(14)))))
			(line__79(_arch 15 0 79(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__80(_arch 16 0 80(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000046 55 4447          1687824906421 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1687824906422 2023.06.27 03:45:06)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code a3f6f6f4a1f4feb5feade6f9a6a5a2a5aaa5f6a5f6)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000044 55 1091          1688005031238 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1688005031239 2023.06.29 05:47:11)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 6b6f3a6b3c3c387c683f7e313d6c696d6e6d6c6c69)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000053 55 989           1688005033462 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688005033463 2023.06.29 05:47:13)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code 1517191245434200421b074f411312131c12161211)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000052 55 1258          1688005038751 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688005038752 2023.06.29 05:47:18)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code c6c4cf93c392c4d1c6c1d39c90c0cfc1c5c1c2c0c3)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000044 55 1145          1688005042218 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688005042219 2023.06.29 05:47:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 434345411315125543100018174542451044464542)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 40(_array -1((_dto i 13 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1)(2))(_read(4(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018 131586)
	)
	(_model . ALU 1 -1)
)
I 000047 55 1364          1688005045130 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688005045131 2023.06.29 05:47:25)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 9e9fc891cec99e88c9918cc5c698ca989b98ca98c8)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 31 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(50463234 131586)
		(33686018 197379)
		(33686018 131843)
		(33686019 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000053 55 3381          1688005049018 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688005049019 2023.06.29 05:47:29)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code e0eee2b3b6b7e1f7edb6f2bae7e6b3e5b6e7e5e6b5)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(17)(19))(_dssslsensitivity 1))))
			(line__70(_arch 6 0 70(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__71(_arch 7 0 71(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__72(_arch 8 0 72(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__73(_arch 9 0 73(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__74(_arch 10 0 74(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__75(_arch 11 0 75(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__76(_arch 12 0 76(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__77(_arch 13 0 77(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__78(_arch 14 0 78(_assignment(_trgt(14)))))
			(line__79(_arch 15 0 79(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__80(_arch 16 0 80(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000046 55 4447          1688005053148 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688005053149 2023.06.29 05:47:33)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code ede2b8beb8bab0fbb0e3a8b7e8ebecebe4ebb8ebb8)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688005742920 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688005742921 2023.06.29 05:59:02)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 43441f4141141e551547061a444447454145174542)
	(_ent
		(_time 1688005742877)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688005742930 2023.06.29 05:59:02)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 53555f5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688005776352 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688005776353 2023.06.29 05:59:36)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code d1ded483d1868cc78cdf948bd4d7d0d7d8d784d784)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688005776612 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688005776613 2023.06.29 05:59:36)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code dbd4dd89888c86cd8ddf9e82dcdcdfddd9dd8fddda)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688005776616 2023.06.29 05:59:36)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code dbd58d898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1121          1688010036353 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688010036354 2023.06.29 07:10:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 232c70277375723523706078772522257024262522)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 42(_array -1((_dto i 13 i 0)))))
		(_var(_int var 2 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018 131586)
	)
	(_model . ALU 1 -1)
)
I 000056 55 1646          1688055169694 TB_ARCHITECTURE
(_unit VHDL(reg_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688055169695 2023.06.29 19:42:49)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 24272f20257377317725307e772326222122232172)
	(_ent
		(_time 1688055068022)
	)
	(_comp
		(Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int ZR -1 0 15(_ent (_out))))
				(_port(_int RIN 0 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Reg)
		(_port
			((clk)(clk))
			((LD)(LD))
			((ZR)(ZR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int LD -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int ZR -1 0 25(_arch(_uni))))
		(_sig(_int ROUT 1 0 26(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 55(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1931498074 1819635560 1700929636 657467168)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686018 131586)
		(1931498074 1819635560 1700929636 657532704)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 356 0 testbench_for_reg
(_configuration VHDL (testbench_for_reg 0 89 (reg_tb))
	(_version vef)
	(_time 1688055169706 2023.06.29 19:42:49)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 24272920257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Reg reg
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 1091          1688055186333 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1688055186334 2023.06.29 19:43:06)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 151a4612154246021641004f431217131013121217)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000056 55 1646          1688055186590 TB_ARCHITECTURE
(_unit VHDL(reg_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688055186591 2023.06.29 19:43:06)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 1e114e194e494d0b4d1f0a444d191c181b18191b48)
	(_ent
		(_time 1688055068022)
	)
	(_comp
		(Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int ZR -1 0 15(_ent (_out))))
				(_port(_int RIN 0 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Reg)
		(_port
			((clk)(clk))
			((LD)(LD))
			((ZR)(ZR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int LD -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int ZR -1 0 25(_arch(_uni))))
		(_sig(_int ROUT 1 0 26(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 55(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1931498074 1819635560 1700929636 657467168)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686018 131586)
		(1931498074 1819635560 1700929636 657532704)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 356 0 testbench_for_reg
(_configuration VHDL (testbench_for_reg 0 89 (reg_tb))
	(_version vef)
	(_time 1688055186594 2023.06.29 19:43:06)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 1e1148194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Reg reg
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1805          1688057283331 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057283332 2023.06.29 20:18:03)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 7d72747c2a297f6a797968272b7b747a7e7a797b78)
	(_ent
		(_time 1688057283328)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int INC -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(50463490 197378)
		(1414877010 1869116192 543452277 656434530 825241904 657535280)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 416 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057283340 2023.06.29 20:18:03)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 8c838182dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1258          1688057289742 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688057289743 2023.06.29 20:18:09)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 92c4909d93c69085929587c8c4949b959195969497)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000056 55 1805          1688057289922 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057289923 2023.06.29 20:18:09)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 3e683d3b686a3c293a3a2b64683837393d393a383b)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int INC -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(50463490 197378)
		(1414877010 1869116192 543452277 656434530 825241904 657535280)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 416 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057289926 2023.06.29 20:18:09)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 3e68393b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1091          1688057694508 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1688057694509 2023.06.29 20:24:54)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code a0f4f4f7a5f7f3b7a3f4b5faf6a7a2a6a5a6a7a7a2)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000053 55 989           1688057694534 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688057694535 2023.06.29 20:24:54)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code c0959f95959697d597ced29a94c6c7c6c9c7c3c7c4)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000052 55 1258          1688057694604 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688057694605 2023.06.29 20:24:54)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 0e5d0e08585a0c190e091b54580807090d090a080b)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000044 55 1121          1688057694675 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688057694676 2023.06.29 20:24:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4c1e4d4e4c1a1d5a4c1f0f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 42(_array -1((_dto i 13 i 0)))))
		(_var(_int var 2 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018 131586)
	)
	(_model . ALU 1 -1)
)
I 000047 55 1364          1688057694743 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688057694744 2023.06.29 20:24:54)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 9ac8ce95cecd9a8ccd9588c1c29cce9c9f9cce9ccc)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 31 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(50463234 131586)
		(33686018 197379)
		(33686018 131843)
		(33686019 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000053 55 3381          1688057694809 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688057694810 2023.06.29 20:24:54)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code d98bda8b868ed8ced48fcb83dedf8adc8fdedcdf8c)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(17)(19))(_dssslsensitivity 1))))
			(line__70(_arch 6 0 70(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__71(_arch 7 0 71(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__72(_arch 8 0 72(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__73(_arch 9 0 73(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__74(_arch 10 0 74(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__75(_arch 11 0 75(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__76(_arch 12 0 76(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__77(_arch 13 0 77(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__78(_arch 14 0 78(_assignment(_trgt(14)))))
			(line__79(_arch 15 0 79(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__80(_arch 16 0 80(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000046 55 4447          1688057694847 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688057694848 2023.06.29 20:24:54)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 085a5d0e015f551e55064d520d0e090e010e5d0e5d)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688057694882 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057694883 2023.06.29 20:24:54)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 1745421011404a014113524e101013111511431116)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688057694889 2023.06.29 20:24:54)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 27742223257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1646          1688057694916 TB_ARCHITECTURE
(_unit VHDL(reg_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688057694917 2023.06.29 20:24:54)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 46154544451115531547521c154144404340414310)
	(_ent
		(_time 1688055068022)
	)
	(_comp
		(Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int ZR -1 0 15(_ent (_out))))
				(_port(_int RIN 0 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Reg)
		(_port
			((clk)(clk))
			((LD)(LD))
			((ZR)(ZR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int LD -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int ZR -1 0 25(_arch(_uni))))
		(_sig(_int ROUT 1 0 26(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 55(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1931498074 1819635560 1700929636 657467168)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686018 131586)
		(1931498074 1819635560 1700929636 657532704)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 356 0 testbench_for_reg
(_configuration VHDL (testbench_for_reg 0 89 (reg_tb))
	(_version vef)
	(_time 1688057694923 2023.06.29 20:24:54)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 46154344451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Reg reg
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1958          1688057694951 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057694952 2023.06.29 20:24:54)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 66356766633264716262733c30606f616561626063)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in((i 2))))))
				(_port(_int LD -1 0 15(_ent (_in((i 2))))))
				(_port(_int INC -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLR -1 0 17(_ent (_in((i 2))))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
			(_port
				((clk)(clk))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(50463490 197378)
		(1414877010 1869116192 543452277 656434530 825241904 657535280)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 549 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057694957 2023.06.29 20:24:54)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 66356366653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
				(_port
					((clk)(clk))
					((LD)(LD))
					((INC)(INC))
					((CLR)(CLR))
					((RIN)(RIN))
					((ROUT)(ROUT))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1258          1688057704528 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688057704529 2023.06.29 20:25:04)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code d081d682d384d2c7d0d7c58a86d6d9d7d3d7d4d6d5)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000056 55 1958          1688057704772 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057704773 2023.06.29 20:25:04)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code ca9bcd9f989ec8ddcecedf909cccc3cdc9cdcecccf)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in((i 2))))))
				(_port(_int LD -1 0 15(_ent (_in((i 2))))))
				(_port(_int INC -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLR -1 0 17(_ent (_in((i 2))))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
			(_port
				((clk)(clk))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(50463490 197378)
		(1414877010 1869116192 543452277 656434530 825241904 657535280)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 549 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057704776 2023.06.29 20:25:04)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code ca9bc99f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
				(_port
					((clk)(clk))
					((LD)(LD))
					((INC)(INC))
					((CLR)(CLR))
					((RIN)(RIN))
					((ROUT)(ROUT))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1958          1688057783361 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057783362 2023.06.29 20:26:23)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code bcb9ede8ece8beabb8b8a9e6eabab5bbbfbbb8bab9)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in((i 2))))))
				(_port(_int LD -1 0 15(_ent (_in((i 2))))))
				(_port(_int INC -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLR -1 0 17(_ent (_in((i 2))))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
			(_port
				((clk)(clk))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(33751555 197123)
		(1414877010 1869116192 543452277 656434530 808529969 657535025)
		(33751555 131843)
		(1414877010 1869116192 543452277 656434530 808529969 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 549 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057783369 2023.06.29 20:26:23)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code cbce9e9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
				(_port
					((clk)(clk))
					((LD)(LD))
					((INC)(INC))
					((CLR)(CLR))
					((RIN)(RIN))
					((ROUT)(ROUT))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1258          1688057787033 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688057787034 2023.06.29 20:26:27)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 14101d13134016031413014e42121d131713101211)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000056 55 1958          1688057787288 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057787289 2023.06.29 20:26:27)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 0e0a5f08585a0c190a0a1b54580807090d090a080b)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in((i 2))))))
				(_port(_int LD -1 0 15(_ent (_in((i 2))))))
				(_port(_int INC -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLR -1 0 17(_ent (_in((i 2))))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
			(_port
				((clk)(clk))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(33751555 197123)
		(1414877010 1869116192 543452277 656434530 808529969 657535025)
		(33751555 131843)
		(1414877010 1869116192 543452277 656434530 808529969 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 549 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057787292 2023.06.29 20:26:27)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 0e0a5b085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
				(_port
					((clk)(clk))
					((LD)(LD))
					((INC)(INC))
					((CLR)(CLR))
					((RIN)(RIN))
					((ROUT)(ROUT))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1958          1688057842390 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057842391 2023.06.29 20:27:22)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 53555250530751445757460905555a545054575556)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in((i 2))))))
				(_port(_int LD -1 0 15(_ent (_in((i 2))))))
				(_port(_int INC -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLR -1 0 17(_ent (_in((i 2))))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
			(_port
				((clk)(clk))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(50463490 197378)
		(1414877010 1869116192 543452277 656434530 825241904 657535280)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 549 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057842394 2023.06.29 20:27:22)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 5355565055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
				(_port
					((clk)(clk))
					((LD)(LD))
					((INC)(INC))
					((CLR)(CLR))
					((RIN)(RIN))
					((ROUT)(ROUT))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1258          1688057845799 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688057845800 2023.06.29 20:27:25)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code a1a7f4f6a3f5a3b6a1a6b4fbf7a7a8a6a2a6a5a7a4)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(6))(_sens(0)(3)(1)(2)(4))(_dssslsensitivity 2))))
			(line__57(_arch 1 0 57(_assignment(_alias((ROUT)(var)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000056 55 1958          1688057846026 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688057846027 2023.06.29 20:27:26)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 8c8ada82dcd88e9b888899d6da8a858b8f8b888a89)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in((i 2))))))
				(_port(_int LD -1 0 15(_ent (_in((i 2))))))
				(_port(_int INC -1 0 16(_ent (_in((i 2))))))
				(_port(_int CLR -1 0 17(_ent (_in((i 2))))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
			(_port
				((clk)(clk))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(50463490 197378)
		(1414877010 1869116192 543452277 656434530 825241904 657535280)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 549 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 101 (pc_register_tb))
	(_version vef)
	(_time 1688057846030 2023.06.29 20:27:26)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 8c8ade82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
				(_port
					((clk)(clk))
					((LD)(LD))
					((INC)(INC))
					((CLR)(CLR))
					((RIN)(RIN))
					((ROUT)(ROUT))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1494          1688058373024 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688058373025 2023.06.29 20:36:13)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 14104c13454243014712064e401213121d13171310)
	(_ent
		(_time 1688058373020)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33751555 197123)
		(1414877010 1869116192 543452277 656434530 808529969 657535025)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688058373033 2023.06.29 20:36:13)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 24217120257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 989           1688058378484 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688058378485 2023.06.29 20:36:18)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code 71742e7025272664267f632b257776777876727675)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000056 55 1494          1688058378705 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688058378706 2023.06.29 20:36:18)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 4c4e454e4a1a1b591f4a5e16184a4b4a454b4f4b48)
	(_ent
		(_time 1688058373019)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33751555 197123)
		(1414877010 1869116192 543452277 656434530 808529969 657535025)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688058378709 2023.06.29 20:36:18)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 5b585f580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1494          1688058622805 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688058622806 2023.06.29 20:40:22)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code c999c99c959f9edc9acfdb939dcfcecfc0cecacecd)
	(_ent
		(_time 1688058373019)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686275 131843)
		(1414877010 1869116192 543452277 656434530 808464689 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688058622809 2023.06.29 20:40:22)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code c998c49cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 989           1688058627302 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688058627303 2023.06.29 20:40:27)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code 5d5b065e5c0b0a480a534f07095b5a5b545a5e5a59)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000056 55 1494          1688058627543 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688058627544 2023.06.29 20:40:27)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 57510d54050100420451450d035150515e50545053)
	(_ent
		(_time 1688058373019)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686275 131843)
		(1414877010 1869116192 543452277 656434530 808464689 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688058627547 2023.06.29 20:40:27)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 57500054550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1967          1688059036119 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688059036120 2023.06.29 20:47:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4a484348481c1b5f181c5e10194c4b4c194d4f4f1c)
	(_ent
		(_time 1688059023701)
	)
	(_comp
		(ALU
			(_object
				(_port(_int CMD 0 0 14(_ent (_in))))
				(_port(_int IN1 1 0 15(_ent (_in))))
				(_port(_int IN2 1 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(Result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 21(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int IN1 3 0 22(_arch(_uni))))
		(_sig(_int IN2 3 0 23(_arch(_uni))))
		(_sig(_int Result 3 0 25(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463490 131842)
		(50528770 197122)
		(33686019 50528771)
		(1768186945 1852795252 1701867296 1769234802 1713401455 1701603681 100)
		(770)
		(50463235 131587)
		(33751554 131842)
		(1952609619 1952670066 544108393 1919250543 1869182049 1634082926 1684368489)
		(515)
		(33751810 131842)
		(50463234 197123)
		(33686018 131843)
		(1953264973 1768714345 1769234787 1864396399 1634887024 1852795252 1767990816 6579564)
		(771)
		(33751555 197123)
		(33686018 131586)
		(1635151433 543451500 1835888483 543452769 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 96 (alu_tb))
	(_version vef)
	(_time 1688059135241 2023.06.29 20:48:55)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8edad880ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2037          1688059271158 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688059271159 2023.06.29 20:51:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 71232570232720642323652b227770772276747427)
	(_ent
		(_time 1688059023701)
	)
	(_comp
		(ALU
			(_object
				(_port(_int CMD 0 0 14(_ent (_in))))
				(_port(_int IN1 1 0 15(_ent (_in))))
				(_port(_int IN2 1 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(Result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 21(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int IN1 3 0 22(_arch(_uni))))
		(_sig(_int IN2 3 0 23(_arch(_uni))))
		(_sig(_int Result 3 0 25(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(50463490 131842)
		(50528770 197122)
		(1768186945 1852795252 1701867296 1769234802 1713401455 1701603681 100)
		(770)
		(50463235 131587)
		(1952609619 1952670066 544108393 1919250543 1869182049 1634082926 1684368489)
		(515)
		(33751810 131842)
		(50463234 197123)
		(1953264973 1768714345 1769234787 1864396399 1634887024 1852795252 1767990816 6579564)
		(771)
		(33751555 197123)
		(33686018 131586)
		(1635151433 543451500 1835888483 543452769 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 81 (alu_tb))
	(_version vef)
	(_time 1688059271166 2023.06.29 20:51:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 80d3d18e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1121          1688059275771 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688059275772 2023.06.29 20:51:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 722273732324236472213129267473742175777473)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 42(_array -1((_dto i 13 i 0)))))
		(_var(_int var 2 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018 131586)
	)
	(_model . ALU 1 -1)
)
I 000056 55 2037          1688059276014 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688059276015 2023.06.29 20:51:15)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6c3c6c6c6c3a3d793e3e78363f6a6d6a3f6b69693a)
	(_ent
		(_time 1688059023701)
	)
	(_comp
		(ALU
			(_object
				(_port(_int CMD 0 0 14(_ent (_in))))
				(_port(_int IN1 1 0 15(_ent (_in))))
				(_port(_int IN2 1 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(Result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 21(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int IN1 3 0 22(_arch(_uni))))
		(_sig(_int IN2 3 0 23(_arch(_uni))))
		(_sig(_int Result 3 0 25(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(50463490 131842)
		(50528770 197122)
		(1768186945 1852795252 1701867296 1769234802 1713401455 1701603681 100)
		(770)
		(50463235 131587)
		(1952609619 1952670066 544108393 1919250543 1869182049 1634082926 1684368489)
		(515)
		(33751810 131842)
		(50463234 197123)
		(1953264973 1768714345 1769234787 1864396399 1634887024 1852795252 1767990816 6579564)
		(771)
		(33751555 197123)
		(33686018 131586)
		(1635151433 543451500 1835888483 543452769 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 81 (alu_tb))
	(_version vef)
	(_time 1688059276018 2023.06.29 20:51:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7c2d797d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 989           1688059899270 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688059899271 2023.06.29 21:01:39)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code fefff4aefea8a9eba9f0eca4aaf8f9f8f7f9fdf9fa)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000056 55 1494          1688059899504 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688059899505 2023.06.29 21:01:39)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code e8e9e5bbb5bebffdbbeefab2bceeefeee1efebefec)
	(_ent
		(_time 1688058373019)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686275 131843)
		(1414877010 1869116192 543452277 656434530 808464689 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688059899508 2023.06.29 21:01:39)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code f8f8f8a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000047 55 1883          1688060249288 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688060249289 2023.06.29 21:07:29)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 3e6b383b6e693e286a392c6566386a383b386a3868)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 31 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(2(6))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(2(7))))))
			(line__51(_arch 8 0 51(_assignment(_trgt(2(8))))))
			(line__52(_arch 9 0 52(_assignment(_trgt(2(9))))))
			(line__53(_arch 10 0 53(_assignment(_trgt(2(10))))))
			(line__54(_arch 11 0 54(_assignment(_trgt(2(11))))))
			(line__55(_arch 12 0 55(_assignment(_trgt(2(12))))))
			(line__57(_arch 13 0 57(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 197123)
		(33686018 197379)
		(33686018 131842)
		(50463234 197378)
		(33686018 131586)
		(50463234 197379)
		(33686018 197122)
		(50528770 131586)
		(33686274 197379)
		(33751810 131587)
		(50463234 131586)
	)
	(_model . Memory 14 -1)
)
I 000047 55 1883          1688060267430 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688060267431 2023.06.29 21:07:47)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 2a2d7c2e7e7d2a3c7e2d3871722c7e2c2f2c7e2c7c)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(2(6))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(2(7))))))
			(line__51(_arch 8 0 51(_assignment(_trgt(2(8))))))
			(line__52(_arch 9 0 52(_assignment(_trgt(2(9))))))
			(line__53(_arch 10 0 53(_assignment(_trgt(2(10))))))
			(line__54(_arch 11 0 54(_assignment(_trgt(2(11))))))
			(line__55(_arch 12 0 55(_assignment(_trgt(2(12))))))
			(line__57(_arch 13 0 57(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 197123)
		(33686018 197379)
		(33686018 131842)
		(50463234 197378)
		(33686018 131586)
		(50463234 197379)
		(33686018 197122)
		(50528770 131586)
		(33686274 197379)
		(33751810 131587)
		(50463234 131586)
	)
	(_model . Memory 14 -1)
)
I 000056 55 1518          1688060523613 TB_ARCHITECTURE
(_unit VHDL(memory_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688060523614 2023.06.29 21:12:03)
	(_source(\../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d686d384d581d6c084d1c48d8ed380d1d2d0d4d082)
	(_ent
		(_time 1688060523610)
	)
	(_comp
		(Memory
			(_object
				(_port(_int Address 0 0 14(_ent (_in))))
				(_port(_int Data 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Memory)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int Address 1 0 19(_arch(_uni))))
		(_sig(_int Data 1 0 21(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 197378)
		(1684104530 1869768224 1684086893 1936028260 540024947 1818845542 25701)
		(33686018 197123)
		(1684104530 1869768224 1684086893 1936028260 540352627 1818845542 25701)
		(50463234 131842)
		(33751810 131587)
		(1684104530 1869768224 1684086893 1936028260 808525939 1767990816 6579564)
		(50463234 131587)
		(50463234 131586)
		(1684104530 1869768224 1684086893 1936028260 842080371 1767990816 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 390 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 67 (memory_tb))
	(_version vef)
	(_time 1688060523621 2023.06.29 21:12:03)
	(_source(\../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d6878384d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory memory
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1883          1688060528195 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688060528196 2023.06.29 21:12:08)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code c8cecf9dc59fc8de9ccfda9390ce9ccecdce9cce9e)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(2(6))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(2(7))))))
			(line__51(_arch 8 0 51(_assignment(_trgt(2(8))))))
			(line__52(_arch 9 0 52(_assignment(_trgt(2(9))))))
			(line__53(_arch 10 0 53(_assignment(_trgt(2(10))))))
			(line__54(_arch 11 0 54(_assignment(_trgt(2(11))))))
			(line__55(_arch 12 0 55(_assignment(_trgt(2(12))))))
			(line__57(_arch 13 0 57(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 197123)
		(33686018 197379)
		(33686018 131842)
		(50463234 197378)
		(33686018 131586)
		(50463234 197379)
		(33686018 197122)
		(50528770 131586)
		(33686274 197379)
		(33751810 131587)
		(50463234 131586)
	)
	(_model . Memory 14 -1)
)
I 000056 55 1518          1688060528425 TB_ARCHITECTURE
(_unit VHDL(memory_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688060528426 2023.06.29 21:12:08)
	(_source(\../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code a2a4a2f5a5f5a2b4f0a5b0f9faa7f4a5a6a4a0a4f6)
	(_ent
		(_time 1688060523609)
	)
	(_comp
		(Memory
			(_object
				(_port(_int Address 0 0 14(_ent (_in))))
				(_port(_int Data 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Memory)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int Address 1 0 19(_arch(_uni))))
		(_sig(_int Data 1 0 21(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 197378)
		(1684104530 1869768224 1684086893 1936028260 540024947 1818845542 25701)
		(33686018 197123)
		(1684104530 1869768224 1684086893 1936028260 540352627 1818845542 25701)
		(50463234 131842)
		(33751810 131587)
		(1684104530 1869768224 1684086893 1936028260 808525939 1767990816 6579564)
		(50463234 131587)
		(50463234 131586)
		(1684104530 1869768224 1684086893 1936028260 842080371 1767990816 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000039 55 390 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 67 (memory_tb))
	(_version vef)
	(_time 1688060528429 2023.06.29 21:12:08)
	(_source(\../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code b2b5e2e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory memory
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2772          1688062319688 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688062319689 2023.06.29 21:41:59)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code c4c4c5919693c5d3c5c1d69ec3c297c192c3c1c291)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 122 (control_unit_tb))
	(_version vef)
	(_time 1688063177387 2023.06.29 21:56:17)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 2b2b262f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3436          1688063410816 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688063410817 2023.06.29 22:00:10)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code f9fff2a9a6aef8eef4aaeba3feffaafcaffefcffac)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 146 (control_unit_tb))
	(_version vef)
	(_time 1688063879248 2023.06.29 22:07:59)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code cecb9f9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 4223          1688063938234 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688063938235 2023.06.29 22:08:58)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 37303132666036203b66256d303164326130323162)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_wait_for)(_trgt(5)))))
			(line__94(_arch 1 0 94(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33751554 197123)
		(1869771333 1277180530 1952395332 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1952395588 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1952395844 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1952396100 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1598246980 1763730036 1869488243 1935745140 1886938400 1702126437 100)
		(1869771333 1277180530 1599228228 1763730036 1869488243 1935745140 1886938400 1702126437 100)
		(514)
		(1869771333 1394621042 811953253 543323231 1847620457 1629516911 2019893363 1952671088 25701)
		(515)
		(1869771333 1394621042 828730469 543323231 1847620457 1629516911 2019893363 1952671088 25701)
		(1869771333 1109408370 1398756181 1952410725 1936269410 1953459744 544432416 1701869669 1684370531)
		(770)
		(1869771333 1126185586 1952400461 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1226848882 1952400206 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1377843826 1952404563 1936269410 1953459744 544432416 1701869669 1684370531)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 146 (control_unit_tb))
	(_version vef)
	(_time 1688063938242 2023.06.29 22:08:58)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 37313632356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3436          1688063999777 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688063999778 2023.06.29 22:09:59)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code a2a4a4f5f6f5a3b5aff1b0f8a5a4f1a7f4a5a7a4f7)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000056 55 4251          1688064000069 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688064000070 2023.06.29 22:10:00)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code cbcdce9ecf9ccadcc79ad991cccd98ce9dcccecd9e)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_wait_for)(_trgt(5)))))
			(line__94(_arch 1 0 94(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33751554 197123)
		(1869771333 1277180530 1952395332 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1952395588 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1952395844 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1952396100 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1277180530 1598246980 1763730036 1869488243 1935745140 1886938400 1702126437 100)
		(1869771333 1277180530 1599228228 1763730036 1869488243 1935745140 1886938400 1702126437 100)
		(514)
		(1869771333 1394621042 811953253 543323231 1847620457 1629516911 2019893363 1952671088 25701)
		(515)
		(1869771333 1394621042 828730469 543323231 1847620457 1629516911 2019893363 1952671088 25701)
		(1869771333 1109408370 1398756181 1952410725 1936269410 1953459744 544432416 1701869669 1684370531)
		(770)
		(1869771333 1126185586 1952400461 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1226848882 1952400206 1936269410 1953459744 544432416 1701869669 1684370531)
		(1869771333 1377843826 1952404563 1936269410 1953459744 544432416 1701869669 1684370531)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 146 (control_unit_tb))
	(_version vef)
	(_time 1688064000073 2023.06.29 22:10:00)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code cbccc99e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3053          1688094310879 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688094310881 2023.06.30 06:35:10)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 57595c54060056405402450d505104520150525102)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_wait_for)(_trgt(5)))))
			(line__94(_arch 1 0 94(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 126 (control_unit_tb))
	(_version vef)
	(_time 1688094310901 2023.06.30 06:35:10)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 77787b76752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3436          1688094315474 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688094315475 2023.06.30 06:35:15)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 49461b4b161e485e441a5b134e4f1a4c1f4e4c4f1c)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000056 55 3053          1688094315685 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688094315686 2023.06.30 06:35:15)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 242b7520767325332771367e232277217223212271)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_wait_for)(_trgt(5)))))
			(line__94(_arch 1 0 94(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 126 (control_unit_tb))
	(_version vef)
	(_time 1688094315689 2023.06.30 06:35:15)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 343a6231356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1369          1688094395755 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688094395756 2023.06.30 06:36:35)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code f2a0a5a2f1a5afe4a4f6b7abf5f5f6f4f0f4a6f4f3)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688094395802 2023.06.30 06:36:35)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 21722125257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688094399806 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688094399807 2023.06.30 06:36:39)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code c1929694c1969cd79ccf849bc4c7c0c7c8c794c794)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688094399999 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688094400000 2023.06.30 06:36:39)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7c2f2c7d2e2b216a2a7839257b7b787a7e7a287a7d)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688094400003 2023.06.30 06:36:39)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7c2e7c7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688094709202 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688094709203 2023.06.30 06:41:49)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 505f575351070d460d5e150a555651565956055605)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000046 55 4447          1688094726061 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688094726062 2023.06.30 06:42:06)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 2b792a2f787c763d76256e712e2d2a2d222d7e2d7e)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688094726315 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688094726316 2023.06.30 06:42:06)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 25772721217278337321607c222221232723712324)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688094726319 2023.06.30 06:42:06)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 35666730356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3436          1688095644146 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688095644147 2023.06.30 06:57:24)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 693a6a69363e687e643a7b336e6f3a6c3f6e6c6f3c)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000056 55 3053          1688095644400 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688095644401 2023.06.30 06:57:24)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 732071722624726470266129747520762574767526)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_wait_for)(_trgt(5)))))
			(line__94(_arch 1 0 94(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 126 (control_unit_tb))
	(_version vef)
	(_time 1688095644406 2023.06.30 06:57:24)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 7321767275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3440          1688095981072 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688095981073 2023.06.30 07:03:01)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 8385848dd6d482948ed191d98485d086d5848685d6)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_prcs(_simple)(_trgt(19)(21)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000056 55 3025          1688096051757 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688096051758 2023.06.30 07:04:11)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code a2a5a9f5f6f5a3b5a1f6b0f8a5a4f1a7f4a5a7a4f7)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688096051766 2023.06.30 07:04:11)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code b2b4bee6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3440          1688096056018 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688096056019 2023.06.30 07:04:16)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 4c48464e491b4d5b411e5e164b4a1f491a4b494a19)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_prcs(_simple)(_trgt(19)(21)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 17 -1)
)
I 000056 55 3025          1688096056278 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688096056279 2023.06.30 07:04:16)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 46421444161147514512541c414015431041434013)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688096056282 2023.06.30 07:04:16)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 56530355550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1158          1688098430350 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688098430351 2023.06.30 07:43:50)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 14151013134016031413014e42121d131713101211)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 44(_array -1((_dto i 6 i 0)))))
		(_var(_int var 1 0 44(_prcs 0((_others(i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 1 -1)
)
I 000056 55 1560          1688098624914 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688098624915 2023.06.30 07:47:04)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 07055401035305100052125d51010e000400030102)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int INC -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(line__59(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(50463490 131842)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 415 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 95 (pc_register_tb))
	(_version vef)
	(_time 1688098624923 2023.06.30 07:47:04)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code 16144111154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1158          1688098629994 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688098629995 2023.06.30 07:47:09)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code dddc8b8f8a89dfcadddac8878bdbd4dadedad9dbd8)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 44(_array -1((_dto i 6 i 0)))))
		(_var(_int var 1 0 44(_prcs 0((_others(i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 1 -1)
)
I 000056 55 1560          1688098630239 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688098630240 2023.06.30 07:47:10)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code d7d7d785d383d5c0d082c28d81d1ded0d4d0d3d1d2)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int INC -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(line__59(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(50463490 131842)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 415 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 95 (pc_register_tb))
	(_version vef)
	(_time 1688098630243 2023.06.30 07:47:10)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code d7d7d385d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3548          1688099024003 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688099024004 2023.06.30 07:53:43)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code fcfdfdacf9abfdeba9a9eea6fbfaaff9aafbf9faa9)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_assignment(_trgt(11)))))
			(line__84(_arch 17 0 84(_assignment(_trgt(12)))))
			(line__85(_arch 18 0 85(_prcs(_simple)(_trgt(19)(21)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 19 -1)
)
I 000053 55 3548          1688099767923 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688099767924 2023.06.30 08:06:07)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code eebbbebdedb9eff9b8eafcb4e9e8bdebb8e9ebe8bb)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_assignment(_trgt(11)))))
			(line__84(_arch 17 0 84(_assignment(_trgt(12)))))
			(line__85(_arch 18 0 85(_prcs(_simple)(_trgt(19)(21)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 19 -1)
)
I 000053 55 3548          1688099878542 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688099878543 2023.06.30 08:07:58)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 0f0e58090f580e18590b1d5508095c0a59080a095a)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(17)(21)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_assignment(_trgt(11)))))
			(line__84(_arch 17 0 84(_assignment(_trgt(12)))))
			(line__85(_arch 18 0 85(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(19)(21))(_sens(18))(_read(4)(20)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 19 -1)
)
I 000056 55 3025          1688099922644 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688099922645 2023.06.30 08:08:42)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 4d49474f4f1a4c5a4e195f174a4b1e481b4a484b18)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688099922648 2023.06.30 08:08:42)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 4d48404f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 3548          1688099927362 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688099927363 2023.06.30 08:08:47)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code bcb9ede8b9ebbdabeab8aee6bbbaefb9eabbb9bae9)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_assignment(_trgt(11)))))
			(line__84(_arch 17 0 84(_assignment(_trgt(12)))))
			(line__85(_arch 18 0 85(_prcs(_simple)(_trgt(19)(21)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 19 -1)
)
I 000056 55 3025          1688099927626 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688099927627 2023.06.30 08:08:47)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code c5c095909692c4d2c691d79fc2c396c093c2c0c390)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_out))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688099927630 2023.06.30 08:08:47)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code c5c19290c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688100129607 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688100129608 2023.06.30 08:12:09)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code c6c59393c1919bd09bc8839cc3c0c7c0cfc093c093)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688100129872 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688100129873 2023.06.30 08:12:09)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code cfcc999a989892d999cb8a96c8c8cbc9cdc99bc9ce)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688100129877 2023.06.30 08:12:09)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code cfcdc99a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1364          1688100804374 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688100804375 2023.06.30 08:23:24)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 939c939c95c49385c49d81c8cb95c7959695c795c5)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 131843)
		(33686018 197379)
		(50463234 131586)
		(33686019 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000046 55 4447          1688100820943 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688100820944 2023.06.30 08:23:40)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 5604575551010b400b58130c535057505f50035003)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688101024319 2023.06.30 08:27:04)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code c594c990c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1369          1688101037636 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688101037637 2023.06.30 08:27:17)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code c5c1c290c19298d393c1809cc2c2c1c3c7c391c3c4)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688101037640 2023.06.30 08:27:17)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code c5c09290c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688101041616 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688101041617 2023.06.30 08:27:21)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 5550525651020843085b100f505354535c53005300)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688101041875 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688101041876 2023.06.30 08:27:21)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 4f4a4f4d18181259194b0a1648484b494d491b494e)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688101041879 2023.06.30 08:27:21)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 5f5b0f5c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1091          1688101052165 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1688101052166 2023.06.30 08:27:32)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 88898f8685dfdb9f8bdc9dd2de8f8a8e8d8e8f8f8a)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000053 55 3548          1688101343924 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688101343925 2023.06.30 08:32:23)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 3e6c343b3d693f296f3a2c6439386d3b68393b386b)
	(_ent
		(_time 1687824818754)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_out))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni)(_event))))
		(_sig(_int index -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(22))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__62(_arch 2 0 62(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__63(_arch 3 0 63(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__64(_arch 4 0 64(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(21)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_assignment(_alias((LD0)(_string \"0"\)))(_trgt(5)))))
			(line__74(_arch 7 0 74(_assignment(_alias((LD1)(_string \"0"\)))(_trgt(6)))))
			(line__75(_arch 8 0 75(_assignment(_alias((LD2)(_string \"0"\)))(_trgt(7)))))
			(line__76(_arch 9 0 76(_assignment(_alias((LD3)(_string \"0"\)))(_trgt(8)))))
			(line__77(_arch 10 0 77(_assignment(_alias((LDPC)(_string \"0"\)))(_trgt(9)))))
			(line__78(_arch 11 0 78(_assignment(_alias((LDIR)(_string \"0"\)))(_trgt(10)))))
			(line__79(_arch 12 0 79(_assignment(_alias((BUS_Sel)(_string \"0"\)))(_trgt(13)))))
			(line__80(_arch 13 0 80(_assignment(_alias((INC)(_string \"0"\)))(_trgt(15)))))
			(line__81(_arch 14 0 81(_assignment(_trgt(14)))))
			(line__82(_arch 15 0 82(_assignment(_alias((RST)(_string \"0"\)))(_trgt(16)))))
			(line__83(_arch 16 0 83(_assignment(_trgt(11)))))
			(line__84(_arch 17 0 84(_assignment(_trgt(12)))))
			(line__85(_arch 18 0 85(_prcs(_simple)(_trgt(19)(21)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sens(18))(_read(20)(22)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 19 -1)
)
I 000056 55 1369          1688101351539 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688101351540 2023.06.30 08:32:31)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code f7a7a5a7f1a0aae1a1f3b2aef0f0f3f1f5f1a3f1f6)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688101351543 2023.06.30 08:32:31)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code f7a6f5a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688101355227 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688101355228 2023.06.30 08:32:35)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 5f590e5c0808024902511a055a595e5956590a590a)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688101355502 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688101355503 2023.06.30 08:32:35)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 787e2a79712f256e2e7c3d217f7f7c7e7a7e2c7e79)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688101355506 2023.06.30 08:32:35)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 787f7a79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4447          1688104225151 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688104225152 2023.06.30 09:20:25)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 0153550701565c175c0f445b040700070807540754)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688104225409 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688104225410 2023.06.30 09:20:25)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0a585f0c5a5d571c5c0e4f530d0d0e0c080c5e0c0b)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688104225413 2023.06.30 09:20:25)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0a590f0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2579          1688105957486 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688105957487 2023.06.30 09:49:17)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code f8fdaea8a6aff9efa8aeeaa2fffeabfdaefffdfead)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni))))
		(_sig(_int statenext 2 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__72(_arch 6 0 72(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000046 55 4446          1688106160234 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106160235 2023.06.30 09:52:40)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code f6f5a4a6f1a1abe0abf8b3acf3f0f7f0fff0a3f0a3)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106170531 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106170532 2023.06.30 09:52:50)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 2f2e2d2b78787239792b6a7628282b292d297b292e)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106170544 2023.06.30 09:52:50)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 2f2f7d2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4446          1688106174492 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106174493 2023.06.30 09:52:54)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code a0aea1f7a1f7fdb6fdaee5faa5a6a1a6a9a6f5a6f5)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106174724 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106174725 2023.06.30 09:52:54)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 8b858985d8dcd69ddd8fced28c8c8f8d898ddf8d8a)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106174728 2023.06.30 09:52:54)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 8b84d985dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4446          1688106195250 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106195251 2023.06.30 09:53:15)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code aefcacf9faf9f3b8f3a0ebf4aba8afa8a7a8fba8fb)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106195484 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106195485 2023.06.30 09:53:15)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 99cacd9691cec48fcf9ddcc09e9e9d9f9b9fcd9f98)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106195488 2023.06.30 09:53:15)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code a8faacffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 1364          1688106458186 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688106458187 2023.06.30 09:57:38)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code c89aca9dc39ccadfc8cddd929ecec1cfcbcfcccecd)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int vir 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array -1((_dto i 6 i 0)))))
		(_var(_int var 2 0 45(_prcs 0((_others(i 2))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(1)(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_alias((ROUT)(vir)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000044 55 1100          1688106526412 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688106526413 2023.06.30 09:58:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 520107510304034452071109065453540155575453)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 42(_array -1((_dto i 13 i 0)))))
		(_var(_int var 2 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . ALU 1 -1)
)
I 000046 55 4446          1688106668833 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106668834 2023.06.30 10:01:08)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code a8aff5ffa1fff5bef5a6edf2adaea9aea1aefdaefd)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106674619 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106674620 2023.06.30 10:01:14)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 3d386938686a602b6b3978643a3a393b3f3b693b3c)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106674623 2023.06.30 10:01:14)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 3d3939386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4446          1688106678587 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106678588 2023.06.30 10:01:18)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code bebbbceaeae9e3a8e3b0fbe4bbb8bfb8b7b8ebb8eb)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LD3 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDPC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int LDIR -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int RST -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int INC -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni((i 2))))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int S1 1 0 42(_arch(_uni(_string \"00"\)))))
		(_sig(_int CMD 1 0 42(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int IN2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int Address 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int ALURes 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int BUSs 2 0 43(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106678822 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106678823 2023.06.30 10:01:18)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code a9abfdfea1fef4bfffadecf0aeaeadafabaffdafa8)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106678826 2023.06.30 10:01:18)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code a9aaadfea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1070          1688106774677 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1688106774678 2023.06.30 10:02:54)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code 1c49191b4a4b4f0b1f4809464a1b1e1a191a1b1b1e)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
I 000053 55 968           1688106785352 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688106785353 2023.06.30 10:03:05)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code cc9fc599ca9a9bd99bc2de9698cacbcac5cbcfcbc8)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
I 000052 55 1364          1688106791121 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688106791122 2023.06.30 10:03:11)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 51005652530553465154440b075758565256555754)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int vir 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array -1((_dto i 6 i 0)))))
		(_var(_int var 2 0 45(_prcs 0((_others(i 2))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(1)(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_alias((ROUT)(vir)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
I 000046 55 4076          1688106837376 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106837377 2023.06.30 10:03:57)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 0b5c0c0d585c561d56054e510e0d0a0d020d5e0d5e)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106841231 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106841232 2023.06.30 10:04:01)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0f5b090958585219590b4a5608080b090d095b090e)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106841235 2023.06.30 10:04:01)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0f5a59095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4076          1688106844057 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688106844058 2023.06.30 10:04:04)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 1b4e491c484c460d46155e411e1d1a1d121d4e1d4e)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688106844301 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688106844302 2023.06.30 10:04:04)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 15404612114248034311504c121211131713411314)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688106844305 2023.06.30 10:04:04)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 15411612154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2241          1688107221537 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688107221538 2023.06.30 10:10:21)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code a7a9acf0f6f0a6b0f7a8b5fda0a1f4a2f1a0a2a1f2)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__70(_arch 2 0 70(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 3 -1)
)
I 000056 55 1369          1688107229117 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107229118 2023.06.30 10:10:29)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 4116134341161c5717450418464645474347154740)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107229121 2023.06.30 10:10:29)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 41174343451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4076          1688107235334 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688107235335 2023.06.30 10:10:35)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 8cd88d82dedbd19ad182c9d6898a8d8a858ad98ad9)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(22)(23)(31))(_sens(11)(18)(19))(_read(21)(24)(26)(27)(28)(29)))))
			(line__156(_arch 1 0 156(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__157(_arch 2 0 157(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__158(_arch 3 0 158(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__159(_arch 4 0 159(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Mainn 5 -1)
)
I 000056 55 1369          1688107235564 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107235565 2023.06.30 10:10:35)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7723757671202a612173322e707073717571237176)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107235568 2023.06.30 10:10:35)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 77222576752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688107753657 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688107753658 2023.06.30 10:19:13)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 44131746411319521644011e414245424d42114211)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000046 55 4189          1688107763153 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688107763154 2023.06.30 10:19:23)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 5104565251060c470351140b545750575857045704)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688107763386 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107763387 2023.06.30 10:19:23)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 3b6e3b3e686c662d6d3f7e623c3c3f3d393d6f3d3a)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107763393 2023.06.30 10:19:23)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 4b1f1b491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1369          1688107773650 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107773651 2023.06.30 10:19:33)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 55050456510208430351100c525251535753015354)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107773654 2023.06.30 10:19:33)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 55045456550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688107777214 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688107777215 2023.06.30 10:19:37)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 3f39683a686862296d3f7a653a393e3936396a396a)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688107777471 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107777472 2023.06.30 10:19:37)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 494f194b411e145f1f4d0c104e4e4d4f4b4f1d4f48)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107777475 2023.06.30 10:19:37)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 494e494b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2241          1688107916851 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688107916852 2023.06.30 10:21:56)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code b8bcbfece6efb9afe8b9aae2bfbeebbdeebfbdbeed)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__70(_arch 2 0 70(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18))(_read(20)(21)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 3 -1)
)
I 000056 55 1369          1688107921326 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107921327 2023.06.30 10:22:01)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 2d287f29787a703b7b2968742a2a292b2f2b792b2c)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107921330 2023.06.30 10:22:01)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 2d292f297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688107924635 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688107924636 2023.06.30 10:22:04)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 1d1f4a1a484a400b4f1d5847181b1c1b141b481b48)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688107924866 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688107924867 2023.06.30 10:22:04)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0705570101505a115103425e000003010501530106)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688107924870 2023.06.30 10:22:04)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 07040701055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2253          1688108339922 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688108339923 2023.06.30 10:28:59)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 4e41444c4d194f591e4f5c1449481d4b18494b481b)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__70(_arch 2 0 70(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 3 -1)
)
I 000056 55 1369          1688108348746 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688108348747 2023.06.30 10:29:08)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code ca9ecc9f9a9d97dc9cce8f93cdcdceccc8cc9ecccb)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688108348750 2023.06.30 10:29:08)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code ca9f9c9f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688108352579 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688108352580 2023.06.30 10:29:12)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code ce9bcb9b9a9993d89cce8b94cbc8cfc8c7c89bc89b)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688108352814 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688108352815 2023.06.30 10:29:12)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code b9ecbfedb1eee4afefbdfce0bebebdbfbbbfedbfb8)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688108352818 2023.06.30 10:29:12)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code b9edefedb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688108578460 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688108578461 2023.06.30 10:32:58)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 2124212521767c377321647b242720272827742774)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688108578697 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688108578698 2023.06.30 10:32:58)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0c090d0a5e5b511a5a0849550b0b080a0e0a580a0d)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688108578701 2023.06.30 10:32:58)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0c085d0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1070          1688109187952 Reg
(_unit VHDL(reg 0 28(reg 0 39))
	(_version vef)
	(_time 1688109187953 2023.06.30 10:43:07)
	(_source(\../src/Reg.vhd\))
	(_parameters tan)
	(_code eee1e5bdbeb9bdf9edbafbb4b8e9ece8ebe8e9e9ec)
	(_ent
		(_time 1687822977594)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_port(_int ZR -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 33(_ent(_in))))
		(_port(_int ROUT 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__50(_arch 1 0 50(_assignment(_trgt(2))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((ROUT)(var)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Reg 3 -1)
)
V 000056 55 1646          1688109188280 TB_ARCHITECTURE
(_unit VHDL(reg_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688109188281 2023.06.30 10:43:08)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 36396633356165236537226c653134303330313360)
	(_ent
		(_time 1688055068022)
	)
	(_comp
		(Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int ZR -1 0 15(_ent (_out))))
				(_port(_int RIN 0 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp Reg)
		(_port
			((clk)(clk))
			((LD)(LD))
			((ZR)(ZR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int LD -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int ZR -1 0 25(_arch(_uni))))
		(_sig(_int ROUT 1 0 26(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 55(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1931498074 1819635560 1700929636 657467168)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686018 131586)
		(1931498074 1819635560 1700929636 657532704)
		(1414877010 1869116192 543452277 656434530 808464432 657469488)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000036 55 356 0 testbench_for_reg
(_configuration VHDL (testbench_for_reg 0 89 (reg_tb))
	(_version vef)
	(_time 1688109188289 2023.06.30 10:43:08)
	(_source(\../src/TestBench/reg_TB.vhd\))
	(_parameters tan)
	(_code 454a1347451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Reg reg
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1494          1688109261027 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688109261028 2023.06.30 10:44:21)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 64336a64353233713762763e306263626d63676360)
	(_ent
		(_time 1688058373019)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686275 131843)
		(1414877010 1869116192 543452277 656434530 808464689 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688109261036 2023.06.30 10:44:21)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 7325707275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000053 55 968           1688109264116 Ins_Register
(_unit VHDL(ins_register 0 28(ins_register 0 38))
	(_version vef)
	(_time 1688109264117 2023.06.30 10:44:24)
	(_source(\../src/Ins_Register.vhd\))
	(_parameters tan)
	(_code 792d7378252f2e6c2e776b232d7f7e7f707e7a7e7d)
	(_ent
		(_time 1687823008444)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 32(_ent(_in))))
		(_port(_int ROUT 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int var 1 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__49(_arch 1 0 49(_assignment(_alias((ROUT)(var)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ins_Register 2 -1)
)
V 000056 55 1494          1688109264347 TB_ARCHITECTURE
(_unit VHDL(ins_register_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688109264348 2023.06.30 10:44:24)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 64306964353233713762763e306263626d63676360)
	(_ent
		(_time 1688058373019)
	)
	(_comp
		(Ins_Register
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int RIN 0 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . Ins_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int LD -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_process(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463490 131842)
		(1414877010 1869116192 543452277 656434530 825241904 657469744)
		(33686275 131843)
		(1414877010 1869116192 543452277 656434530 808464689 657469745)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000045 55 401 0 testbench_for_ins_register
(_configuration VHDL (testbench_for_ins_register 0 84 (ins_register_tb))
	(_version vef)
	(_time 1688109264351 2023.06.30 10:44:24)
	(_source(\../src/TestBench/ins_register_TB.vhd\))
	(_parameters tan)
	(_code 64316464653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Ins_Register ins_register
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 1364          1688109301209 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688109301210 2023.06.30 10:45:01)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code 5f5c5b5c0a0b5d485f5a4a05095956585c585b595a)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int vir 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array -1((_dto i 6 i 0)))))
		(_var(_int var 2 0 45(_prcs 0((_others(i 2))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(1)(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_alias((ROUT)(vir)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
V 000052 55 1364          1688109312043 PC_Register
(_unit VHDL(pc_register 0 29(pc_register 0 41))
	(_version vef)
	(_time 1688109312044 2023.06.30 10:45:12)
	(_source(\../src/PC_Register.vhd\))
	(_parameters tan)
	(_code abaafefcfaffa9bcabaebef1fdada2aca8acafadae)
	(_ent
		(_time 1687823034472)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int INC -1 0 33(_ent(_in))))
		(_port(_int CLR -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 35(_ent(_in))))
		(_port(_int ROUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42(_array -1((_dto i 6 i 0)))))
		(_sig(_int vir 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array -1((_dto i 6 i 0)))))
		(_var(_int var 2 0 45(_prcs 0((_others(i 2))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(1)(2)(4)))))
			(line__59(_arch 1 0 59(_assignment(_alias((ROUT)(vir)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Register 2 -1)
)
V 000056 55 1560          1688109312296 TB_ARCHITECTURE
(_unit VHDL(pc_register_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688109312297 2023.06.30 10:45:12)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code b5b4e3e1b3e1b7a2b2e0a0efe3b3bcb2b6b2b1b3b0)
	(_ent
		(_time 1688057283327)
	)
	(_comp
		(PC_Register
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int INC -1 0 16(_ent (_in))))
				(_port(_int CLR -1 0 17(_ent (_in))))
				(_port(_int RIN 0 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Register)
		(_port
			((clk)(clk))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((RIN)(RIN))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Register)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int INC -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN 1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(line__59(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(50463490 131842)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000044 55 415 0 testbench_for_pc_register
(_configuration VHDL (testbench_for_pc_register 0 95 (pc_register_tb))
	(_version vef)
	(_time 1688109312306 2023.06.30 10:45:12)
	(_source(\../src/TestBench/pc_register_TB.vhd\))
	(_parameters tan)
	(_code b5b4e7e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Register pc_register
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1100          1688109473019 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688109473020 2023.06.30 10:47:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 84d7868ad3d2d59284d1c7dfd0828582d783818285)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 42(_array -1((_dto i 13 i 0)))))
		(_var(_int var 2 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . ALU 1 -1)
)
I 000056 55 2037          1688109473292 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688109473293 2023.06.30 10:47:53)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8dde88838adbdc98dfdf99d7de8b8c8bde8a8888db)
	(_ent
		(_time 1688059023701)
	)
	(_comp
		(ALU
			(_object
				(_port(_int CMD 0 0 14(_ent (_in))))
				(_port(_int IN1 1 0 15(_ent (_in))))
				(_port(_int IN2 1 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(Result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 21(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int IN1 3 0 22(_arch(_uni))))
		(_sig(_int IN2 3 0 23(_arch(_uni))))
		(_sig(_int Result 3 0 25(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(50463490 131842)
		(50528770 197122)
		(1768186945 1852795252 1701867296 1769234802 1713401455 1701603681 100)
		(770)
		(50463235 131587)
		(1952609619 1952670066 544108393 1919250543 1869182049 1634082926 1684368489)
		(515)
		(33751810 131842)
		(50463234 197123)
		(1953264973 1768714345 1769234787 1864396399 1634887024 1852795252 1767990816 6579564)
		(771)
		(33751555 197123)
		(33686018 131586)
		(1635151433 543451500 1835888483 543452769 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 81 (alu_tb))
	(_version vef)
	(_time 1688109473303 2023.06.30 10:47:53)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9dcf9d92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1922          1688109621466 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688109621467 2023.06.30 10:50:21)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 595d5f5a030f084c0b584d030a5f585f0a5e5c5c0f)
	(_ent
		(_time 1688059023701)
	)
	(_comp
		(ALU
			(_object
				(_port(_int CMD 0 0 14(_ent (_in))))
				(_port(_int IN1 1 0 15(_ent (_in))))
				(_port(_int IN2 1 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(Result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 21(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int IN1 3 0 22(_arch(_uni))))
		(_sig(_int IN2 3 0 23(_arch(_uni))))
		(_sig(_int Result 3 0 25(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(50463490 131842)
		(50528770 197122)
		(1768186945 1852795252 1701867296 1769234802 1713401455 1701603681 100)
		(770)
		(50463235 131587)
		(1952609619 1952670066 544108393 1919250543 1869182049 1634082926 1684368489)
		(515)
		(33751810 131842)
		(50463234 197123)
		(1953264973 1768714345 1769234787 1864396399 1634887024 1852795252 1767990816 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 73 (alu_tb))
	(_version vef)
	(_time 1688109621476 2023.06.30 10:50:21)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 696c6a69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1100          1688109624452 ALU
(_unit VHDL(alu 0 29(alu 0 39))
	(_version vef)
	(_time 1688109624453 2023.06.30 10:50:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 11141316434740071144524a451710174216141710)
	(_ent
		(_time 1687823750509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int IN1 1 0 32(_ent(_in))))
		(_port(_int IN2 1 0 33(_ent(_in))))
		(_port(_int Result 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 42(_array -1((_dto i 13 i 0)))))
		(_var(_int var 2 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . ALU 1 -1)
)
V 000056 55 1922          1688109624683 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688109624684 2023.06.30 10:50:24)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ece9eebfecbabdf9beedf8b6bfeaedeabfebe9e9ba)
	(_ent
		(_time 1688059023701)
	)
	(_comp
		(ALU
			(_object
				(_port(_int CMD 0 0 14(_ent (_in))))
				(_port(_int IN1 1 0 15(_ent (_in))))
				(_port(_int IN2 1 0 16(_ent (_in))))
				(_port(_int Result 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(Result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 21(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 22(_array -1((_dto i 6 i 0)))))
		(_sig(_int IN1 3 0 22(_arch(_uni))))
		(_sig(_int IN2 3 0 23(_arch(_uni))))
		(_sig(_int Result 3 0 25(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(50463490 131842)
		(50528770 197122)
		(1768186945 1852795252 1701867296 1769234802 1713401455 1701603681 100)
		(770)
		(50463235 131587)
		(1952609619 1952670066 544108393 1919250543 1869182049 1634082926 1684368489)
		(515)
		(33751810 131842)
		(50463234 197123)
		(1953264973 1768714345 1769234787 1864396399 1634887024 1852795252 1767990816 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 73 (alu_tb))
	(_version vef)
	(_time 1688109624687 2023.06.30 10:50:24)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ece8ebbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1364          1688110740497 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688110740498 2023.06.30 11:09:00)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 9095959f95c79086c79e82cbc896c4969596c496c6)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(50463234 197122)
		(33686018 197379)
		(33686018 131842)
		(33686274 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000046 55 4189          1688110748987 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688110748988 2023.06.30 11:09:08)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code c4c7c291c19399d296c4819ec1c2c5c2cdc291c291)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688110749218 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688110749219 2023.06.30 11:09:09)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 9f9c9890c8c8c289c99bdac698989b999d99cb999e)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688110749224 2023.06.30 11:09:09)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code afadf8f8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2260          1688110832367 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688110832368 2023.06.30 11:10:32)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 732471722624726423726129747520762574767526)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__61(_arch 1 0 61(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__70(_arch 2 0 70(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 3 -1)
)
I 000046 55 4189          1688110838170 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688110838171 2023.06.30 11:10:38)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 184c441f114f450e4a185d421d1e191e111e4d1e4d)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688110838458 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688110838459 2023.06.30 11:10:38)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 41151c4341161c5717450418464645474347154740)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688110838462 2023.06.30 11:10:38)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 41144c43451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2612          1688111482016 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688111482017 2023.06.30 11:21:22)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 2c227d28297b2d3b7c223e762b2a7f297a2b292a79)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__64(_arch 5 0 64(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__73(_arch 6 0 73(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000046 55 4189          1688111491838 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688111491839 2023.06.30 11:21:31)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 80d4d58e81d7dd96d280c5da858681868986d586d5)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(24)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688111492083 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688111492084 2023.06.30 11:21:32)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7a2e2c7b2a2d276c2c7e3f237d7d7e7c787c2e7c7b)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688111492089 2023.06.30 11:21:32)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7a2f7c7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688112316186 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688112316187 2023.06.30 11:35:16)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 989ac99791cfc58eca98ddc29d9e999e919ecd9ecd)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000046 55 4189          1688112333075 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688112333076 2023.06.30 11:35:33)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 939dc09c91c4ce85c193d6c9969592959a95c695c6)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688112333307 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688112333308 2023.06.30 11:35:33)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7d73217c282a206b2b7938247a7a797b7f7b297b7c)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688112333311 2023.06.30 11:35:33)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 7d72717c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2612          1688112338732 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688112338733 2023.06.30 11:35:38)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code aba4fcfcaffcaabcfbfdb9f1acadf8aefdacaeadfe)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000047 55 1364          1688113304213 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688113304214 2023.06.30 11:51:44)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 17144a10154017014019054c4f1143111211431141)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(50463234 197122)
		(33686018 197379)
		(33686018 131842)
		(33686274 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
V 000056 55 1518          1688113304486 TB_ARCHITECTURE
(_unit VHDL(memory_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688113304487 2023.06.30 11:51:44)
	(_source(\../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 30333535356730266237226b683566373436323664)
	(_ent
		(_time 1688060523609)
	)
	(_comp
		(Memory
			(_object
				(_port(_int Address 0 0 14(_ent (_in))))
				(_port(_int Data 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Memory)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int Address 1 0 19(_arch(_uni))))
		(_sig(_int Data 1 0 21(_arch(_uni))))
		(_prcs
			(stim_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 197378)
		(1684104530 1869768224 1684086893 1936028260 540024947 1818845542 25701)
		(33686018 197123)
		(1684104530 1869768224 1684086893 1936028260 540352627 1818845542 25701)
		(50463234 131842)
		(33751810 131587)
		(1684104530 1869768224 1684086893 1936028260 808525939 1767990816 6579564)
		(50463234 131587)
		(50463234 131586)
		(1684104530 1869768224 1684086893 1936028260 842080371 1767990816 6579564)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000039 55 390 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 67 (memory_tb))
	(_version vef)
	(_time 1688113304495 2023.06.30 11:51:44)
	(_source(\../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 30326535356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory memory
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2612          1688114137715 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688114137716 2023.06.30 12:05:37)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code f3f4f0a3a6a4f2e4a3a5e1a9f4f5a0f6a5f4f6f5a6)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000053 55 2612          1688114142611 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688114142612 2023.06.30 12:05:42)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 0e0a09080d590f195e581c5409085d0b58090b085b)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000056 55 3024          1688114172315 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688114172316 2023.06.30 12:06:12)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 151a1e12464214021641074f121346104312101340)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688114172323 2023.06.30 12:06:12)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 252b2921257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2612          1688114177656 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688114177657 2023.06.30 12:06:17)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code f5a2a5a5a6a2f4e2a5a3e7aff2f3a6f0a3f2f0f3a0)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000056 55 3024          1688114177909 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688114177910 2023.06.30 12:06:17)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code efb8b8bcefb8eef8ecbbfdb5e8e9bceab9e8eae9ba)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688114177913 2023.06.30 12:06:17)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code efb9bfbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2612          1688114223963 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688114223964 2023.06.30 12:07:03)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code dddddf8fdf8adcca8d8bcf87dadb8ed88bdad8db88)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000056 55 3024          1688114224211 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688114224212 2023.06.30 12:07:04)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code d7d7d6858680d6c0d483c58dd0d184d281d0d2d182)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688114224215 2023.06.30 12:07:04)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code d7d6d185d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1343          1688114821472 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688114821473 2023.06.30 12:17:01)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code d9d8db8bd58ed9cf8ed7cb8281df8ddfdcdf8ddf8f)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 197379)
		(33686018 131587)
		(33751554 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000046 55 4189          1688114830799 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688114830800 2023.06.30 12:17:10)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 491e194b411e145f1b490c134c4f484f404f1c4f1c)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688114831076 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688114831077 2023.06.30 12:17:11)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 6334326361343e753567263a646467656165376562)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688114831084 2023.06.30 12:17:11)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 6335626365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1862          1688116706072 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688116706073 2023.06.30 12:48:26)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 9b99ce94cccc9b8dcf9c89c0c39dcf9d9e9dcf9dcd)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(2(6))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(2(7))))))
			(line__51(_arch 8 0 51(_assignment(_trgt(2(8))))))
			(line__52(_arch 9 0 52(_assignment(_trgt(2(9))))))
			(line__53(_arch 10 0 53(_assignment(_trgt(2(10))))))
			(line__54(_arch 11 0 54(_assignment(_trgt(2(11))))))
			(line__55(_arch 12 0 55(_assignment(_trgt(2(12))))))
			(line__57(_arch 13 0 57(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 197379)
		(33686018 131842)
		(50463234 197378)
		(33686018 131586)
		(50463234 197379)
		(33686018 197122)
		(50528770 131586)
		(33686274 197379)
		(33751810 131587)
		(50463234 131586)
	)
	(_model . Memory 14 -1)
)
I 000056 55 1369          1688116713101 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688116713102 2023.06.30 12:48:33)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0201020401555f145406475b050506040004560403)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688116713106 2023.06.30 12:48:33)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 1210421515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688116716038 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688116716039 2023.06.30 12:48:36)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 8b8bd785d8dcd69dd98bced18e8d8a8d828dde8dde)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688116716293 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688116716294 2023.06.30 12:48:36)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 8585d88b81d2d893d381c0dc828281838783d18384)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688116716297 2023.06.30 12:48:36)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 8584888b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 2612          1688116920377 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688116920378 2023.06.30 12:52:00)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code b3bdb6e7e6e4b2a4e3e5a1e9b4b5e0b6e5b4b6b5e6)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
I 000046 55 4189          1688116925358 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688116925359 2023.06.30 12:52:05)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 2c2329287e7b713a7e2c6976292a2d2a252a792a79)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688116925635 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688116925636 2023.06.30 12:52:05)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 454a4347411218531341001c424241434743114344)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688116925639 2023.06.30 12:52:05)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 454b1347451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000053 55 2612          1688116985012 Control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 53))
	(_version vef)
	(_time 1688116985013 2023.06.30 12:53:05)
	(_source(\../src/Control_unit.vhd\))
	(_parameters tan)
	(_code 343a3431666335236462266e333267316233313261)
	(_ent
		(_time 1688105911553)
	)
	(_object
		(_port(_int ZR0 -1 0 31(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 33(_ent(_in))))
		(_port(_int ZR3 -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 35(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUTIR 0 0 35(_ent(_in))))
		(_port(_int LD0 -1 0 36(_ent(_out))))
		(_port(_int LD1 -1 0 37(_ent(_out))))
		(_port(_int LD2 -1 0 38(_ent(_out))))
		(_port(_int LD3 -1 0 39(_ent(_out))))
		(_port(_int LDPC -1 0 40(_ent(_out))))
		(_port(_int LDIR -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Sele0 1 0 42(_ent(_out))))
		(_port(_int Sele1 1 0 43(_ent(_out))))
		(_port(_int BUS_Sel -1 0 44(_ent(_out))))
		(_port(_int CMD 1 0 45(_ent(_out))))
		(_port(_int INC -1 0 46(_ent(_out))))
		(_port(_int RST -1 0 47(_ent(_in)(_event))))
		(_port(_int clk -1 0 48(_ent(_in)(_event))))
		(_type(_int state 0 54(_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 D (_to i 0 i 9))))
		(_sig(_int statereg 2 0 55(_arch(_uni((i 0))))))
		(_sig(_int statenext 2 0 55(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int ZR 3 0 56(_arch(_uni))))
		(_sig(_int index -2 0 57(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(21))(_sens(4(d_3_2)))(_mon))))
			(line__60(_arch 1 0 60(_assignment(_alias((ZR(0))(ZR0)))(_trgt(20(0)))(_sens(0)))))
			(line__61(_arch 2 0 61(_assignment(_alias((ZR(1))(ZR1)))(_trgt(20(1)))(_sens(1)))))
			(line__62(_arch 3 0 62(_assignment(_alias((ZR(2))(ZR2)))(_trgt(20(2)))(_sens(2)))))
			(line__63(_arch 4 0 63(_assignment(_alias((ZR(3))(ZR3)))(_trgt(20(3)))(_sens(3)))))
			(line__65(_arch 5 0 65(_prcs(_trgt(18))(_sens(16)(17)(19))(_dssslsensitivity 2))))
			(line__74(_arch 6 0 74(_prcs(_simple)(_trgt(19)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(18)(0)(1)(2)(3)(4))(_read(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(0)
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . Control_unit 7 -1)
)
V 000056 55 3024          1688116985275 TB_ARCHITECTURE
(_unit VHDL(control_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688116985276 2023.06.30 12:53:05)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 3e30393b3d693f293d6a2c6439386d3b68393b386b)
	(_ent
		(_time 1688061116281)
	)
	(_comp
		(Control_unit
			(_object
				(_port(_int ZR0 -1 0 14(_ent (_in))))
				(_port(_int ZR1 -1 0 15(_ent (_in))))
				(_port(_int ZR2 -1 0 16(_ent (_in))))
				(_port(_int ZR3 -1 0 17(_ent (_in))))
				(_port(_int ROUTIR 0 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_out))))
				(_port(_int LD1 -1 0 20(_ent (_out))))
				(_port(_int LD2 -1 0 21(_ent (_out))))
				(_port(_int LD3 -1 0 22(_ent (_out))))
				(_port(_int LDPC -1 0 23(_ent (_out))))
				(_port(_int LDIR -1 0 24(_ent (_out))))
				(_port(_int Sele0 1 0 25(_ent (_out))))
				(_port(_int Sele1 1 0 26(_ent (_out))))
				(_port(_int BUS_Sel -1 0 27(_ent (_out))))
				(_port(_int CMD 1 0 28(_ent (_out))))
				(_port(_int INC -1 0 29(_ent (_out))))
				(_port(_int RST -1 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 60(_comp Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(Sele0))
			((Sele1)(Sele1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
		(_use(_ent . Control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 36(_arch(_uni))))
		(_sig(_int ZR2 -1 0 37(_arch(_uni))))
		(_sig(_int ZR3 -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int ROUTIR 2 0 39(_arch(_uni))))
		(_sig(_int clk -1 0 40(_arch(_uni))))
		(_sig(_int LD0 -1 0 42(_arch(_uni))))
		(_sig(_int LD1 -1 0 43(_arch(_uni))))
		(_sig(_int LD2 -1 0 44(_arch(_uni))))
		(_sig(_int LD3 -1 0 45(_arch(_uni))))
		(_sig(_int LDPC -1 0 46(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sele0 3 0 48(_arch(_uni))))
		(_sig(_int Sele1 3 0 49(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 50(_arch(_uni))))
		(_sig(_int CMD 3 0 51(_arch(_uni))))
		(_sig(_int INC -1 0 52(_arch(_uni))))
		(_sig(_int RST -1 0 53(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_prcs(_wait_for)(_trgt(5)))))
			(line__95(_arch 1 0 95(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131587)
		(33686019 197378)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000045 55 421 0 testbench_for_control_unit
(_configuration VHDL (testbench_for_control_unit 0 127 (control_unit_tb))
	(_version vef)
	(_time 1688116985279 2023.06.30 12:53:05)
	(_source(\../src/TestBench/control_unit_TB.vhd\))
	(_parameters tan)
	(_code 3e313e3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Control_unit control_unit
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 4189          1688117299484 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688117299485 2023.06.30 12:58:19)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 999b9b9691cec48fcb99dcc39c9f989f909fcc9fcc)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688117299758 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688117299759 2023.06.30 12:58:19)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code a2a1f6f5a1f5ffb4f4a6e7fba5a5a6a4a0a4f6a4a3)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688117299762 2023.06.30 12:58:19)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code a2a0a6f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1364          1688124965512 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688124965513 2023.06.30 15:06:05)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 080a550e055f081e5f5e1a53500e5c0e0d0e5c0e5e)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__51(_arch 6 0 51(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 131843)
		(33686018 197379)
		(50463234 131586)
		(33686019 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000046 55 4189          1688124969602 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688124969603 2023.06.30 15:06:09)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code f6f5aaa6f1a1abe0a4f6b3acf3f0f7f0fff0a3f0a3)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
I 000056 55 1369          1688124969863 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688124969864 2023.06.30 15:06:09)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 0003050601575d1656044559070704060206540601)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688124969867 2023.06.30 15:06:09)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 00025506055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000047 55 1862          1688125953142 Memory
(_unit VHDL(memory 0 29(memory 0 38))
	(_version vef)
	(_time 1688125953143 2023.06.30 15:22:33)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code f1f2f4a1f5a6f1e7a5f7e3aaa9f7a5f7f4f7a5f7a7)
	(_ent
		(_time 1687824229699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int rom 0 39(_array 1((_dto i 63 i 0)))))
		(_sig(_int var 2 0 40(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2(1))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(2(2))))))
			(line__46(_arch 3 0 46(_assignment(_trgt(2(3))))))
			(line__47(_arch 4 0 47(_assignment(_trgt(2(4))))))
			(line__48(_arch 5 0 48(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(2(6))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(2(7))))))
			(line__51(_arch 8 0 51(_assignment(_trgt(2(8))))))
			(line__52(_arch 9 0 52(_assignment(_trgt(2(9))))))
			(line__53(_arch 10 0 53(_assignment(_trgt(2(10))))))
			(line__54(_arch 11 0 54(_assignment(_trgt(2(11))))))
			(line__55(_arch 12 0 55(_assignment(_trgt(2(12))))))
			(line__58(_arch 13 0 58(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 197378)
		(33686018 197379)
		(33686018 131842)
		(50463234 197378)
		(33686018 131586)
		(50463234 197379)
		(33686018 197122)
		(50528770 131586)
		(33686274 197379)
		(33751810 131587)
		(50463234 131586)
	)
	(_model . Memory 14 -1)
)
V 000046 55 4189          1688125958294 Mainn
(_unit VHDL(mainn 0 29(mainn 0 40))
	(_version vef)
	(_time 1688125958295 2023.06.30 15:22:38)
	(_source(\../src/Mainn.vhd\))
	(_parameters tan)
	(_code 15151712114248034715504f101314131c13401340)
	(_ent
		(_time 1687824889119)
	)
	(_inst REG0 0 45(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD0))
			((ZR)(ZR0))
			((RIN)(BUSs))
			((ROUT)(ROUT0))
		)
	)
	(_inst REG1 0 53(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD1))
			((ZR)(ZR1))
			((RIN)(BUSs))
			((ROUT)(ROUT1))
		)
	)
	(_inst REG2 0 61(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD2))
			((ZR)(ZR2))
			((RIN)(BUSs))
			((ROUT)(ROUT2))
		)
	)
	(_inst REG3 0 69(_ent . Reg Reg)
		(_port
			((clk)(clk))
			((LD)(LD3))
			((ZR)(ZR3))
			((RIN)(BUSs))
			((ROUT)(ROUT3))
		)
	)
	(_inst PC_Register 0 77(_ent . PC_Register PC_Register)
		(_port
			((clk)(clk))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
			((RIN)(BUSs))
			((ROUT)(Address))
		)
	)
	(_inst Ins_Register 0 86(_ent . Ins_Register Ins_Register)
		(_port
			((clk)(clk))
			((LD)(LDIR))
			((RIN)(BUSs))
			((ROUT)(ROUTIR))
		)
	)
	(_inst Memory 0 93(_ent . Memory Memory)
		(_port
			((Address)(Address))
			((Data)(MData))
		)
	)
	(_inst ALU 0 98(_ent . ALU ALU)
		(_port
			((CMD)(CMD))
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
		)
	)
	(_inst Control_unit 0 105(_ent . Control_unit Control_unit)
		(_port
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUTIR)(ROUTIR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((Sele0)(S0))
			((Sele1)(S1))
			((BUS_Sel)(BUS_Sel))
			((CMD)(CMD))
			((INC)(INC))
			((RST)(RST))
			((clk)(clk))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int output0 0 0 32(_ent(_out))))
		(_port(_int output1 0 0 33(_ent(_out))))
		(_port(_int output2 0 0 34(_ent(_out))))
		(_port(_int output3 0 0 35(_ent(_out))))
		(_sig(_int LD0 -1 0 41(_arch(_uni))))
		(_sig(_int LD1 -1 0 41(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 41(_arch(_uni))))
		(_sig(_int LDPC -1 0 41(_arch(_uni))))
		(_sig(_int LDIR -1 0 41(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 41(_arch(_uni))))
		(_sig(_int RST -1 0 41(_arch(_uni))))
		(_sig(_int INC -1 0 41(_arch(_uni))))
		(_sig(_int ZR0 -1 0 41(_arch(_uni))))
		(_sig(_int ZR1 -1 0 41(_arch(_uni))))
		(_sig(_int ZR2 -1 0 41(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 1 0 42(_arch(_uni))))
		(_sig(_int S1 1 0 42(_arch(_uni))))
		(_sig(_int CMD 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43(_array -1((_dto i 6 i 0)))))
		(_sig(_int MData 2 0 43(_arch(_uni))))
		(_sig(_int IN1 2 0 43(_arch(_uni))))
		(_sig(_int IN2 2 0 43(_arch(_uni))))
		(_sig(_int Address 2 0 43(_arch(_uni))))
		(_sig(_int ROUTIR 2 0 43(_arch(_uni))))
		(_sig(_int ROUT0 2 0 43(_arch(_uni))))
		(_sig(_int ROUT1 2 0 43(_arch(_uni))))
		(_sig(_int ROUT2 2 0 43(_arch(_uni))))
		(_sig(_int ROUT3 2 0 43(_arch(_uni))))
		(_sig(_int ALURes 2 0 43(_arch(_uni))))
		(_sig(_int BUSs 2 0 43(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(22))(_sens(18)(26)(27)(28)(29)))))
			(line__132(_arch 1 0 132(_assignment(_trgt(23))(_sens(19)(26)(27)(28)(29)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(31))(_sens(11)(21)(30)))))
			(line__138(_arch 3 0 138(_assignment(_alias((output0)(ROUT0)))(_trgt(1))(_sens(26)))))
			(line__139(_arch 4 0 139(_assignment(_alias((output1)(ROUT1)))(_trgt(2))(_sens(27)))))
			(line__140(_arch 5 0 140(_assignment(_alias((output2)(ROUT2)))(_trgt(3))(_sens(28)))))
			(line__141(_arch 6 0 141(_assignment(_alias((output3)(ROUT3)))(_trgt(4))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Mainn 7 -1)
)
V 000056 55 1369          1688125958562 TB_ARCHITECTURE
(_unit VHDL(mainn_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688125958563 2023.06.30 15:22:38)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 1f1e4b1848484209491b5a4618181b191d194b191e)
	(_ent
		(_time 1688005742876)
	)
	(_comp
		(Mainn
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int output0 0 0 15(_ent (_out))))
				(_port(_int output1 0 0 16(_ent (_out))))
				(_port(_int output2 0 0 17(_ent (_out))))
				(_port(_int output3 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Mainn)
		(_port
			((clk)(clk))
			((output0)(output0))
			((output1)(output1))
			((output2)(output2))
			((output3)(output3))
		)
		(_use(_ent . Mainn)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int output0 1 0 24(_arch(_uni))))
		(_sig(_int output1 1 0 25(_arch(_uni))))
		(_sig(_int output2 1 0 26(_arch(_uni))))
		(_sig(_int output3 1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000038 55 385 0 testbench_for_mainn
(_configuration VHDL (testbench_for_mainn 0 53 (mainn_tb))
	(_version vef)
	(_time 1688125958566 2023.06.30 15:22:38)
	(_source(\../src/TestBench/mainn_TB.vhd\))
	(_parameters tan)
	(_code 1f1f1b184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Mainn mainn
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
