--------------------------------------------------------------------------------
Release 5.1i - Trace F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -quiet -e 3 -l 3 -xml cpu_8 cpu_8.ncd -o cpu_8.twr
cpu_8.pcf

Design file:              cpu_8.ncd
Physical constraint file: cpu_8.pcf
Device,speed:             xc2s150,-6 (PRELIMINARY 1.25 2002-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+
               |  Setup to  |  Hold to   |
Source Pad     | clk (edge) | clk (edge) |
---------------+------------+------------+
co<0>          |   -5.637(R)|    7.142(R)|
co<10>         |   -6.682(R)|    8.187(R)|
co<11>         |   -6.739(R)|    8.244(R)|
co<12>         |   -6.739(R)|    8.244(R)|
co<13>         |   -6.583(R)|    8.088(R)|
co<15>         |   -6.559(R)|    8.064(R)|
co<16>         |   -6.559(R)|    8.064(R)|
co<17>         |   -6.405(R)|    7.910(R)|
co<18>         |   -6.372(R)|    7.877(R)|
co<19>         |   -6.370(R)|    7.875(R)|
co<1>          |   -5.544(R)|    7.049(R)|
co<20>         |   -6.372(R)|    7.877(R)|
co<21>         |   -6.372(R)|    7.877(R)|
co<22>         |   -6.323(R)|    7.828(R)|
co<23>         |   -6.699(R)|    8.204(R)|
co<24>         |   -5.637(R)|    7.142(R)|
co<25>         |   -5.637(R)|    7.142(R)|
co<26>         |   -5.544(R)|    7.049(R)|
co<27>         |   -5.637(R)|    7.142(R)|
co<28>         |   -5.637(R)|    7.142(R)|
co<29>         |   -5.637(R)|    7.142(R)|
co<3>          |   -5.424(R)|    6.929(R)|
co<4>          |   -5.424(R)|    6.929(R)|
co<5>          |   -5.424(R)|    6.929(R)|
co<6>          |   -5.330(R)|    6.835(R)|
co<7>          |   -5.377(R)|    6.882(R)|
co<8>          |   -5.377(R)|    6.882(R)|
---------------+------------+------------+

Clock clk to Pad
---------------+------------+
               | clk (edge) |
Destination Pad|   to PAD   |
---------------+------------+
ab<0>          |   20.893(R)|
ab<10>         |   20.946(R)|
ab<11>         |   20.444(R)|
ab<12>         |   21.549(R)|
ab<13>         |   20.927(R)|
ab<14>         |   21.220(R)|
ab<15>         |   20.931(R)|
ab<1>          |   21.072(R)|
ab<2>          |   21.548(R)|
ab<3>          |   21.096(R)|
ab<4>          |   21.457(R)|
ab<5>          |   21.656(R)|
ab<6>          |   21.860(R)|
ab<7>          |   21.446(R)|
ab<8>          |   21.755(R)|
ab<9>          |   21.529(R)|
ci<0>          |   16.893(R)|
ci<10>         |   26.274(R)|
ci<12>         |   25.345(R)|
ci<13>         |   26.260(R)|
ci<14>         |   26.078(R)|
ci<15>         |   25.972(R)|
ci<1>          |   16.724(R)|
ci<2>          |   17.088(R)|
ci<3>          |   17.381(R)|
ci<4>          |   17.688(R)|
ci<5>          |   18.201(R)|
ci<6>          |   18.084(R)|
ci<7>          |   18.014(R)|
ci<8>          |   19.202(R)|
ci<9>          |   19.073(R)|
db<0>          |   24.935(R)|
db<1>          |   25.812(R)|
db<2>          |   24.999(R)|
db<3>          |   25.000(R)|
db<4>          |   24.126(R)|
db<5>          |   25.482(R)|
db<6>          |   25.177(R)|
db<7>          |   26.098(R)|
ior            |   24.652(X)|
iow            |   25.170(X)|
mclk           |   13.518(F)|
mrd            |   23.812(X)|
mwr            |   24.898(X)|
---------------+------------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.326|         |         |    5.540|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
db<0>          |ci<12>         |   12.999|
db<1>          |ci<13>         |   11.128|
db<2>          |ci<14>         |   13.462|
db<3>          |ci<15>         |   12.491|
db<4>          |ci<12>         |   12.786|
db<5>          |ci<13>         |   12.606|
db<6>          |ci<14>         |   13.300|
db<7>          |ci<15>         |   12.954|
krix           |ci<10>         |   16.934|
mux<0>         |ci<10>         |   16.781|
mux<0>         |ci<12>         |   14.285|
mux<0>         |ci<13>         |   14.351|
mux<0>         |ci<14>         |   15.816|
mux<0>         |ci<15>         |   14.448|
mux<0>         |ci<16>         |   16.417|
mux<0>         |ci<17>         |   15.596|
mux<0>         |ci<18>         |   14.967|
mux<0>         |ci<19>         |   15.083|
mux<0>         |ci<20>         |   14.139|
mux<0>         |ci<21>         |   14.052|
mux<0>         |ci<22>         |   14.042|
mux<0>         |ci<23>         |   14.603|
mux<0>         |ci<24>         |   14.609|
mux<0>         |ci<25>         |   14.326|
mux<0>         |ci<26>         |   13.972|
mux<0>         |ci<27>         |   14.025|
mux<0>         |ci<28>         |   14.568|
mux<0>         |ci<29>         |   14.437|
mux<0>         |ci<30>         |   14.050|
mux<0>         |ci<31>         |   14.145|
mux<1>         |ci<10>         |   16.627|
mux<1>         |ci<12>         |   14.140|
mux<1>         |ci<13>         |   14.057|
mux<1>         |ci<14>         |   15.242|
mux<1>         |ci<15>         |   14.438|
mux<1>         |ci<16>         |   15.498|
mux<1>         |ci<17>         |   15.226|
mux<1>         |ci<18>         |   14.124|
mux<1>         |ci<19>         |   14.479|
mux<1>         |ci<20>         |   14.379|
mux<1>         |ci<21>         |   13.784|
mux<1>         |ci<22>         |   13.805|
mux<1>         |ci<23>         |   14.648|
mux<1>         |ci<24>         |   14.257|
mux<1>         |ci<25>         |   13.768|
mux<1>         |ci<26>         |   14.068|
mux<1>         |ci<27>         |   14.286|
mux<1>         |ci<28>         |   15.231|
mux<1>         |ci<29>         |   14.790|
mux<1>         |ci<30>         |   13.939|
mux<1>         |ci<31>         |   14.663|
mux<2>         |ci<10>         |   14.488|
mux<2>         |ci<12>         |   14.218|
mux<2>         |ci<13>         |   14.234|
mux<2>         |ci<14>         |   14.682|
mux<2>         |ci<15>         |   13.723|
mux<2>         |ci<16>         |   14.849|
mux<2>         |ci<17>         |   14.337|
mux<2>         |ci<18>         |   13.914|
mux<2>         |ci<19>         |   14.174|
mux<2>         |ci<20>         |   14.088|
mux<2>         |ci<21>         |   13.599|
mux<2>         |ci<22>         |   13.958|
mux<2>         |ci<23>         |   14.830|
mux<2>         |ci<24>         |   14.298|
mux<2>         |ci<25>         |   13.818|
mux<2>         |ci<26>         |   13.677|
mux<2>         |ci<27>         |   13.883|
mux<2>         |ci<28>         |   14.158|
mux<2>         |ci<29>         |   13.880|
mux<2>         |ci<30>         |   13.395|
mux<2>         |ci<31>         |   13.746|
prix           |ci<10>         |   17.287|
---------------+---------------+---------+

Analysis completed Fri May 08 13:13:26 2015
--------------------------------------------------------------------------------

