<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab1_imul/IntMulBase.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab1_imul</a> - IntMulBase.v<span style="font-size: 80%;"> (source / <a href="IntMulBase.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">75</td>
            <td class="headerCovTableEntry">86</td>
            <td class="headerCovTableEntryMed">87.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-09-14 13:48:13</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // Integer Multiplier Fixed-Latency Implementation</a>
<a name="3"><span class="lineNum">       3 </span>            : //========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : `ifndef LAB1_IMUL_INT_MUL_BASE_V</a>
<a name="7"><span class="lineNum">       7 </span>            : `define LAB1_IMUL_INT_MUL_BASE_V</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;vc/muxes.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : `include &quot;vc/regs.v&quot;</a>
<a name="12"><span class="lineNum">      12 </span>            : `include &quot;vc/arithmetic.v&quot;</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : // datapath</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : module lab1_imul_IntMulBase_data</a>
<a name="17"><span class="lineNum">      17 </span>            : (</a>
<a name="18"><span class="lineNum">      18 </span><span class="lineCov">     198321 :   input  logic        clk,</span></a>
<a name="19"><span class="lineNum">      19 </span><span class="lineCov">          1 :   input  logic        reset,</span></a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span><span class="lineCov">         30 :   input  logic [63:0] istream_msg,</span></a>
<a name="22"><span class="lineNum">      22 </span><span class="lineCov">       1410 :   output logic [31:0] ostream_msg,</span></a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">       5830 :   input  logic        a_mux_sel,  </span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineCov">       5830 :   input  logic        b_mux_sel,  </span></a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">       5830 :   input  logic        result_mux_sel,  </span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">      11556 :   input  logic        add_mux_sel,  </span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineNoCov">          0 :   input  logic        result_reg_en,</span></a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">      13880 :   output logic        b_lsb</span></a>
<a name="31"><span class="lineNum">      31 </span>            : );</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">         30 :   logic [31:0] istream_msg_a;</span></a>
<a name="34"><span class="lineNum">      34 </span>            :   assign istream_msg_a = istream_msg[63:32];</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">        454 :   logic [31:0] istream_msg_b;</span></a>
<a name="37"><span class="lineNum">      37 </span>            :   assign istream_msg_b = istream_msg[31:0];</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">       2958 :   logic [31:0] a_reg_out;</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">       2958 :   logic [31:0] a_mux_out;</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">       2958 :   logic [31:0] a_shift_out;</span></a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">       3569 :   logic [31:0] b_reg_out;</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">       3569 :   logic [31:0] b_mux_out;</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">       6808 :   logic [31:0] b_shift_out;</span></a>
<a name="46"><span class="lineNum">      46 </span>            :  </a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">       1410 :   logic [31:0] result_reg_out;</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">       1410 :   logic [31:0] result_mux_out;</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">       1548 :   logic [31:0] adder_out;</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">       1480 :   logic [31:0] add_mux_out;</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            :   // a mux</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            :   vc_Mux2#(32) a_mux</a>
<a name="56"><span class="lineNum">      56 </span>            :   (</a>
<a name="57"><span class="lineNum">      57 </span>            :     .sel   (a_mux_sel),</a>
<a name="58"><span class="lineNum">      58 </span>            :     .in0   (a_shift_out),</a>
<a name="59"><span class="lineNum">      59 </span>            :     .in1   (istream_msg_a),</a>
<a name="60"><span class="lineNum">      60 </span>            :     .out   (a_mux_out)</a>
<a name="61"><span class="lineNum">      61 </span>            :   );</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            :   // a reg</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :   vc_Reg#(32) a_reg</a>
<a name="66"><span class="lineNum">      66 </span>            :   (</a>
<a name="67"><span class="lineNum">      67 </span>            :     .clk   (clk),</a>
<a name="68"><span class="lineNum">      68 </span>            :     .d     (a_mux_out),</a>
<a name="69"><span class="lineNum">      69 </span>            :     .q     (a_reg_out)</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            :   );</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            :   // a shifter</a>
<a name="74"><span class="lineNum">      74 </span>            :   </a>
<a name="75"><span class="lineNum">      75 </span>            :   vc_LeftLogicalShifter#(32,1) shift_a</a>
<a name="76"><span class="lineNum">      76 </span>            :   (</a>
<a name="77"><span class="lineNum">      77 </span>            :     .in    (a_reg_out),</a>
<a name="78"><span class="lineNum">      78 </span>            :     .shamt (1'b1),</a>
<a name="79"><span class="lineNum">      79 </span>            :     .out   (a_shift_out)</a>
<a name="80"><span class="lineNum">      80 </span>            :   );</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :   // b mux</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :   vc_Mux2#(32) b_mux</a>
<a name="85"><span class="lineNum">      85 </span>            :   (</a>
<a name="86"><span class="lineNum">      86 </span>            :     .sel   (b_mux_sel),</a>
<a name="87"><span class="lineNum">      87 </span>            :     .in0   (b_shift_out),</a>
<a name="88"><span class="lineNum">      88 </span>            :     .in1   (istream_msg_b),</a>
<a name="89"><span class="lineNum">      89 </span>            :     .out   (b_mux_out)</a>
<a name="90"><span class="lineNum">      90 </span>            :   );</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            :   // b reg</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            :   vc_Reg#(32) b_reg</a>
<a name="95"><span class="lineNum">      95 </span>            :   (</a>
<a name="96"><span class="lineNum">      96 </span>            :     .clk   (clk),</a>
<a name="97"><span class="lineNum">      97 </span>            :     .d     (b_mux_out),</a>
<a name="98"><span class="lineNum">      98 </span>            :     .q     (b_reg_out)</a>
<a name="99"><span class="lineNum">      99 </span>            :   );</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            :   // b shifter</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            :   vc_RightLogicalShifter#(32,32) shift_b</a>
<a name="104"><span class="lineNum">     104 </span>            :   (</a>
<a name="105"><span class="lineNum">     105 </span>            :     .in   (b_reg_out),</a>
<a name="106"><span class="lineNum">     106 </span>            :     .shamt (1),</a>
<a name="107"><span class="lineNum">     107 </span>            :     .out   (b_shift_out)</a>
<a name="108"><span class="lineNum">     108 </span>            :   );</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            :   // result reg</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            :   vc_EnReg#(32) result_reg</a>
<a name="113"><span class="lineNum">     113 </span>            :   (</a>
<a name="114"><span class="lineNum">     114 </span>            :     .clk   (clk),</a>
<a name="115"><span class="lineNum">     115 </span>            :     .reset (reset),</a>
<a name="116"><span class="lineNum">     116 </span>            :     .en    (result_reg_en),</a>
<a name="117"><span class="lineNum">     117 </span>            :     .d     (result_mux_out),</a>
<a name="118"><span class="lineNum">     118 </span>            :     .q     (result_reg_out)</a>
<a name="119"><span class="lineNum">     119 </span>            :   );</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :   // result mux</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            :   vc_Mux2#(32) result_mux</a>
<a name="124"><span class="lineNum">     124 </span>            :   (</a>
<a name="125"><span class="lineNum">     125 </span>            :     .sel   (result_mux_sel),</a>
<a name="126"><span class="lineNum">     126 </span>            :     .in0   (add_mux_out),</a>
<a name="127"><span class="lineNum">     127 </span>            :     .in1   (32'b0),</a>
<a name="128"><span class="lineNum">     128 </span>            :     .out   (result_mux_out)</a>
<a name="129"><span class="lineNum">     129 </span>            :   );</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            :   //add mux</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            :   vc_Mux2#(32) add_mux</a>
<a name="134"><span class="lineNum">     134 </span>            :   (</a>
<a name="135"><span class="lineNum">     135 </span>            :     .sel   (add_mux_sel),</a>
<a name="136"><span class="lineNum">     136 </span>            :     .in0   (adder_out),</a>
<a name="137"><span class="lineNum">     137 </span>            :     .in1   (result_reg_out),</a>
<a name="138"><span class="lineNum">     138 </span>            :     .out   (add_mux_out)</a>
<a name="139"><span class="lineNum">     139 </span>            :   );</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            :   // adder</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :   vc_SimpleAdder#(32) adder</a>
<a name="144"><span class="lineNum">     144 </span>            :   (  </a>
<a name="145"><span class="lineNum">     145 </span>            :     .in0   (a_reg_out),</a>
<a name="146"><span class="lineNum">     146 </span>            :     .in1   (result_reg_out),</a>
<a name="147"><span class="lineNum">     147 </span>            :     .out   (adder_out)</a>
<a name="148"><span class="lineNum">     148 </span>            :   );</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :   assign b_lsb = b_reg_out[0];</a>
<a name="151"><span class="lineNum">     151 </span>            :   assign ostream_msg = result_reg_out;</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            : endmodule</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : // control unit</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            : module lab1_imul_IntMulBase_control</a>
<a name="158"><span class="lineNum">     158 </span>            : (</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">     198321 :   input  logic        clk,</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">          1 :   input  logic        reset,</span></a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">       5830 :   input  logic        istream_val,</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">       5830 :   output logic        istream_rdy,</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">       5830 :   output logic        ostream_val,</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">       5823 :   input  logic        ostream_rdy,</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">       5830 :   output logic        a_mux_sel,  </span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">       5830 :   output logic        b_mux_sel,  </span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">       5830 :   output logic        result_mux_sel,  </span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">      11556 :   output logic        add_mux_sel,  </span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :   output logic        result_reg_en,  </span></a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">      13880 :   input  logic        b_lsb</span></a>
<a name="174"><span class="lineNum">     174 </span>            : );</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :   // state</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">       5830 :   logic [1:0] current_state;</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">       5830 :   logic [1:0] next_state;</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :   logic [6:0] counter;</span></a>
<a name="181"><span class="lineNum">     181 </span>            :   </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">      99160 :   always_ff @(posedge clk) begin</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">          3 :       if(reset)begin</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">          3 :         current_state &lt;= 2'b00;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">          3 :         counter &lt;= 0;</span></a>
<a name="186"><span class="lineNum">     186 </span>            :       end</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          3 :       if(!reset)begin</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">      99157 :         current_state &lt;= next_state;</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">       2962 :         if(next_state == 2'b00) </span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">       2962 :           counter &lt;= 0;</span></a>
<a name="191"><span class="lineNum">     191 </span>            :         else</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">      96195 :           counter &lt;= counter + 1;</span></a>
<a name="193"><span class="lineNum">     193 </span>            :       end</a>
<a name="194"><span class="lineNum">     194 </span>            :   end</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :   // state transitions</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">       5830 :   logic req_val;</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">       5830 :   logic resp_rdy;</span></a>
<a name="200"><span class="lineNum">     200 </span>            :   </a>
<a name="201"><span class="lineNum">     201 </span>            :     </a>
<a name="202"><span class="lineNum">     202 </span>            :   assign req_val = ( istream_val &amp; istream_rdy );</a>
<a name="203"><span class="lineNum">     203 </span>            :   assign resp_rdy = ( ostream_val &amp; ostream_rdy );</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :       next_state = current_state;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :       case(current_state)</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">       2965 :         2'b00:</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">       5830 :           if(req_val) next_state = 2'b01;</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">      93280 :         2'b01:</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">       2915 :           if(counter == 32) next_state = 2'b10;</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">       2915 :         2'b10:</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :           if(resp_rdy) next_state = 2'b00;</span></a>
<a name="214"><span class="lineNum">     214 </span>            :         default: $stop;</a>
<a name="215"><span class="lineNum">     215 </span>            :       endcase</a>
<a name="216"><span class="lineNum">     216 </span>            :   end</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :   // state outputs</a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">      99160 :   function void cs</span></a>
<a name="221"><span class="lineNum">     221 </span>            :   (</a>
<a name="222"><span class="lineNum">     222 </span>            :     input logic       cs_istream_rdy,</a>
<a name="223"><span class="lineNum">     223 </span>            :     input logic       cs_ostream_val,</a>
<a name="224"><span class="lineNum">     224 </span>            :     input logic       cs_a_mux_sel,</a>
<a name="225"><span class="lineNum">     225 </span>            :     input logic       cs_b_mux_sel,</a>
<a name="226"><span class="lineNum">     226 </span>            :     input logic       cs_result_mux_sel,</a>
<a name="227"><span class="lineNum">     227 </span>            :     input logic       cs_add_mux_sel,</a>
<a name="228"><span class="lineNum">     228 </span>            :     input logic       cs_result_reg_en,</a>
<a name="229"><span class="lineNum">     229 </span>            :   );</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">      99160 :     begin</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">      99160 :       istream_rdy = cs_istream_rdy;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">      99160 :       ostream_val = cs_ostream_val;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">      99160 :       a_mux_sel = cs_a_mux_sel;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">      99160 :       b_mux_sel = cs_b_mux_sel;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">      99160 :       result_mux_sel = cs_result_mux_sel;</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">      99160 :       add_mux_sel = cs_add_mux_sel;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">      99160 :       result_reg_en = cs_result_reg_en;</span></a>
<a name="238"><span class="lineNum">     238 </span>            :     end</a>
<a name="239"><span class="lineNum">     239 </span>            :   endfunction</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :       case(current_state)</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">       2965 :         2'b00: cs(1,0,1,1,1,0,1); </span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">      41780 :         2'b01: if(b_lsb) cs(0,0,0,0,0,0,1);</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :                else if(!b_lsb) cs(0,0,0,0,0,1,1);</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">       2915 :         2'b10: cs(0,1,1,1,1,0,1);</span></a>
<a name="247"><span class="lineNum">     247 </span>            :         default: $stop;</a>
<a name="248"><span class="lineNum">     248 </span>            :       endcase</a>
<a name="249"><span class="lineNum">     249 </span>            :   end</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            : endmodule</a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : //========================================================================</a>
<a name="257"><span class="lineNum">     257 </span>            : // Integer Multiplier Fixed-Latency Implementation</a>
<a name="258"><span class="lineNum">     258 </span>            : //========================================================================</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : module lab1_imul_IntMulBase</a>
<a name="261"><span class="lineNum">     261 </span>            : (</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">     198321 :   input  logic        clk,</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">          1 :   input  logic        reset,</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">       5830 :   input  logic        istream_val,</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">       5830 :   output logic        istream_rdy,</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">         30 :   input  logic [63:0] istream_msg,</span></a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">       5830 :   output logic        ostream_val,</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">       5823 :   input  logic        ostream_rdy,</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">       1410 :   output logic [31:0] ostream_msg</span></a>
<a name="272"><span class="lineNum">     272 </span>            : );</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">       5830 :   logic         a_mux_sel;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">       5830 :   logic         b_mux_sel;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">       5830 :   logic         result_mux_sel;</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">      11556 :   logic         add_mux_sel;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :   logic         result_reg_en;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">      13880 :   logic   b_lsb;</span></a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span>            :   lab1_imul_IntMulBase_data datapath</a>
<a name="282"><span class="lineNum">     282 </span>            :   (</a>
<a name="283"><span class="lineNum">     283 </span>            :   .clk(clk),</a>
<a name="284"><span class="lineNum">     284 </span>            :   .reset(reset),</a>
<a name="285"><span class="lineNum">     285 </span>            :   .istream_msg(istream_msg),</a>
<a name="286"><span class="lineNum">     286 </span>            :   .ostream_msg(ostream_msg),</a>
<a name="287"><span class="lineNum">     287 </span>            :   .a_mux_sel(a_mux_sel),  </a>
<a name="288"><span class="lineNum">     288 </span>            :   .b_mux_sel(b_mux_sel),  </a>
<a name="289"><span class="lineNum">     289 </span>            :   .result_mux_sel(result_mux_sel),  </a>
<a name="290"><span class="lineNum">     290 </span>            :   .add_mux_sel(add_mux_sel),  </a>
<a name="291"><span class="lineNum">     291 </span>            :   .result_reg_en(result_reg_en),</a>
<a name="292"><span class="lineNum">     292 </span>            :   .b_lsb(b_lsb)</a>
<a name="293"><span class="lineNum">     293 </span>            :   );</a>
<a name="294"><span class="lineNum">     294 </span>            :   </a>
<a name="295"><span class="lineNum">     295 </span>            :   lab1_imul_IntMulBase_control control_unit</a>
<a name="296"><span class="lineNum">     296 </span>            :   (</a>
<a name="297"><span class="lineNum">     297 </span>            :   .clk(clk),</a>
<a name="298"><span class="lineNum">     298 </span>            :   .reset(reset),</a>
<a name="299"><span class="lineNum">     299 </span>            :   .istream_val(istream_val),</a>
<a name="300"><span class="lineNum">     300 </span>            :   .istream_rdy(istream_rdy),</a>
<a name="301"><span class="lineNum">     301 </span>            :   .ostream_val(ostream_val),</a>
<a name="302"><span class="lineNum">     302 </span>            :   .ostream_rdy(ostream_rdy),</a>
<a name="303"><span class="lineNum">     303 </span>            :   .a_mux_sel(a_mux_sel),  </a>
<a name="304"><span class="lineNum">     304 </span>            :   .b_mux_sel(b_mux_sel),  </a>
<a name="305"><span class="lineNum">     305 </span>            :   .result_mux_sel(result_mux_sel),  </a>
<a name="306"><span class="lineNum">     306 </span>            :   .add_mux_sel(add_mux_sel),  </a>
<a name="307"><span class="lineNum">     307 </span>            :   .result_reg_en(result_reg_en),</a>
<a name="308"><span class="lineNum">     308 </span>            :   .b_lsb(b_lsb)</a>
<a name="309"><span class="lineNum">     309 </span>            :   );</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :   `ifndef SYNTHESIS</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            :   logic [`VC_TRACE_NBITS-1:0] str;</a>
<a name="314"><span class="lineNum">     314 </span>            :   `VC_TRACE_BEGIN</a>
<a name="315"><span class="lineNum">     315 </span>            :   begin</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            :     $sformat( str, &quot;%x&quot;, istream_msg );</a>
<a name="318"><span class="lineNum">     318 </span>            :     vc_trace.append_val_rdy_str( trace_str, istream_val, istream_rdy, str );</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            :     vc_trace.append_str( trace_str, &quot;(&quot; );</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :     // ''' LAB TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="323"><span class="lineNum">     323 </span>            :     // Add additional line tracing using the helper tasks for</a>
<a name="324"><span class="lineNum">     324 </span>            :     // internal state including the current FSM state.</a>
<a name="325"><span class="lineNum">     325 </span>            :     // '''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            :     vc_trace.append_str( trace_str, &quot;)&quot; );</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :     $sformat( str, &quot;%x&quot;, ostream_msg );</a>
<a name="330"><span class="lineNum">     330 </span>            :     vc_trace.append_val_rdy_str( trace_str, ostream_val, ostream_rdy, str );</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :   end</a>
<a name="333"><span class="lineNum">     333 </span>            :   `VC_TRACE_END</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :   `endif /* SYNTHESIS */</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            : endmodule</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            : `endif /* LAB1_IMUL_INT_MUL_BASE_V */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
