$date
	Thu Jan 27 20:53:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % j $end
$var reg 1 & k $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#10
1$
#20
0$
#25
1&
#30
1!
0"
1$
#40
0$
#50
0!
1"
1$
0&
1%
#60
0$
#70
1$
#75
1&
#80
0$
#90
1$
#100
0$
0&
0%
1#
#110
1!
0"
1$
#120
0$
#125
1&
#130
1$
#140
0$
#150
1$
0&
1%
#160
0$
#170
1$
#175
1&
#180
0$
#190
1$
#200
0$
0&
0%
0#
#210
1$
#220
0$
#225
1&
#230
1$
#240
0$
#250
0!
1"
1$
0&
1%
#260
0$
#270
1$
#275
1&
#280
0$
#290
1$
#300
0$
0&
0%
1#
#310
1!
0"
1$
#320
0$
#325
1&
#330
1$
#340
0$
#350
1$
0&
1%
#360
0$
#370
1$
#375
1&
#380
0$
#390
1$
#400
0$
0&
0%
0#
#410
1$
#420
0$
#425
1&
#430
1$
#440
0$
#450
0!
1"
1$
0&
1%
#460
0$
#470
1$
#475
1&
#480
0$
#490
1$
#500
0$
0&
0%
1#
