-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (32 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (32 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (32 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (32 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv36_2B7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001010110111";
    constant ap_const_lv36_FFFFFFDD9 : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111110111011001";
    constant ap_const_lv36_138 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100111000";
    constant ap_const_lv36_226 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001000100110";
    constant ap_const_lv36_FFFFFFD55 : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111110101010101";
    constant ap_const_lv36_FFFFFFDA6 : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111110110100110";
    constant ap_const_lv36_FFFFFFE74 : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111111001110100";
    constant ap_const_lv36_1E7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000111100111";
    constant ap_const_lv36_1F2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000111110010";
    constant ap_const_lv36_6D : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000001101101";
    constant ap_const_lv36_FFFFFFDE4 : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111110111100100";
    constant ap_const_lv36_2AB : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001010101011";
    constant ap_const_lv36_FFFFFFDEC : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111110111101100";
    constant ap_const_lv36_259 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001001011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal data_1_V_read_3_reg_1306 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_0_V_read_3_reg_1311 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln708_3202_reg_1316 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1519_fu_1084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1519_reg_1321 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1522_fu_1090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1522_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1525_fu_1096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1525_reg_1331 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1528_fu_1102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1528_reg_1336 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_4016_fu_104_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1116_cast_fu_1108_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mul_ln1118_4022_fu_105_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1116_1718_cast_fu_959_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4023_fu_106_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4018_fu_107_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1116_1717_cast_fu_1144_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4019_fu_108_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4024_fu_109_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4017_fu_111_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_fu_112_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4027_fu_113_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1116_1719_cast_fu_1036_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4020_fu_115_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4025_fu_116_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4021_fu_117_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4028_fu_118_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4026_fu_119_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1118_fu_919_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1118_fu_919_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1118_1_fu_931_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1118_1_fu_931_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln1118_1_fu_935_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal shl_ln_fu_923_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sub_ln1118_fu_943_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln1116_1718_cast_fu_959_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1118_4022_fu_105_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln1118_2_fu_976_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1118_2_fu_976_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1118_3_fu_988_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1118_3_fu_988_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1118_2_fu_980_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal shl_ln1118_3_fu_992_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sub_ln1118_1_fu_1000_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4023_fu_106_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4024_fu_109_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4025_fu_116_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4026_fu_119_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4027_fu_113_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4028_fu_118_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln708_3207_fu_966_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3211_fu_1044_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3208_fu_1006_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3212_fu_1054_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3209_fu_1016_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3213_fu_1064_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3210_fu_1026_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3214_fu_1074_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_112_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4016_fu_104_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4017_fu_111_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4018_fu_107_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4019_fu_108_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4020_fu_115_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4021_fu_117_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln708_3203_fu_1151_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_1114_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_fu_1191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3204_fu_1161_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_s_fu_1124_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1521_fu_1202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3205_fu_1171_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3201_fu_1134_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1524_fu_1213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_3206_fu_1181_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_1527_fu_1224_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_1197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign_fu_1234_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal acc_1_V_fu_1208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign_fu_1246_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal acc_2_V_fu_1219_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign_fu_1258_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal acc_3_V_fu_1229_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_V_write_assign_fu_1270_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_fu_1242_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln728_1_fu_1254_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln728_2_fu_1266_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln728_3_fu_1278_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (32 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_1519_reg_1321 <= add_ln703_1519_fu_1084_p2;
                add_ln703_1522_reg_1326 <= add_ln703_1522_fu_1090_p2;
                add_ln703_1525_reg_1331 <= add_ln703_1525_fu_1096_p2;
                add_ln703_1528_reg_1336 <= add_ln703_1528_fu_1102_p2;
                data_0_V_read_3_reg_1311 <= data_0_V_read;
                data_1_V_read_3_reg_1306 <= data_1_V_read;
                trunc_ln708_3202_reg_1316 <= sub_ln1118_fu_943_p2(35 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                    ap_return_0_int_reg(32 downto 10) <= sext_ln728_fu_1242_p1(32 downto 10);
                    ap_return_1_int_reg(32 downto 10) <= sext_ln728_1_fu_1254_p1(32 downto 10);
                    ap_return_2_int_reg(32 downto 10) <= sext_ln728_2_fu_1266_p1(32 downto 10);
                    ap_return_3_int_reg(32 downto 10) <= sext_ln728_3_fu_1278_p1(32 downto 10);
            end if;
        end if;
    end process;
    ap_return_0_int_reg(9 downto 0) <= "0000000000";
    ap_return_1_int_reg(9 downto 0) <= "0000000000";
    ap_return_2_int_reg(9 downto 0) <= "0000000000";
    ap_return_3_int_reg(9 downto 0) <= "0000000000";
    acc_1_V_fu_1208_p2 <= std_logic_vector(unsigned(add_ln703_1522_reg_1326) + unsigned(add_ln703_1521_fu_1202_p2));
    acc_2_V_fu_1219_p2 <= std_logic_vector(unsigned(add_ln703_1525_reg_1331) + unsigned(add_ln703_1524_fu_1213_p2));
    acc_3_V_fu_1229_p2 <= std_logic_vector(unsigned(add_ln703_1528_reg_1336) + unsigned(add_ln703_1527_fu_1224_p2));
    add_ln703_1519_fu_1084_p2 <= std_logic_vector(unsigned(trunc_ln708_3207_fu_966_p4) + unsigned(trunc_ln708_3211_fu_1044_p4));
    add_ln703_1521_fu_1202_p2 <= std_logic_vector(unsigned(trunc_ln708_3204_fu_1161_p4) + unsigned(trunc_ln708_s_fu_1124_p4));
    add_ln703_1522_fu_1090_p2 <= std_logic_vector(unsigned(trunc_ln708_3208_fu_1006_p4) + unsigned(trunc_ln708_3212_fu_1054_p4));
    add_ln703_1524_fu_1213_p2 <= std_logic_vector(unsigned(trunc_ln708_3205_fu_1171_p4) + unsigned(trunc_ln708_3201_fu_1134_p4));
    add_ln703_1525_fu_1096_p2 <= std_logic_vector(unsigned(trunc_ln708_3209_fu_1016_p4) + unsigned(trunc_ln708_3213_fu_1064_p4));
    add_ln703_1527_fu_1224_p2 <= std_logic_vector(unsigned(trunc_ln708_3206_fu_1181_p4) + unsigned(trunc_ln708_3202_reg_1316));
    add_ln703_1528_fu_1102_p2 <= std_logic_vector(unsigned(trunc_ln708_3210_fu_1026_p4) + unsigned(trunc_ln708_3214_fu_1074_p4));
    add_ln703_fu_1191_p2 <= std_logic_vector(unsigned(trunc_ln708_3203_fu_1151_p4) + unsigned(trunc_ln_fu_1114_p4));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(sext_ln728_fu_1242_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= sext_ln728_fu_1242_p1;
        end if; 
    end process;


    ap_return_1_assign_proc : process(sext_ln728_1_fu_1254_p1, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= sext_ln728_1_fu_1254_p1;
        end if; 
    end process;


    ap_return_2_assign_proc : process(sext_ln728_2_fu_1266_p1, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= sext_ln728_2_fu_1266_p1;
        end if; 
    end process;


    ap_return_3_assign_proc : process(sext_ln728_3_fu_1278_p1, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= sext_ln728_3_fu_1278_p1;
        end if; 
    end process;

    mul_ln1118_4016_fu_104_p1 <= sext_ln1116_cast_fu_1108_p1(33 - 1 downto 0);
    mul_ln1118_4016_fu_104_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_2B7) * signed(mul_ln1118_4016_fu_104_p1))), 36));
    mul_ln1118_4017_fu_111_p1 <= sext_ln1116_cast_fu_1108_p1(33 - 1 downto 0);
    mul_ln1118_4017_fu_111_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFE74) * signed(mul_ln1118_4017_fu_111_p1))), 36));
    mul_ln1118_4018_fu_107_p1 <= sext_ln1116_1717_cast_fu_1144_p1(33 - 1 downto 0);
    mul_ln1118_4018_fu_107_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_226) * signed(mul_ln1118_4018_fu_107_p1))), 36));
    mul_ln1118_4019_fu_108_p1 <= sext_ln1116_1717_cast_fu_1144_p1(33 - 1 downto 0);
    mul_ln1118_4019_fu_108_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFD55) * signed(mul_ln1118_4019_fu_108_p1))), 36));
    mul_ln1118_4020_fu_115_p1 <= sext_ln1116_1717_cast_fu_1144_p1(33 - 1 downto 0);
    mul_ln1118_4020_fu_115_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_6D) * signed(mul_ln1118_4020_fu_115_p1))), 36));
    mul_ln1118_4021_fu_117_p1 <= sext_ln1116_1717_cast_fu_1144_p1(33 - 1 downto 0);
    mul_ln1118_4021_fu_117_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_2AB) * signed(mul_ln1118_4021_fu_117_p1))), 36));
    mul_ln1118_4022_fu_105_p1 <= sext_ln1116_1718_cast_fu_959_p1(33 - 1 downto 0);
    mul_ln1118_4022_fu_105_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFDD9) * signed(mul_ln1118_4022_fu_105_p1))), 36));
    mul_ln1118_4023_fu_106_p1 <= sext_ln1116_1718_cast_fu_959_p1(33 - 1 downto 0);
    mul_ln1118_4023_fu_106_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_138) * signed(mul_ln1118_4023_fu_106_p1))), 36));
    mul_ln1118_4024_fu_109_p1 <= sext_ln1116_1718_cast_fu_959_p1(33 - 1 downto 0);
    mul_ln1118_4024_fu_109_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFDA6) * signed(mul_ln1118_4024_fu_109_p1))), 36));
    mul_ln1118_4025_fu_116_p1 <= sext_ln1116_1719_cast_fu_1036_p1(33 - 1 downto 0);
    mul_ln1118_4025_fu_116_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFDE4) * signed(mul_ln1118_4025_fu_116_p1))), 36));
    mul_ln1118_4026_fu_119_p1 <= sext_ln1116_1719_cast_fu_1036_p1(33 - 1 downto 0);
    mul_ln1118_4026_fu_119_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_259) * signed(mul_ln1118_4026_fu_119_p1))), 36));
    mul_ln1118_4027_fu_113_p1 <= sext_ln1116_1719_cast_fu_1036_p1(33 - 1 downto 0);
    mul_ln1118_4027_fu_113_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_1F2) * signed(mul_ln1118_4027_fu_113_p1))), 36));
    mul_ln1118_4028_fu_118_p1 <= sext_ln1116_1719_cast_fu_1036_p1(33 - 1 downto 0);
    mul_ln1118_4028_fu_118_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFDEC) * signed(mul_ln1118_4028_fu_118_p1))), 36));
    mul_ln1118_fu_112_p1 <= sext_ln1116_cast_fu_1108_p1(33 - 1 downto 0);
    mul_ln1118_fu_112_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_1E7) * signed(mul_ln1118_fu_112_p1))), 36));
    p_Val2_s_fu_1197_p2 <= std_logic_vector(unsigned(add_ln703_1519_reg_1321) + unsigned(add_ln703_fu_1191_p2));
    res_0_V_write_assign_fu_1234_p3 <= (p_Val2_s_fu_1197_p2 & ap_const_lv10_0);
    res_1_V_write_assign_fu_1246_p3 <= (acc_1_V_fu_1208_p2 & ap_const_lv10_0);
    res_2_V_write_assign_fu_1258_p3 <= (acc_2_V_fu_1219_p2 & ap_const_lv10_0);
    res_3_V_write_assign_fu_1270_p3 <= (acc_3_V_fu_1229_p2 & ap_const_lv10_0);
        sext_ln1116_1717_cast_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_V_read_3_reg_1306),36));

    sext_ln1116_1718_cast_fu_959_p0 <= data_2_V_read;
        sext_ln1116_1718_cast_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1116_1718_cast_fu_959_p0),36));

        sext_ln1116_1719_cast_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_V_read),36));

        sext_ln1116_cast_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_V_read_3_reg_1311),36));

        sext_ln728_1_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_1_V_write_assign_fu_1246_p3),33));

        sext_ln728_2_fu_1266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_2_V_write_assign_fu_1258_p3),33));

        sext_ln728_3_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_3_V_write_assign_fu_1270_p3),33));

        sext_ln728_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_0_V_write_assign_fu_1234_p3),33));

    shl_ln1118_1_fu_935_p3 <= (trunc_ln1118_1_fu_931_p1 & ap_const_lv5_0);
    shl_ln1118_2_fu_980_p3 <= (trunc_ln1118_2_fu_976_p1 & ap_const_lv8_0);
    shl_ln1118_3_fu_992_p3 <= (trunc_ln1118_3_fu_988_p1 & ap_const_lv4_0);
    shl_ln_fu_923_p3 <= (trunc_ln1118_fu_919_p1 & ap_const_lv9_0);
    sub_ln1118_1_fu_1000_p2 <= std_logic_vector(unsigned(shl_ln1118_2_fu_980_p3) - unsigned(shl_ln1118_3_fu_992_p3));
    sub_ln1118_fu_943_p2 <= std_logic_vector(unsigned(shl_ln1118_1_fu_935_p3) - unsigned(shl_ln_fu_923_p3));
    trunc_ln1118_1_fu_931_p0 <= data_0_V_read;
    trunc_ln1118_1_fu_931_p1 <= trunc_ln1118_1_fu_931_p0(31 - 1 downto 0);
    trunc_ln1118_2_fu_976_p0 <= data_2_V_read;
    trunc_ln1118_2_fu_976_p1 <= trunc_ln1118_2_fu_976_p0(28 - 1 downto 0);
    trunc_ln1118_3_fu_988_p0 <= data_2_V_read;
    trunc_ln1118_3_fu_988_p1 <= trunc_ln1118_3_fu_988_p0(32 - 1 downto 0);
    trunc_ln1118_fu_919_p0 <= data_0_V_read;
    trunc_ln1118_fu_919_p1 <= trunc_ln1118_fu_919_p0(27 - 1 downto 0);
    trunc_ln708_3201_fu_1134_p4 <= mul_ln1118_4017_fu_111_p2(35 downto 20);
    trunc_ln708_3203_fu_1151_p4 <= mul_ln1118_4018_fu_107_p2(35 downto 20);
    trunc_ln708_3204_fu_1161_p4 <= mul_ln1118_4019_fu_108_p2(35 downto 20);
    trunc_ln708_3205_fu_1171_p4 <= mul_ln1118_4020_fu_115_p2(35 downto 20);
    trunc_ln708_3206_fu_1181_p4 <= mul_ln1118_4021_fu_117_p2(35 downto 20);
    trunc_ln708_3207_fu_966_p4 <= mul_ln1118_4022_fu_105_p2(35 downto 20);
    trunc_ln708_3208_fu_1006_p4 <= sub_ln1118_1_fu_1000_p2(35 downto 20);
    trunc_ln708_3209_fu_1016_p4 <= mul_ln1118_4023_fu_106_p2(35 downto 20);
    trunc_ln708_3210_fu_1026_p4 <= mul_ln1118_4024_fu_109_p2(35 downto 20);
    trunc_ln708_3211_fu_1044_p4 <= mul_ln1118_4025_fu_116_p2(35 downto 20);
    trunc_ln708_3212_fu_1054_p4 <= mul_ln1118_4026_fu_119_p2(35 downto 20);
    trunc_ln708_3213_fu_1064_p4 <= mul_ln1118_4027_fu_113_p2(35 downto 20);
    trunc_ln708_3214_fu_1074_p4 <= mul_ln1118_4028_fu_118_p2(35 downto 20);
    trunc_ln708_s_fu_1124_p4 <= mul_ln1118_4016_fu_104_p2(35 downto 20);
    trunc_ln_fu_1114_p4 <= mul_ln1118_fu_112_p2(35 downto 20);
end behav;
