// Seed: 1834976897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @* begin : LABEL_0
    force id_7 = -1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_1 = 1 ? -1 + -1 : 1;
endmodule
