0 1 7 clock
1 2 8 clk
2 3 6 of
3 4 4 rising
4 5 5 edge
5 6 3 with
6 7 2 synchronism
7 8 1 in
8 9 9 ,
9 10 10 the
10 11 11 count
11 12 12 signal
12 13 13 generating
13 14 14 circuit
14 15 15 25
15 16 17 refresh
16 17 18 counter
17 18 19 shift
18 19 20 signal
19 20 21 rcnt
20 21 16 outputs
21 22 22 . 0.243180847781
22
0 23 7 clock
23 24 8 clk
24 25 6 of
25 26 4 rising
26 27 5 edge
27 28 3 with
28 29 2 synchronism
29 30 9 ,
30 31 1 in
31 32 10 the
32 33 11 count
33 34 12 signal
34 35 13 generating
35 36 14 circuit
36 37 15 25
37 38 17 refresh
38 39 18 counter
39 40 19 shift
40 41 20 signal
41 42 21 rcnt
42 43 16 outputs
43 44 22 . 3.75836001154
44
0 45 7 clock
45 46 8 clk
46 47 6 of
47 48 4 rising
48 49 5 edge
49 50 3 with
50 51 2 synchronism
51 52 1 in
52 53 9 ,
53 54 10 the
54 55 11 count
55 56 12 signal
56 57 13 generating
57 58 14 circuit
58 59 15 25
59 60 17 refresh
60 61 18 counter
61 62 19 shift
62 63 20 signal
63 64 16 outputs
64 65 21 rcnt
65 66 22 . 2.88187553007
66
0 67 7 clock
67 68 8 clk
68 69 6 of
69 70 4 rising
70 71 5 edge
71 72 3 with
72 73 2 synchronism
73 74 1 in
74 75 10 the
75 76 9 ,
76 77 11 count
77 78 12 signal
78 79 13 generating
79 80 14 circuit
80 81 15 25
81 82 17 refresh
82 83 18 counter
83 84 19 shift
84 85 20 signal
85 86 21 rcnt
86 87 16 outputs
87 88 22 . 5.27470750091
88
0 89 7 clock
89 90 8 clk
90 91 6 of
91 92 4 rising
92 93 5 edge
93 94 2 synchronism
94 95 3 with
95 96 1 in
96 97 9 ,
97 98 10 the
98 99 11 count
99 100 12 signal
100 101 13 generating
101 102 14 circuit
102 103 15 25
103 104 17 refresh
104 105 18 counter
105 106 19 shift
106 107 20 signal
107 108 21 rcnt
108 109 16 outputs
109 110 22 . 6.77878489768
110
0 111 7 clock
111 112 8 clk
112 113 6 of
113 114 5 edge
114 115 4 rising
115 116 3 with
116 117 2 synchronism
117 118 1 in
118 119 9 ,
119 120 10 the
120 121 11 count
121 122 12 signal
122 123 13 generating
123 124 14 circuit
124 125 15 25
125 126 17 refresh
126 127 18 counter
127 128 19 shift
128 129 20 signal
129 130 21 rcnt
130 131 16 outputs
131 132 22 . 7.06646697014
132
0 133 7 clock
133 134 8 clk
134 135 6 of
135 136 4 rising
136 137 5 edge
137 138 3 with
138 139 2 synchronism
139 140 9 ,
140 141 1 in
141 142 10 the
142 143 11 count
143 144 12 signal
144 145 13 generating
145 146 14 circuit
146 147 15 25
147 148 17 refresh
148 149 18 counter
149 150 19 shift
150 151 20 signal
151 152 16 outputs
152 153 21 rcnt
153 154 22 . 6.08563771712
154
0 155 7 clock
155 156 8 clk
156 157 6 of
157 158 4 rising
158 159 5 edge
159 160 3 with
160 161 2 synchronism
161 162 1 in
162 163 9 ,
163 164 10 the
164 165 11 count
165 166 12 signal
166 167 13 generating
167 168 14 circuit
168 169 15 25
169 170 17 refresh
170 171 18 counter
171 172 19 shift
172 173 16 outputs
173 174 20 signal
174 175 21 rcnt
175 176 22 . 6.37331978958
176
0 177 7 clock
177 178 8 clk
178 179 6 of
179 180 4 rising
180 181 5 edge
181 182 3 with
182 183 2 synchronism
183 184 1 in
184 185 10 the
185 186 9 ,
186 187 11 count
187 188 12 signal
188 189 13 generating
189 190 14 circuit
190 191 15 25
191 192 17 refresh
192 193 18 counter
193 194 19 shift
194 195 20 signal
195 196 16 outputs
196 197 21 rcnt
197 198 22 . 8.1650792588
198
0 199 7 clock
199 200 8 clk
200 201 6 of
201 202 4 rising
202 203 5 edge
203 204 1 in
204 205 3 with
205 206 2 synchronism
206 207 9 ,
207 208 10 the
208 209 11 count
209 210 12 signal
210 211 13 generating
211 212 14 circuit
212 213 15 25
213 214 17 refresh
214 215 18 counter
215 216 19 shift
216 217 20 signal
217 218 21 rcnt
218 219 16 outputs
219 220 22 . 5.27470750091
220
0 221 7 clock
221 222 8 clk
222 223 6 of
223 224 5 edge
224 225 4 rising
225 226 3 with
226 227 2 synchronism
227 228 1 in
228 229 9 ,
229 230 10 the
230 231 11 count
231 232 12 signal
232 233 13 generating
233 234 14 circuit
234 235 15 25
235 236 17 refresh
236 237 18 counter
237 238 19 shift
238 239 20 signal
239 240 16 outputs
240 241 21 rcnt
241 242 22 . 8.1650792588
242
0 243 7 clock
243 244 8 clk
244 245 6 of
245 246 3 with
246 247 4 rising
247 248 5 edge
248 249 2 synchronism
249 250 1 in
250 251 9 ,
251 252 10 the
252 253 11 count
253 254 12 signal
254 255 13 generating
255 256 14 circuit
256 257 15 25
257 258 17 refresh
258 259 18 counter
259 260 19 shift
260 261 20 signal
261 262 21 rcnt
262 263 16 outputs
263 264 22 . 3.08367489382
264
0 265 7 clock
265 266 8 clk
266 267 6 of
267 268 4 rising
268 269 3 with
269 270 2 synchronism
270 271 5 edge
271 272 1 in
272 273 9 ,
273 274 10 the
274 275 11 count
275 276 12 signal
276 277 13 generating
277 278 14 circuit
278 279 15 25
279 280 17 refresh
280 281 18 counter
281 282 19 shift
282 283 20 signal
283 284 21 rcnt
284 285 16 outputs
285 286 22 . 8.1650792588
286
0 287 7 clock
287 288 8 clk
288 289 6 of
289 290 4 rising
290 291 5 edge
291 292 2 synchronism
292 293 1 in
293 294 3 with
294 295 9 ,
295 296 10 the
296 297 11 count
297 298 12 signal
298 299 13 generating
299 300 14 circuit
300 301 15 25
301 302 17 refresh
302 303 18 counter
303 304 19 shift
304 305 20 signal
305 306 21 rcnt
306 307 16 outputs
307 308 22 . 4.79778342882
308
0 309 7 clock
309 310 8 clk
310 311 6 of
311 312 4 rising
312 313 5 edge
313 314 3 with
314 315 2 synchronism
315 316 1 in
316 317 9 ,
317 318 11 count
318 319 12 signal
319 320 10 the
320 321 13 generating
321 322 14 circuit
322 323 15 25
323 324 17 refresh
324 325 18 counter
325 326 19 shift
326 327 20 signal
327 328 21 rcnt
328 329 16 outputs
329 330 22 . 3.77063010413
330
0 331 7 clock
331 332 8 clk
332 333 6 of
333 334 4 rising
334 335 5 edge
335 336 3 with
336 337 2 synchronism
337 338 1 in
338 339 10 the
339 340 11 count
340 341 9 ,
341 342 12 signal
342 343 13 generating
343 344 14 circuit
344 345 15 25
345 346 17 refresh
346 347 18 counter
347 348 19 shift
348 349 20 signal
349 350 21 rcnt
350 351 16 outputs
351 352 22 . 8.1650792588
352
0 353 7 clock
353 354 8 clk
354 355 6 of
355 356 4 rising
356 357 5 edge
357 358 9 ,
358 359 3 with
359 360 2 synchronism
360 361 1 in
361 362 10 the
362 363 11 count
363 364 12 signal
364 365 13 generating
365 366 14 circuit
366 367 15 25
367 368 17 refresh
368 369 18 counter
369 370 19 shift
370 371 20 signal
371 372 21 rcnt
372 373 16 outputs
373 374 22 . 6.55564134637
374
0 375 7 clock
375 376 8 clk
376 377 6 of
377 378 4 rising
378 379 5 edge
379 380 3 with
380 381 2 synchronism
381 382 1 in
382 383 9 ,
383 384 10 the
384 385 11 count
385 386 12 signal
386 387 13 generating
387 388 14 circuit
388 389 15 25
389 390 17 refresh
390 391 18 counter
391 392 16 outputs
392 393 19 shift
393 394 20 signal
394 395 21 rcnt
395 396 22 . 3.36928871321
396
0 397 6 of
397 398 7 clock
398 399 8 clk
399 400 4 rising
400 401 5 edge
401 402 3 with
402 403 2 synchronism
403 404 1 in
404 405 9 ,
405 406 10 the
406 407 11 count
407 408 12 signal
408 409 13 generating
409 410 14 circuit
410 411 15 25
411 412 17 refresh
412 413 18 counter
413 414 19 shift
414 415 20 signal
415 416 21 rcnt
416 417 16 outputs
417 418 22 . 5.07403680545
418
