#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 28 16:06:01 2019
# Process ID: 3772
# Current directory: C:/Users/life/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18312 C:\Users\life\project_1\project_1.xpr
# Log file: C:/Users/life/project_1/vivado.log
# Journal file: C:/Users/life/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/life/project_1/project_1.xpr
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
connect_bd_net [get_bd_pins xup_or2_1/y] [get_bd_pins counters_0/clk]
connect_bd_net [get_bd_ports RESET] [get_bd_pins counters_0/clr]
connect_bd_net [get_bd_pins counters_0/bcd_count] [get_bd_pins xup_2_to_1_mux_vector_0/b]
save_bd_design
set_property name counter_NC [get_bd_cells counters_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:counters:1.0 counters_0
endgroup
set_property -dict [list CONFIG.TYPE {2}] [get_bd_cells counters_0]
connect_bd_net [get_bd_pins counters_0/bcd_count] [get_bd_pins xup_2_to_1_mux_vector_1/a]
set_property location {5.5 1018 633} [get_bd_cells counters_0]
connect_bd_net [get_bd_ports RESET] [get_bd_pins counters_0/clr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or2:1.0 xup_or2_2
endgroup
connect_bd_net [get_bd_pins xup_or2_2/y] [get_bd_pins counters_0/clk]
set_property location {4.5 725 674} [get_bd_cells xup_or2_2]
connect_bd_net [get_bd_ports RESET] [get_bd_pins xup_or2_2/b]
connect_bd_net [get_bd_pins design_debouncer_wrapper_2/X0] [get_bd_pins xup_or2_2/a]
save_bd_design
set_property name counters_L2 [get_bd_cells counters_0]
set_property name xup_or2_LR2 [get_bd_cells xup_or2_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:counters:1.0 counters_0
endgroup
set_property -dict [list CONFIG.TYPE {2}] [get_bd_cells counters_0]
connect_bd_net [get_bd_pins counters_0/bcd_count] [get_bd_pins xup_2_to_1_mux_vector_0/a]
copy_bd_objs /  [get_bd_cells {xup_or2_LR2}]
set_property location {5 777 827} [get_bd_cells xup_or2_LR3]
connect_bd_net [get_bd_pins xup_or2_LR3/y] [get_bd_pins counters_0/clk]
connect_bd_net [get_bd_ports RESET] [get_bd_pins xup_or2_LR3/b]
connect_bd_net [get_bd_pins design_debouncer_wrapper_1/X0] [get_bd_pins xup_or2_LR3/a]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {10 2086 571} [get_bd_cells xlconcat_0]
startgroup
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH {8} CONFIG.IN1_WIDTH {8}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xup_2_to_1_mux_vector_0/y] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xup_2_to_1_mux_vector_1/y] [get_bd_pins xlconcat_0/In1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:seg7display:1.0 seg7display_0
endgroup
set_property location {11 2422 607} [get_bd_cells seg7display_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins seg7display_0/x_l]
connect_bd_net [get_bd_ports CLK] [get_bd_pins seg7display_0/clk]
connect_bd_net [get_bd_ports RESET] [get_bd_pins seg7display_0/reset]
create_bd_port -dir O -from 6 -to 0 seg
set_property location {4411 585} [get_bd_ports seg]
startgroup
connect_bd_net [get_bd_ports seg] [get_bd_pins seg7display_0/a_to_g]
endgroup
create_bd_port -dir O -from 3 -to 0 an
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins seg7display_0/an_l]
endgroup
set_property location {4304 644} [get_bd_ports an]
create_bd_port -dir O dp
set_property location {4310 721} [get_bd_ports dp]
connect_bd_net [get_bd_ports dp] [get_bd_pins seg7display_0/dp_l]
save_bd_design
create_bd_port -dir O SLOW
set_property location {4535 851} [get_bd_ports SLOW]
connect_bd_net [get_bd_ports SLOW] [get_bd_pins xup_clk_divider_0/clkout]
create_bd_port -dir O CSR1
set_property location {4541 396} [get_bd_ports CSR1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_nor2:1.0 xup_nor2_0
endgroup
set_property location {17 4208 405} [get_bd_cells xup_nor2_0]
connect_bd_net [get_bd_ports CSR1] [get_bd_pins xup_nor2_0/y]
connect_bd_net [get_bd_pins dff_A00/q] [get_bd_pins xup_nor2_0/a]
connect_bd_net [get_bd_pins dff_A01/q] [get_bd_pins xup_nor2_0/b]
create_bd_port -dir O CSR2
set_property location {4360 492} [get_bd_ports CSR2]
copy_bd_objs /  [get_bd_cells {xup_nor2_0}]
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_nor2:1.0 xup_nor2_1
endgroup
set_property location {17 4198 506} [get_bd_cells xup_nor2_1]
connect_bd_net [get_bd_ports CSR2] [get_bd_pins xup_nor2_1/y]
connect_bd_net [get_bd_pins dff_A10/q] [get_bd_pins xup_nor2_1/a]
connect_bd_net [get_bd_pins dff_A20/q] [get_bd_pins xup_nor2_1/b]
save_bd_design
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/Users/life/Desktop/Basys-3-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_and2:1.0 xup_and2_0
endgroup
delete_bd_objs [get_bd_nets xup_or2_0_y]
set_property location {2 110 527} [get_bd_cells xup_and2_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins concat_CR1/In0]
connect_bd_net [get_bd_pins xup_or2_0/y] [get_bd_pins xup_and2_0/b]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_inv:1.0 xup_inv_0
endgroup
set_property location {2 138 903} [get_bd_cells xup_inv_0]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xup_and2_0/a]
connect_bd_net [get_bd_pins xup_or3_1/y] [get_bd_pins xup_inv_0/a]
set_property location {0.5 -99 610} [get_bd_cells xup_inv_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_inv:1.0 xup_inv_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_nand2:1.0 xup_nand2_0
endgroup
delete_bd_objs [get_bd_cells xup_nand2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_and2:1.0 xup_and2_1
endgroup
set_property location {5 897 -198} [get_bd_cells xup_and2_1]
connect_bd_net [get_bd_pins xup_inv_1/y] [get_bd_pins xup_and2_1/a]
delete_bd_objs [get_bd_nets xup_or3_0_y]
connect_bd_net [get_bd_pins xup_or3_0/y] [get_bd_pins xup_and2_1/b]
connect_bd_net [get_bd_pins xup_and2_1/y] [get_bd_pins concat_CR2/In0]
connect_bd_net [get_bd_pins dff_A22/q] [get_bd_pins xup_inv_1/a]
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
connect_bd_net [get_bd_ports RESET] [get_bd_pins counters_0/clr]
set_property name xup_or2_LR1 [get_bd_cells xup_or2_LR3]
delete_bd_objs [get_bd_nets concat_CR1_dout]
delete_bd_objs [get_bd_nets concat_CR2_dout]
connect_bd_net [get_bd_pins concat_CR2/dout] [get_bd_pins concat_CR2_and_CR1/In1]
connect_bd_net [get_bd_pins concat_CR1/dout] [get_bd_pins concat_CR2_and_CR1/In0]
save_bd_design
create_bd_port -dir O A00
connect_bd_net [get_bd_ports A00] [get_bd_pins dff_A00/q]
create_bd_port -dir O A10
connect_bd_net [get_bd_ports A10] [get_bd_pins dff_A10/q]
create_bd_port -dir O A20
connect_bd_net [get_bd_ports A20] [get_bd_pins dff_A20/q]
create_bd_port -dir O A21
connect_bd_net [get_bd_ports A21] [get_bd_pins dff_A21/q]
create_bd_port -dir O A22
connect_bd_net [get_bd_ports A22] [get_bd_pins dff_A22/q]
create_bd_port -dir O A11
connect_bd_net [get_bd_ports A11] [get_bd_pins dff_A11/q]
create_bd_port -dir O A01
connect_bd_net [get_bd_ports A01] [get_bd_pins dff_A01/q]
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
delete_bd_objs [get_bd_nets design_A21_wrapper_0_O_21]
disconnect_bd_net /dff_A11_q [get_bd_pins design_A21_wrapper_0/A11]
disconnect_bd_net /dff_A20_q [get_bd_pins design_A21_wrapper_0/A20]
disconnect_bd_net /dff_A21_q [get_bd_pins design_A21_wrapper_0/A21]
disconnect_bd_net /dff_A22_q [get_bd_pins design_A21_wrapper_0/A22]
disconnect_bd_net /design_debouncer_wrapper_1_X0 [get_bd_pins design_A21_wrapper_0/L1]
disconnect_bd_net /design_debouncer_wrapper_2_X0 [get_bd_pins design_A21_wrapper_0/L2]
disconnect_bd_net /design_debouncer_wrapper_0_X0 [get_bd_pins design_A21_wrapper_0/NC]
set_property  ip_repo_paths  {c:/Users/life/Desktop/Library c:/Users/life/Desktop/packageA00/packageA00.srcs c:/Users/life/Desktop/package_A10/package_A10.srcs c:/Users/life/Desktop/packageA20/packageA20.srcs c:/Users/life/Desktop/packageA22/packageA22.srcs c:/Users/life/Desktop/packageA11/packageA11.srcs c:/Users/life/Desktop/packageA01/packageA01.srcs c:/Users/life/Desktop/project_debouncer/project_debouncer.srcs} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/life/Desktop/Library c:/Users/life/Desktop/packageA00/packageA00.srcs c:/Users/life/Desktop/package_A10/package_A10.srcs c:/Users/life/Desktop/packageA20/packageA20.srcs c:/Users/life/Desktop/packageA22/packageA22.srcs c:/Users/life/Desktop/packageA11/packageA11.srcs c:/Users/life/Desktop/packageA01/packageA01.srcs c:/Users/life/Desktop/project_debouncer/project_debouncer.srcs C:/Users/life/Desktop/project_A21_yeni/project_A21_yeni.srcs} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_cells design_A21_wrapper_0]
undo
delete_bd_objs [get_bd_cells design_A21_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:design_yeni_wrapper:1.0 design_yeni_wrapper_0
endgroup
connect_bd_net [get_bd_pins design_yeni_wrapper_0/out_A21] [get_bd_pins dff_A21/d]
set_property location {12.5 2523 112} [get_bd_cells design_yeni_wrapper_0]
connect_bd_net [get_bd_pins design_debouncer_wrapper_0/X0] [get_bd_pins design_yeni_wrapper_0/NC]
connect_bd_net [get_bd_pins design_debouncer_wrapper_1/X0] [get_bd_pins design_yeni_wrapper_0/L1]
connect_bd_net [get_bd_pins design_debouncer_wrapper_2/X0] [get_bd_pins design_yeni_wrapper_0/L2]
connect_bd_net [get_bd_pins dff_A11/q] [get_bd_pins design_yeni_wrapper_0/A11]
connect_bd_net [get_bd_pins dff_A20/q] [get_bd_pins design_yeni_wrapper_0/A20]
connect_bd_net [get_bd_pins dff_A21/q] [get_bd_pins design_yeni_wrapper_0/A21]
connect_bd_net [get_bd_pins dff_A22/q] [get_bd_pins design_yeni_wrapper_0/A22]
disconnect_bd_net /dff_A00_q [get_bd_pins xup_nor2_0/a]
disconnect_bd_net /dff_A01_q [get_bd_pins xup_nor2_0/b]
disconnect_bd_net /dff_A10_q [get_bd_pins xup_nor2_1/a]
disconnect_bd_net /dff_A20_q [get_bd_pins xup_nor2_1/b]
delete_bd_objs [get_bd_nets xup_nor2_0_y] [get_bd_cells xup_nor2_0]
delete_bd_objs [get_bd_nets xup_nor2_1_y] [get_bd_cells xup_nor2_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or5:1.0 xup_or5_0
endgroup
set_property location {20.5 4511 387} [get_bd_cells xup_or5_0]
connect_bd_net [get_bd_ports CSR1] [get_bd_pins xup_or5_0/y]
connect_bd_net [get_bd_pins dff_A10/q] [get_bd_pins xup_or5_0/a]
connect_bd_net [get_bd_pins dff_A11/q] [get_bd_pins xup_or5_0/b]
connect_bd_net [get_bd_pins dff_A20/q] [get_bd_pins xup_or5_0/c]
connect_bd_net [get_bd_pins dff_A22/q] [get_bd_pins xup_or5_0/d]
connect_bd_net [get_bd_pins dff_A21/q] [get_bd_pins xup_or5_0/e]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or4:1.0 xup_or4_0
endgroup
set_property location {21 4708 545} [get_bd_cells xup_or4_0]
connect_bd_net [get_bd_ports CSR2] [get_bd_pins xup_or4_0/y]
connect_bd_net [get_bd_pins dff_A21/q] [get_bd_pins xup_or4_0/a]
connect_bd_net [get_bd_pins dff_A11/q] [get_bd_pins xup_or4_0/b]
connect_bd_net [get_bd_pins dff_A22/q] [get_bd_pins xup_or4_0/c]
connect_bd_net [get_bd_pins dff_A01/q] [get_bd_pins xup_or4_0/d]
save_bd_design
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:design_yeni_wrapper:1.0 design_yeni_wrapper_1
endgroup
delete_bd_objs [get_bd_cells design_yeni_wrapper_1]
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
set_property screensize {95 60} [get_bd_cells xup_or2_LR1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or5:1.0 xup_or5_1
endgroup
set_property location {6 937 707} [get_bd_cells xup_or5_1]
delete_bd_objs [get_bd_nets xup_or2_LR3_y]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_and2:1.0 xup_and2_2
endgroup
connect_bd_net [get_bd_pins xup_or5_1/y] [get_bd_pins xup_and2_2/a]
connect_bd_net [get_bd_pins xup_or2_LR1/y] [get_bd_pins xup_and2_2/b]
connect_bd_net [get_bd_pins xup_and2_2/y] [get_bd_pins counters_0/clk]
connect_bd_net [get_bd_pins dff_A21/q] [get_bd_pins xup_or5_1/a]
connect_bd_net [get_bd_pins dff_A10/q] [get_bd_pins xup_or5_1/b]
connect_bd_net [get_bd_pins dff_A20/q] [get_bd_pins xup_or5_1/c]
connect_bd_net [get_bd_pins dff_A22/q] [get_bd_pins xup_or5_1/d]
connect_bd_net [get_bd_pins dff_A11/q] [get_bd_pins xup_or5_1/e]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or4:1.0 xup_or4_1
endgroup
set_property location {5.5 924 893} [get_bd_cells xup_or4_1]
copy_bd_objs /  [get_bd_cells {xup_and2_2}]
set_property location {7 1145 898} [get_bd_cells xup_and2_3]
delete_bd_objs [get_bd_nets xup_or2_2_y]
connect_bd_net [get_bd_pins xup_and2_3/y] [get_bd_pins counters_L2/clk]
connect_bd_net [get_bd_pins xup_or2_LR2/y] [get_bd_pins xup_and2_3/a]
connect_bd_net [get_bd_pins xup_or4_1/y] [get_bd_pins xup_and2_3/b]
connect_bd_net [get_bd_pins dff_A21/q] [get_bd_pins xup_or4_1/a]
connect_bd_net [get_bd_pins dff_A22/q] [get_bd_pins xup_or4_1/b]
connect_bd_net [get_bd_pins dff_A11/q] [get_bd_pins xup_or4_1/c]
connect_bd_net [get_bd_pins dff_A01/q] [get_bd_pins xup_or4_1/d]
save_bd_design
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
disconnect_bd_net /dff_A01_q [get_bd_ports A01]
disconnect_bd_net /dff_A11_q [get_bd_ports A11]
disconnect_bd_net /dff_A22_q [get_bd_ports A22]
disconnect_bd_net /dff_A21_q [get_bd_ports A21]
disconnect_bd_net /dff_A20_q [get_bd_ports A20]
disconnect_bd_net /dff_A10_q [get_bd_ports A10]
disconnect_bd_net /dff_A00_q [get_bd_ports A00]
delete_bd_objs [get_bd_ports A00]
delete_bd_objs [get_bd_ports A10]
delete_bd_objs [get_bd_ports A01]
delete_bd_objs [get_bd_ports A11]
delete_bd_objs [get_bd_ports A22]
delete_bd_objs [get_bd_ports A21]
delete_bd_objs [get_bd_ports A20]
save_bd_design
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
delete_bd_objs [get_bd_nets xup_or2_LR2_y]
delete_bd_objs [get_bd_nets xup_and2_3_y]
connect_bd_net [get_bd_pins xup_or2_LR2/y] [get_bd_pins counters_L2/clk]
connect_bd_net [get_bd_pins design_debouncer_wrapper_2/X0] [get_bd_pins xup_and2_3/a]
disconnect_bd_net /design_debouncer_wrapper_2_X0 [get_bd_pins xup_or2_LR2/a]
startgroup
connect_bd_net [get_bd_pins xup_and2_3/y] [get_bd_pins xup_or2_LR2/a]
endgroup
delete_bd_objs [get_bd_nets xup_or2_LR1_y]
delete_bd_objs [get_bd_nets xup_and2_2_y]
connect_bd_net [get_bd_pins xup_or2_LR1/y] [get_bd_pins counters_0/clk]
connect_bd_net [get_bd_pins design_debouncer_wrapper_1/X0] [get_bd_pins xup_and2_2/b]
disconnect_bd_net /design_debouncer_wrapper_1_X0 [get_bd_pins xup_or2_LR1/a]
startgroup
connect_bd_net [get_bd_pins xup_and2_2/y] [get_bd_pins xup_or2_LR1/a]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd] -top
import_files -force -norecurse C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/life/project_1/project_1.runs/impl_1/design_main_project_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
