// Seed: 494145266
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_10 = id_5;
  always begin
    id_3 = #id_11 1;
    if (1'd0) begin
      id_5 = id_3;
    end else id_1 = 1;
  end
  module_0(
      id_7, id_8
  );
  always @(posedge 1);
endmodule
