#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 24 14:23:41 2021
# Process ID: 1667135
# Current directory: /home/egoncu/Desktop/github/signedComparator/vivado
# Command line: vivado comparator.xpr
# Log file: /home/egoncu/Desktop/github/signedComparator/vivado/vivado.log
# Journal file: /home/egoncu/Desktop/github/signedComparator/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project comparator.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_Carry_Look_Ahead' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Tb_Carry_Look_Ahead_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_Carry_Look_Ahead_behav -key {Behavioral:sim_1:Functional:Tb_Carry_Look_Ahead} -tclbatch {Tb_Carry_Look_Ahead.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Tb_Carry_Look_Ahead.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_Carry_Look_Ahead_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 7606.879 ; gain = 188.863 ; free physical = 1039 ; free virtual = 18097
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_Carry_Look_Ahead' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Tb_Carry_Look_Ahead_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/partial_full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'partial_full_adder'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.gate_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture behavior of entity xil_defaultlib.tb_carry_look_ahead
Built simulation snapshot Tb_Carry_Look_Ahead_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7744.926 ; gain = 82.898 ; free physical = 894 ; free virtual = 17954
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_Carry_Look_Ahead' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Tb_Carry_Look_Ahead_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/cla_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_look_ahead'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.gate_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture behavior of entity xil_defaultlib.tb_carry_look_ahead
Built simulation snapshot Tb_Carry_Look_Ahead_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7808.945 ; gain = 64.020 ; free physical = 927 ; free virtual = 17989
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_Carry_Look_Ahead' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Tb_Carry_Look_Ahead_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/vivado/comparator.srcs/sim_1/new/tb_cla_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_Carry_Look_Ahead'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.gate_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture behavior of entity xil_defaultlib.tb_carry_look_ahead
Built simulation snapshot Tb_Carry_Look_Ahead_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7821.957 ; gain = 13.012 ; free physical = 901 ; free virtual = 17963
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_Carry_Look_Ahead' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Tb_Carry_Look_Ahead_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/vivado/comparator.srcs/sim_1/new/tb_cla_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_Carry_Look_Ahead'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Tb_Carry_Look_Ahead_behav xil_defaultlib.Tb_Carry_Look_Ahead -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.gate_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture behavior of entity xil_defaultlib.tb_carry_look_ahead
Built simulation snapshot Tb_Carry_Look_Ahead_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7829.953 ; gain = 7.996 ; free physical = 939 ; free virtual = 17998
run 3 us
add_files -norecurse /home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd
WARNING: [filemgmt 56-12] File '/home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd
update_compile_order -fileset sim_1
set_property top tb_comparator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/cla_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_look_ahead'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/nor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nor_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_1_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <8> is out of range [7:0] of array <b> [/home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_comparator in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_1_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.gate_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_1_comp [stage_1_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/xsim.dir/tb_comparator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 24 16:24:48 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_comparator_behav -key {Behavioral:sim_1:Functional:tb_comparator} -tclbatch {tb_comparator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_comparator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_comparator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8276.000 ; gain = 175.875 ; free physical = 647 ; free virtual = 17736
run 3 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_1_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.gate_package
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_1_comp [stage_1_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8311.004 ; gain = 35.004 ; free physical = 700 ; free virtual = 17789
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_1_comp [stage_1_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8359.027 ; gain = 48.023 ; free physical = 673 ; free virtual = 17763
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage1_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_1_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.partial_full_adder [partial_full_adder_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [and_generic_default]
Compiling architecture arch of entity xil_defaultlib.or_generic [or_generic_default]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=5)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=6)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=7)\]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=8)\]
Compiling architecture arch of entity xil_defaultlib.carry_look_ahead [carry_look_ahead_default]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_1_comp [stage_1_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8375.035 ; gain = 16.008 ; free physical = 652 ; free virtual = 17743
run 3 us
add_files -norecurse /home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {/home/egoncu/Desktop/github/signedComparator/vivado/tb_comparator_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/egoncu/Desktop/github/signedComparator/vivado/tb_comparator_behav.wcfg
set_property xsim.view /home/egoncu/Desktop/github/signedComparator/vivado/tb_comparator_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'magnitude_comparator_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/xnor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xnor_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_comparator_behav -key {Behavioral:sim_1:Functional:tb_comparator} -tclbatch {tb_comparator.tcl} -view {/home/egoncu/Desktop/github/signedComparator/vivado/tb_comparator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/egoncu/Desktop/github/signedComparator/vivado/tb_comparator_behav.wcfg
WARNING: Simulation object /tb_comparator/uut/sub_out was not found in the design.
source tb_comparator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_comparator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 3 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'magnitude_comparator_4bit'
ERROR: [VRFC 10-2935] 'and21' is already declared in this region [/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd:107]
ERROR: [VRFC 10-3782] unit 'arch' ignored due to previous errors [/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd:21]
INFO: [VRFC 10-3070] VHDL file '/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'magnitude_comparator_4bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/magnitude_comparator_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'magnitude_comparator_4bit'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8777.230 ; gain = 32.016 ; free physical = 342 ; free virtual = 16755
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
ERROR: [VRFC 10-719] formal port/generic <a_gt_b> is not declared in <stage_2_comp> [/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd:29]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd:9]
INFO: [VRFC 10-3070] VHDL file '/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 8 [/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_comparator in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9153.414 ; gain = 96.047 ; free physical = 423 ; free virtual = 16656
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9164.418 ; gain = 11.004 ; free physical = 335 ; free virtual = 16578
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9169.422 ; gain = 5.004 ; free physical = 398 ; free virtual = 16642
run 3 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_comparator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_comparator_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_2_comp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/egoncu/Desktop/github/signedComparator/tb/tb_comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_comparator'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/egoncu/Desktop/github/signedComparator/vivado/comparator.sim/sim_1/behav/xsim'
xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84e988b0217048268e1a0588a48078c7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_comparator_behav xil_defaultlib.tb_comparator -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'twos_complement' remains a black box since it has no binding entity [/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd:96]
WARNING: [VRFC 10-4940] 'twos_complement' remains a black box since it has no binding entity [/home/egoncu/Desktop/github/signedComparator/rtl/stage2_comp.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gate_package
Compiling architecture arch of entity xil_defaultlib.xnor_gate [xnor_gate_default]
Compiling architecture arch of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture arch of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture arch of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture arch of entity xil_defaultlib.magnitude_comparator_4bit [magnitude_comparator_4bit_defaul...]
Compiling architecture arch of entity xil_defaultlib.and_generic [\and_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.or_generic [\or_generic(width=3)\]
Compiling architecture arch of entity xil_defaultlib.nor_gate [nor_gate_default]
Compiling architecture arch of entity xil_defaultlib.stage_2_comp [stage_2_comp_default]
Compiling architecture behavior of entity xil_defaultlib.tb_comparator
Built simulation snapshot tb_comparator_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
