$date
	Fri Apr 29 13:35:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module my_tb $end
$var wire 1 ! f $end
$var wire 1 " d $end
$var wire 1 # c $end
$var wire 1 $ b $end
$var wire 1 % a $end
$var integer 32 & k [31:0] $end
$scope module circu $end
$var wire 1 % A $end
$var wire 1 $ B $end
$var wire 1 # C $end
$var wire 1 " D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#200
1"
b1 &
#300
0"
1#
b10 &
#400
1"
b11 &
#500
0"
0#
1$
b100 &
#600
1!
1"
b101 &
#700
0!
0"
1#
b110 &
#800
1!
1"
b111 &
#900
0!
0"
0#
0$
1%
b1000 &
#1000
1"
b1001 &
#1100
0"
1#
b1010 &
#1200
1"
b1011 &
#1300
1!
0"
0#
1$
b1100 &
#1400
1"
b1101 &
#1500
0!
0"
1#
b1110 &
#1600
1!
1"
b1111 &
#1700
0!
0"
0#
0$
0%
b10000 &
