Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62ax/clocks","5_soc_doc/am62ax/devices","5_soc_doc/am62ax/dma_cfg","5_soc_doc/am62ax/firewalls","5_soc_doc/am62ax/hosts","5_soc_doc/am62ax/interrupt_cfg","5_soc_doc/am62ax/pll_data","5_soc_doc/am62ax/processors","5_soc_doc/am62ax/proxy_cfg","5_soc_doc/am62ax/psil_cfg","5_soc_doc/am62ax/ra_cfg","5_soc_doc/am62ax/resasg_types","5_soc_doc/am62ax/sec_proxy","5_soc_doc/am62ax/soc_devgrps","5_soc_doc/am62px/clocks","5_soc_doc/am62px/devices","5_soc_doc/am62px/dma_cfg","5_soc_doc/am62px/firewalls","5_soc_doc/am62px/hosts","5_soc_doc/am62px/interrupt_cfg","5_soc_doc/am62px/pll_data","5_soc_doc/am62px/processors","5_soc_doc/am62px/proxy_cfg","5_soc_doc/am62px/psil_cfg","5_soc_doc/am62px/ra_cfg","5_soc_doc/am62px/resasg_types","5_soc_doc/am62px/sec_proxy","5_soc_doc/am62px/soc_devgrps","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/firewalls","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/extended_otp","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","5_soc_doc/j722s/clocks","5_soc_doc/j722s/devices","5_soc_doc/j722s/dma_cfg","5_soc_doc/j722s/firewalls","5_soc_doc/j722s/hosts","5_soc_doc/j722s/interrupt_cfg","5_soc_doc/j722s/pll_data","5_soc_doc/j722s/processors","5_soc_doc/j722s/proxy_cfg","5_soc_doc/j722s/psil_cfg","5_soc_doc/j722s/ra_cfg","5_soc_doc/j722s/resasg_types","5_soc_doc/j722s/sec_proxy","5_soc_doc/j722s/soc_devgrps","5_soc_doc/j784s4/clocks","5_soc_doc/j784s4/devices","5_soc_doc/j784s4/dma_cfg","5_soc_doc/j784s4/firewalls","5_soc_doc/j784s4/hosts","5_soc_doc/j784s4/interrupt_cfg","5_soc_doc/j784s4/pll_data","5_soc_doc/j784s4/processors","5_soc_doc/j784s4/proxy_cfg","5_soc_doc/j784s4/psil_cfg","5_soc_doc/j784s4/ra_cfg","5_soc_doc/j784s4/resasg_types","5_soc_doc/j784s4/sec_proxy","5_soc_doc/j784s4/soc_devgrps","6_topic_user_guides/authentication","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/saul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62ax/clocks.rst","5_soc_doc/am62ax/devices.rst","5_soc_doc/am62ax/dma_cfg.rst","5_soc_doc/am62ax/firewalls.rst","5_soc_doc/am62ax/hosts.rst","5_soc_doc/am62ax/interrupt_cfg.rst","5_soc_doc/am62ax/pll_data.rst","5_soc_doc/am62ax/processors.rst","5_soc_doc/am62ax/proxy_cfg.rst","5_soc_doc/am62ax/psil_cfg.rst","5_soc_doc/am62ax/ra_cfg.rst","5_soc_doc/am62ax/resasg_types.rst","5_soc_doc/am62ax/sec_proxy.rst","5_soc_doc/am62ax/soc_devgrps.rst","5_soc_doc/am62px/clocks.rst","5_soc_doc/am62px/devices.rst","5_soc_doc/am62px/dma_cfg.rst","5_soc_doc/am62px/firewalls.rst","5_soc_doc/am62px/hosts.rst","5_soc_doc/am62px/interrupt_cfg.rst","5_soc_doc/am62px/pll_data.rst","5_soc_doc/am62px/processors.rst","5_soc_doc/am62px/proxy_cfg.rst","5_soc_doc/am62px/psil_cfg.rst","5_soc_doc/am62px/ra_cfg.rst","5_soc_doc/am62px/resasg_types.rst","5_soc_doc/am62px/sec_proxy.rst","5_soc_doc/am62px/soc_devgrps.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/firewalls.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/extended_otp.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","5_soc_doc/j722s/clocks.rst","5_soc_doc/j722s/devices.rst","5_soc_doc/j722s/dma_cfg.rst","5_soc_doc/j722s/firewalls.rst","5_soc_doc/j722s/hosts.rst","5_soc_doc/j722s/interrupt_cfg.rst","5_soc_doc/j722s/pll_data.rst","5_soc_doc/j722s/processors.rst","5_soc_doc/j722s/proxy_cfg.rst","5_soc_doc/j722s/psil_cfg.rst","5_soc_doc/j722s/ra_cfg.rst","5_soc_doc/j722s/resasg_types.rst","5_soc_doc/j722s/sec_proxy.rst","5_soc_doc/j722s/soc_devgrps.rst","5_soc_doc/j784s4/clocks.rst","5_soc_doc/j784s4/devices.rst","5_soc_doc/j784s4/dma_cfg.rst","5_soc_doc/j784s4/firewalls.rst","5_soc_doc/j784s4/hosts.rst","5_soc_doc/j784s4/interrupt_cfg.rst","5_soc_doc/j784s4/pll_data.rst","5_soc_doc/j784s4/processors.rst","5_soc_doc/j784s4/proxy_cfg.rst","5_soc_doc/j784s4/psil_cfg.rst","5_soc_doc/j784s4/ra_cfg.rst","5_soc_doc/j784s4/resasg_types.rst","5_soc_doc/j784s4/sec_proxy.rst","5_soc_doc/j784s4/soc_devgrps.rst","6_topic_user_guides/authentication.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/saul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":27,"01b":27,"02000000011a00006a37657300000000":204,"02a6000001000200cffc17b20bcbf96a":204,"0bb88ba99d3a8b1d92075c67bcc047d2":204,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":204,"0x0":[3,7,14,18,197],"0x00":[3,7,22,43,57,71,85,101,116,132,146,161,175,189],"0x0000":201,"0x00000000":[22,35,63,77,93,108,124,138,153,181],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[18,22,204],"0x0000006e":200,"0x0000007f":200,"0x0000b000":138,"0x0000efff":138,"0x0001":24,"0x00014000":[153,181],"0x00016fff":[153,181],"0x0002":24,"0x0002u":3,"0x0004":24,"0x0005u":8,"0x0008":24,"0x000au":[3,25],"0x000bu":[24,25],"0x000cu":[25,27],"0x000du":[25,28],"0x000eu":[25,26],"0x001":[43,71,85,175],"0x0010":24,"0x002":175,"0x0020":24,"0x0020u":3,"0x0021u":3,"0x0022u":3,"0x003":[43,57,71,85,101,116,175],"0x00300000":[35,63,77,93,108,138],"0x003000ff":[35,63,77,93,108,138],"0x0040":[43,71,85,175],"0x005":[43,57,71,85],"0x006":[43,57,71,85],"0x0080":175,"0x00a":189,"0x00a00000":[35,63,77,93,108,124,138,153,181],"0x00a003ff":[93,108],"0x00a007ff":[35,63,77,124,138,153,181],"0x00a10000":[93,108,124,138,153,181],"0x00a107ff":[93,108,124,138,153,181],"0x00a20000":[93,108,124,138,153,181],"0x00a207ff":[93,108,124,138,153,181],"0x00a30000":[93,108,124,138,153,181],"0x00a301ff":[124,153,181],"0x00a303ff":[93,108,138],"0x00a60000":138,"0x00a61fff":138,"0x00a70000":138,"0x00a71fff":138,"0x00ac0000":138,"0x00ac0fff":138,"0x00ad0000":138,"0x00ad0fff":138,"0x00b":189,"0x00c0":[43,57,71,85,101,116,175],"0x01":[5,39,53,67,81,97,101,112,116,128,132,142,146,157,161,171,185,189,204],"0x0100":5,"0x01000000":77,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[43,57,71,85],"0x0180":[43,57,71,85],"0x01a":[43,57,71,85],"0x01c":[43,57,71,85],"0x01cc0000":200,"0x01e":[43,57,71,85,175],"0x01ff0000":200,"0x02":[43,57,71,81,85,97,101,112,116,128,132,142,146,157,161,175,185,189,204],"0x020":175,"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":24,"0x021":[43,57,71,85],"0x022":175,"0x024":175,"0x026":175,"0x027":175,"0x0280":189,"0x02c0":189,"0x03":[39,43,53,57,71,85,101,116,132,142,146,161,171,175,189],"0x0300":7,"0x03007":31,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x0306":7,"0x0306u":7,"0x0307":7,"0x0307u":7,"0x04":[39,101,116,142,146,161,171,189],"0x04210000":[35,63,77],"0x042101ff":[35,63,77],"0x05":[101,116,132,146,161,171,189],"0x053f0000":[124,153,181],"0x053f00ff":[124,153,181],"0x06":[81,128,132,142,146,157,161,185,189],"0x061":[101,116],"0x062":[101,116],"0x064":[101,116],"0x0682":[43,57,71,85],"0x0683":[43,57,71,85],"0x068d":[43,57,71,85],"0x068e":[43,57,71,85],"0x068f":[43,57,71,85],"0x06a0":[43,57,71,85],"0x06a1":[43,57,71,85],"0x06a2":[43,57,71,85],"0x07":[81,101,116,128,132,142,146,157,161,185,189],"0x070a":[43,57,71,85],"0x070d":[43,57,71,85],"0x070f":[43,57,71,85],"0x0710":[43,57,71,85],"0x0711":[43,57,71,85],"0x0712":[43,57,71,85],"0x0713":[43,57,71,85],"0x0714":[43,57,71,85],"0x0715":[43,57,71,85],"0x0716":[43,57,71,85],"0x0717":[43,57,71,85],"0x0718":[43,57,71,85],"0x0719":[43,57,71,85],"0x071a":[43,57,71,85],"0x071b":[43,57,71,85],"0x071c":[43,57,71,85],"0x071d":[43,71,85],"0x071e":[43,71,85],"0x0782":175,"0x0783":[43,57,71,85,175],"0x078d":175,"0x078e":175,"0x078f":175,"0x079":[146,161],"0x0790":[43,57,71,85],"0x0791":[43,57,71,85],"0x0792":[43,57,71,85],"0x0793":[43,57,71,85],"0x0794":85,"0x0795":85,"0x0796":[43,57,71,85],"0x0797":[43,57,71,85],"0x0798":[43,57,71,85],"0x0799":[43,57,71,85],"0x079a":[43,57,71,85],"0x079b":[43,57,71,85],"0x079c":85,"0x079d":85,"0x07a":[146,161],"0x07a0":175,"0x07a1":175,"0x07a2":175,"0x07a3":[43,57,71,85],"0x07a4":[43,57,71,85],"0x07a5":[43,57,71,85],"0x07a6":[43,57,71,85],"0x07a7":85,"0x07a8":85,"0x07a9":[43,57,71,85],"0x07aa":[43,57,71,85],"0x07ab":[43,57,71,85],"0x07ac":[43,57,71,85],"0x07ad":[43,57,71,85],"0x07ae":[43,57,71,85],"0x07af":[43,57,71,85],"0x07b":[132,146],"0x07b0":[43,57,71,85],"0x07b1":[43,57,71,85],"0x07b2":[43,57,71,85],"0x07b3":[43,57,71,85],"0x07b4":[43,57,71,85],"0x07b5":85,"0x07b6":85,"0x07b7":85,"0x07b8":85,"0x07c":161,"0x07d":161,"0x08":[132,142,146,157,161,185,189],"0x080":[132,146],"0x080a":175,"0x080d":175,"0x080f":175,"0x0810":175,"0x0811":175,"0x0812":175,"0x0813":175,"0x0814":175,"0x0815":175,"0x0816":175,"0x0817":175,"0x0818":175,"0x0819":175,"0x081a":175,"0x081b":175,"0x081c":175,"0x082":[132,146],"0x083":[132,146],"0x0840":[43,57,71,85],"0x084a":[43,57,71,85],"0x084c":85,"0x086":146,"0x087":146,"0x088":[132,146],"0x0883":175,"0x089":[132,146],"0x0890":175,"0x0891":175,"0x0892":175,"0x0893":175,"0x0896":175,"0x0897":175,"0x0898":175,"0x0899":175,"0x089a":175,"0x089b":175,"0x08a3":175,"0x08a4":175,"0x08a5":175,"0x08a6":175,"0x08a9":175,"0x08aa":175,"0x08ab":175,"0x08ac":175,"0x08ad":175,"0x08ae":175,"0x08af":175,"0x08b0":175,"0x08b1":175,"0x08b2":175,"0x08b3":175,"0x08b4":175,"0x09":[142,157,185],"0x0900":175,"0x090a":175,"0x091":[101,116],"0x094":161,"0x096":161,"0x0982":175,"0x0983":175,"0x098e":175,"0x098f":175,"0x09a1":175,"0x09a2":175,"0x09c":[101,116],"0x09ca":175,"0x09cd":175,"0x09d7":175,"0x09d8":175,"0x09d9":175,"0x09da":175,"0x09db":175,"0x09dc":175,"0x0a":[43,57,71,85,101,116,132,146,161,175,185,189],"0x0ad":189,"0x0ae":189,"0x0b":[101,116,132,146,161,185,189],"0x0b0":189,"0x0b1":189,"0x0b3":[101,116],"0x0b4":[101,116],"0x0b5":[101,116],"0x0b6":[101,116],"0x0b9":[101,116],"0x0bb":[101,116],"0x0bc":[101,116],"0x0bd":[101,116],"0x0be":[101,116],"0x0bf":[101,116],"0x0c":[85,132,146,161,171,189],"0x0c2":[101,116],"0x0c3":[101,116],"0x0c7":[43,57],"0x0c8":[43,57],"0x0cf":[132,146],"0x0d":[43,57,71,85,101,116,132,146,161,175,189],"0x0d0":[132,146],"0x0d1":[132,146],"0x0d2":[132,146],"0x0d3":[132,146],"0x0d4":[132,146],"0x0d5":[132,146],"0x0e":[43,57,71,85,101,116,146,161,175,189],"0x0e1":161,"0x0e3":161,"0x0e9":[132,146],"0x0ea":[132,146],"0x0eb":[132,146],"0x0ec":[132,146],"0x0ed":[132,146],"0x0f":[43,57,71,85,101,116,132,146,161,175,189],"0x0fe":161,"0x0fe0":31,"0x0ff":161,"0x1":[7,14,31],"0x10":[3,7,43,57,71,85,132,146,161,175,189],"0x100":161,"0x1000":[9,31,41,55,69,83,99,114,130,144,159,173,187],"0x1000u":9,"0x1001":[9,99,114],"0x1001u":9,"0x1017":83,"0x1018":83,"0x1019":83,"0x101c":[41,55,69,173],"0x1029":83,"0x103":161,"0x103b":130,"0x1054":[159,187],"0x107":161,"0x1077":[99,114],"0x108b":144,"0x109":161,"0x10c":161,"0x10f":161,"0x11":[22,25,43,57,71,85,161,175,189],"0x110":161,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":12,"0x111":161,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1116100":197,"0x1120":12,"0x1120u":12,"0x113":161,"0x119":189,"0x11b":189,"0x12":[43,57,71,85,161,175,189],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":24,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x13":[43,57,71,85,161,175,189],"0x1300":10,"0x1300u":10,"0x136":189,"0x137":189,"0x138":189,"0x13b":189,"0x13f":189,"0x14":[43,57,71,85,161,175,189],"0x141":189,"0x144":189,"0x147":189,"0x148":189,"0x149":189,"0x14b":189,"0x15":[43,57,71,85,175],"0x1500u":27,"0x16":[43,57,71,85,175],"0x17":[43,57,71,85,175],"0x18":[43,57,67,71,81,85,175],"0x1840":[101,116],"0x1880":[101,116],"0x19":[43,57,71,85,175],"0x1900":[101,116],"0x1a":[43,57,71,85,175],"0x1b":[43,57,71,85,175],"0x1c":[43,57,71,85,175],"0x1d":[43,71,85],"0x1e":[43,71,85],"0x1e40":[146,161],"0x1e80":[146,161],"0x1ec0":[132,146],"0x1f00":161,"0x1f40":161,"0x1u":[45,59,73,88,104,119,134,148,149,163,177,191],"0x2":[7,14,31],"0x20":[3,7,22,39,43,53,57,67,71,81,85,97,99,112,114,128,130,142,144,157,159,171,175,185,187,204],"0x2000":[41,55,69,83,132,146,159,173,187],"0x200f":[159,187],"0x2013":83,"0x2015":[41,69],"0x2018":[55,173],"0x20210102":[22,204],"0x2080":[132,146],"0x20c0":[132,146],"0x21":[39,43,53,55,57,67,71,81,85,97,112,128,142,157,161,171,173,175,185,189,204],"0x2180":146,"0x21c0":146,"0x22":[22,39,43,53,57,67,71,85,97,112,161,171,175,185,189,204],"0x2200":[132,146],"0x2223":[22,204],"0x2240":[132,146],"0x23":[39,43,53,57,67,71,85,97,112,171,175,185,204],"0x23be":28,"0x24":[41,43,55,57,71,85,173,175,185],"0x2440":[101,116],"0x25":[43,57,71,85,175,185],"0x2500":161,"0x2580":161,"0x26":[43,57,71,85,175,185],"0x27":[85,185],"0x2700":[101,116],"0x28":85,"0x2800u":[86,102,117],"0x283c0000":[93,108,124,138,153,181],"0x283c001f":[93,108,124,138,153,181],"0x28400000":[93,108,124,138,153,181],"0x28401fff":[93,108,124,138,153,181],"0x28440000":[93,108,124,138,153,181],"0x2847ffff":[93,108,124,138,153,181],"0x28480000":[93,108,124,138,153,181],"0x28481fff":[93,108,124,138,153,181],"0x284a0000":[93,108,124,138,153,181],"0x284a3fff":[93,108,124,138,153,181],"0x284c0000":[93,108,124,138,153,181],"0x284c3fff":[93,108,124,138,153,181],"0x28560000":[93,108,124,138,153,181],"0x28563fff":[93,108,124,153,181],"0x2856ffff":138,"0x28570000":[93,108,124,138,153,181],"0x2857007f":[93,108],"0x285701ff":[124,138,153,181],"0x28580000":[93,108,124,138,153,181],"0x28580fff":[93,108,124,138,153,181],"0x28590000":[93,108,124,138,153,181],"0x285900ff":[93,108,124,138,153,181],"0x285a0000":[93,108,124,138,153,181],"0x285a3fff":[93,108,124,138,153,181],"0x285b0000":[93,108,124,138,153,181],"0x285c0000":[93,108,124,138,153,181],"0x285c00ff":[93,108,124,138,153,181],"0x285d0000":[93,108,124,138,153,181],"0x285d03ff":[93,108,124,138,153,181],"0x29":[43,57,71,85,175],"0x2a":[43,57,71,85,175],"0x2a268000":[93,108,124,138,153,181],"0x2a2681ff":[93,108,124,138,153,181],"0x2a280000":[93,108,124,138,153,181],"0x2a29ffff":[93,108,124,138,153,181],"0x2a47ffff":[93,108,124,138,153,181],"0x2a480000":[153,181],"0x2a4fffff":[153,181],"0x2a500000":[93,108,124,138,153,181],"0x2a53ffff":[93,108,124,138,153,181],"0x2a580000":[93,108,124,138,153,181],"0x2a5bffff":[93,108,124,138,153,181],"0x2a600000":[93,108,124,138,153,181],"0x2a6fffff":[93,108,124,138,153,181],"0x2a700000":[93,108,124,138,153,181],"0x2a7fffff":[93,108,124,138,153,181],"0x2a800000":[93,108,124,138,153,181],"0x2a83ffff":[93,108,124,138,153,181],"0x2aa00000":[93,108,124,138,153,181],"0x2aa3ffff":[93,108,124,138,153,181],"0x2b":[43,57,71,85,175],"0x2b000000":[93,108,124,138,153,181],"0x2b3fffff":[93,108,124,138,153,181],"0x2b40":189,"0x2b80":189,"0x2b800000":[93,108,124,138,153,181],"0x2bbfffff":[93,108,124,138,153,181],"0x2c":[43,57,71,85,175],"0x2c00":189,"0x2c40":189,"0x2cca":[101,116],"0x2ccd":[101,116],"0x2d":[43,57,71,85,175],"0x2d0a":[101,116],"0x2d0d":[101,116],"0x2d4a":[101,116],"0x2d4d":[101,116],"0x2d80":[101,116],"0x2e":[43,57,71,85,175],"0x2e40":[101,116],"0x2ec0":[101,116],"0x2ec1":[101,116],"0x2ec2":[101,116],"0x2ec3":[101,116],"0x2ec4":[101,116],"0x2ec5":[101,116],"0x2ec7":[101,116],"0x2eca":[101,116],"0x2ecb":[101,116],"0x2f":[43,57,71,85,175],"0x2f00":[101,116],"0x2f01":[101,116],"0x2f02":[101,116],"0x2f03":[101,116],"0x2f0a":[101,116],"0x2f0b":[101,116],"0x2f0d":[101,116],"0x2f0e":[101,116],"0x2f0f":[101,116],"0x2f4a":[101,116],"0x2f4d":[101,116],"0x2f80":[101,116],"0x2fc0":[101,116],"0x3":[14,31],"0x30":[7,43,57,71,85,142,157,175,185],"0x3080":[101,116],"0x30800000":[93,108,124,138,153,181],"0x3080001f":[93,108,124,138,153,181],"0x30801000":[93,108,124,138,153,181],"0x3080101f":[93,108,124,138,153,181],"0x30802000":[93,108,124,138,153,181],"0x3080201f":[93,108,124,138,153,181],"0x3081":[101,116],"0x3082":[101,116],"0x3083":[101,116],"0x30880000":[153,181],"0x3088ffff":[153,181],"0x308a":[101,116],"0x308b":[101,116],"0x308d":[101,116],"0x308f":[101,116],"0x30900000":[93,108,124,138,153,181],"0x30901fff":[93,108,124,153,181],"0x30907fff":138,"0x30908000":[93,108,124,138,153,181],"0x30909fff":[93,108,124,153,181],"0x3090ffff":138,"0x30940000":[93,108,124,138,153,181],"0x3094ffff":[93,108,124,153,181],"0x3097ffff":138,"0x30b00000":[93,108,124,138,153,181],"0x30b03fff":124,"0x30b0ffff":[93,108],"0x30b1ffff":[138,153,181],"0x30c0":[101,116],"0x30c00000":[93,108,124,138,153,181],"0x30c03fff":124,"0x30c07fff":[153,181],"0x30c0ffff":[93,108,138],"0x30c1":[101,116],"0x30c2":[101,116],"0x30c3":[101,116],"0x30c5":[101,116],"0x30c7":[101,116],"0x30ca":[101,116],"0x30cb":[101,116],"0x30d00000":[93,108,124,138,153,181],"0x30d03fff":[124,153,181],"0x30d07fff":[93,108,138],"0x31":[43,57,71,85,157,175,185],"0x3100":173,"0x31040000":[93,108,124,138,153,181],"0x31043fff":[93,108,124,138,153,181],"0x3107":173,"0x31080000":[93,108,124,138,153,181],"0x310bffff":[93,108,124,138,153,181],"0x31100000":[93,108,124,138,153,181],"0x3110007f":[93,108],"0x31100fff":[124,138],"0x31101fff":[153,181],"0x31110000":[93,108,124,138,153,181],"0x31113fff":[93,108,124,138,153,181],"0x31120000":[93,108,124,138,153,181],"0x311200ff":[93,108,124,138,153,181],"0x31130000":[93,108,124,138,153,181],"0x31133fff":[93,108,124,138,153,181],"0x31140000":[93,108,124,138,153,181],"0x31150000":[93,108,124,138,153,181],"0x311500ff":[93,108,124,138,153,181],"0x31160000":[93,108,124,138,153,181],"0x311603ff":[93,108,124,138,153,181],"0x311a0000":[153,181],"0x311a00ff":[153,181],"0x31c2":[43,57],"0x31c3":[43,57],"0x31ce":[43,57],"0x31e1":[43,57],"0x31f78000":[93,108,124,138,153,181],"0x31f781ff":[93,108,124,138,153,181],"0x32":[43,57,71,85,175,185],"0x32000000":[93,108,124,138,153,181],"0x3201ffff":[93,108,124,138,153,181],"0x320a":[43,57],"0x320d":[43,57],"0x321a":57,"0x321b":57,"0x321c":[43,57],"0x321d":43,"0x321e":43,"0x328fffff":[93,108,124,138],"0x329fffff":[153,181],"0x33":[22,43,57,71,85,175,185],"0x33000000":[93,108,124,138,153,181],"0x3303ffff":[93,108,124,138,153,181],"0x33400000":[93,108,124,138,153,181],"0x3343ffff":[93,108,124,138,153,181],"0x33800000":[93,108,124,138,153,181],"0x339fffff":[93,108,124,138,153,181],"0x33c00000":[93,108,124,138,153,181],"0x33c3ffff":[93,108,124,138,153,181],"0x33c40000":[93,108,124,138,153,181],"0x33c7ffff":[93,108,124,138,153,181],"0x33ca":[132,146],"0x33cd":[132,146],"0x33d00000":[93,108,124,138,153,181],"0x33dfffff":[93,108,124,138,153,181],"0x34":[43,57,71,85,175],"0x34000000":[93,108,124,138,153,181],"0x3403ffff":124,"0x3407ffff":[153,181],"0x340a":[132,146],"0x340d":[132,146],"0x340fffff":[93,108,138],"0x344a":[132,146],"0x344d":[132,146],"0x3480":[132,146],"0x34c0":[132,146],"0x34c1":[132,146],"0x34c2":[132,146],"0x34c3":[132,146],"0x34c4":146,"0x34c5":[132,146],"0x34c6":[132,146],"0x34c7":[132,146],"0x34c8":[132,146],"0x34ca":[132,146],"0x34cb":[132,146],"0x35":85,"0x3500":[132,146],"0x35000000":[93,108,124,138,153,181],"0x3501":[132,146],"0x3502":[132,146],"0x3503":[132,146],"0x3503ffff":124,"0x350a":[132,146],"0x350b":[132,146],"0x350c":[132,146],"0x350d":[132,146],"0x350e":146,"0x350f":[132,146],"0x350fffff":[93,108],"0x3510":[132,146],"0x351fffff":[138,153,181],"0x3540":[132,146],"0x35840000":[153,181],"0x35840fff":[153,181],"0x35880000":[153,181],"0x35881fff":[153,181],"0x35900000":[153,181],"0x35903fff":[153,181],"0x35c00000":[153,181],"0x35c0ffff":[153,181],"0x35d00000":[153,181],"0x35d1ffff":[153,181],"0x35e00000":[153,181],"0x35e7ffff":[153,181],"0x36":85,"0x37":85,"0x38":85,"0x38000000":[93,108,124,138,153,181],"0x383fffff":[93,108,124,138,153,181],"0x3842":161,"0x3843":161,"0x384e":161,"0x384f":161,"0x3861":161,"0x3862":161,"0x38c0":161,"0x3a4a":[132,146],"0x3a4d":[132,146],"0x3a80":[132,146],"0x3ac0":[132,146],"0x3ac1":[132,146],"0x3ac2":[132,146],"0x3ac3":[132,146],"0x3ac5":[132,146],"0x3ac7":[132,146],"0x3aca":[132,146],"0x3acb":[132,146],"0x3b00":[132,146],"0x3b01":[132,146],"0x3b02":[132,146],"0x3b03":[132,146],"0x3b0a":[132,146],"0x3b0b":[132,146],"0x3b0d":[132,146],"0x3b0f":[132,146],"0x3b40":[132,146],"0x3c000000":[93,108,124,138,153,181],"0x3c3fffff":[93,108,124,138,153,181],"0x3f005000":[35,63],"0x3f8a":161,"0x3f8d":161,"0x3fca":161,"0x3fcd":161,"0x4":31,"0x40":[7,31],"0x4000":[83,99,114,144,159,161,187],"0x4001":[83,99,114],"0x4002":83,"0x4003":[83,99,114,144,159,187],"0x4081":28,"0x4081u":24,"0x40c0":161,"0x40c00000":[93,108,124,138,153,181],"0x40c000ff":[93,108,124,138,153,181],"0x40c1":161,"0x40c2":161,"0x40c3":161,"0x40c4":161,"0x40c5":161,"0x40c6":161,"0x40c7":161,"0x40c8":161,"0x40ca":161,"0x40cb":161,"0x41":7,"0x4100":[83,99,114,144],"0x4104":[83,99,114,144],"0x41c0":161,"0x41c00000":[93,108,124,138,153,181],"0x41c1":161,"0x41c2":161,"0x41c3":161,"0x41c7ffff":[93,108],"0x41ca":161,"0x41cb":161,"0x41cc":161,"0x41cd":161,"0x41ce":161,"0x41cf":161,"0x41cfffff":[124,138,153,181],"0x41d0":161,"0x4200":[83,99,114,144],"0x4204":[83,99,114,144],"0x42200000":[93,108,124,138,153,181],"0x422001ff":[93,108],"0x422003ff":[124,138,153,181],"0x424a":161,"0x424d":161,"0x424f":161,"0x4250":161,"0x4251":161,"0x4252":161,"0x4253":161,"0x4254":161,"0x42af":28,"0x4300":[41,55,69,83,99,114,130,144,159,161,173,187],"0x4301":130,"0x4302":144,"0x4303":[41,55,69,83,159,173,187],"0x4304":[41,55,69,83,99,114,130,144,159,173,187],"0x4305":[130,144,159,187],"0x4307":[41,55,69,83,173],"0x4308":[41,55,69,83,173],"0x430b":[41,55,69,83,173],"0x430c":[41,55,83,173],"0x430e":[41,55,173],"0x430f":83,"0x4310":83,"0x4311":83,"0x43600000":[153,181],"0x43604000":[153,181],"0x43607fff":[153,181],"0x4360ffff":[153,181],"0x43701000":[35,63,153,181],"0x437013ff":[35,63,153,181],"0x43702000":[35,63,153,181],"0x43702fff":[35,63,153,181],"0x43935000":[35,63,153,181],"0x439350ff":[35,63,153,181],"0x43936000":[35,63,153,181],"0x43936fff":[35,63,153,181],"0x43a00000":[35,63,153,181],"0x43a00fff":[35,63,153,181],"0x43c0":161,"0x43c00000":[35,63,153,181],"0x43c2ffff":[35,63,153,181],"0x43c30000":[35,63,153,181],"0x43c3ffff":[35,63,153,181],"0x4400":[41,55,69,83,99,114,130,144,159,161,173,187],"0x4401":[41,55,69,99,114,161,173],"0x4402":[41,55,69,99,114,130,144,161,173],"0x4403":[41,55,69,83,161,173],"0x4404":[41,55,69,83,130,144,159,173,187],"0x44043000":31,"0x4405":[41,55,69,83,161,173],"0x4405f000":31,"0x4406":[41,55,69,83,173],"0x44060000":[77,205],"0x4406b000":31,"0x4407":[83,161],"0x44073fff":205,"0x44074000":205,"0x44076fff":205,"0x44077000":205,"0x44079fff":205,"0x4407bfff":77,"0x4407c000":[77,205],"0x4407ffff":[77,205],"0x4408":83,"0x44083000":31,"0x4409":83,"0x440a":161,"0x440b":[83,130,144,159,161,187],"0x440c":[69,83],"0x440e":[69,83],"0x440f":83,"0x4410":83,"0x44234000":[35,63,77,93,108,124,138,153,181],"0x44234fff":[35,63,77,93,108,124,138,153,181],"0x44235000":[35,63,77,93,108,124,138,153,181],"0x44237fff":[35,63,77,93,108,124,138,153,181],"0x4423c000":[35,63,153,181],"0x4423cfff":[35,63,153,181],"0x4423d000":[35,63,153,181],"0x4423dfff":[35,63,153,181],"0x4440":161,"0x4441":161,"0x4442":161,"0x4443":161,"0x444a":161,"0x444b":161,"0x444d":161,"0x444f":161,"0x44800000":[35,63,153,181],"0x44801000":[35,63,153,181],"0x44801fff":[35,63,153,181],"0x44880000":[35,63,153,181],"0x44887fff":[35,63,153,181],"0x44914000":[35,63,153,181],"0x44915fff":[35,63,153,181],"0x44918000":[35,63,153,181],"0x44918fff":[35,63,153,181],"0x44940000":[35,63,153,181],"0x4494ffff":[35,63,153,181],"0x44960000":[35,63,153,181],"0x4496ffff":[35,63,153,181],"0x44ca":161,"0x44cd":161,"0x44ffffff":[35,63,153,181],"0x4500":[41,55,69,83,99,114,144,173],"0x45000000":[35,63,77,93,108,124,138,153,181,205],"0x4501":[41,55,69,173],"0x4502":[41,55,69,173],"0x4503":[99,114],"0x4504":[99,114],"0x4507":[99,114],"0x4507ffff":77,"0x4508":[99,114,144],"0x45080000":77,"0x450b":[99,114],"0x450c":[99,114],"0x450f":[99,114],"0x4510":[99,114],"0x4513":[99,114],"0x4514":[99,114],"0x4515":[99,114],"0x4516":[99,114],"0x45b00000":138,"0x45bfffff":138,"0x45cfffff":[35,63,77],"0x45d00000":[35,63,77,93,108,124,138,153,181],"0x45dfffff":[35,63,77,93,108,124,138,153,181],"0x45e00000":[35,63,77],"0x45ffffff":[35,63,77,93,108,124,138,153,181,205],"0x4600":[41,55,69,99,114,130,144,159,173,187],"0x4601":[99,114],"0x4602":[99,114],"0x460a":144,"0x460c":[130,144,159,187],"0x460f":130,"0x4610":130,"0x4616":[130,144,159,187],"0x4618":[130,144,159,187],"0x461f":[130,159,187],"0x4622":[130,144,159,187],"0x4624":[130,144,159,187],"0x462e":[130,144,159,187],"0x4640":[159,187],"0x4642":189,"0x4643":189,"0x464e":189,"0x464f":189,"0x4661":189,"0x4662":189,"0x46c0":189,"0x4700":[69,99,114,130,144,159,187],"0x4701":[130,144],"0x4702":[130,144,159,187],"0x4703":[130,144,159,187],"0x4704":[130,144,159,187],"0x4707":[99,114],"0x4709":[130,144,159,187],"0x470a":130,"0x470c":[130,144,159,187],"0x471f":69,"0x4729":[130,144,159,187],"0x473f":[130,159,187],"0x4800":[99,114,144,159,187],"0x48100000":[35,63,77],"0x4811001f":[35,63,77],"0x48130000":[35,63,77],"0x481f":[99,114,144,159,187],"0x4820":[144,159,187],"0x482500ff":[35,63,77],"0x483f":144,"0x4840":144,"0x48400000":77,"0x48411fff":77,"0x48420000":[35,63,77],"0x48607fff":[35,63,77],"0x487f":144,"0x4880":144,"0x489f":144,"0x48ff":[159,187],"0x4900":[144,159,187],"0x49000000":77,"0x49013fff":77,"0x49074ea1":204,"0x4968b2e9":21,"0x49800000":[35,63,77],"0x49ff":[144,159,187],"0x4a00":[130,144,159,187],"0x4a07":[159,187],"0x4a40":[159,187],"0x4a4f":[159,187],"0x4a67ffff":[35,63,77],"0x4a811000":77,"0x4a812fff":77,"0x4aa18000":77,"0x4aa18fff":77,"0x4b8a0000":77,"0x4b8affff":77,"0x4b920000":77,"0x4b92ffff":77,"0x4c01ffff":[63,77],"0x4c41u":24,"0x4d000000":[35,63,77],"0x4d001fff":77,"0x4d004000":77,"0x4d005fff":77,"0x4d008000":77,"0x4d00bfff":77,"0x4d012000":77,"0x4d013fff":77,"0x4d016000":77,"0x4d017fff":77,"0x4d03a000":77,"0x4d04bfff":77,"0x4d8a":189,"0x4d8d":189,"0x4dca":189,"0x4dcd":189,"0x4e00":189,"0x4e000000":35,"0x4e004000":[35,63,77],"0x4e013fff":[35,63,77],"0x4e01ffff":35,"0x4e040000":35,"0x4e0903ff":35,"0x4e0b0000":35,"0x4e0c001f":35,"0x4e200000":35,"0x4e2300ff":35,"0x4e260000":35,"0x4e2601ff":35,"0x4e3fffff":[35,63,77],"0x4ec0":189,"0x4ec1":189,"0x4ec2":189,"0x4ec3":189,"0x4ec4":189,"0x4ec5":189,"0x4ec6":189,"0x4ec7":189,"0x4ec8":189,"0x4eca":189,"0x4ecb":189,"0x4fc0":189,"0x4fc1":189,"0x4fc2":189,"0x4fc3":189,"0x4fca":189,"0x4fcb":189,"0x4fcc":189,"0x4fcd":189,"0x4fce":189,"0x4fcf":189,"0x4fd0":189,"0x5":31,"0x50":7,"0x5000":[41,55,173],"0x501f":[41,55,173],"0x504a":189,"0x504d":189,"0x504f":189,"0x5050":189,"0x5051":189,"0x5052":189,"0x5053":189,"0x5054":189,"0x5100":[173,189],"0x511f":173,"0x5170":28,"0x5170u":24,"0x51c0":189,"0x5200":[173,189],"0x5201":189,"0x5202":189,"0x5203":189,"0x5205":189,"0x5207":189,"0x520a":189,"0x520b":189,"0x521f":173,"0x5240":189,"0x5241":189,"0x5242":189,"0x5243":189,"0x524a":189,"0x524b":189,"0x524d":189,"0x524f":189,"0x52ca":189,"0x52cd":189,"0x555555u":25,"0x5a":[16,22,28,204],"0x5aede0cd":204,"0x60":7,"0x6000":[99,114,130,144,159,187],"0x60000000":[93,108,124,138,153,181],"0x602d":[130,144,159,187],"0x602e":[130,144,159,187],"0x602f":[99,114,130,144,159,187],"0x608f":28,"0x6cffffff":[93,108,124,138,153,181],"0x6d000000":[93,108,124,138,153,181],"0x6dffffff":[93,108,124,138,153,181],"0x6e000000":[93,108,124,138,153,181],"0x6effffff":[93,108,124,138,153,181],"0x70":7,"0x7000":[99,114,130,144,159,187],"0x70000":197,"0x70000000":[93,108,124,138,153,181,197],"0x701c0000":[77,205],"0x701dffff":[77,205],"0x701e0000":205,"0x701fc000":[77,205],"0x701fcfff":205,"0x701fffff":[77,93,108,124,138,205],"0x703effff":153,"0x707effff":181,"0x71":7,"0x7100":[99,114,130,144,159,187],"0x7103":[99,114],"0x7106":[130,144,159,187],"0x7200":[99,114,130,144,159,187],"0x7203":[99,114],"0x7204":[99,114],"0x7207":[99,114,130,144,159,187],"0x7208":[99,114],"0x720b":[99,114],"0x720c":[99,114],"0x720e":[99,114],"0x720f":[99,114],"0x7211":[99,114],"0x7212":[99,114],"0x7300":[130,144,159,187],"0x7303":[130,144,159,187],"0x7400":[130,144,159,187],"0x7403":[130,144,159,187],"0x7500":[130,144,159,187],"0x7501":[130,144,159,187],"0x7502":[130,144,159,187],"0x7503":[130,144,159,187],"0x7504":[41,55,69,173],"0x750b":[41,55,69,173],"0x7b25u":24,"0x7bf1af4c":204,"0x7db145c8":204,"0x8":[99,114,130,144,159,187,197],"0x80":[7,28,39,67,157,185],"0x8000":11,"0x80b5ae71":21,"0x81":7,"0x8105u":25,"0x82":7,"0x8805u":25,"0x8d27":28,"0x8d27u":24,"0x9000":[17,41,55,69,83,99,114,130,144,159,173,187],"0x9000u":17,"0x9001":[17,99,114],"0x9001u":17,"0x9002":[17,99,114],"0x9002u":17,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":20,"0x900cu":20,"0x9010":83,"0x9011":83,"0x9012":83,"0x9013":83,"0x9017":[41,55,69,173],"0x901c":83,"0x9021":20,"0x9021u":20,"0x9022":16,"0x9022u":16,"0x9023":16,"0x9023u":16,"0x9024":16,"0x9024u":16,"0x9025":16,"0x9025u":16,"0x9026":16,"0x9026u":16,"0x9029":15,"0x9029u":15,"0x9030":23,"0x9030u":23,"0x9031":18,"0x9031u":18,"0x9032":[19,201],"0x9032u":19,"0x9033":[19,201],"0x9033u":19,"0x9034":[19,201],"0x9034u":19,"0x9035":[19,201],"0x9035u":19,"0x903b":130,"0x9051":[159,187],"0x908b":144,"0x9095":[99,114],"0xa000":[41,55,69,83,159,173,187],"0xa013":83,"0xa018":[55,173],"0xa01b":[41,69],"0xa01f":[159,187],"0xa5":[16,22],"0xa5c3u":24,"0xb100":[41,55,173],"0xb105":[41,55],"0xb11f":173,"0xb30fade":204,"0xb89194c8":204,"0xc000":[14,83,99,114,144,159,187,205],"0xc000u":14,"0xc001":[14,83,99,114,144,159,187,205],"0xc001u":14,"0xc005":[14,205],"0xc005u":14,"0xc100":[14,83,99,114,144,205],"0xc100u":14,"0xc101":[14,205],"0xc101u":14,"0xc108":[83,99,114,144],"0xc120":[14,205],"0xc120u":14,"0xc1d3u":24,"0xc200":[83,99,114,144],"0xc208":[83,99,114,144],"0xc300":[41,55,69,83,99,114,173],"0xc303":[41,55,69,83,173],"0xc304":[41,55,69,83,173],"0xc307":[41,55,69,83,173],"0xc308":[41,55,69,83,99,114,173],"0xc30b":[41,55,69,83,173],"0xc30c":[41,55,83,173],"0xc30e":[41,55,173],"0xc30f":83,"0xc310":83,"0xc311":83,"0xc400":[14,41,55,69,83,99,114,130,144,159,173,187,205],"0xc400u":14,"0xc401":[14,41,55,69,99,114,173,205],"0xc401u":14,"0xc402":[41,55,69,99,114,130,144,173],"0xc403":[41,55,69,83,173],"0xc404":[41,55,69,83,130,144,159,173,187],"0xc405":[41,55,69,83,173],"0xc406":[41,55,69,83,173],"0xc407":83,"0xc408":83,"0xc409":83,"0xc40b":[83,130,144,159,187],"0xc40c":[69,83],"0xc40e":[69,83],"0xc500":[41,55,69,83,99,114,144,173],"0xc501":[41,55,69,173],"0xc502":[41,55,69,173],"0xc503":[99,114],"0xc504":[99,114],"0xc507":[83,99,114],"0xc508":[99,114,144],"0xc50b":[99,114],"0xc50c":[99,114],"0xc50f":[99,114],"0xc510":[99,114],"0xc513":[99,114],"0xc514":[99,114],"0xc515":[99,114],"0xc516":[99,114],"0xc600":[41,55,69,130,144,159,173,187],"0xc607":[41,55,69,173],"0xc60a":144,"0xc60c":[130,144,159,187],"0xc60f":130,"0xc610":130,"0xc616":[130,144,159,187],"0xc618":[130,144,159,187],"0xc61f":[130,159,187],"0xc622":[130,144,159,187],"0xc624":[130,144,159,187],"0xc62e":[130,144,159,187],"0xc640":[159,187],"0xc647":[159,187],"0xc700":[69,130,144,159,187],"0xc701":[130,144],"0xc702":[130,144,159,187],"0xc703":[130,144,159,187],"0xc704":[130,144,159,187],"0xc709":[130,144,159,187],"0xc70a":130,"0xc70c":[130,144,159,187],"0xc71f":69,"0xc729":[130,144,159,187],"0xc73f":[130,159,187],"0xc800":[99,114,144,159,187],"0xc81f":[99,114,144,159,187],"0xc820":[144,159,187],"0xc83f":144,"0xc840":144,"0xc87f":144,"0xc880":144,"0xc89f":144,"0xc8ff":[159,187],"0xc900":[144,159,187],"0xc9ff":[144,159,187],"0xca00":[130,144,159,187],"0xca07":[130,144,159,187],"0xca40":[159,187],"0xca47":[159,187],"0xcbd422da":204,"0xcc":200,"0xd000":173,"0xd01f":173,"0xd100":173,"0xd11f":173,"0xd200":173,"0xd21f":173,"0xdd":200,"0xdead3a17":21,"0xdeadfa17":21,"0xe000":[99,114,130,144,159,187],"0xe022000":197,"0xe02c":[130,144,159,187],"0xe02d":[130,144,159,187],"0xe02f":[99,114,130,144,159,187],"0xec01f2a5":204,"0xf000":[99,114,130,144,159,187],"0xf007":[99,114,130,144,159,187],"0xf100":[99,114,130,144,159,187],"0xf103":[99,114],"0xf106":[130,144,159,187],"0xf1ea":28,"0xf1eau":24,"0xf200":[99,114,130,144,159,187],"0xf203":[99,114],"0xf204":[99,114],"0xf207":[99,114,130,144,159,187],"0xf208":[99,114],"0xf20b":[99,114],"0xf20c":[99,114],"0xf20e":[99,114],"0xf20f":[99,114],"0xf211":[99,114],"0xf212":[99,114],"0xf300":[130,144,159,187],"0xf303":[130,144,159,187],"0xf3ff":[130,144,159,187],"0xf400":[130,144,159,187],"0xf500":[41,55,69,130,144,159,173,187],"0xf501":[130,144,159,187],"0xf503":[41,55,69,173],"0xff":7,"0xffff":201,"0xffff0000":201,"0xffffffff":5,"0xfffffffffff":[35,63,77,93,108,124,138,153,181],"0xffffffu":25,"0xppppqqqq":204,"1000000000u":[38,52,66,80,127,141,156,170,184],"100000000u":[96,111],"1083801600u":141,"10b":[27,28],"1155000000u":[96,111],"1179648000u":141,"11b":27,"1200000000u":[38,52,141,170],"128u":28,"1500000000u":141,"15de4a0d4ee20fd61f6002b07cd9b0b7":204,"1600000000u":[38,52,66,80,156,184],"1700000000u":38,"1800000000u":[52,80,141,156,170,184],"1866000000u":141,"1866500000u":170,"18u":24,"1mb":3,"2000000000u":[66,80,127,141,156,170,184],"2040000000u":[38,66],"2100000000u":[52,170],"2133330000u":[156,184],"2160000000u":[52,170],"2250000000u":38,"2359296000u":[127,156,184],"2380000000u":66,"2400000000u":[38,52,66,80,127,141,156,170,184],"2500000000u":[38,52,66,170,184],"250000000u":[96,111],"2600000000u":141,"2700000000u":141,"2750000000u":141,"2880000000u":[156,184],"2970000000u":[156,184],"2mb":3,"3000000000u":170,"300000000u":[96,111],"3200000000u":127,"32bit":14,"32u":15,"333333333u":[96,111],"3rd":0,"400000000u":[96,111],"41c02100":22,"41u":15,"48kb":205,"4kb":31,"64k":3,"70000fff":22,"7000ffff":22,"760d7d98a18f189760dfd0f23e2b0cb1":204,"7fe9ad875195527dc89491b8edad0fb3":204,"800000000u":[96,111],"8c712e8d732b48c3e09ac6c0951013c":204,"960000000u":[38,52,66,80,96,111,127,141,156,170,184],"abstract":[0,22],"break":5,"byte":[2,3,12,13,15,21,22,25,27,194,198,200,201,203,204],"case":[2,3,5,14,16,17,22,27,91,104,107,119,123,134,137,148,152,163,180,191,193,197,202,204],"catch":[94,109],"char":3,"class":14,"default":[5,8,13,14,21,22,26,27,31,35,63,77,91,93,107,108,120,123,124,137,138,152,153,180,181,197,201],"enum":[18,19],"export":[26,28],"final":[22,201],"function":[0,2,3,5,13,14,21,23,26,27,28,32,44,46,58,60,72,74,87,89,103,105,118,121,133,135,147,149,150,162,164,176,178,190,193,194,195,201,202,205],"import":[3,14],"int":[5,22],"long":[5,11,13,14,22,31,198,203],"new":[5,14,17,22,25,31,198,204],"null":13,"public":[2,21,22,24,27,192,197,198,200,201,204],"return":[2,3,5,9,10,11,12,13,14,15,17,21,26,27,192,194,196,201],"short":[13,14,31],"static":[13,24],"switch":14,"true":[16,22,35,63,77,93,108,124,138,153,181,194,200,201,204],"try":[5,14,193],"void":5,"while":[2,5,20,21,24,31,192,201,202,204],AES:[0,192,194,198,200,203],AND:14,Adding:22,BUT:14,BXS:[154,182],Bus:27,CCS:204,For:[0,2,5,6,9,11,14,16,17,18,20,21,22,24,25,26,27,35,63,77,93,108,124,138,153,181,193,194,195,198,202,204],IAs:27,IDs:[2,5,6,12,13,14,22,24,27,28,32,35,43,44,46,57,58,60,63,71,72,74,77,85,87,89,93,101,103,105,108,116,118,121,124,132,133,135,138,146,147,150,153,161,162,164,175,176,178,181,189,190,197],IPs:5,IRs:27,Ids:5,Its:192,NOT:[2,12,13,14,193,195],Not:[14,25,37,51,65,79,95,110,126,140,155,169,183,202],OES:[9,13,31,95,110,126,140,155,183],OSes:0,One:[19,22,24,31,32,46,60,74,89,105,121,135,150,164,178],PEs:[36,43,44,50,57,58,64,71,72,78,85,87,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,175,176,182,189,190],QoS:[24,27,31],SMS:[0,14,38,52,66,170],SYS:25,Such:193,TIs:202,TRs:13,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,37,38,41,42,43,46,47,48,51,52,55,56,57,60,61,62,63,65,66,69,70,71,74,75,76,77,79,80,83,84,85,89,90,91,93,95,96,98,99,100,101,105,106,107,108,110,111,113,114,115,116,121,122,123,124,126,127,129,130,131,132,135,136,137,138,140,141,143,144,145,146,150,151,152,153,155,156,158,159,160,161,164,165,166,168,169,170,173,174,175,178,179,180,181,183,184,186,187,188,189,192,193,194,195,196,197,198,200,201,202,203,204,205],Then:27,There:[5,14,17,21,22,24,27,32,46,60,74,89,105,121,135,150,164,178,194,196,198,205],These:[0,12,14,22,24,27,28,32,36,39,44,45,46,50,53,58,59,60,64,67,72,73,74,78,81,87,88,89,94,97,103,104,105,109,112,118,119,121,125,128,133,134,135,139,142,147,148,149,150,154,157,162,163,164,171,176,177,178,182,185,190,191,196,197,200],USE:[12,13],Use:[14,28,31,37,51,65,79,110,126,140,155,169,183,198,200,203,204],Used:[25,94,109,202],Useful:9,Uses:22,Using:[15,16,24,28,199,203,206],With:21,YES:22,Yes:[3,6,7,14,15,16,17,18,19,20,23,24,28,197,198,202],__clz:201,_boardcfg:27,_bootvect_lo:14,a14e0749da22d4cb:204,a53:[36,50,64,78,94,109,168],a53_0:[36,44,50,58,64,72,78,87,94,103,109,118,168,176],a53_1:[36,44,50,58,64,72,78,87,94,103,109,118,168,176],a53_2:[36,44,50,58,64,72,78,87,94,103,109,118,168,176],a53_3:[36,44,50,58,64,72,78,87,94,103,109,118,168,176],a53_4:[36,44,50,58,64,72,78,87,94,103,109,118,168,176],a53_5:[94,103,109,118],a53_6:[94,103,109,118],a53_7:[94,103,109,118],a53_cl0_c0:[97,112,204],a53_cl0_c1:[97,112,204],a53_cl1_c0:[97,112,204],a53_cl1_c1:[97,112,204],a53_non_secure_supervisor:[35,63,77,93,108],a53_secure_supervisor:[35,63,77,93,108],a53ss0_core_0:[39,53,67,81,171],a53ss0_core_1:[39,53,67,81,171],a53ss0_core_2:[39,53,67,171],a53ss0_core_3:[39,53,67,171],a5f201ec4caff17bcde0ed5ac845b17d:204,a72:[125,139,154,182],a72_0:[125,133,139,147,154,162,182,190],a72_1:[125,133,139,147,154,162,182,190],a72_2:[125,133,139,147,154,162,182,190],a72_3:[125,133,139,147,154,162,182,190],a72_4:[125,133,139,147,154,162,182,190],a72_5:[182,190],a72_6:[182,190],a72_7:[182,190],a72_non_secure_supervisor:[124,138,153,181],a72_secure_supervisor:[124,138,153,181],a72ss0_core0:[142,157,185],a72ss0_core0_0:128,a72ss0_core0_1:128,a72ss0_core1:[142,157,185],a72ss0_core2:185,a72ss0_core3:185,a72ss1_core0:185,a72ss1_core1:185,a72ss1_core2:185,a72ss1_core3:185,a87rb35w:[22,200,204],a93e069d2ccdac95420cca9c5f637a80:204,abi:[3,5,27,28],abi_major:3,abi_minor:3,abil:[2,31],abl:[2,13,27,31,91,107,123,137,152,180,204],abort:3,about:[0,3,5,7,14,22,25,31,198],abov:[0,2,3,6,26,27,28,31,192,193,194,197,198,200,203,204,205],absolut:193,acceler:[0,2,4,9,13,31,120,194,202],accept:[2,5,14,26,27,28],acces:28,access:[0,2,6,9,10,11,12,13,21,24,27,31,193,194,196,197,199,204,206],access_err:[95,110],accommod:196,accompani:22,accord:[9,13,22,26,27,192,204],account:[0,5,14],accumul:[26,27],accur:14,achiev:[5,6,14,104,119,134,148,163,191,193],acinactm:14,ack:[2,5,6,7,8,14,17,23,27,192],acp:14,acquir:28,acronym:0,across:[0,2,6,27,28,194,196,204],act:14,action:[2,5,192],action_flag:[22,200],activ:[5,14,20,21,22,26,27,193,198,200,203,204],actual:[2,3,5,6,7,14,15,22,24,36,39,50,53,64,67,78,81,94,97,109,112,125,128,139,142,154,157,171,182,185,200,204],acut:200,add:[9,22,31,193,194],addit:[2,5,6,8,13,14,17,22,27,28,31,35,63,77,93,108,124,138,153,181,192,193,194,196,197,198,202,205],addition:5,addr:31,addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,17,18,19,20,22,24,25,26,27,28,31,35,63,77,93,108,124,138,153,181,192,195,201,204,205],adjust:12,adpllljm_hsdiv_wrap_main_0:[96,111],adpllljm_hsdiv_wrap_main_2:[96,111],adpllljm_wrap_main_1:[96,111],adpllljm_wrap_main_3:[96,111],adpllljm_wrap_main_4:[96,111],adpllm_hsdiv_wrap_mcu_0:[96,111],adpllm_hsdiv_wrap_mcu_1:[96,111],adpllm_wrap_main_6:[96,111],adpllm_wrap_main_7:[96,111],advanc:[104,119,134,148,163,191],aes256:18,aesenc:200,aesenc_bmek:200,aesenc_bmpkh:200,aesenc_ext_otp:200,aesenc_smek:200,aesenc_smpkh:200,affect:14,aforement:31,after:[2,5,7,8,9,11,12,13,14,15,16,19,21,24,28,38,52,66,80,96,111,127,141,156,170,184,192,193,196,200,201],again:5,against:[12,22,31,192,194,201,204],agent:0,aggreg:[0,2,9,27,31,202],agnost:0,agre:192,aid:[91,107,123,137,152,180],aim:0,ainact:14,akin:2,albert:201,algorithm:200,align:[3,27],all:[0,2,6,10,14,16,17,21,22,24,25,26,27,28,31,94,109,192,194,196,198,200,201,202,204,205],alloc:[3,5,9,11,13,14,24,27,36,50,64,78,94,109,125,139,154,168,182],allow:[0,2,5,6,7,9,12,13,14,21,22,24,25,26,27,28,31,32,33,46,47,60,61,74,75,89,90,105,106,121,122,135,136,150,151,164,165,178,179,192,193,195,196,197,201,204,205],allow_debug_level_rsvd:28,allow_dkek_export_tisci:28,allow_jtag_unlock:[28,204],allow_wildcard_unlock:[28,204],allowed_atyp:27,allowed_orderid:27,allowed_prior:27,allowed_qo:27,allowed_sched_prior:27,along:[14,15,23,25,31,194,196,200,205],alongsid:[16,18],alphabet:[32,46,60,74,89,105,121,135,150,164,178],alreadi:[6,12,14,193],also:[0,2,5,6,9,14,20,21,22,25,27,28,32,34,46,48,60,62,74,76,89,91,105,107,121,123,135,137,150,152,164,166,168,178,180,196,197,198,200,201,203,204,205],alter:6,altern:[14,27,194,198,204],although:[3,5,6,8,14,24,26,27,28],altough:6,alwai:[2,3,6,14,22,24,31,194,196,204],am62:7,am62_main_sec_mmr_main_0:67,am62_wkup_sec_mmr_wkup_0:67,am62a:120,am62a_main_sec_mmr_main_0:39,am62a_mcu_sec_mmr_mcu_0:39,am62a_wkup_sec_mmr_wkup_0:39,am62ax:[0,14,16,31,40,196,202,206],am62ax_dev_a53_rs_bw_limiter0:[32,33,45],am62ax_dev_a53_ws_bw_limiter1:[32,33,45],am62ax_dev_a53ss0:[32,33,45],am62ax_dev_a53ss0_core_0:[32,33,45],am62ax_dev_a53ss0_core_1:[32,33,45],am62ax_dev_a53ss0_core_2:[32,33,45],am62ax_dev_a53ss0_core_3:[32,33,45],am62ax_dev_board0:[32,33,45],am62ax_dev_c7x256v0:[33,45],am62ax_dev_c7x256v0_c7xv_core_0:[32,33,45],am62ax_dev_c7x256v0_clec:[33,37,45],am62ax_dev_c7x256v0_clk:[32,33,45],am62ax_dev_c7x256v0_core0:[32,33,45],am62ax_dev_c7x256v0_debug:[33,45],am62ax_dev_c7x256v0_gicss:[33,45],am62ax_dev_c7x256v0_pbist:[33,45],am62ax_dev_c7xv_rsws_bs_limiter6:[32,33,45],am62ax_dev_clk_32k_rc_sel_dev_vd:[32,33,45],am62ax_dev_cmp_event_introuter0:[32,33,37,43,45],am62ax_dev_codec0:[32,33,45],am62ax_dev_codec_rs_bw_limiter2:[32,33,45],am62ax_dev_codec_ws_bw_limiter3:[32,33,45],am62ax_dev_compute_cluster0:[33,45],am62ax_dev_compute_cluster0_pbist_0:[33,45],am62ax_dev_cpsw0:[32,33,37,45],am62ax_dev_cpt2_aggr0:[32,33,45],am62ax_dev_cpt2_aggr1:[32,33,45],am62ax_dev_csi_rx_if0:[32,33,45],am62ax_dev_dbgsuspendrouter0:[32,33,45],am62ax_dev_dcc0:[32,33,45],am62ax_dev_dcc1:[32,33,45],am62ax_dev_dcc2:[32,33,45],am62ax_dev_dcc3:[32,33,45],am62ax_dev_dcc4:[32,33,45],am62ax_dev_dcc5:[32,33,45],am62ax_dev_dcc6:[32,33,45],am62ax_dev_ddpa0:[32,33,45],am62ax_dev_ddr32ss0:[32,33,45],am62ax_dev_debugss0:[32,33,45],am62ax_dev_debugss_wrap0:[32,33,45],am62ax_dev_dmass0:[33,41,45],am62ax_dev_dmass0_bcdma_0:[32,33,34,42,43,45],am62ax_dev_dmass0_cbass_0:[32,33,45],am62ax_dev_dmass0_intaggr_0:[32,33,37,43,45],am62ax_dev_dmass0_ipcss_0:[32,33,45],am62ax_dev_dmass0_pktdma_0:[32,33,34,42,43,45],am62ax_dev_dmass0_ringacc_0:[32,33,37,42,43],am62ax_dev_dmass1:[33,41,45],am62ax_dev_dmass1_bcdma_0:[32,33,34,42,43,45],am62ax_dev_dmass1_intaggr_0:[32,33,37,43,45],am62ax_dev_dphy_rx0:[32,33,45],am62ax_dev_dss0:[32,33,45],am62ax_dev_ecap0:[32,33,45],am62ax_dev_ecap1:[32,33,45],am62ax_dev_ecap2:[32,33,45],am62ax_dev_elm0:[32,33,45],am62ax_dev_emif_cfg_iso_vd:[33,45],am62ax_dev_emif_data_iso_vd:[33,45],am62ax_dev_epwm0:[32,33,37,45],am62ax_dev_epwm1:[32,33,45],am62ax_dev_epwm2:[32,33,45],am62ax_dev_eqep0:[32,33,45],am62ax_dev_eqep1:[32,33,45],am62ax_dev_eqep2:[32,33,45],am62ax_dev_esm0:[32,33,45],am62ax_dev_fss0:[33,45],am62ax_dev_fss0_fsas_0:[32,33,45],am62ax_dev_fss0_ospi_0:[32,33,45],am62ax_dev_gicss0:[32,33,37,45],am62ax_dev_gpio0:[32,33,37,45],am62ax_dev_gpio1:[32,33,37,45],am62ax_dev_gpmc0:[32,33,45],am62ax_dev_hsm0:[32,33,37,45],am62ax_dev_i2c0:[32,33,45],am62ax_dev_i2c1:[32,33,45],am62ax_dev_i2c2:[32,33,45],am62ax_dev_i2c3:[32,33,45],am62ax_dev_jpgenc0:[32,33,45],am62ax_dev_jpgenc_rs_bw_limiter4:[32,33,45],am62ax_dev_jpgenc_ws_bw_limiter5:[32,33,45],am62ax_dev_led0:[32,33,45],am62ax_dev_mailbox0:[33,45],am62ax_dev_main2mcu_vd:[33,45],am62ax_dev_main_gpiomux_introuter0:[32,33,37,43,45],am62ax_dev_main_usb0_iso_vd:[33,45],am62ax_dev_main_usb1_iso_vd:[33,45],am62ax_dev_mcan0:[32,33,45],am62ax_dev_mcasp0:[32,33,45],am62ax_dev_mcasp1:[32,33,45],am62ax_dev_mcasp2:[32,33,45],am62ax_dev_mcrc64_0:[32,33,45],am62ax_dev_mcspi0:[32,33,45],am62ax_dev_mcspi1:[32,33,45],am62ax_dev_mcspi2:[32,33,45],am62ax_dev_mcu_cpt2_aggr0:[32,33,45],am62ax_dev_mcu_dcc0:[32,33,45],am62ax_dev_mcu_dcc1:[32,33,45],am62ax_dev_mcu_gpio0:[32,33,37,45],am62ax_dev_mcu_i2c0:[32,33,45],am62ax_dev_mcu_mcan0:[32,33,45],am62ax_dev_mcu_mcan1:[32,33,45],am62ax_dev_mcu_mcrc64_0:[32,33,45],am62ax_dev_mcu_mcspi0:[32,33,45],am62ax_dev_mcu_mcspi1:[32,33,45],am62ax_dev_mcu_mcu_16ff0:[32,33,45],am62ax_dev_mcu_obsclk_mux_sel_dev_vd:[32,33,45],am62ax_dev_mcu_pbist0:[32,33,45],am62ax_dev_mcu_r5fss0:[33,45],am62ax_dev_mcu_r5fss0_core0:[32,33,37,45],am62ax_dev_mcu_rti0:[32,33,45],am62ax_dev_mcu_timer0:[32,33,45],am62ax_dev_mcu_timer1:[32,33,45],am62ax_dev_mcu_timer2:[32,33,45],am62ax_dev_mcu_timer3:[32,33,45],am62ax_dev_mcu_uart0:[32,33,45],am62ax_dev_mmcsd0:[32,33,45],am62ax_dev_mmcsd1:[32,33,45],am62ax_dev_mmcsd2:[32,33,45],am62ax_dev_obsclk0_mux_sel_dev_vd:[32,33,45],am62ax_dev_pbist0:[32,33,45],am62ax_dev_pbist3:[32,33,45],am62ax_dev_psc0:[32,33,45],am62ax_dev_psc0_fw_0:[32,33,45],am62ax_dev_pscss0:[33,45],am62ax_dev_rti0:[32,33,45],am62ax_dev_rti1:[32,33,45],am62ax_dev_rti2:[32,33,45],am62ax_dev_rti3:[32,33,45],am62ax_dev_rti4:[32,33,45],am62ax_dev_sms0:[33,45],am62ax_dev_spinlock0:[32,33,45],am62ax_dev_stm0:[32,33,45],am62ax_dev_timer0:[32,33,37,45],am62ax_dev_timer1:[32,33,37,45],am62ax_dev_timer2:[32,33,37,45],am62ax_dev_timer3:[32,33,37,45],am62ax_dev_timer4:[32,33,45],am62ax_dev_timer5:[32,33,45],am62ax_dev_timer6:[32,33,45],am62ax_dev_timer7:[32,33,45],am62ax_dev_timesync_event_router0:[32,33,37,43,45],am62ax_dev_uart0:[32,33,45],am62ax_dev_uart1:[32,33,45],am62ax_dev_uart2:[32,33,45],am62ax_dev_uart3:[32,33,45],am62ax_dev_uart4:[32,33,45],am62ax_dev_uart5:[32,33,45],am62ax_dev_uart6:[32,33,45],am62ax_dev_usb0:[32,33,45],am62ax_dev_usb1:[32,33,45],am62ax_dev_vpac0:[32,33,45],am62ax_dev_vpac_rsws_bw_limiter7:[32,33,45],am62ax_dev_vpac_rsws_bw_limiter8:[32,33,45],am62ax_dev_wkup_clkout_sel_dev_vd:[32,33,45],am62ax_dev_wkup_deepsleep_sources0:[32,33,45],am62ax_dev_wkup_esm0:[32,33,37,45],am62ax_dev_wkup_gtc0:[32,33,37,45],am62ax_dev_wkup_i2c0:[32,33,45],am62ax_dev_wkup_mcu_gpiomux_introuter0:[32,33,37,43,45],am62ax_dev_wkup_pbist0:[32,33,45],am62ax_dev_wkup_pbist1:[33,45],am62ax_dev_wkup_psc0:[32,33,45],am62ax_dev_wkup_r5fss0:[33,45],am62ax_dev_wkup_r5fss0_core0:[32,33,37,45],am62ax_dev_wkup_r5fss0_ss0:[33,45],am62ax_dev_wkup_rtcss0:[32,33,45],am62ax_dev_wkup_rti0:[32,33,45],am62ax_dev_wkup_timer0:[32,33,45],am62ax_dev_wkup_timer1:[32,33,45],am62ax_dev_wkup_uart0:[32,33,45],am62ax_dev_wkup_vtm0:[32,33,45],am62px:206,am62px_dev_a53_rs_bw_limiter0:[46,47,59],am62px_dev_a53_ws_bw_limiter1:[46,47,59],am62px_dev_a53ss0:[46,47,59],am62px_dev_a53ss0_core_0:[46,47,59],am62px_dev_a53ss0_core_1:[46,47,59],am62px_dev_a53ss0_core_2:[46,47,59],am62px_dev_a53ss0_core_3:[46,47,59],am62px_dev_board0:[46,47,59],am62px_dev_clk_32k_rc_sel_dev_vd:[46,47,59],am62px_dev_codec0:[46,47,59],am62px_dev_codec_rs_bw_limiter2:[46,47,59],am62px_dev_codec_ws_bw_limiter3:[46,47,59],am62px_dev_compute_cluster0:[47,59],am62px_dev_compute_cluster0_pbist_0:[47,59],am62px_dev_cpsw0:[46,47,51,59],am62px_dev_cpt2_aggr0:[46,47,59],am62px_dev_cpt2_aggr1:[46,47,59],am62px_dev_csi_rx_if0:[46,47,59],am62px_dev_dbgsuspendrouter0:[46,47,59],am62px_dev_dcc0:[46,47,59],am62px_dev_dcc1:[46,47,59],am62px_dev_dcc2:[46,47,59],am62px_dev_dcc3:[46,47,59],am62px_dev_dcc4:[46,47,59],am62px_dev_dcc5:[46,47,59],am62px_dev_dcc6:[46,47,59],am62px_dev_dcc7:[46,47,59],am62px_dev_dcc8:[46,47,59],am62px_dev_ddpa0:[46,47,59],am62px_dev_ddr32ss0:[46,47,59],am62px_dev_debugss0:[46,47,59],am62px_dev_debugss_wrap0:[46,47,59],am62px_dev_dmass0:[47,55,59],am62px_dev_dmass0_bcdma_0:[46,47,48,56,57,59],am62px_dev_dmass0_cbass_0:[46,47,59],am62px_dev_dmass0_intaggr_0:[46,47,51,57,59],am62px_dev_dmass0_ipcss_0:[46,47,59],am62px_dev_dmass0_pktdma_0:[46,47,48,56,57,59],am62px_dev_dmass0_ringacc_0:[46,47,51,56,57],am62px_dev_dmass1:[47,55,59],am62px_dev_dmass1_bcdma_0:[46,47,48,56,57,59],am62px_dev_dmass1_intaggr_0:[46,47,51,57,59],am62px_dev_dphy_rx0:[46,47,59],am62px_dev_dphy_tx0:[46,47,59],am62px_dev_dss0:[46,47,59],am62px_dev_dss1:[46,47,59],am62px_dev_dss_dsi0:[46,47,59],am62px_dev_ecap0:[46,47,59],am62px_dev_ecap1:[46,47,59],am62px_dev_ecap2:[46,47,59],am62px_dev_elm0:[46,47,59],am62px_dev_epwm0:[46,47,51,59],am62px_dev_epwm1:[46,47,59],am62px_dev_epwm2:[46,47,59],am62px_dev_eqep0:[46,47,59],am62px_dev_eqep1:[46,47,59],am62px_dev_eqep2:[46,47,59],am62px_dev_esm0:[46,47,59],am62px_dev_fss0:[47,59],am62px_dev_fss0_fsas_0:[46,47,59],am62px_dev_fss0_ospi_0:[46,47,59],am62px_dev_gicss0:[46,47,51,59],am62px_dev_gpio0:[46,47,51,59],am62px_dev_gpio1:[46,47,51,59],am62px_dev_gpmc0:[46,47,59],am62px_dev_gpu0:[46,47,59],am62px_dev_gpu_rs_bw_limiter9:[46,47,59],am62px_dev_gpu_ws_bw_limiter10:[46,47,59],am62px_dev_i2c0:[46,47,59],am62px_dev_i2c1:[46,47,59],am62px_dev_i2c2:[46,47,59],am62px_dev_i2c3:[46,47,59],am62px_dev_led0:[46,47,59],am62px_dev_mailbox0:[47,59],am62px_dev_main2mcu_vd:[47,59],am62px_dev_main_emif_cfg_iso_vd:[47,59],am62px_dev_main_emif_data_iso_vd:[47,59],am62px_dev_main_gpiomux_introuter0:[46,47,51,57,59],am62px_dev_main_usb0_iso_vd:[47,59],am62px_dev_main_usb2_iso_vd:[47,59],am62px_dev_mcan0:[46,47,59],am62px_dev_mcan1:[46,47,59],am62px_dev_mcasp0:[46,47,59],am62px_dev_mcasp1:[46,47,59],am62px_dev_mcasp2:[46,47,59],am62px_dev_mcrc64_0:[46,47,59],am62px_dev_mcspi0:[46,47,59],am62px_dev_mcspi1:[46,47,59],am62px_dev_mcspi2:[46,47,59],am62px_dev_mcu_cpt2_aggr0:[46,47,59],am62px_dev_mcu_dcc0:[46,47,59],am62px_dev_mcu_dcc1:[46,47,59],am62px_dev_mcu_gpio0:[46,47,51,59],am62px_dev_mcu_i2c0:[46,47,59],am62px_dev_mcu_mcan0:[46,47,59],am62px_dev_mcu_mcan1:[46,47,59],am62px_dev_mcu_mcrc64_0:[46,47,59],am62px_dev_mcu_mcspi0:[46,47,59],am62px_dev_mcu_mcspi1:[46,47,59],am62px_dev_mcu_mcu_16ff0:[46,47,59],am62px_dev_mcu_obsclk_mux_sel_dev_vd:[46,47,59],am62px_dev_mcu_pbist0:[46,47,59],am62px_dev_mcu_r5fss0:[47,59],am62px_dev_mcu_r5fss0_core0:[46,47,51,59],am62px_dev_mcu_rti0:[46,47,59],am62px_dev_mcu_timer0:[46,47,51,59],am62px_dev_mcu_timer1:[46,47,51,59],am62px_dev_mcu_timer2:[46,47,51,59],am62px_dev_mcu_timer3:[46,47,51,59],am62px_dev_mcu_uart0:[46,47,59],am62px_dev_mmcsd0:[46,47,59],am62px_dev_mmcsd1:[46,47,59],am62px_dev_mmcsd2:[46,47,59],am62px_dev_obsclk0_mux_sel_dev_vd:[46,47,59],am62px_dev_oldi_tx_core0:[46,47,59],am62px_dev_oldi_tx_core1:[46,47,59],am62px_dev_pbist0:[46,47,59],am62px_dev_pbist1:[46,47,59],am62px_dev_pbist3:[46,47,59],am62px_dev_psc0:[46,47,59],am62px_dev_psc0_fw_0:[46,47,59],am62px_dev_pscss0:[47,59],am62px_dev_rti0:[46,47,59],am62px_dev_rti15:[46,47,59],am62px_dev_rti1:[46,47,59],am62px_dev_rti2:[46,47,59],am62px_dev_rti3:[46,47,59],am62px_dev_sam67_debug_funnel_2_64_0:[47,59],am62px_dev_sms0:[47,59],am62px_dev_spinlock0:[46,47,59],am62px_dev_stm0:[46,47,59],am62px_dev_timer0:[46,47,51,59],am62px_dev_timer1:[46,47,51,59],am62px_dev_timer2:[46,47,51,59],am62px_dev_timer3:[46,47,51,59],am62px_dev_timer4:[46,47,51,59],am62px_dev_timer5:[46,47,51,59],am62px_dev_timer6:[46,47,51,59],am62px_dev_timer7:[46,47,51,59],am62px_dev_timesync_event_introuter0:[46,47,51,57,59],am62px_dev_uart0:[46,47,59],am62px_dev_uart1:[46,47,59],am62px_dev_uart2:[46,47,59],am62px_dev_uart3:[46,47,59],am62px_dev_uart4:[46,47,59],am62px_dev_uart5:[46,47,59],am62px_dev_uart6:[46,47,59],am62px_dev_usb0:[46,47,59],am62px_dev_usb1:[46,47,59],am62px_dev_wkup_clkout_sel_dev_vd:[46,47,59],am62px_dev_wkup_deepsleep_sources0:[46,47,59],am62px_dev_wkup_esm0:[46,47,51,59],am62px_dev_wkup_gtc0:[46,47,51,59],am62px_dev_wkup_i2c0:[46,47,59],am62px_dev_wkup_mcu_gpiomux_introuter0:[46,47,51,57,59],am62px_dev_wkup_pbist0:[46,47,59],am62px_dev_wkup_pbist1:[47,59],am62px_dev_wkup_psc0:[46,47,59],am62px_dev_wkup_r5fss0:[47,59],am62px_dev_wkup_r5fss0_core0:[46,47,51,59],am62px_dev_wkup_r5fss0_ss0:[47,59],am62px_dev_wkup_rtcss0:[46,47,59],am62px_dev_wkup_rti0:[46,47,59],am62px_dev_wkup_timer0:[46,47,51,59],am62px_dev_wkup_timer1:[46,47,51,59],am62px_dev_wkup_uart0:[46,47,59],am62px_dev_wkup_vtm0:[46,47,59],am62x:[0,14,16,31,196,202,206],am62x_dev_a53_rs_bw_limiter0:[60,61,73],am62x_dev_a53_ws_bw_limiter1:[60,61,73],am62x_dev_a53ss0:[60,61,73],am62x_dev_a53ss0_core_0:[60,61,73],am62x_dev_a53ss0_core_1:[60,61,73],am62x_dev_a53ss0_core_2:[60,61,73],am62x_dev_a53ss0_core_3:[60,61,73],am62x_dev_board0:[60,61,73],am62x_dev_clk_32k_rc_sel_dev_vd:[60,61,73],am62x_dev_cmp_event_introuter0:[60,61,65,71,73],am62x_dev_compute_cluster0:[61,73],am62x_dev_compute_cluster0_pbist_0:[61,73],am62x_dev_cpsw0:[60,61,65,73],am62x_dev_cpt2_aggr0:[60,61,73],am62x_dev_cpt2_aggr1:[60,61,73],am62x_dev_csi_rx_if0:[60,61,73],am62x_dev_dbgsuspendrouter0:[60,61,73],am62x_dev_dcc0:[60,61,73],am62x_dev_dcc1:[60,61,73],am62x_dev_dcc2:[60,61,73],am62x_dev_dcc3:[60,61,73],am62x_dev_dcc4:[60,61,73],am62x_dev_dcc5:[60,61,73],am62x_dev_dcc6:[60,61,73],am62x_dev_ddpa0:[60,61,73],am62x_dev_ddr16ss0:[60,61,73],am62x_dev_debugss0:[60,61,73],am62x_dev_debugss_wrap0:[60,61,73],am62x_dev_dmass0:[61,69,73],am62x_dev_dmass0_bcdma_0:[60,61,62,70,71,73],am62x_dev_dmass0_cbass_0:[60,61,73],am62x_dev_dmass0_intaggr_0:[60,61,65,71,73],am62x_dev_dmass0_ipcss_0:[60,61,73],am62x_dev_dmass0_pktdma_0:[60,61,62,70,71,73],am62x_dev_dmass0_ringacc_0:[60,61,65,70,71],am62x_dev_dphy_rx0:[60,61,73],am62x_dev_dss0:[60,61,73],am62x_dev_ecap0:[60,61,73],am62x_dev_ecap1:[60,61,73],am62x_dev_ecap2:[60,61,73],am62x_dev_elm0:[60,61,73],am62x_dev_emif_cfg_iso_vd:[61,73],am62x_dev_emif_data_iso_vd:[61,73],am62x_dev_epwm0:[60,61,65,73],am62x_dev_epwm1:[60,61,73],am62x_dev_epwm2:[60,61,73],am62x_dev_eqep0:[60,61,73],am62x_dev_eqep1:[60,61,73],am62x_dev_eqep2:[60,61,73],am62x_dev_esm0:[60,61,73],am62x_dev_fss0:[61,73],am62x_dev_fss0_fsas_0:[60,61,73],am62x_dev_fss0_ospi_0:[60,61,73],am62x_dev_gicss0:[60,61,65,73],am62x_dev_gpio0:[60,61,65,73],am62x_dev_gpio1:[60,61,65,73],am62x_dev_gpmc0:[60,61,73],am62x_dev_gpu0:[60,61,73],am62x_dev_gpu_rs_bw_limiter2:[60,61,73],am62x_dev_gpu_ws_bw_limiter3:[60,61,73],am62x_dev_hsm0:[60,61,65,73],am62x_dev_i2c0:[60,61,73],am62x_dev_i2c1:[60,61,73],am62x_dev_i2c2:[60,61,73],am62x_dev_i2c3:[60,61,73],am62x_dev_icssm0:[60,61,65,73],am62x_dev_led0:[60,61,73],am62x_dev_mailbox0:[61,73],am62x_dev_main2mcu_vd:[61,73],am62x_dev_main_gpiomux_introuter0:[60,61,65,71,73],am62x_dev_main_usb0_iso_vd:[61,73],am62x_dev_main_usb1_iso_vd:[61,73],am62x_dev_mcan0:[60,61,73],am62x_dev_mcasp0:[60,61,73],am62x_dev_mcasp1:[60,61,73],am62x_dev_mcasp2:[60,61,73],am62x_dev_mcrc64_0:[60,61,73],am62x_dev_mcspi0:[60,61,73],am62x_dev_mcspi1:[60,61,73],am62x_dev_mcspi2:[60,61,73],am62x_dev_mcu2main_vd:[61,73],am62x_dev_mcu_dcc0:[60,61,73],am62x_dev_mcu_gpio0:[60,61,65,73],am62x_dev_mcu_i2c0:[60,61,73],am62x_dev_mcu_m4fss0:[61,73],am62x_dev_mcu_m4fss0_cbass_0:[60,61,73],am62x_dev_mcu_m4fss0_core0:[60,61,65,73],am62x_dev_mcu_mcan0:[60,61,73],am62x_dev_mcu_mcan1:[60,61,73],am62x_dev_mcu_mcrc64_0:[60,61,73],am62x_dev_mcu_mcspi0:[60,61,73],am62x_dev_mcu_mcspi1:[60,61,73],am62x_dev_mcu_mcu_16ff0:[60,61,73],am62x_dev_mcu_obsclk_mux_sel_dev_vd:[60,61,73],am62x_dev_mcu_rti0:[60,61,73],am62x_dev_mcu_timer0:[60,61,73],am62x_dev_mcu_timer1:[60,61,73],am62x_dev_mcu_timer2:[60,61,73],am62x_dev_mcu_timer3:[60,61,73],am62x_dev_mcu_uart0:[60,61,73],am62x_dev_mmcsd0:[60,61,73],am62x_dev_mmcsd1:[60,61,73],am62x_dev_mmcsd2:[60,61,73],am62x_dev_pbist0:[60,61,73],am62x_dev_pbist1:[60,61,73],am62x_dev_psc0:[60,61,73],am62x_dev_psc0_fw_0:[60,61,73],am62x_dev_pscss0:[61,73],am62x_dev_rti0:[60,61,73],am62x_dev_rti15:[60,61,73],am62x_dev_rti1:[60,61,73],am62x_dev_rti2:[60,61,73],am62x_dev_rti3:[60,61,73],am62x_dev_sms0:[61,73],am62x_dev_spinlock0:[60,61,73],am62x_dev_stm0:[60,61,73],am62x_dev_timer0:[60,61,65,73],am62x_dev_timer1:[60,61,65,73],am62x_dev_timer2:[60,61,65,73],am62x_dev_timer3:[60,61,65,73],am62x_dev_timer4:[60,61,73],am62x_dev_timer5:[60,61,73],am62x_dev_timer6:[60,61,73],am62x_dev_timer7:[60,61,73],am62x_dev_timesync_event_router0:[60,61,65,71,73],am62x_dev_uart0:[60,61,73],am62x_dev_uart1:[60,61,73],am62x_dev_uart2:[60,61,73],am62x_dev_uart3:[60,61,73],am62x_dev_uart4:[60,61,73],am62x_dev_uart5:[60,61,73],am62x_dev_uart6:[60,61,73],am62x_dev_usb0:[60,61,73],am62x_dev_usb1:[60,61,73],am62x_dev_wkup_deepsleep_sources0:[60,61,73],am62x_dev_wkup_esm0:[60,61,65,73],am62x_dev_wkup_gtc0:[60,61,65,73],am62x_dev_wkup_i2c0:[60,61,73],am62x_dev_wkup_mcu_gpiomux_introuter0:[60,61,65,71,73],am62x_dev_wkup_pbist0:[60,61,73],am62x_dev_wkup_psc0:[60,61,73],am62x_dev_wkup_r5fss0:[61,73],am62x_dev_wkup_r5fss0_core0:[60,61,65,73],am62x_dev_wkup_r5fss0_ss0:[61,73],am62x_dev_wkup_rtcss0:[60,61,73],am62x_dev_wkup_rti0:[60,61,73],am62x_dev_wkup_timer0:[60,61,73],am62x_dev_wkup_timer1:[60,61,73],am62x_dev_wkup_uart0:[60,61,73],am62x_dev_wkup_vtm0:[60,61,73],am64:[25,28,205],am64_main_sec_mmr_main_0:81,am64x:[0,16,31,196,202,206],am64x_dev_a53ss0:[74,75,88],am64x_dev_a53ss0_core_0:[74,75,88],am64x_dev_a53ss0_core_1:[74,75,88],am64x_dev_adc0:[74,75,88],am64x_dev_board0:[74,75,88],am64x_dev_cmp_event_introuter0:[74,75,79,85,88],am64x_dev_compute_cluster0:[75,88],am64x_dev_compute_cluster0_pbist_0:[75,88],am64x_dev_cpsw0:[74,75,79,88],am64x_dev_cpt2_aggr0:[74,75,88],am64x_dev_cpts0:[74,75,79,88],am64x_dev_dbgsuspendrouter0:[74,75,88],am64x_dev_dcc0:[74,75,88],am64x_dev_dcc1:[74,75,88],am64x_dev_dcc2:[74,75,88],am64x_dev_dcc3:[74,75,88],am64x_dev_dcc4:[74,75,88],am64x_dev_dcc5:[74,75,88],am64x_dev_ddpa0:[74,75,88],am64x_dev_ddr16ss0:[74,75,88],am64x_dev_debugss_wrap0:[74,75,88],am64x_dev_dmass0:[75,83,88],am64x_dev_dmass0_bcdma_0:[74,75,76,84,85,88],am64x_dev_dmass0_cbass_0:[74,75,88],am64x_dev_dmass0_intaggr_0:[74,75,79,85,88],am64x_dev_dmass0_ipcss_0:[74,75,88],am64x_dev_dmass0_pktdma_0:[74,75,76,84,85,88],am64x_dev_dmass0_ringacc_0:[74,75,79,84,85],am64x_dev_dmsc0:[75,88],am64x_dev_ecap0:[74,75,88],am64x_dev_ecap1:[74,75,88],am64x_dev_ecap2:[74,75,88],am64x_dev_elm0:[74,75,88],am64x_dev_emif_data_0_vd:[75,88],am64x_dev_epwm0:[74,75,79,88],am64x_dev_epwm1:[74,75,88],am64x_dev_epwm2:[74,75,88],am64x_dev_epwm3:[74,75,79,88],am64x_dev_epwm4:[74,75,88],am64x_dev_epwm5:[74,75,88],am64x_dev_epwm6:[74,75,79,88],am64x_dev_epwm7:[74,75,88],am64x_dev_epwm8:[74,75,88],am64x_dev_eqep0:[74,75,88],am64x_dev_eqep1:[74,75,88],am64x_dev_eqep2:[74,75,88],am64x_dev_esm0:[74,75,88],am64x_dev_fsirx0:[74,75,88],am64x_dev_fsirx1:[74,75,88],am64x_dev_fsirx2:[74,75,88],am64x_dev_fsirx3:[74,75,88],am64x_dev_fsirx4:[74,75,88],am64x_dev_fsirx5:[74,75,88],am64x_dev_fsitx0:[74,75,88],am64x_dev_fsitx1:[74,75,88],am64x_dev_fss0:[75,88],am64x_dev_fss0_fsas_0:[74,75,88],am64x_dev_fss0_ospi_0:[74,75,88],am64x_dev_gicss0:[74,75,79,88],am64x_dev_gpio0:[74,75,79,88],am64x_dev_gpio1:[74,75,79,88],am64x_dev_gpmc0:[74,75,88],am64x_dev_gtc0:[74,75,79,88],am64x_dev_i2c0:[74,75,88],am64x_dev_i2c1:[74,75,88],am64x_dev_i2c2:[74,75,88],am64x_dev_i2c3:[74,75,88],am64x_dev_led0:[74,75,88],am64x_dev_mailbox0:[75,88],am64x_dev_main2mcu_vd:[75,88],am64x_dev_main_gpiomux_introuter0:[74,75,79,85,88],am64x_dev_mcan0:[74,75,88],am64x_dev_mcan1:[74,75,88],am64x_dev_mcspi0:[74,75,88],am64x_dev_mcspi1:[74,75,88],am64x_dev_mcspi2:[74,75,88],am64x_dev_mcspi3:[74,75,88],am64x_dev_mcspi4:[74,75,88],am64x_dev_mcu2main_vd:[75,88],am64x_dev_mcu_dcc0:[74,75,88],am64x_dev_mcu_esm0:[74,75,79,88],am64x_dev_mcu_gpio0:[74,75,79,88],am64x_dev_mcu_i2c0:[74,75,88],am64x_dev_mcu_i2c1:[74,75,88],am64x_dev_mcu_m4fss0:[75,88],am64x_dev_mcu_m4fss0_cbass_0:[74,75,88],am64x_dev_mcu_m4fss0_core0:[74,75,79,88],am64x_dev_mcu_mcrc64_0:[74,75,88],am64x_dev_mcu_mcspi0:[74,75,88],am64x_dev_mcu_mcspi1:[74,75,88],am64x_dev_mcu_mcu_gpiomux_introuter0:[74,75,79,85,88],am64x_dev_mcu_psc0:[74,75,88],am64x_dev_mcu_rti0:[74,75,88],am64x_dev_mcu_timer0:[74,75,88],am64x_dev_mcu_timer1:[74,75,88],am64x_dev_mcu_timer2:[74,75,88],am64x_dev_mcu_timer3:[74,75,88],am64x_dev_mcu_uart0:[74,75,88],am64x_dev_mcu_uart1:[74,75,88],am64x_dev_mmcsd0:[74,75,88],am64x_dev_mmcsd1:[74,75,88],am64x_dev_pbist0:[74,75,88],am64x_dev_pbist1:[74,75,88],am64x_dev_pbist2:[74,75,88],am64x_dev_pbist3:[74,75,88],am64x_dev_pcie0:[74,75,79,88],am64x_dev_pru_icssg0:[74,75,79,88],am64x_dev_pru_icssg1:[74,75,79,88],am64x_dev_psc0:[74,75,88],am64x_dev_r5fss0:[75,88],am64x_dev_r5fss0_core0:[74,75,79,88],am64x_dev_r5fss0_core1:[74,75,79,88],am64x_dev_r5fss1:[75,88],am64x_dev_r5fss1_core0:[74,75,79,88],am64x_dev_r5fss1_core1:[74,75,79,88],am64x_dev_rti0:[74,75,88],am64x_dev_rti10:[74,75,88],am64x_dev_rti11:[74,75,88],am64x_dev_rti1:[74,75,88],am64x_dev_rti8:[74,75,88],am64x_dev_rti9:[74,75,88],am64x_dev_sa2_ul0:[74,75,88,202],am64x_dev_serdes_10g0:[74,75,88],am64x_dev_spinlock0:[74,75,88],am64x_dev_stm0:[74,75,88],am64x_dev_timer0:[74,75,79,88],am64x_dev_timer10:[74,75,88],am64x_dev_timer11:[74,75,88],am64x_dev_timer1:[74,75,79,88],am64x_dev_timer2:[74,75,79,88],am64x_dev_timer3:[74,75,79,88],am64x_dev_timer4:[74,75,88],am64x_dev_timer5:[74,75,88],am64x_dev_timer6:[74,75,88],am64x_dev_timer7:[74,75,88],am64x_dev_timer8:[74,75,88],am64x_dev_timer9:[74,75,88],am64x_dev_timermgr0:[74,75,88],am64x_dev_timesync_event_introuter0:[74,75,79,85,88],am64x_dev_uart0:[74,75,88],am64x_dev_uart1:[74,75,88],am64x_dev_uart2:[74,75,88],am64x_dev_uart3:[74,75,88],am64x_dev_uart4:[74,75,88],am64x_dev_uart5:[74,75,88],am64x_dev_uart6:[74,75,88],am64x_dev_usb0:[74,75,88],am64x_dev_vtm0:[74,75,88],am65x:[0,31,197,198,201,202,204,206],am65x_sr2:[27,120,198],am65xx:2,am67_main_sec_mmr_main_0:[53,171],am67_mcu_sec_mmr_mcu_0:[53,171],am67_wkup_sec_mmr_wkup_0:[53,171],am6:[5,14,26,27,120],am6_dev_board0:[89,90,104,105,106,119],am6_dev_cal0:[89,90,95,104,105,106,110,119],am6_dev_cbass0:[89,90,95,104,105,106,110,119],am6_dev_cbass_debug0:[89,90,95,104,105,106,110,119],am6_dev_cbass_fw0:[89,90,95,104,105,106,110,119],am6_dev_cbass_infra0:[89,90,95,104,105,106,110,119],am6_dev_ccdebugss0:[89,90,95,104,105,106,110,119],am6_dev_cmpevent_intrtr0:[89,90,95,101,104,105,106,110,116,119],am6_dev_compute_cluster_a53_0:[89,90,104,105,106,119],am6_dev_compute_cluster_a53_1:[89,90,104,105,106,119],am6_dev_compute_cluster_a53_2:[89,90,104,105,106,119],am6_dev_compute_cluster_a53_3:[89,90,104,105,106,119],am6_dev_compute_cluster_cpac0:[89,90,104,106,119],am6_dev_compute_cluster_cpac1:[89,90,104,106,119],am6_dev_compute_cluster_cpac_pbist0:[90,104,106,119],am6_dev_compute_cluster_cpac_pbist1:[90,104,106,119],am6_dev_compute_cluster_msmc0:[89,90,104,105,106,119],am6_dev_compute_cluster_pbist0:[90,104,105,106,119],am6_dev_cpt2_aggr0:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_cal0_0:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_dss_2:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[89,90,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[89,90,104,105,106,119],am6_dev_ctrl_mmr0:[89,90,95,104,105,106,110,119],am6_dev_dcc0:[89,90,95,104,105,106,110,119],am6_dev_dcc1:[89,90,95,104,105,106,110,119],am6_dev_dcc2:[89,90,95,104,105,106,110,119],am6_dev_dcc3:[89,90,95,104,105,106,110,119],am6_dev_dcc4:[89,90,95,104,105,106,110,119],am6_dev_dcc5:[89,90,95,104,105,106,110,119],am6_dev_dcc6:[89,90,95,104,105,106,110,119],am6_dev_dcc7:[89,90,95,104,105,106,110,119],am6_dev_ddrss0:[89,90,95,104,105,106,110,119],am6_dev_debugss0:[89,90,95,104,105,106,110,119],am6_dev_debugss_wrap0:[89,90,104,105,106,119],am6_dev_debugsuspendrtr0:[89,90,104,105,106,119],am6_dev_dftss0:[89,90,104,105,106,119],am6_dev_dss0:[89,90,95,104,105,106,110,119],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_dmsc_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_emif_data_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_main2mcu_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_mcu2main_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[90,104,106,119],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[90,104,106,119],am6_dev_ecap0:[89,90,95,104,105,106,110,119],am6_dev_ecc_aggr0:[89,90,104,105,106,119],am6_dev_ecc_aggr1:[89,90,104,105,106,119],am6_dev_ecc_aggr2:[89,90,104,105,106,119],am6_dev_efuse0:[89,90,104,105,106,119],am6_dev_ehrpwm0:[89,90,95,104,105,106,110,119],am6_dev_ehrpwm1:[89,90,95,104,105,106,110,119],am6_dev_ehrpwm2:[89,90,95,104,105,106,110,119],am6_dev_ehrpwm3:[89,90,95,104,105,106,110,119],am6_dev_ehrpwm4:[89,90,95,104,105,106,110,119],am6_dev_ehrpwm5:[89,90,95,104,105,106,110,119],am6_dev_elm0:[89,90,95,104,105,106,110,119],am6_dev_eqep0:[89,90,95,104,105,106,110,119],am6_dev_eqep1:[89,90,95,104,105,106,110,119],am6_dev_eqep2:[89,90,95,104,105,106,110,119],am6_dev_esm0:[89,90,95,104,105,106,110,119],am6_dev_fss_mcu_0:[106,119],am6_dev_gic0:[89,90,95,104,105,106,110,119],am6_dev_gpio0:[89,90,95,104,105,106,110,119],am6_dev_gpio1:[89,90,95,104,105,106,110,119],am6_dev_gpiomux_intrtr0:[89,90,95,101,104,105,106,110,116,119],am6_dev_gpmc0:[89,90,95,104,105,106,110,119],am6_dev_gpu0:[89,90,95,104,105,106,110,119],am6_dev_gs80prg_mcu_wrap_wkup_0:[89,90,104,105,106,119],am6_dev_gs80prg_soc_wrap_wkup_0:[89,90,104,105,106,119],am6_dev_gtc0:[89,90,95,104,105,106,110,119],am6_dev_i2c0:[89,90,95,104,105,106,110,119],am6_dev_i2c1:[89,90,95,104,105,106,110,119],am6_dev_i2c2:[89,90,95,104,105,106,110,119],am6_dev_i2c3:[89,90,95,104,105,106,110,119],am6_dev_icemelter_wkup_0:[90,104,106,119],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[89,90,104,105,106,119],am6_dev_k3_led_main_0:[90,104,106,119],am6_dev_main2mcu_lvl_intrtr0:[89,90,95,101,104,105,106,110,116,119],am6_dev_main2mcu_pls_intrtr0:[89,90,95,101,104,105,106,110,116,119],am6_dev_mcasp0:[89,90,95,104,105,106,110,119],am6_dev_mcasp1:[89,90,95,104,105,106,110,119],am6_dev_mcasp2:[89,90,95,104,105,106,110,119],am6_dev_mcspi0:[89,90,95,104,105,106,110,119],am6_dev_mcspi1:[89,90,95,104,105,106,110,119],am6_dev_mcspi2:[89,90,95,104,105,106,110,119],am6_dev_mcspi3:[89,90,95,104,105,106,110,119],am6_dev_mcspi4:[89,90,104,105,106,119],am6_dev_mcu_adc0:[89,90,104,105,106,119],am6_dev_mcu_adc1:[89,90,104,105,106,119],am6_dev_mcu_armss0:[89,90,104,106,119],am6_dev_mcu_armss0_cpu0:[89,90,95,104,105,106,110,119],am6_dev_mcu_armss0_cpu1:[89,90,95,104,105,106,110,119],am6_dev_mcu_cbass0:[89,90,104,105,106,119],am6_dev_mcu_cbass_debug0:[89,90,104,105,106,119],am6_dev_mcu_cbass_fw0:[89,90,104,105,106,119],am6_dev_mcu_cpsw0:[89,90,95,104,105,106,110,119],am6_dev_mcu_cpt2_aggr0:[89,90,104,105,106,119],am6_dev_mcu_ctrl_mmr0:[89,90,104,105,106,119],am6_dev_mcu_dcc0:[89,90,104,105,106,119],am6_dev_mcu_dcc1:[89,90,104,105,106,119],am6_dev_mcu_dcc2:[89,90,104,105,106,119],am6_dev_mcu_debugss0:[89,90,104,105,106,119],am6_dev_mcu_ecc_aggr0:[89,90,104,105,106,119],am6_dev_mcu_ecc_aggr1:[89,90,104,105,106,119],am6_dev_mcu_efuse0:[89,90,104,105,106,119],am6_dev_mcu_esm0:[89,90,104,105,106,119],am6_dev_mcu_fss0_fsas_0:[90,104,106,119],am6_dev_mcu_fss0_hyperbus0:[89,90,104,105,106,119],am6_dev_mcu_fss0_ospi_0:[89,90,104,105,106,119],am6_dev_mcu_fss0_ospi_1:[89,90,104,105,106,119],am6_dev_mcu_i2c0:[89,90,104,105,106,119],am6_dev_mcu_mcan0:[89,90,104,105,106,119],am6_dev_mcu_mcan1:[89,90,104,105,106,119],am6_dev_mcu_mcspi0:[89,90,104,105,106,119],am6_dev_mcu_mcspi1:[89,90,104,105,106,119],am6_dev_mcu_mcspi2:[89,90,104,105,106,119],am6_dev_mcu_msram0:[89,90,104,105,106,119],am6_dev_mcu_navss0:[89,90,99,104,105,106,114,119],am6_dev_mcu_navss0_intr_aggr_0:[90,95,101,104,106,110,116,119],am6_dev_mcu_navss0_intr_router_0:[90,95,101,104,106,110,116,119],am6_dev_mcu_navss0_mcrc0:[90,95,104,106,110,119],am6_dev_mcu_navss0_proxy0:[90,98,101,104,106,113,116,119],am6_dev_mcu_navss0_ringacc0:[90,95,100,101,104,106,110,115,116,119],am6_dev_mcu_navss0_udmap0:[90,91,95,101,104,106,107,110,116,119],am6_dev_mcu_pbist0:[89,90,104,105,106,119],am6_dev_mcu_pdma0:[89,90,104,105,106,119],am6_dev_mcu_pdma1:[89,90,104,105,106,119],am6_dev_mcu_pll_mmr0:[89,90,104,105,106,119],am6_dev_mcu_psram0:[89,90,104,105,106,119],am6_dev_mcu_rom0:[89,90,104,105,106,119],am6_dev_mcu_rti0:[89,90,104,105,106,119],am6_dev_mcu_rti1:[89,90,104,105,106,119],am6_dev_mcu_sec_mmr0:[89,90,104,105,106,119],am6_dev_mcu_timer0:[89,90,104,105,106,119],am6_dev_mcu_timer1:[89,90,104,105,106,119],am6_dev_mcu_timer2:[89,90,104,105,106,119],am6_dev_mcu_timer3:[89,90,104,105,106,119],am6_dev_mcu_uart0:[89,90,104,105,106,119],am6_dev_mmcsd0:[89,90,95,104,105,106,110,119],am6_dev_mmcsd1:[89,90,95,104,105,106,110,119],am6_dev_mx_efuse_main_chain_main_0:[89,90,104,106,119],am6_dev_mx_efuse_mcu_chain_mcu_0:[89,90,104,106,119],am6_dev_mx_wakeup_reset_sync_wkup_0:[90,104,106,119],am6_dev_navss0:[89,90,95,99,104,105,106,110,114,119],am6_dev_navss0_cpts0:[90,95,104,106,110,119],am6_dev_navss0_intr_router_0:[90,95,101,104,106,110,116,119],am6_dev_navss0_mailbox0_cluster0:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster10:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster11:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster1:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster2:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster3:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster4:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster5:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster6:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster7:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster8:[90,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster9:[90,95,104,106,110,119],am6_dev_navss0_mcrc0:[90,95,104,106,110,119],am6_dev_navss0_modss_inta0:[90,95,101,104,106,110,116,119],am6_dev_navss0_modss_inta1:[90,95,101,104,106,110,116,119],am6_dev_navss0_proxy0:[90,98,101,104,106,113,116,119],am6_dev_navss0_pvu0:[90,95,104,106,110,119],am6_dev_navss0_pvu1:[90,95,104,106,110,119],am6_dev_navss0_ringacc0:[90,95,100,101,104,106,110,115,116,119],am6_dev_navss0_timer_mgr0:[90,104,106,119],am6_dev_navss0_timer_mgr1:[90,104,106,119],am6_dev_navss0_udmap0:[90,91,95,101,104,106,107,110,116,119],am6_dev_navss0_udmass_inta0:[90,95,101,104,106,110,116,119],am6_dev_oldi_tx_core_main_0:[89,90,104,105,106,119],am6_dev_pbist0:[89,90,104,105,106,119],am6_dev_pbist1:[89,90,104,105,106,119],am6_dev_pcie0:[89,90,95,104,105,106,110,119],am6_dev_pcie1:[89,90,95,104,105,106,110,119],am6_dev_pdma0:[89,90,104,105,106,119],am6_dev_pdma1:[89,90,95,104,105,106,110,119],am6_dev_pdma_debug0:[89,90,104,105,106,119],am6_dev_pll_mmr0:[89,90,104,105,106,119],am6_dev_pllctrl0:[89,90,104,105,106,119],am6_dev_pru_icssg0:[89,90,95,104,105,106,110,119],am6_dev_pru_icssg1:[89,90,95,104,105,106,110,119],am6_dev_pru_icssg2:[89,90,95,104,105,106,110,119],am6_dev_psc0:[89,90,104,105,106,119],am6_dev_psramecc0:[89,90,104,105,106,119],am6_dev_rti0:[89,90,104,105,106,119],am6_dev_rti1:[89,90,104,105,106,119],am6_dev_rti2:[89,90,104,105,106,119],am6_dev_rti3:[89,90,104,105,106,119],am6_dev_sa2_ul0:[89,90,95,104,105,106,110,119,202],am6_dev_serdes0:[89,90,104,105,106,119],am6_dev_serdes1:[89,90,104,105,106,119],am6_dev_stm0:[89,90,104,105,106,119],am6_dev_timer0:[89,90,95,104,105,106,110,119],am6_dev_timer10:[89,90,95,104,105,106,110,119],am6_dev_timer11:[89,90,95,104,105,106,110,119],am6_dev_timer1:[89,90,95,104,105,106,110,119],am6_dev_timer2:[89,90,95,104,105,106,110,119],am6_dev_timer3:[89,90,95,104,105,106,110,119],am6_dev_timer4:[89,90,95,104,105,106,110,119],am6_dev_timer5:[89,90,95,104,105,106,110,119],am6_dev_timer6:[89,90,95,104,105,106,110,119],am6_dev_timer7:[89,90,95,104,105,106,110,119],am6_dev_timer8:[89,90,95,104,105,106,110,119],am6_dev_timer9:[89,90,95,104,105,106,110,119],am6_dev_timesync_intrtr0:[89,90,95,101,104,105,106,110,116,119],am6_dev_uart0:[89,90,95,104,105,106,110,119],am6_dev_uart1:[89,90,95,104,105,106,110,119],am6_dev_uart2:[89,90,95,104,105,106,110,119],am6_dev_usb3ss0:[89,90,95,104,105,106,110,119],am6_dev_usb3ss1:[89,90,95,104,105,106,110,119],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[90,104,106,119],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[90,104,106,119],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[90,104,106,119],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[90,104,106,119],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[90,104,106,119],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[90,104,106,119],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[90,104,106,119],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[90,104,106,119],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[90,104,106,119],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[90,104,106,119],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[90,104,106,119],am6_dev_wkup_cbass0:[89,90,104,105,106,119],am6_dev_wkup_cbass_fw0:[89,90,104,105,106,119],am6_dev_wkup_ctrl_mmr0:[89,90,104,105,106,119],am6_dev_wkup_dmsc0:[89,90,104,106,119],am6_dev_wkup_dmsc0_cortex_m3_0:[90,95,104,106,110,119],am6_dev_wkup_ecc_aggr0:[89,90,104,105,106,119],am6_dev_wkup_esm0:[89,90,95,104,105,106,110,119],am6_dev_wkup_gpio0:[89,90,95,104,105,106,110,119],am6_dev_wkup_gpiomux_intrtr0:[89,90,95,101,104,105,106,110,116,119],am6_dev_wkup_i2c0:[89,90,104,105,106,119],am6_dev_wkup_pllctrl0:[89,90,104,105,106,119],am6_dev_wkup_psc0:[89,90,104,105,106,119],am6_dev_wkup_uart0:[89,90,104,105,106,119],am6_dev_wkup_vtm0:[89,90,104,105,106,119],am6x:[2,201],among:[5,205],amount:[22,31],ani:[0,2,5,6,9,11,12,13,14,15,18,22,25,26,27,28,31,40,54,68,82,172,192,193,194,196,202,204,205],anoth:[2,5,6,13,14,15,17,23,27,31,41,55,69,83,91,99,107,114,123,130,137,144,152,159,173,180,187,192,196,197],anti:22,anyon:7,api:[0,1,2,4,9,10,11,12,13,21,22,25,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,197,198,199,200,201,202,203,205,206],appdata:204,append:[5,18,22,27,198,203],appic:14,appli:[5,13,14,16,21,22,192,197,203,204],applic:[0,3,5,7,9,11,12,13,14,17,20,21,24,25,26,27,34,38,48,52,62,66,76,80,91,96,107,111,123,127,137,141,152,156,166,168,170,180,184,192,193,194,196,198,201,204,205],approach:[0,198],appropri:[5,6,14,25,203],aqcmpintr_level:[95,110],arbitrari:31,arch32:14,architectur:[9,24,27,193],area:[28,92,196],argument:[8,27,197,204,205],arm0:[38,52,66,80,170],arm:[0,31,96,111,127,141,156,184],arrai:[13,15,16,18,22,24,25,27,34,37,42,48,51,56,62,65,70,76,79,84,91,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,196,200,201,204],ascend:27,asel:12,asn1:[22,200,201,204],asn:22,assert:[6,14,21],assign:[10,12,13,17,24,31,34,37,42,48,51,56,62,65,70,76,79,84,91,94,95,98,100,107,109,110,113,115,120,123,126,129,131,137,140,143,145,152,155,158,160,166,168,169,174,180,183,186,188,196],associ:[17,21,24,26,32,46,60,74,89,105,121,135,150,164,178],assum:[10,12,13,27,194,204,205],assur:27,asymmetr:[20,198],atcm:14,atcm_en:14,attack:14,attempt:[5,6,12,14,21,22,27,31,192,193],attribut:[22,27,194,197],atyp:[27,31],audio:[127,141,156,184],auth_in_plac:22,auth_resource_own:28,auth_typ:22,authent:[0,2,7,22,25,26,28,31,198,199,202,206],authenticate_and_start_imag:14,authinplac:22,author:[22,25,204],automat:[3,5,21,25,197],avabl:202,avail:[0,2,3,5,13,14,15,16,17,19,20,21,23,25,26,27,28,31,194,196,200,205],availabler:202,avial:[14,15,16,17,19,20,23],avoid:[14,204,205],back:[2,3,10,11,12,16,24,25,36,50,64,78,94,109,125,139,154,168,182,197,202],backup:200,backward:[5,8,26,27,149,195],bad:31,bad_devic:31,base:[0,3,5,6,9,11,12,13,14,17,21,22,24,25,26,31,34,38,41,42,48,52,55,56,62,66,69,70,76,80,83,84,91,96,98,99,100,107,111,113,114,115,123,127,129,130,131,137,141,143,144,145,152,156,158,159,160,166,170,173,174,180,184,186,187,188,194,196,197,200,202,204],baseport:[8,24],basi:27,basic:[0,14,22],basicconstraint:[22,200,201,204],bc_lvl:[95,110],bcdma:[0,2,13],bcdma_cfg:[41,55,173],bcdma_chan_data_complet:[37,51,65,79,169],bcdma_chan_error:[37,51,65,79,169],bcdma_chan_ring_complet:[37,51,65,79,169],bcdma_rx:[41,55,69,83,159,173,187],bcdma_rx_chan_data_complet:[37,51,65,79,155,169,183],bcdma_rx_chan_error:[37,51,65,79,155,169,183],bcdma_rx_chan_ring_complet:[37,51,65,79,155,169,183],bcdma_tx:[41,55,69,83,159,173,187],bcdma_tx_chan_data_complet:[37,51,65,79,155,169,183],bcdma_tx_chan_error:[37,51,65,79,155,169,183],bcdma_tx_chan_ring_complet:[37,51,65,79,155,169,183],bcfg:22,bcfg_hash:22,becaus:[12,21,27,193],becom:[195,196,201],been:[2,5,16,21,27,31,49,167,196,205],beenabl:202,befor:[2,5,7,11,14,18,21,22,24,27,28,31,197,198,200,201,203,204],begin:[3,7,22,25],behav:[0,149],behavior:[3,6,8,27],behaviour:197,behind:[27,202],being:[2,5,6,9,13,14,22,24,26,28,34,43,48,57,62,71,76,85,91,101,107,116,123,132,137,146,152,161,166,175,180,189,193,194,197,201,204],belong:[5,22,31],below:[0,2,5,6,14,15,17,19,21,22,23,24,25,26,27,28,31,35,63,77,93,108,124,138,153,168,181,192,194,196,197,198,203,204,205],ber:22,best:5,better:[5,14],between:[2,6,9,12,14,21,27],beyond:[2,13,27],big:22,bin:22,binari:[0,14,18,22,25,27,192,194,197,198,199,200,201,206],binary_fil:27,bit:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,21,22,24,25,26,27,28,31,43,57,71,85,92,101,116,132,146,161,175,189,193,194,195,196,197,200,201,204],bit_count:201,bitfield:[6,9,10,11,12,13,25,27,193,195],blob:[2,7,22,24,25,27,198],block:[0,2,5,6,13,22,27,34,48,62,76,166,200,204],block_copy_chan:[34,42,48,56,62,70,76,84,166,174],block_everyon:[35,63,77,93,108,124,138,153,181],bmek:[18,200],bmpk:[18,200,201,204],bmpkh:[18,200],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,30,31,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,78,79,80,81,82,83,84,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,170,171,172,173,174,176,177,178,179,180,181,182,183,184,185,186,187,188,190,191,192,193,194,195,196,197,199,200,201,202,203,206],boardcfg:[0,19,22,25,26,27,28,31,35,63,77,93,108,124,138,153,181,198],boardcfg_abi_maj:24,boardcfg_abi_min:24,boardcfg_abi_rev:[24,28],boardcfg_cfg:24,boardcfg_control_magic_num:24,boardcfg_dbg_cfg:31,boardcfg_dbg_cfg_magic_num:24,boardcfg_desc_t:25,boardcfg_devgrp:24,boardcfg_dkek_cfg_magic_num:24,boardcfg_host_hierarchy_magic_num:24,boardcfg_max_main_host_count:24,boardcfg_max_mcu_host_count:24,boardcfg_msmc:3,boardcfg_msmc_magic_num:24,boardcfg_otp_cfg_magic_num:24,boardcfg_pm_devgrp:26,boardcfg_pm_siz:26,boardcfg_pmp_high:26,boardcfg_pmp_low:26,boardcfg_proc_acl_magic_num:24,boardcfg_rm_devgrp:27,boardcfg_rm_host_cfg:24,boardcfg_rm_host_cfg_magic_num:24,boardcfg_rm_resasg:24,boardcfg_rm_resasg_magic_num:24,boardcfg_rm_siz:27,boardcfg_rmp_high:27,boardcfg_rmp_low:27,boardcfg_sec:28,boardcfg_secproxy_magic_num:24,boardcfg_security_devgrp:28,boardcfg_security_s:28,boardcfg_securityp_high:28,boardcfg_securityp_low:28,boardcfg_siz:24,boardcfg_subhdr:24,boardcfghash:[22,198],boardcfgp_high:24,boardcfgp_low:24,boardconfig:[31,193,200,201],bodi:198,boot:[0,3,4,7,20,24,26,27,28,31,35,36,38,45,50,52,59,63,64,66,73,77,78,80,88,93,94,96,104,108,109,111,119,124,125,127,134,138,139,141,148,153,154,156,163,168,170,177,181,182,184,191,192,193,196,199,200,202,204,205,206],boot_cor:25,boot_seq:22,bootabl:22,bootcor:22,bootcoreopts_clr:22,bootcoreopts_set:22,bootload:[0,3,22,25,38,52,66,80,96,111,127,141,156,170,184,193],bootpin:[38,52,66,80,96,111,127,141,156,170,184],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,22,24,25,26,27,28,197,198,200,204,205],boundari:27,bp_init_complet:31,brdcfg:[200,201],brddat:204,bring:[8,193,203],broadcast:27,btcm:14,btcm_en:14,buffer:[13,22,24],build:[25,31,86,102,117],built:[26,31],burnt:194,burst:[13,31],bus:[12,13,14,27],bus_intr_64:[103,118],bus_intr_65:[103,118],bus_intr_66:[103,118],bus_intr_67:[103,118],bus_spi_64:[103,118],bus_spi_65:[103,118],bus_spi_66:[103,118],bus_spi_67:[103,118],bus_spi_68:[103,118],bus_spi_69:[103,118],bus_spi_70:[103,118],bus_spi_71:[103,118],bus_spi_72:[103,118],bus_spi_73:[103,118],bus_spi_74:[103,118],bus_spi_75:[103,118],bus_spi_76:[103,118],bus_spi_77:[103,118],bus_spi_78:[103,118],bus_spi_79:[103,118],c47d9ca8d1aae57b8e8784a12f636b2b:204,c66:[14,141],c66_event_in_sync:140,c66_event_in_sync_4:147,c66_event_in_sync_5:147,c66_event_in_sync_6:147,c66_event_in_sync_7:147,c66ss0_core0:[142,147],c66ss1_core0:[142,147],c6x_0:139,c6x_0_0:[139,147],c6x_0_1:[139,147],c6x_1:139,c6x_1_0:[139,147],c6x_1_1:[139,147],c71ss0:142,c7x256v0_c7xv_core_0:[39,171],c7x256v0_clec:[44,176],c7x256v1_c7xv_core_0:171,c7x256v1_clec:176,c7x:[38,139,141,156,170,184],c7x_0:[36,139,147,154,168,182],c7x_0_0:[36,44,154,162,168,176,182,190],c7x_0_1:[154,162,182,190],c7x_1:[139,147,154,168,182],c7x_1_0:[154,162,168,176,182,190],c7x_1_1:[154,162,182,190],c7x_2:182,c7x_2_0:[182,190],c7x_2_1:[182,190],c7x_3:182,c7x_3_0:[182,190],c7x_3_1:[182,190],c89491b8edad0fb3:204,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:204,cach:[3,24,35,63,77,93,108,124,138,153,181],cal0_rx:[99,114],calc_val:2,calcul:[12,20,198,203],call:[5,7,8,9,14,25,26,192,193,194,195,198,205],caller:22,can:[0,2,5,6,7,8,9,11,12,13,14,17,18,19,21,22,23,24,25,26,27,28,31,32,33,35,38,46,47,52,60,61,63,66,74,75,77,80,89,90,91,93,96,105,106,107,108,111,121,122,123,124,127,135,136,137,138,141,150,151,152,153,156,164,165,168,170,178,179,180,181,184,192,193,194,195,196,200,201,202,204,205],can_io:7,cannot:[12,13,14,21,27,28,34,37,41,42,48,51,55,56,62,65,69,70,76,79,83,84,91,94,95,98,99,100,107,109,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,197,202,204],canon:22,capabl:[0,3,5,9,11,26,27,28,193],captur:[25,26,27],card:204,care:[6,26,193,198],carefulli:6,carri:[194,196],carveout:7,cast:204,categori:[196,197],caus:[3,27,200],cba:0,cba_permission_0:[35,63,77,93,108,124,138,153,181],cba_permission_1:[35,63,77,93,108,124,138,153,181],cba_permission_2:[35,63,77,93,108,124,138,153,181],cba_permission_x:[35,63,77,93,108,124,138,153,181],cbc:[22,192,198,203],ccboard0:204,cccccccccccccccccccccccccccccccc:204,ccdc_intr_pend:140,ccs1010:204,ccs:204,ccs_base:204,ccs_version:204,center:3,cer:22,ceritif:201,cert_addr_hi:19,cert_addr_lo:19,certain:[2,3,5,6,8,23,25,200],certif:[4,14,18,19,20,21,25,28,31,200,203],certifc:200,certifi:194,certificate_address_hi:14,certificate_address_lo:14,certtyp:25,cfg:[12,13,14,18,27,28],chain:192,challeng:0,chanc:[200,201],chang:[5,9,13,31,198,201,203],channel:[2,9,10,11,12,17,24,27,31,95,110,126,140,155,168,183,197],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,23,25,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71,72,73,74,75,76,77,78,79,80,81,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,196,197,206],charact:204,character:26,characterist:194,chart:5,check:[5,12,13,14,21,22,24,27,28,168,192,193,194,197,200,204],checkout:[17,35,63,77,93,108,124,138,153,181],chip:198,choic:[0,24],choos:[2,5,27,32,46,60,74,89,105,121,135,150,164,178,193,198,200,202,203,204],chose:2,chosen:[2,6,8,22,198,203],claim:[6,14,197,202],clarifi:14,cleanup:14,clear:[6,9,11,13,14,21,22,26,31,205],clk32:5,clk:[5,31],clk_gate:14,clk_id:5,clk_stop:14,clkout:[38,52,66,80,96,111,127,141,156,170,184],clock:[0,4,14,31,38,52,66,80,96,111,120,127,141,156,170,184],clock_dis:31,clock_en:31,clock_set_par:31,clock_set_r:31,clockstatu:5,close:[5,21,200,204],closest:5,clstr_cfg:14,club:[22,201],cluster:[14,39,53,67,81,97,112,128,142,157,171,185,204],cmac:194,cnt:[12,200,201],code:[2,5,14,26,27,31,201,204,205],coher:[14,24,27],cold:196,collect:0,column:168,com:[22,27,200,201,204],combin:[0,3,9,12,18,21,22,26,27,29,35,63,77,93,108,124,138,153,181,198,200,204,206],come:[31,168,198],command:[4,5,14,20,25,204],comment:201,common:[13,16,17,20,25,27,31,91,107,123,137,152,180,204],commun:[0,3,21,26,36,44,50,58,64,72,87,103,118,125,133,139,147,154,162,168,176,182,190,193,204],comp:25,comp_opt:25,comp_siz:25,comp_typ:25,compact:[24,31],compait:149,compar:[22,192,193,196,198,204],comparison:[13,14,31],compat:[0,8,22,24,26,27,195],compatibl:2,compil:201,complet:[2,6,7,9,12,13,14,21,24,26,27,28,31,38,52,66,80,96,111,127,141,156,170,184,193,194,203,205],complex:[0,203],complianc:6,complic:14,compon:[0,3,25],component1:25,component2:25,component3:25,component4:25,component5:25,compos:204,comprehend:31,comptyp:25,compulsorili:205,comput:[36,50,64,78,94,109,125,139,154,182,194,200],compute_cluster0_c71ss0_0:157,compute_cluster0_c71ss0_core0:185,compute_cluster0_c71ss1_0:157,compute_cluster0_c71ss1_core0:185,compute_cluster0_c71ss2_core0:185,compute_cluster0_c71ss3_core0:185,compute_cluster0_clec:[147,162,190],compute_cluster0_gic500ss:[133,147,162,190],compute_cluster0_msmc_1mb:133,compute_cluster0_msmc_en:133,compute_cluster_j7ae_main_0_dmsc_wrap_0:157,compute_cluster_j7ahp_main_0_dmsc_wrap_0:185,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:142,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:128,compute_cluster_msmc0:[97,112,204],concaten:[201,204],concept:[0,14,193,197],concern:193,condit:[0,14],confidenti:192,config:[3,11,14,17,19,22,25,31,193,200,201,204],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[86,102,117],configflags_clr:22,configflags_set:22,configur:[0,1,2,3,4,8,9,15,16,18,19,20,21,23,30,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,78,79,80,81,82,83,84,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,170,171,172,173,174,176,177,178,179,180,181,182,183,184,185,186,187,188,190,191,193,194,195,199,201,202,203,206],configutaion:25,confirm:[5,14,202],confirugr:[86,102,117],conform:[27,197],confus:[39,53,67,81,97,112,128,142,157,171,185,193],conjunct:[6,14],connect:[5,7,9,26,38,52,66,80,95,96,111,127,141,156,170,184,204],consecut:14,consid:[2,3,10,12,13,14,26,27],consider:31,consist:[3,5,6,8,14,24,26,27,28],consol:[27,31],constant:13,constraint:[7,14,27],consum:27,contact:196,contain:[0,2,3,5,6,8,14,15,18,20,21,22,24,25,26,27,28,40,54,68,82,172,192,194,195,196,204],content:[0,3,17,22,27,31,200,204],context:[2,6,7,15,36,50,64,78,94,109,125,139,154,168,182,194,196],context_loss_count:6,contigu:[13,27,200],continu:[14,27,192,205],control0:22,control1:22,control:[0,4,9,10,13,17,21,22,24,27,28,32,36,45,46,50,59,60,64,73,74,78,88,89,94,104,105,109,119,121,125,134,135,139,148,150,154,163,164,168,177,178,182,191,193,194,197,202,205,206],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[193,204],convent:[31,204],convert:[12,200],copi:[5,13,22,27,34,48,62,76,166,192,201],copy_as_host:22,core:[0,2,3,7,14,22,23,25,28,31,168,194,195,196,197,203,204,205],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[22,204],coredbgsecen:[22,204],corepac:14,coresecdbgen:204,correct:[13,14,168,192,200],correctli:[2,28,205],correl:194,correspond:[2,5,9,10,12,13,14,22,25,32,35,46,60,63,74,77,89,93,105,108,121,124,135,138,150,153,164,178,181,193,195,197,198,200,204,205],corrupt:[24,200,201],cortex:[36,50,64,78,94,109,125,139,154,168,182],could:[8,14,24,27,193,196,201],count:[11,12,13,18,26,31,196,200,201],count_leading_zero:201,counter:[6,12,194,198],cover:[10,11,12,202],cpsw2_rx:[41,55,69,83,173],cpsw2_tx:[41,55,69,83,173],cpsw:[96,111,127,141,156,184],cpsw_rx_chan:[34,42,48,56,62,70,76,84,166,174],cpsw_tx_chan:[34,42,48,56,62,70,76,84,166,174],cpts0_comp:[95,110,126,140,155,183],cpts0_genf0:[95,110,126,140,155,183],cpts0_genf1:[95,110,126,140,155,183],cpts0_genf2:[95,110,126,140,155,183],cpts0_genf3:[95,110,126,140,155,183],cpts0_genf4:[95,110,126,140,155,183],cpts0_genf5:[95,110,126,140,155,183],cpts0_hw1_push:[95,110,126,140,155,183],cpts0_hw2_push:[95,110,126,140,155,183],cpts0_hw3_push:[95,110,126,140,155,183],cpts0_hw4_push:[95,110,126,140,155,183],cpts0_hw5_push:[95,110,126,140,155,183],cpts0_hw6_push:[95,110,126,140,155,183],cpts0_hw7_push:[95,110,126,140,155,183],cpts0_hw8_push:[95,110,126,140,155,183],cpts0_sync:[95,110,126,140,155,183],cpts_comp:[37,65,79,95,110,126,140,155,183],cpts_genf0:[37,51,65,79,95,110,126,140,155,169,183],cpts_genf1:[37,51,65,79,95,110,126,140,155,169,183],cpts_genf2:79,cpts_genf3:79,cpts_genf4:79,cpts_genf5:79,cpts_hw1_push:[37,51,65,79,126,140,169,183],cpts_hw2_push:[37,51,65,79,126,140,169,183],cpts_hw3_push:[37,51,65,79,95,110,126,140,155,169,183],cpts_hw4_push:[37,51,65,79,95,110,126,140,155,169,183],cpts_hw5_push:[37,51,65,79,126,140,169,183],cpts_hw6_push:[37,51,65,79,126,140,169,183],cpts_hw7_push:[37,51,65,79,126,140,169,183],cpts_hw8_push:[37,51,65,79,126,140,169,183],cpts_sync:[37,51,65,79,95,110,126,140,155,169,183],cpu0_intr:[37,51,169],cpu1:14,cpu:[0,14,194],creat:[3,5,6,8,14,24,26,27,28,194,198,200],credenti:[12,28],credit:[11,13,24,31],criteria:27,critic:[0,2,3,14,104,119,134,148,163,191,192,193],crypto:[0,2,202],cryptograph:202,cryptographi:192,crystal:[38,52,66,80,96,111,127,141,156,170,184],cs_dap:204,cs_dap_0:204,csi_err_irq:[140,155,183],csi_interrupt:[140,155,183],csi_irq:[140,155,183],csi_level:[140,155,183],csi_rx0_rx:173,csi_rx0_tx:173,csi_rx1_rx:173,csi_rx1_tx:173,csi_rx:[41,55,69],csi_tx0_rx:173,csi_tx0_tx:173,csi_tx:69,csl_efail:5,ctm_level:[95,110],ctrl:26,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[26,27],current:[3,5,6,14,16,17,19,22,24,26,27,28,31,43,57,71,85,101,116,132,146,161,175,189,192,197,200,201,204],current_st:[5,6],custmpk:204,custom:[0,5,18,21,22,24,27,192,196,200,204],cycl:7,dalla:201,dat:204,data0_v:12,data1_v:12,data:[0,2,10,12,14,18,22,49,167,192,193,194,196,197,200,201,202,204,206],databas:194,datatrack:192,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:204,ddr:[7,38,52,66,80,96,111,127,141,156,170,184],ddrss_control:[126,140,155,183],ddrss_hs_phy_global_error:[126,140,155,183],ddrss_pll_freq_change_req:[126,140,155,183],ddrss_v2a_other_err_lvl:[126,140,155,183],ddrss_v2h_other_err_lvl:[95,110],deal:[193,196],deassert:14,debug:[0,3,4,7,14,18,21,35,63,77,93,108,124,138,153,181,193,199,206],debug_cert_addr:20,debug_cfg:24,debug_core_sel:22,debug_dis:22,debug_flag:7,debug_ful:[22,204],debug_preserv:22,debug_priv_level:[22,204],debug_publ:[22,204],debug_public_us:[22,204],debug_respons:18,debug_secure_us:[22,204],debug_unlock_cert:204,debugctrl:22,debugg:[21,204],debugss:21,debugtyp:204,debuguid:[22,204],decid:7,decis:[22,200,204],decod:[19,22,31,200],decoupl:12,decrypt:[2,7,18,22,25,194,196,198,199,202,203,206],dedic:[0,24,202],deep:3,def:25,defer:[28,31],defin:[0,2,7,8,9,10,11,12,13,17,22,24,25,26,27,28,31,32,33,46,47,60,61,74,75,86,89,90,94,102,105,106,109,117,121,122,135,136,149,150,151,164,165,178,179,192,193,194,195,197,198],definit:[2,8,24,27,192,204],deiniti:8,delai:[14,21],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[91,107,123,137,152,180],delegated_host:13,deliveri:196,demand:24,demonstr:22,denot:195,dep:31,depend:[6,8,9,14,21,22,25,26,27,28,31,193,196,204],deprec:[197,198],depth:[13,193],der:[22,200,204],deriv:[0,4,24,26,35,63,77,93,108,124,138,153,181,199,202,206],desc:25,describ:[0,2,3,5,6,7,8,9,12,13,14,20,21,22,24,25,27,28,31,32,34,37,41,42,46,48,51,55,56,60,62,65,69,70,74,76,79,83,84,89,91,95,98,99,100,105,107,110,113,114,115,121,123,126,129,130,131,135,137,140,143,144,145,150,152,155,158,159,160,164,166,169,173,174,178,180,183,186,187,188,192,194,196,197,198,200,202,203,204,205],descript:[2,3,4,5,6,7,8,21,22,24,25,26,27,28,32,46,60,74,89,105,120,121,135,150,164,178,192,193,194,195,196,197,200,201,202,204,205],descriptor:[13,25,31],desear:7,design:[3,5,28,31,205],desir:[2,5,6,9,14,28,193,194,197,198,205],desrib:0,dest_addr:25,destaddr:22,destin:[2,3,9,11,13,22,25,31,192],detail:[2,14,22,25,31,35,63,77,93,108,124,138,153,181,192,193,196,200,201,202],detect:[27,34,37,42,48,51,56,62,65,70,76,79,84,91,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,193],determin:[5,6,11,22,38,52,66,80,96,111,127,141,156,170,184,203,204],determinist:194,dev:[27,31],dev_a53_rs_bw_limiter0_clk_clk:[32,46,60,164],dev_a53_ws_bw_limiter1_clk_clk:[32,46,60,164],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:[32,46,60,164],dev_a53ss0_core_0_a53_core0_arm_clk_clk:[32,46,60,74,164],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[32,46,60,74,164],dev_a53ss0_core_2_a53_core2_arm_clk_clk:[32,46,60,164],dev_a53ss0_core_3_a53_core3_arm_clk_clk:[32,46,60,164],dev_a53ss0_corepac_arm_clk_clk:[32,46,60,74,164],dev_a53ss0_pll_ctrl_clk:[32,46,60,74,164],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:150,dev_a72ss0_arm0_clk_clk:178,dev_a72ss0_arm0_divh_clk8_obsclk_out_clk:178,dev_a72ss0_arm0_msmc_clk_clk:178,dev_a72ss0_arm0_pll_ctrl_clk_clk:178,dev_a72ss0_arm_clk_clk:[135,150],dev_a72ss0_core0_0_arm_clk_clk:121,dev_a72ss0_core0_1_arm_clk_clk:121,dev_a72ss0_core0_arm0_clk_clk:178,dev_a72ss0_core0_arm_clk_clk:[121,135,150],dev_a72ss0_core0_msmc_clk:121,dev_a72ss0_core0_pll_ctrl_clk:121,dev_a72ss0_core1_arm0_clk_clk:178,dev_a72ss0_core1_arm_clk_clk:[135,150],dev_a72ss0_core2_arm0_clk_clk:178,dev_a72ss0_core3_arm0_clk_clk:178,dev_a72ss0_msmc_clk:[135,150],dev_a72ss0_pll_ctrl_clk:[135,150],dev_a72ss1_arm1_clk_clk:178,dev_a72ss1_arm1_divh_clk8_obsclk_out_clk:178,dev_a72ss1_arm1_pll_ctrl_clk_clk:178,dev_a72ss1_core0_arm1_clk_clk:178,dev_a72ss1_core1_arm1_clk_clk:178,dev_a72ss1_core2_arm1_clk_clk:178,dev_a72ss1_core3_arm1_clk_clk:178,dev_aasrc0_rx0_sync:135,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx1_sync:135,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx2_sync:135,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx3_sync:135,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_sys_clk:135,dev_aasrc0_tx0_sync:135,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx1_sync:135,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx2_sync:135,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx3_sync:135,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_vbusp_clk:135,dev_adc0_adc_clk:74,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:74,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:74,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:74,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:74,dev_adc0_sys_clk:74,dev_adc0_vbus_clk:74,dev_aggr_atb0_dbg_clk:[150,178],dev_ascpcie_buffer0_clkin0:135,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:135,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:135,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:135,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:135,dev_ascpcie_buffer0_clkin1:135,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:135,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:135,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:135,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:135,dev_ascpcie_buffer0_clkout0_n:135,dev_ascpcie_buffer0_clkout0_p:135,dev_ascpcie_buffer0_clkout1_n:135,dev_ascpcie_buffer0_clkout1_p:135,dev_ascpcie_buffer1_clkin0:135,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:135,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:135,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:135,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:135,dev_ascpcie_buffer1_clkin1:135,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:135,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:135,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:135,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:135,dev_ascpcie_buffer1_clkout0_n:135,dev_ascpcie_buffer1_clkout0_p:135,dev_ascpcie_buffer1_clkout1_n:135,dev_ascpcie_buffer1_clkout1_p:135,dev_atl0_atl_clk:[121,135,150,164,178],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[121,135,150,164,178],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164,178],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[121,150,178],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:164,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:135,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:135,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_atl0_atl_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:121,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[135,150,178],dev_atl0_atl_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:164,dev_atl0_atl_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_atl0_atl_io_port_atclk_out:[121,135,150,164,178],dev_atl0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_atl0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_atl0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_atl0_atl_io_port_aw:[150,164,178],dev_atl0_atl_io_port_aws_1:[150,164,178],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2:[150,164,178],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3:[150,164,178],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_bw:[150,164,178],dev_atl0_atl_io_port_bws_1:[150,164,178],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2:[150,164,178],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3:[150,164,178],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_vbus_clk:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:135,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,46,60,164],dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,46,60,164],dev_board0_audio_ext_refclk0_out:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:135,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,46,60,164],dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,46,60,164],dev_board0_audio_ext_refclk1_out:[32,46,60,121,135,150,164,178],dev_board0_audio_ext_refclk2_in:[46,135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:[135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:[135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:[135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:[135,164],dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:135,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_board0_audio_ext_refclk2_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_board0_audio_ext_refclk2_out:[46,135,164],dev_board0_audio_ext_refclk3_in:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:135,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_out:135,dev_board0_bus_ccdc0_pclk_out:[89,105],dev_board0_bus_cpts_rft_clk_out:[89,105],dev_board0_bus_dss0extpclkin_out:[89,105],dev_board0_bus_dss0pclk_in:[89,105],dev_board0_bus_ext_refclk1_out:[89,105],dev_board0_bus_gpmcclk_out:[89,105],dev_board0_bus_mcasp0aclkr_out:[89,105],dev_board0_bus_mcasp0aclkx_out:[89,105],dev_board0_bus_mcasp0ahclkr_out:[89,105],dev_board0_bus_mcasp0ahclkx_out:[89,105],dev_board0_bus_mcasp1aclkr_out:[89,105],dev_board0_bus_mcasp1aclkx_out:[89,105],dev_board0_bus_mcasp1ahclkr_out:[89,105],dev_board0_bus_mcasp1ahclkx_out:[89,105],dev_board0_bus_mcasp2aclkr_out:[89,105],dev_board0_bus_mcasp2aclkx_out:[89,105],dev_board0_bus_mcasp2ahclkr_out:[89,105],dev_board0_bus_mcasp2ahclkx_out:[89,105],dev_board0_bus_mcu_clkout_in:[89,105],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[89,105],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[89,105],dev_board0_bus_mcu_cpts_rft_clk_out:[89,105],dev_board0_bus_mcu_ext_refclk0_out:[89,105],dev_board0_bus_mcu_hyperbus_clk_in:89,dev_board0_bus_mcu_hyperbus_nclk_in:89,dev_board0_bus_mcu_obsclk_in:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[89,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_board0_bus_mcu_ospi0clk_in:[89,105],dev_board0_bus_mcu_ospi0dqs_out:[89,105],dev_board0_bus_mcu_ospi0lbclko_in:[89,105],dev_board0_bus_mcu_ospi1clk_in:[89,105],dev_board0_bus_mcu_ospi1dqs_out:[89,105],dev_board0_bus_mcu_ospi1lbclko_in:[89,105],dev_board0_bus_mcu_rgmii1_rclk_out:[89,105],dev_board0_bus_mcu_rgmii1_tclk_out:[89,105],dev_board0_bus_mcu_rmii1_refclk_out:[89,105],dev_board0_bus_mcu_scl0_in:89,dev_board0_bus_mcu_spi0clk_out:[89,105],dev_board0_bus_mcu_spi1clk_out:[89,105],dev_board0_bus_mcu_sysclkout_in:[89,105],dev_board0_bus_obsclk_in:[89,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[89,105],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[89,105],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:89,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:89,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:89,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:89,dev_board0_bus_pcie1refclkm_out:89,dev_board0_bus_pcie1refclkp_out:89,dev_board0_bus_prg0_rgmii1_rclk_out:[89,105],dev_board0_bus_prg0_rgmii1_tclk_in:89,dev_board0_bus_prg0_rgmii1_tclk_out:105,dev_board0_bus_prg0_rgmii2_rclk_out:[89,105],dev_board0_bus_prg0_rgmii2_tclk_in:89,dev_board0_bus_prg0_rgmii2_tclk_out:105,dev_board0_bus_prg1_rgmii1_rclk_out:[89,105],dev_board0_bus_prg1_rgmii1_tclk_in:89,dev_board0_bus_prg1_rgmii1_tclk_out:105,dev_board0_bus_prg1_rgmii2_rclk_out:[89,105],dev_board0_bus_prg1_rgmii2_tclk_out:105,dev_board0_bus_prg2_rgmii1_rclk_out:[89,105],dev_board0_bus_prg2_rgmii1_tclk_in:89,dev_board0_bus_prg2_rgmii1_tclk_out:105,dev_board0_bus_prg2_rgmii2_rclk_out:[89,105],dev_board0_bus_prg2_rgmii2_tclk_in:89,dev_board0_bus_prg2_rgmii2_tclk_out:105,dev_board0_bus_refclk0m_in:89,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:89,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:89,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:89,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:89,dev_board0_bus_refclk0p_in:[89,105],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[89,105],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[89,105],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[89,105],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_board0_bus_refclk1m_in:89,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:89,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:89,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:89,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:89,dev_board0_bus_refclk1p_in:[89,105],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[89,105],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[89,105],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[89,105],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_board0_bus_scl0_in:89,dev_board0_bus_scl1_in:89,dev_board0_bus_scl2_in:89,dev_board0_bus_scl3_in:89,dev_board0_bus_spi0clk_out:[89,105],dev_board0_bus_spi1clk_out:[89,105],dev_board0_bus_spi2clk_out:[89,105],dev_board0_bus_spi3clk_out:[89,105],dev_board0_bus_sysclkout_in:[89,105],dev_board0_bus_usb0refclkm_out:89,dev_board0_bus_usb0refclkp_out:89,dev_board0_bus_wkup_scl0_in:89,dev_board0_bus_wkup_tck_out:[89,105],dev_board0_clkout0_in:[32,46,60,74,164],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:74,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:74,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:[32,46,60,164],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:[32,46,60,164],dev_board0_clkout_in:[121,135],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[121,135],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[121,135],dev_board0_cp_gemac_cpts0_rft_clk_out:[32,46,60,74,164],dev_board0_cpts0_rft_clk_out:[74,121,135,150,178],dev_board0_csi0_rxclkn_out:[150,178],dev_board0_csi0_rxclkp_out:[150,178],dev_board0_csi0_txclkn_in:[150,178],dev_board0_csi0_txclkp_in:[150,178],dev_board0_csi1_rxclkn_out:[150,178],dev_board0_csi1_rxclkp_out:[150,178],dev_board0_csi1_txclkn_in:[150,178],dev_board0_csi1_txclkp_in:[150,178],dev_board0_csi2_rxclkn_out:178,dev_board0_csi2_rxclkp_out:178,dev_board0_ddr0_ck0_in:[32,46,60,135,164],dev_board0_ddr0_ck0_n_in:[32,60,135],dev_board0_ddr0_ck0_out:[32,60],dev_board0_dsi0_txclkn_in:[150,178],dev_board0_dsi0_txclkp_in:[150,178],dev_board0_dsi1_txclkn_in:[150,178],dev_board0_dsi1_txclkp_in:[150,178],dev_board0_dsi_txclkn_in:135,dev_board0_dsi_txclkp_in:135,dev_board0_ext_refclk1_out:[32,46,60,74,121,135,150,164,178],dev_board0_fsi_rx0_clk_out:74,dev_board0_fsi_rx1_clk_out:74,dev_board0_fsi_rx2_clk_out:74,dev_board0_fsi_rx3_clk_out:74,dev_board0_fsi_rx4_clk_out:74,dev_board0_fsi_rx5_clk_out:74,dev_board0_fsi_tx0_clk_in:74,dev_board0_fsi_tx1_clk_in:74,dev_board0_gpmc0_clk_in:[32,46,60,74,121,135,164],dev_board0_gpmc0_clk_out:[121,135,150,178],dev_board0_gpmc0_clklb_in:[32,46,60,74,164],dev_board0_gpmc0_clklb_out:[32,46,60,74,164],dev_board0_gpmc0_clkout_in:[121,150,178],dev_board0_gpmc0_fclk_mux_in:[32,46,60,74,121,135,150,164,178],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,60,74],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,60,74],dev_board0_hfosc1_clk_out:[89,105,121,135,150,178],dev_board0_hyp0_rxflclk_in:[150,178],dev_board0_hyp0_rxpmclk_out:[150,178],dev_board0_hyp0_txflclk_out:[150,178],dev_board0_hyp0_txpmclk_in:[150,178],dev_board0_hyp1_rxflclk_in:[150,178],dev_board0_hyp1_rxpmclk_out:[150,178],dev_board0_hyp1_txflclk_out:[150,178],dev_board0_hyp1_txpmclk_in:[150,178],dev_board0_i2c0_scl_in:[32,46,60,74,150,164,178],dev_board0_i2c0_scl_out:[32,46,60,74,121,135,150,164,178],dev_board0_i2c1_scl_in:[32,46,60,74,150,164,178],dev_board0_i2c1_scl_out:[32,46,60,74,121,135,150,164,178],dev_board0_i2c2_scl_in:[32,46,60,74,150,164,178],dev_board0_i2c2_scl_out:[32,46,60,74,121,135,150,164,178],dev_board0_i2c3_scl_in:[32,46,60,74,150,164,178],dev_board0_i2c3_scl_out:[32,46,60,74,121,135,150,164,178],dev_board0_i2c4_scl_in:[150,164,178],dev_board0_i2c4_scl_out:[121,135,150,164,178],dev_board0_i2c5_scl_in:[150,178],dev_board0_i2c5_scl_out:[121,135,150,178],dev_board0_i2c6_scl_in:[150,178],dev_board0_i2c6_scl_out:[121,135,150,178],dev_board0_i3c0_scl_in:[121,135],dev_board0_i3c0_scl_out:[121,135],dev_board0_led_clk_out:[74,121,135,150,178],dev_board0_mcan0_rx_out:[150,178],dev_board0_mcan10_rx_out:[150,178],dev_board0_mcan11_rx_out:[150,178],dev_board0_mcan12_rx_out:[150,178],dev_board0_mcan13_rx_out:[150,178],dev_board0_mcan14_rx_out:[150,178],dev_board0_mcan15_rx_out:[150,178],dev_board0_mcan16_rx_out:[150,178],dev_board0_mcan17_rx_out:[150,178],dev_board0_mcan1_rx_out:[150,178],dev_board0_mcan2_rx_out:[150,178],dev_board0_mcan3_rx_out:[150,178],dev_board0_mcan4_rx_out:[150,178],dev_board0_mcan5_rx_out:[150,178],dev_board0_mcan6_rx_out:[150,178],dev_board0_mcan7_rx_out:[150,178],dev_board0_mcan8_rx_out:[150,178],dev_board0_mcan9_rx_out:[150,178],dev_board0_mcasp0_aclkr_in:[32,46,60,121,135,150,164,178],dev_board0_mcasp0_aclkr_out:[32,46,60,121,135,150,164,178],dev_board0_mcasp0_aclkx_in:[32,46,60,121,135,150,164,178],dev_board0_mcasp0_aclkx_out:[32,46,60,121,135,150,164,178],dev_board0_mcasp0_afsr_in:[32,46,60,164],dev_board0_mcasp0_afsr_out:[46,135,150,164,178],dev_board0_mcasp0_afsx_in:[32,46,60,164],dev_board0_mcasp0_afsx_out:[46,135,150,164,178],dev_board0_mcasp10_aclkr_in:135,dev_board0_mcasp10_aclkr_out:135,dev_board0_mcasp10_aclkx_in:135,dev_board0_mcasp10_aclkx_out:135,dev_board0_mcasp10_afsr_out:135,dev_board0_mcasp10_afsx_out:135,dev_board0_mcasp11_aclkr_in:135,dev_board0_mcasp11_aclkr_out:135,dev_board0_mcasp11_aclkx_in:135,dev_board0_mcasp11_aclkx_out:135,dev_board0_mcasp11_afsr_out:135,dev_board0_mcasp11_afsx_out:135,dev_board0_mcasp1_aclkr_in:[32,46,60,121,135,150,164,178],dev_board0_mcasp1_aclkr_out:[32,46,60,121,135,150,164,178],dev_board0_mcasp1_aclkx_in:[32,46,60,121,135,150,164,178],dev_board0_mcasp1_aclkx_out:[32,46,60,121,135,150,164,178],dev_board0_mcasp1_afsr_in:[32,46,60,164],dev_board0_mcasp1_afsr_out:[46,135,150,164,178],dev_board0_mcasp1_afsx_in:[32,46,60,164],dev_board0_mcasp1_afsx_out:[46,135,150,164,178],dev_board0_mcasp2_aclkr_in:[32,46,60,121,135,150,164,178],dev_board0_mcasp2_aclkr_out:[32,46,60,121,135,150,164,178],dev_board0_mcasp2_aclkx_in:[32,46,60,121,135,150,164,178],dev_board0_mcasp2_aclkx_out:[32,46,60,121,135,150,164,178],dev_board0_mcasp2_afsr_in:[32,46,60,164],dev_board0_mcasp2_afsr_out:[46,135,150,164,178],dev_board0_mcasp2_afsx_in:[32,46,60,164],dev_board0_mcasp2_afsx_out:[46,135,150,164,178],dev_board0_mcasp3_aclkr_in:[135,150,164,178],dev_board0_mcasp3_aclkr_out:[46,135,150,164,178],dev_board0_mcasp3_aclkx_in:[135,150,164,178],dev_board0_mcasp3_aclkx_out:[46,135,150,164,178],dev_board0_mcasp3_afsr_in:164,dev_board0_mcasp3_afsr_out:[135,150,164,178],dev_board0_mcasp3_afsx_in:164,dev_board0_mcasp3_afsx_out:[135,150,164,178],dev_board0_mcasp4_aclkr_in:[135,150,164,178],dev_board0_mcasp4_aclkr_out:[46,135,150,164,178],dev_board0_mcasp4_aclkx_in:[135,150,164,178],dev_board0_mcasp4_aclkx_out:[46,135,150,164,178],dev_board0_mcasp4_afsr_in:164,dev_board0_mcasp4_afsr_out:[135,150,164,178],dev_board0_mcasp4_afsx_in:164,dev_board0_mcasp4_afsx_out:[135,150,164,178],dev_board0_mcasp5_aclkr_in:135,dev_board0_mcasp5_aclkr_out:135,dev_board0_mcasp5_aclkx_in:135,dev_board0_mcasp5_aclkx_out:135,dev_board0_mcasp5_afsr_out:135,dev_board0_mcasp5_afsx_out:135,dev_board0_mcasp6_aclkr_in:135,dev_board0_mcasp6_aclkr_out:135,dev_board0_mcasp6_aclkx_in:135,dev_board0_mcasp6_aclkx_out:135,dev_board0_mcasp6_afsr_out:135,dev_board0_mcasp6_afsx_out:135,dev_board0_mcasp7_aclkr_in:135,dev_board0_mcasp7_aclkr_out:135,dev_board0_mcasp7_aclkx_in:135,dev_board0_mcasp7_aclkx_out:135,dev_board0_mcasp7_afsr_out:135,dev_board0_mcasp7_afsx_out:135,dev_board0_mcasp8_aclkr_in:135,dev_board0_mcasp8_aclkr_out:135,dev_board0_mcasp8_aclkx_in:135,dev_board0_mcasp8_aclkx_out:135,dev_board0_mcasp8_afsr_out:135,dev_board0_mcasp8_afsx_out:135,dev_board0_mcasp9_aclkr_in:135,dev_board0_mcasp9_aclkr_out:135,dev_board0_mcasp9_aclkx_in:135,dev_board0_mcasp9_aclkx_out:135,dev_board0_mcasp9_afsr_out:135,dev_board0_mcasp9_afsx_out:135,dev_board0_mcu_clkout0_in:[121,135,150,178],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[121,135,150,178],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[121,135,150,178],dev_board0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_board0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_hyperbus0_ck_in:[121,135,150,178],dev_board0_mcu_hyperbus0_ckn_in:[121,135,150,178],dev_board0_mcu_i2c0_scl_in:[60,74,121,135,150,178],dev_board0_mcu_i2c0_scl_out:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_i2c1_scl_in:[74,150,178],dev_board0_mcu_i2c1_scl_out:[74,121,135,150,178],dev_board0_mcu_i3c0_scl_in:[121,135,150,178],dev_board0_mcu_i3c0_scl_out:[121,135,150,178],dev_board0_mcu_i3c0_sda_out:[150,178],dev_board0_mcu_i3c1_scl_in:135,dev_board0_mcu_i3c1_scl_out:135,dev_board0_mcu_mcan0_rx_out:[150,178],dev_board0_mcu_mcan1_rx_out:[150,178],dev_board0_mcu_mdio0_mdc_in:[121,135,150,178],dev_board0_mcu_obsclk0_in:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_ospi0_clk_in:[121,135,150,178],dev_board0_mcu_ospi0_dqs_out:[121,135,150,178],dev_board0_mcu_ospi0_lbclko_in:[121,135,150,178],dev_board0_mcu_ospi0_lbclko_out:[150,178],dev_board0_mcu_ospi1_clk_in:[135,178],dev_board0_mcu_ospi1_dqs_out:[135,150,178],dev_board0_mcu_ospi1_lbclko_in:[135,150,178],dev_board0_mcu_ospi1_lbclko_out:[150,178],dev_board0_mcu_rgmii1_rxc_out:[121,135,150,178],dev_board0_mcu_rgmii1_txc_in:[121,135,150,178],dev_board0_mcu_rgmii1_txc_out:135,dev_board0_mcu_rmii1_ref_clk_out:[121,135,150,178],dev_board0_mcu_spi0_clk_in:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_spi0_clk_out:[32,46,60,74,150,164,178],dev_board0_mcu_spi1_clk_in:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_spi1_clk_out:[32,46,60,74,150,164,178],dev_board0_mcu_sysclkout0_in:[32,46,60,74,121,135,150,164,178],dev_board0_mcu_timer_io0_in:[32,46,60,74,164],dev_board0_mcu_timer_io1_in:[32,46,60,74,164],dev_board0_mcu_timer_io2_in:[32,46,60,74,164],dev_board0_mcu_timer_io3_in:[32,46,60,74,164],dev_board0_mdio0_mdc_in:[32,46,60,121,135,164,178],dev_board0_mdio1_mdc_in:[150,178],dev_board0_mlb0_mlbclk_out:135,dev_board0_mlb0_mlbcp_out:135,dev_board0_mmc0_clk_in:[32,135],dev_board0_mmc0_clk_out:[32,60],dev_board0_mmc0_clklb_in:[32,60],dev_board0_mmc0_clklb_out:[32,60],dev_board0_mmc1_clk_in:[32,46,60,74,121,135,150,164,178],dev_board0_mmc1_clk_out:[32,46,60,150,164,178],dev_board0_mmc1_clklb_in:[32,46,60,150,164,178],dev_board0_mmc1_clklb_out:[32,46,60,74,150,164,178],dev_board0_mmc2_clk_in:[32,46,60,135,164],dev_board0_mmc2_clk_out:[32,46,60,164],dev_board0_mmc2_clklb_in:[32,46,60,164],dev_board0_mmc2_clklb_out:[32,46,60,164],dev_board0_obsclk0_in:[32,46,60,74,121,135,150,164,178],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:121,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:60,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[60,74],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:74,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[60,74],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[60,74,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:178,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:178,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[60,74],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[74,121,135],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[60,74,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[60,74,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[60,74,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[60,74,121,135],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:60,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:74,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:74,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:74,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:60,dev_board0_obsclk0_in_parent_main_obsclk_div_out0:[32,46,164],dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:121,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:135,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[121,135,150,178],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:60,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:178,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:178,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:178,dev_board0_obsclk1_in:[32,46,121,135,150,164,178],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:[150,178],dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:[150,164,178],dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:178,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:178,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:135,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:135,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:135,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_board0_obsclk1_in_parent_main_obsclk_div_out0:164,dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_board0_obsclk1_in_parent_obsclk1_mux_out0:[150,178],dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:178,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:178,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:178,dev_board0_obsclk2_in:121,dev_board0_ospi0_clk_in:[46,164],dev_board0_ospi0_dqs_out:[32,46,60,74,164],dev_board0_ospi0_lbclko_in:[32,46,60,74,164],dev_board0_ospi0_lbclko_out:[32,46,60,74,164],dev_board0_pcie_refclk0_n_out_in:178,dev_board0_pcie_refclk0_p_out_in:178,dev_board0_pcie_refclk0n_in:135,dev_board0_pcie_refclk0n_out:135,dev_board0_pcie_refclk0n_out_in:135,dev_board0_pcie_refclk0p_in:135,dev_board0_pcie_refclk0p_out:135,dev_board0_pcie_refclk0p_out_in:135,dev_board0_pcie_refclk1_n_out_in:178,dev_board0_pcie_refclk1_p_out_in:178,dev_board0_pcie_refclk1n_in:135,dev_board0_pcie_refclk1n_out:135,dev_board0_pcie_refclk1n_out_in:135,dev_board0_pcie_refclk1p_in:135,dev_board0_pcie_refclk1p_out:135,dev_board0_pcie_refclk1p_out_in:135,dev_board0_pcie_refclk2_n_out_in:178,dev_board0_pcie_refclk2_p_out_in:178,dev_board0_pcie_refclk2n_in:135,dev_board0_pcie_refclk2n_out:135,dev_board0_pcie_refclk2p_in:135,dev_board0_pcie_refclk2p_out:135,dev_board0_pcie_refclk3_n_out_in:178,dev_board0_pcie_refclk3_p_out_in:178,dev_board0_pcie_refclk3n_in:135,dev_board0_pcie_refclk3n_out:135,dev_board0_pcie_refclk3p_in:135,dev_board0_pcie_refclk3p_out:135,dev_board0_prg0_mdio0_mdc_in:[74,135],dev_board0_prg0_rgmii1_rxc_out:[74,135],dev_board0_prg0_rgmii1_txc_in:[74,135],dev_board0_prg0_rgmii1_txc_out:[74,135],dev_board0_prg0_rgmii2_rxc_out:[74,135],dev_board0_prg0_rgmii2_txc_in:[74,135],dev_board0_prg0_rgmii2_txc_out:[74,135],dev_board0_prg1_mdio0_mdc_in:[74,135],dev_board0_prg1_rgmii1_rxc_out:[74,135],dev_board0_prg1_rgmii1_txc_in:[74,135],dev_board0_prg1_rgmii1_txc_out:[74,135],dev_board0_prg1_rgmii2_rxc_out:[74,135],dev_board0_prg1_rgmii2_txc_in:[74,135],dev_board0_prg1_rgmii2_txc_out:[74,135],dev_board0_rgmii1_rxc_out:[32,46,60,74,121,150,164,178],dev_board0_rgmii1_txc_in:[32,60,74,121,150,178],dev_board0_rgmii1_txc_out:[32,60,74],dev_board0_rgmii2_rxc_out:[32,46,60,74,121,164],dev_board0_rgmii2_txc_in:[32,60,74,121],dev_board0_rgmii2_txc_out:[32,60,74],dev_board0_rgmii3_rxc_out:[121,135],dev_board0_rgmii3_txc_in:121,dev_board0_rgmii4_rxc_out:[121,135],dev_board0_rgmii4_txc_in:121,dev_board0_rgmii5_rxc_out:135,dev_board0_rgmii6_rxc_out:135,dev_board0_rgmii7_rxc_out:135,dev_board0_rgmii8_rxc_out:135,dev_board0_rmii1_ref_clk_out:[32,46,60,164],dev_board0_rmii2_ref_clk_out:[32,46,60,164],dev_board0_rmii_ref_clk_out:[74,121,135,150,178],dev_board0_serdes0_refclk_n_in:[150,178],dev_board0_serdes0_refclk_n_out:[150,178],dev_board0_serdes0_refclk_p_in:[150,178],dev_board0_serdes0_refclk_p_out:[150,178],dev_board0_serdes1_refclk_n_in:178,dev_board0_serdes1_refclk_n_out:178,dev_board0_serdes1_refclk_p_in:178,dev_board0_serdes1_refclk_p_out:178,dev_board0_serdes2_refclk_n_in:178,dev_board0_serdes2_refclk_n_out:178,dev_board0_serdes2_refclk_p_in:178,dev_board0_serdes2_refclk_p_out:178,dev_board0_serdes4_refclk_n_in:178,dev_board0_serdes4_refclk_n_out:178,dev_board0_serdes4_refclk_p_in:178,dev_board0_serdes4_refclk_p_out:178,dev_board0_spi0_clk_in:[32,46,60,74,121,135,150,164,178],dev_board0_spi0_clk_out:[32,46,60,74,150,164,178],dev_board0_spi1_clk_in:[32,46,60,74,121,135,150,164,178],dev_board0_spi1_clk_out:[32,46,60,74,150,164,178],dev_board0_spi2_clk_in:[32,46,60,74,121,135,150,164,178],dev_board0_spi2_clk_out:[32,46,60,74,150,164,178],dev_board0_spi3_clk_in:[74,121,135,150,178],dev_board0_spi3_clk_out:[74,150,178],dev_board0_spi4_clk_in:74,dev_board0_spi4_clk_out:74,dev_board0_spi5_clk_in:[121,135,150,178],dev_board0_spi5_clk_out:[150,178],dev_board0_spi6_clk_in:[121,135,150,178],dev_board0_spi6_clk_out:[150,178],dev_board0_spi7_clk_in:[121,135,150,178],dev_board0_spi7_clk_out:[150,178],dev_board0_sysclkout0_in:[32,46,60,74,121,135,150,164,178],dev_board0_tck_out:[32,46,60,74,121,135,150,164,178],dev_board0_timer_io0_in:[32,46,60,74,164],dev_board0_timer_io10_in:74,dev_board0_timer_io11_in:74,dev_board0_timer_io1_in:[32,46,60,74,164],dev_board0_timer_io2_in:[32,46,60,74,164],dev_board0_timer_io3_in:[32,46,60,74,164],dev_board0_timer_io4_in:[32,46,60,74,164],dev_board0_timer_io5_in:[32,46,60,74,164],dev_board0_timer_io6_in:[32,46,60,74,164],dev_board0_timer_io7_in:[32,46,60,74,164],dev_board0_timer_io8_in:74,dev_board0_timer_io9_in:74,dev_board0_trc_clk_in:[32,46,60,121,135,150,164,178],dev_board0_ufs0_ref_clk_in:[135,178],dev_board0_vout0_extpclkin_out:[32,46,60,150,164,178],dev_board0_vout0_pclk_in:[32,46,60,150,164,178],dev_board0_vout0_pclk_in_parent_k3_dss_ul_main_0_dpi_1_out_clk:164,dev_board0_vout0_pclk_in_parent_k3_dss_ul_main_1_dpi_0_out_clk:164,dev_board0_vout0_pclk_in_parent_k3_dss_ul_main_1_dpi_1_out_clk:164,dev_board0_vout1_extpclkin_out:135,dev_board0_vout1_pclk_in:135,dev_board0_vout2_extpclkin_out:135,dev_board0_vout2_pclk_in:135,dev_board0_vpfe0_pclk_out:135,dev_board0_wkup_clkout0_in:[32,46,60,164],dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:60,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:[32,46,60,164],dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:60,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:60,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:60,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:60,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:60,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:60,dev_board0_wkup_clkout0_in_parent_wkup_clkout_sel_out0:[32,46,164],dev_board0_wkup_i2c0_scl_in:[121,135,150,178],dev_board0_wkup_i2c0_scl_out:[46,121,135,150,164,178],dev_board0_wkup_lf_clkin_out:121,dev_c66ss0_core0_gem_clk2_out_clk:135,dev_c66ss0_core0_gem_clkin_clk:135,dev_c66ss0_core0_gem_pbist_rom_clk:135,dev_c66ss0_core0_gem_trc_clk:135,dev_c66ss0_introuter0_intr_clk:135,dev_c66ss1_core0_gem_clk2_out_clk:135,dev_c66ss1_core0_gem_clkin_clk:135,dev_c66ss1_core0_gem_pbist_rom_clk:135,dev_c66ss1_core0_gem_trc_clk:135,dev_c66ss1_introuter0_intr_clk:135,dev_c71ss0_c7x_clk:135,dev_c71ss0_mma_mma_clk:135,dev_c71ss0_mma_pll_ctrl_clk:135,dev_c71ss0_pll_ctrl_clk:135,dev_c7x256v0_c7xv_core_0_c7xv_clk:[32,164],dev_c7x256v0_clk_c7xv_clk:[32,164],dev_c7x256v0_clk_c7xv_divh_clk4_obsclk_out_clk:[32,164],dev_c7x256v0_clk_divh_clk2_soc_gclk:[32,164],dev_c7x256v0_clk_divh_clk4_gclk:[32,164],dev_c7x256v0_clk_divh_clk4_soc_gclk:[32,164],dev_c7x256v0_clk_divp_clk1_gclk:[32,164],dev_c7x256v0_clk_divp_clk1_soc_gclk:[32,164],dev_c7x256v0_clk_pll_ctrl_clk:[32,164],dev_c7x256v0_core0_divh_clk2_soc_gclk:[32,164],dev_c7x256v0_core0_divh_clk4_gclk:[32,164],dev_c7x256v0_core0_divh_clk4_soc_gclk:[32,164],dev_c7x256v0_core0_divp_clk1_gclk:[32,164],dev_c7x256v0_core0_divp_clk1_soc_gclk:[32,164],dev_c7x256v1_c7xv_core_0_c7xv_clk:164,dev_c7x256v1_clk_c7xv_clk:164,dev_c7x256v1_clk_c7xv_divh_clk4_obsclk_out_clk:164,dev_c7x256v1_clk_divh_clk2_soc_gclk:164,dev_c7x256v1_clk_divh_clk4_gclk:164,dev_c7x256v1_clk_divh_clk4_soc_gclk:164,dev_c7x256v1_clk_divp_clk1_gclk:164,dev_c7x256v1_clk_divp_clk1_soc_gclk:164,dev_c7x256v1_clk_pll_ctrl_clk:164,dev_c7x256v1_core0_divh_clk2_soc_gclk:164,dev_c7x256v1_core0_divh_clk4_gclk:164,dev_c7x256v1_core0_divh_clk4_soc_gclk:164,dev_c7x256v1_core0_divp_clk1_gclk:164,dev_c7x256v1_core0_divp_clk1_soc_gclk:164,dev_c7xv_rsws_bs_limiter11_clk_clk:164,dev_c7xv_rsws_bs_limiter6_clk_clk:[32,164],dev_cal0_bus_clk:[89,105],dev_cal0_bus_cp_c_clk:[89,105],dev_cbass0_bus_main_sysclk0_2_clk:[89,105],dev_cbass0_bus_main_sysclk0_4_clk:[89,105],dev_cbass_debug0_bus_main_sysclk0_2_clk:[89,105],dev_cbass_debug0_bus_main_sysclk0_4_clk:[89,105],dev_cbass_fw0_bus_main_sysclk0_2_clk:[89,105],dev_cbass_fw0_bus_main_sysclk0_4_clk:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[89,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[89,105],dev_cbass_infra0_bus_main_sysclk0_2_clk:[89,105],dev_cbass_infra0_bus_main_sysclk0_4_clk:[89,105],dev_ccdebugss0_bus_atb0_clk:[89,105],dev_ccdebugss0_bus_atb1_clk:[89,105],dev_ccdebugss0_bus_cfg_clk:[89,105],dev_ccdebugss0_bus_dbg_clk:[89,105],dev_ccdebugss0_bus_sys_clk:[89,105],dev_clk_32k_rc_sel_dev_vd_clk:[32,46,60,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:60,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[32,46,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[32,46,60,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,60,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3_dup0:[32,46,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:60,dev_cmp_event_introuter0_intr_clk:[32,60,74],dev_cmpevent_intrtr0_bus_intr_clk:[89,105],dev_cmpevent_intrtr0_intr_clk:[121,135,150,178],dev_codec0_vpu_aclk_clk:[32,46,150,164,178],dev_codec0_vpu_bclk_clk:[32,46,150,164,178],dev_codec0_vpu_cclk_clk:[32,46,150,164,178],dev_codec0_vpu_pclk_clk:[32,46,150,164,178],dev_codec1_vpu_aclk_clk:178,dev_codec1_vpu_bclk_clk:178,dev_codec1_vpu_cclk_clk:178,dev_codec1_vpu_pclk_clk:178,dev_codec_rs_bw_limiter2_clk_clk:[32,46,164],dev_codec_ws_bw_limiter3_clk_clk:[32,46,164],dev_compute_cluster0_c71ss0_0_c7x_clk:150,dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:150,dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:150,dev_compute_cluster0_c71ss0_c7x_clk:178,dev_compute_cluster0_c71ss0_c7x_divh_clk4_obsclk_out_clk:178,dev_compute_cluster0_c71ss0_core0_c7x_clk:178,dev_compute_cluster0_c71ss0_core0_pll_ctrl_clk_clk:178,dev_compute_cluster0_c71ss1_0_c7x_clk:150,dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:150,dev_compute_cluster0_c71ss1_c7x_clk:178,dev_compute_cluster0_c71ss1_core0_c7x_clk:178,dev_compute_cluster0_c71ss1_core0_pll_ctrl_clk_clk:178,dev_compute_cluster0_c71ss2_c7x_clk:178,dev_compute_cluster0_c71ss2_core0_c7x_clk:178,dev_compute_cluster0_c71ss3_c7x_clk:178,dev_compute_cluster0_c71ss3_core0_c7x_clk:178,dev_compute_cluster0_cfg_wrap_clk4_clk:135,dev_compute_cluster0_clec_clk1_clk:[135,150],dev_compute_cluster0_clec_clk4_clk:135,dev_compute_cluster0_clkdiv_0_divh_clk4_clk_clk:164,dev_compute_cluster0_clkdiv_0_divp_clk1_clk_clk:164,dev_compute_cluster0_clkdiv_0_func_clkin_clk:164,dev_compute_cluster0_core_core_clk1_clk:[135,150],dev_compute_cluster0_core_core_psil_leaf_clk:[135,150,178],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:121,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:135,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:135,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:121,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:[150,178],dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:[150,178],dev_compute_cluster0_debug_wrap_clk1_clk_clk:135,dev_compute_cluster0_debug_wrap_clk2_clk_clk:135,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:135,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:150,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:135,dev_compute_cluster0_gic500ss_vclk_clk:[135,150,178],dev_compute_cluster0_pbist_0_divh_clk4_clk_clk:164,dev_compute_cluster0_pbist_0_divp_clk1_clk_clk:164,dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:150,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:150,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:135,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[121,135],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:135,dev_compute_cluster0_tb_soc_gic_clk:121,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:121,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:121,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:121,dev_compute_cluster_a53_0_bus_arm0_clk:[89,105],dev_compute_cluster_a53_1_bus_arm0_clk:[89,105],dev_compute_cluster_a53_2_bus_arm1_clk:[89,105],dev_compute_cluster_a53_3_bus_arm1_clk:[89,105],dev_compute_cluster_cpac0_bus_arm0_clk:89,dev_compute_cluster_cpac1_bus_arm1_clk:89,dev_compute_cluster_msmc0_bus_msmc_clk:[89,105],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:89,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:89,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:89,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:89,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:105,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:105,dev_cpsw0_cppi_clk_clk:[32,46,60,74,121,135,164],dev_cpsw0_cpts_genf0:[32,46,60,74,121,135,164],dev_cpsw0_cpts_genf1:[32,46,60,74,164],dev_cpsw0_cpts_rft_clk:[32,46,60,74,121,135,164],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46,60,74,164],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[32,46,60,74,121,135,164],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,164],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[74,121,135],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[32,46,60,74,164],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[32,46,60,74,164],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[32,46,60,164],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[32,60],dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_1_ip1_ln0_txmclk:164,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_cpsw0_gmii1_mr_clk:[32,46,60,74,121,135,164],dev_cpsw0_gmii1_mt_clk:[32,46,60,74,121,135,164],dev_cpsw0_gmii2_mr_clk:[32,46,60,74,121,135,164],dev_cpsw0_gmii2_mt_clk:[32,46,60,74,121,135,164],dev_cpsw0_gmii3_mr_clk:[121,135],dev_cpsw0_gmii3_mt_clk:[121,135],dev_cpsw0_gmii4_mr_clk:[121,135],dev_cpsw0_gmii4_mt_clk:[121,135],dev_cpsw0_gmii5_mr_clk:135,dev_cpsw0_gmii5_mt_clk:135,dev_cpsw0_gmii6_mr_clk:135,dev_cpsw0_gmii6_mt_clk:135,dev_cpsw0_gmii7_mr_clk:135,dev_cpsw0_gmii7_mt_clk:135,dev_cpsw0_gmii8_mr_clk:135,dev_cpsw0_gmii8_mt_clk:135,dev_cpsw0_gmii_rft_clk:[32,46,60,74,121,135,164],dev_cpsw0_mdio_mdclk_o:[32,46,60,121,135,164],dev_cpsw0_pre_rgmii1_tclk:121,dev_cpsw0_pre_rgmii2_tclk:121,dev_cpsw0_pre_rgmii3_tclk:121,dev_cpsw0_pre_rgmii4_tclk:121,dev_cpsw0_rgmii1_rxc_i:[32,60,74,121],dev_cpsw0_rgmii1_txc_i:[32,60,74],dev_cpsw0_rgmii1_txc_o:[32,60,74],dev_cpsw0_rgmii2_rxc_i:[32,60,74,121],dev_cpsw0_rgmii2_txc_i:[32,60,74],dev_cpsw0_rgmii2_txc_o:[32,60,74],dev_cpsw0_rgmii3_rxc_i:121,dev_cpsw0_rgmii4_rxc_i:121,dev_cpsw0_rgmii_mhz_250_clk:[32,46,60,74,121,135,164],dev_cpsw0_rgmii_mhz_50_clk:[32,46,60,74,121,135,164],dev_cpsw0_rgmii_mhz_5_clk:[32,46,60,74,121,135,164],dev_cpsw0_rmii1_mhz_50_clk:[32,46,60,164],dev_cpsw0_rmii2_mhz_50_clk:[32,46,60,164],dev_cpsw0_rmii_mhz_50_clk:[74,121,135],dev_cpsw0_serdes1_refclk:[121,135,164],dev_cpsw0_serdes1_rxclk:[121,135,164],dev_cpsw0_serdes1_rxfclk:[121,135,164],dev_cpsw0_serdes1_txclk:[121,135,164],dev_cpsw0_serdes1_txfclk:[121,135,164],dev_cpsw0_serdes1_txmclk:[121,135,164],dev_cpsw0_serdes2_refclk:[121,135,164],dev_cpsw0_serdes2_rxclk:[121,135,164],dev_cpsw0_serdes2_rxfclk:[121,135,164],dev_cpsw0_serdes2_txclk:[121,135,164],dev_cpsw0_serdes2_txfclk:[121,135,164],dev_cpsw0_serdes2_txmclk:[121,135,164],dev_cpsw0_serdes3_refclk:[121,135],dev_cpsw0_serdes3_rxclk:[121,135],dev_cpsw0_serdes3_rxfclk:[121,135],dev_cpsw0_serdes3_txclk:[121,135],dev_cpsw0_serdes3_txfclk:[121,135],dev_cpsw0_serdes3_txmclk:[121,135],dev_cpsw0_serdes4_refclk:[121,135],dev_cpsw0_serdes4_rxclk:[121,135],dev_cpsw0_serdes4_rxfclk:[121,135],dev_cpsw0_serdes4_txclk:[121,135],dev_cpsw0_serdes4_txfclk:[121,135],dev_cpsw0_serdes4_txmclk:[121,135],dev_cpsw0_serdes5_refclk:135,dev_cpsw0_serdes5_rxclk:135,dev_cpsw0_serdes5_rxfclk:135,dev_cpsw0_serdes5_txclk:135,dev_cpsw0_serdes5_txfclk:135,dev_cpsw0_serdes5_txmclk:135,dev_cpsw0_serdes6_refclk:135,dev_cpsw0_serdes6_rxclk:135,dev_cpsw0_serdes6_rxfclk:135,dev_cpsw0_serdes6_txclk:135,dev_cpsw0_serdes6_txfclk:135,dev_cpsw0_serdes6_txmclk:135,dev_cpsw0_serdes7_refclk:135,dev_cpsw0_serdes7_rxclk:135,dev_cpsw0_serdes7_rxfclk:135,dev_cpsw0_serdes7_txclk:135,dev_cpsw0_serdes7_txfclk:135,dev_cpsw0_serdes7_txmclk:135,dev_cpsw0_serdes8_refclk:135,dev_cpsw0_serdes8_rxclk:135,dev_cpsw0_serdes8_rxfclk:135,dev_cpsw0_serdes8_txclk:135,dev_cpsw0_serdes8_txfclk:135,dev_cpsw0_serdes8_txmclk:135,dev_cpsw1_cppi_clk_clk:[150,178],dev_cpsw1_cpts_genf0:[150,178],dev_cpsw1_cpts_rft_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_cpsw1_gmii1_mr_clk:[150,178],dev_cpsw1_gmii1_mt_clk:[150,178],dev_cpsw1_gmii_rft_clk:[150,178],dev_cpsw1_mdio_mdclk_o:[150,178],dev_cpsw1_rgmii1_rxc_i:[150,178],dev_cpsw1_rgmii1_txc_o:[150,178],dev_cpsw1_rgmii_mhz_250_clk:[150,178],dev_cpsw1_rgmii_mhz_50_clk:[150,178],dev_cpsw1_rgmii_mhz_5_clk:[150,178],dev_cpsw1_rmii_mhz_50_clk:[150,178],dev_cpsw_9xuss_j7am0_cppi_clk_clk:178,dev_cpsw_9xuss_j7am0_cpts_genf0:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_ext_refclk1_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_cpsw_9xuss_j7am0_gmii1_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii1_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii2_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii2_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii3_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii3_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii4_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii4_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii5_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii5_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii6_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii6_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii7_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii7_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii8_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii8_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii_rft_clk:178,dev_cpsw_9xuss_j7am0_mdio_mdclk_o:178,dev_cpsw_9xuss_j7am0_rgmii_mhz_250_clk:178,dev_cpsw_9xuss_j7am0_rgmii_mhz_50_clk:178,dev_cpsw_9xuss_j7am0_rgmii_mhz_5_clk:178,dev_cpsw_9xuss_j7am0_rmii_mhz_50_clk:178,dev_cpsw_9xuss_j7am0_serdes1_refclk:178,dev_cpsw_9xuss_j7am0_serdes1_rxclk:178,dev_cpsw_9xuss_j7am0_serdes1_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes1_txclk:178,dev_cpsw_9xuss_j7am0_serdes1_txfclk:178,dev_cpsw_9xuss_j7am0_serdes1_txmclk:178,dev_cpsw_9xuss_j7am0_serdes2_refclk:178,dev_cpsw_9xuss_j7am0_serdes2_rxclk:178,dev_cpsw_9xuss_j7am0_serdes2_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes2_txclk:178,dev_cpsw_9xuss_j7am0_serdes2_txfclk:178,dev_cpsw_9xuss_j7am0_serdes2_txmclk:178,dev_cpsw_9xuss_j7am0_serdes3_refclk:178,dev_cpsw_9xuss_j7am0_serdes3_rxclk:178,dev_cpsw_9xuss_j7am0_serdes3_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes3_txclk:178,dev_cpsw_9xuss_j7am0_serdes3_txfclk:178,dev_cpsw_9xuss_j7am0_serdes3_txmclk:178,dev_cpsw_9xuss_j7am0_serdes4_refclk:178,dev_cpsw_9xuss_j7am0_serdes4_rxclk:178,dev_cpsw_9xuss_j7am0_serdes4_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes4_txclk:178,dev_cpsw_9xuss_j7am0_serdes4_txfclk:178,dev_cpsw_9xuss_j7am0_serdes4_txmclk:178,dev_cpsw_9xuss_j7am0_serdes5_refclk:178,dev_cpsw_9xuss_j7am0_serdes5_rxclk:178,dev_cpsw_9xuss_j7am0_serdes5_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes5_txclk:178,dev_cpsw_9xuss_j7am0_serdes5_txfclk:178,dev_cpsw_9xuss_j7am0_serdes5_txmclk:178,dev_cpsw_9xuss_j7am0_serdes6_refclk:178,dev_cpsw_9xuss_j7am0_serdes6_rxclk:178,dev_cpsw_9xuss_j7am0_serdes6_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes6_txclk:178,dev_cpsw_9xuss_j7am0_serdes6_txfclk:178,dev_cpsw_9xuss_j7am0_serdes6_txmclk:178,dev_cpsw_9xuss_j7am0_serdes7_refclk:178,dev_cpsw_9xuss_j7am0_serdes7_rxclk:178,dev_cpsw_9xuss_j7am0_serdes7_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes7_txclk:178,dev_cpsw_9xuss_j7am0_serdes7_txfclk:178,dev_cpsw_9xuss_j7am0_serdes7_txmclk:178,dev_cpsw_9xuss_j7am0_serdes8_refclk:178,dev_cpsw_9xuss_j7am0_serdes8_rxclk:178,dev_cpsw_9xuss_j7am0_serdes8_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes8_txclk:178,dev_cpsw_9xuss_j7am0_serdes8_txfclk:178,dev_cpsw_9xuss_j7am0_serdes8_txmclk:178,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:121,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:121,dev_cpt2_aggr0_bus_vclk_clk:[89,105],dev_cpt2_aggr0_vclk_clk:[32,46,60,74,121,135,150,164,178],dev_cpt2_aggr1_vclk_clk:[32,46,60,121,135,150,164,178],dev_cpt2_aggr2_vclk_clk:[121,135,150,178],dev_cpt2_aggr3_vclk_clk:[121,150,178],dev_cpt2_aggr4_vclk_clk:[150,178],dev_cpt2_aggr5_vclk_clk:[150,178],dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[89,105],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[89,105],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[89,105],dev_cpts0_cpts_genf1:74,dev_cpts0_cpts_genf2:74,dev_cpts0_cpts_genf3:74,dev_cpts0_cpts_genf4:74,dev_cpts0_cpts_rft_clk:74,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:74,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:74,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:74,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:74,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:74,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:74,dev_cpts0_vbusp_clk:74,dev_csi_psilss0_main_clk:[135,150,178],dev_csi_rx_if0_main_clk_clk:[32,46,60,135,150,164,178],dev_csi_rx_if0_ppi_d_rx_ulps_esc:[150,178],dev_csi_rx_if0_ppi_rx_byte_clk:[32,46,60,135,150,164,178],dev_csi_rx_if0_vbus_clk_clk:[32,46,60,135,150,164,178],dev_csi_rx_if0_vp_clk_clk:[32,46,60,135,150,164,178],dev_csi_rx_if1_main_clk_clk:[135,150,164,178],dev_csi_rx_if1_ppi_d_rx_ulps_esc:[150,178],dev_csi_rx_if1_ppi_rx_byte_clk:[135,150,164,178],dev_csi_rx_if1_vbus_clk_clk:[135,150,164,178],dev_csi_rx_if1_vp_clk_clk:[135,150,164,178],dev_csi_rx_if2_main_clk_clk:[164,178],dev_csi_rx_if2_ppi_d_rx_ulps_esc:178,dev_csi_rx_if2_ppi_rx_byte_clk:[164,178],dev_csi_rx_if2_vbus_clk_clk:[164,178],dev_csi_rx_if2_vp_clk_clk:[164,178],dev_csi_rx_if3_main_clk_clk:164,dev_csi_rx_if3_ppi_rx_byte_clk:164,dev_csi_rx_if3_vbus_clk_clk:164,dev_csi_rx_if3_vp_clk_clk:164,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:[135,164,178],dev_csi_tx_if0_esc_clk_clk:[135,164,178],dev_csi_tx_if0_main_clk_clk:[135,164,178],dev_csi_tx_if0_vbus_clk_clk:[135,164,178],dev_csi_tx_if1_dphy_txbyteclkhs_cl_clk:178,dev_csi_tx_if1_esc_clk_clk:178,dev_csi_tx_if1_main_clk_clk:178,dev_csi_tx_if1_vbus_clk_clk:178,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if_v2_0_esc_clk_clk:150,dev_csi_tx_if_v2_0_main_clk_clk:150,dev_csi_tx_if_v2_0_vbus_clk_clk:150,dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if_v2_1_esc_clk_clk:150,dev_csi_tx_if_v2_1_main_clk_clk:150,dev_csi_tx_if_v2_1_vbus_clk_clk:150,dev_cti0_dbg_clk:164,dev_cti1_dbg_clk:164,dev_ctrl_mmr0_bus_vbusp_clk:[89,105],dev_dbgsuspendrouter0_intr_clk:[32,46,60,74,164],dev_dcc0_bus_dcc_clksrc0_clk:[89,105],dev_dcc0_bus_dcc_clksrc1_clk:[89,105],dev_dcc0_bus_dcc_clksrc2_clk:[89,105],dev_dcc0_bus_dcc_clksrc3_clk:[89,105],dev_dcc0_bus_dcc_clksrc4_clk:[89,105],dev_dcc0_bus_dcc_clksrc5_clk:[89,105],dev_dcc0_bus_dcc_clksrc6_clk:[89,105],dev_dcc0_bus_dcc_input00_clk:[89,105],dev_dcc0_bus_dcc_input01_clk:[89,105],dev_dcc0_bus_dcc_input02_clk:[89,105],dev_dcc0_bus_dcc_input10_clk:[89,105],dev_dcc0_bus_vbus_clk:[89,105],dev_dcc0_dcc_clksrc0_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc1_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc2_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc3_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc4_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc5_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc6_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_clksrc7_clk:[32,46,60,74,135,150,164,178],dev_dcc0_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_dcc0_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_dcc10_dcc_clksrc0_clk:135,dev_dcc10_dcc_clksrc1_clk:135,dev_dcc10_dcc_clksrc2_clk:135,dev_dcc10_dcc_clksrc3_clk:135,dev_dcc10_dcc_clksrc4_clk:135,dev_dcc10_dcc_clksrc5_clk:135,dev_dcc10_dcc_clksrc6_clk:135,dev_dcc10_dcc_clksrc7_clk:135,dev_dcc10_dcc_input00_clk:135,dev_dcc10_dcc_input01_clk:135,dev_dcc10_dcc_input02_clk:135,dev_dcc10_dcc_input10_clk:135,dev_dcc10_vbus_clk:135,dev_dcc11_dcc_clksrc0_clk:135,dev_dcc11_dcc_clksrc1_clk:135,dev_dcc11_dcc_clksrc2_clk:135,dev_dcc11_dcc_clksrc3_clk:135,dev_dcc11_dcc_clksrc4_clk:135,dev_dcc11_dcc_clksrc5_clk:135,dev_dcc11_dcc_clksrc6_clk:135,dev_dcc11_dcc_clksrc7_clk:135,dev_dcc11_dcc_input00_clk:135,dev_dcc11_dcc_input01_clk:135,dev_dcc11_dcc_input02_clk:135,dev_dcc11_dcc_input10_clk:135,dev_dcc11_vbus_clk:135,dev_dcc12_dcc_clksrc0_clk:135,dev_dcc12_dcc_clksrc1_clk:135,dev_dcc12_dcc_clksrc2_clk:135,dev_dcc12_dcc_clksrc3_clk:135,dev_dcc12_dcc_clksrc4_clk:135,dev_dcc12_dcc_clksrc5_clk:135,dev_dcc12_dcc_clksrc6_clk:135,dev_dcc12_dcc_clksrc7_clk:135,dev_dcc12_dcc_input00_clk:135,dev_dcc12_dcc_input01_clk:135,dev_dcc12_dcc_input02_clk:135,dev_dcc12_dcc_input10_clk:135,dev_dcc12_vbus_clk:135,dev_dcc1_bus_dcc_clksrc0_clk:[89,105],dev_dcc1_bus_dcc_clksrc1_clk:[89,105],dev_dcc1_bus_dcc_clksrc2_clk:[89,105],dev_dcc1_bus_dcc_clksrc3_clk:[89,105],dev_dcc1_bus_dcc_clksrc4_clk:[89,105],dev_dcc1_bus_dcc_clksrc5_clk:[89,105],dev_dcc1_bus_dcc_clksrc6_clk:[89,105],dev_dcc1_bus_dcc_clksrc7_clk:[89,105],dev_dcc1_bus_dcc_input00_clk:[89,105],dev_dcc1_bus_dcc_input01_clk:[89,105],dev_dcc1_bus_dcc_input02_clk:[89,105],dev_dcc1_bus_dcc_input10_clk:[89,105],dev_dcc1_bus_vbus_clk:[89,105],dev_dcc1_dcc_clksrc0_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc1_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc2_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc3_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc4_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc5_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc6_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_clksrc7_clk:[32,46,60,74,135,150,164,178],dev_dcc1_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_dcc1_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_bus_dcc_clksrc0_clk:[89,105],dev_dcc2_bus_dcc_clksrc1_clk:[89,105],dev_dcc2_bus_dcc_clksrc2_clk:[89,105],dev_dcc2_bus_dcc_clksrc3_clk:[89,105],dev_dcc2_bus_dcc_clksrc4_clk:[89,105],dev_dcc2_bus_dcc_clksrc5_clk:[89,105],dev_dcc2_bus_dcc_clksrc6_clk:[89,105],dev_dcc2_bus_dcc_clksrc7_clk:[89,105],dev_dcc2_bus_dcc_input00_clk:[89,105],dev_dcc2_bus_dcc_input01_clk:[89,105],dev_dcc2_bus_dcc_input02_clk:[89,105],dev_dcc2_bus_dcc_input10_clk:[89,105],dev_dcc2_bus_vbus_clk:[89,105],dev_dcc2_dcc_clksrc0_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_clksrc1_clk:[32,46,60,74,135,150,164,178],dev_dcc2_dcc_clksrc2_clk:[32,46,60,74,121,135,164],dev_dcc2_dcc_clksrc3_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_clksrc4_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_clksrc5_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_clksrc6_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_clksrc7_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_dcc2_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_bus_dcc_clksrc0_clk:[89,105],dev_dcc3_bus_dcc_clksrc1_clk:[89,105],dev_dcc3_bus_dcc_clksrc2_clk:[89,105],dev_dcc3_bus_dcc_clksrc3_clk:[89,105],dev_dcc3_bus_dcc_clksrc4_clk:[89,105],dev_dcc3_bus_dcc_clksrc5_clk:[89,105],dev_dcc3_bus_dcc_clksrc7_clk:[89,105],dev_dcc3_bus_dcc_input00_clk:[89,105],dev_dcc3_bus_dcc_input01_clk:[89,105],dev_dcc3_bus_dcc_input02_clk:[89,105],dev_dcc3_bus_dcc_input10_clk:[89,105],dev_dcc3_bus_vbus_clk:[89,105],dev_dcc3_dcc_clksrc0_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_clksrc1_clk:[32,46,60,74,135,150,164,178],dev_dcc3_dcc_clksrc2_clk:[32,74,121,135,150,164,178],dev_dcc3_dcc_clksrc3_clk:[32,46,60,74,121,135,164,178],dev_dcc3_dcc_clksrc4_clk:[32,46,60,74,121,135,164],dev_dcc3_dcc_clksrc5_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_clksrc6_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_clksrc7_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_dcc3_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_bus_dcc_clksrc0_clk:[89,105],dev_dcc4_bus_dcc_clksrc2_clk:[89,105],dev_dcc4_bus_dcc_clksrc3_clk:[89,105],dev_dcc4_bus_dcc_clksrc4_clk:[89,105],dev_dcc4_bus_dcc_clksrc5_clk:[89,105],dev_dcc4_bus_dcc_clksrc6_clk:[89,105],dev_dcc4_bus_dcc_clksrc7_clk:[89,105],dev_dcc4_bus_dcc_input00_clk:[89,105],dev_dcc4_bus_dcc_input01_clk:[89,105],dev_dcc4_bus_dcc_input02_clk:[89,105],dev_dcc4_bus_dcc_input10_clk:[89,105],dev_dcc4_bus_vbus_clk:[89,105],dev_dcc4_dcc_clksrc0_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:74,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:74,dev_dcc4_dcc_clksrc1_clk:[32,46,60,74,121,135,164,178],dev_dcc4_dcc_clksrc2_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_clksrc3_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_clksrc4_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_clksrc5_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_clksrc6_clk:[32,46,60,74,121,135,164,178],dev_dcc4_dcc_clksrc7_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_dcc4_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_bus_dcc_clksrc0_clk:[89,105],dev_dcc5_bus_dcc_clksrc1_clk:[89,105],dev_dcc5_bus_dcc_clksrc2_clk:[89,105],dev_dcc5_bus_dcc_clksrc3_clk:[89,105],dev_dcc5_bus_dcc_clksrc4_clk:[89,105],dev_dcc5_bus_dcc_clksrc5_clk:[89,105],dev_dcc5_bus_dcc_clksrc6_clk:[89,105],dev_dcc5_bus_dcc_clksrc7_clk:[89,105],dev_dcc5_bus_dcc_input00_clk:[89,105],dev_dcc5_bus_dcc_input01_clk:[89,105],dev_dcc5_bus_dcc_input02_clk:[89,105],dev_dcc5_bus_dcc_input10_clk:[89,105],dev_dcc5_bus_vbus_clk:[89,105],dev_dcc5_dcc_clksrc0_clk:[32,46,60,74,121,135,164],dev_dcc5_dcc_clksrc1_clk:[46,60,74,121,135,150,164,178],dev_dcc5_dcc_clksrc2_clk:[32,46,60,74,135,150,164,178],dev_dcc5_dcc_clksrc3_clk:[32,46,60,74,135,150,164,178],dev_dcc5_dcc_clksrc4_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_dcc_clksrc5_clk:[32,46,60,74,135,164],dev_dcc5_dcc_clksrc6_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_dcc_clksrc7_clk:[32,46,60,74,135,150,164,178],dev_dcc5_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_dcc5_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_dcc6_bus_dcc_clksrc0_clk:[89,105],dev_dcc6_bus_dcc_clksrc1_clk:[89,105],dev_dcc6_bus_dcc_clksrc2_clk:[89,105],dev_dcc6_bus_dcc_clksrc3_clk:[89,105],dev_dcc6_bus_dcc_clksrc4_clk:[89,105],dev_dcc6_bus_dcc_clksrc5_clk:[89,105],dev_dcc6_bus_dcc_clksrc6_clk:[89,105],dev_dcc6_bus_dcc_clksrc7_clk:[89,105],dev_dcc6_bus_dcc_input00_clk:[89,105],dev_dcc6_bus_dcc_input01_clk:[89,105],dev_dcc6_bus_dcc_input02_clk:[89,105],dev_dcc6_bus_dcc_input10_clk:[89,105],dev_dcc6_bus_vbus_clk:[89,105],dev_dcc6_dcc_clksrc0_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc1_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc2_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc3_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc4_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc5_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc6_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_clksrc7_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_input00_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_input01_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_input02_clk:[32,46,60,121,135,150,164,178],dev_dcc6_dcc_input10_clk:[32,46,60,121,135,150,164,178],dev_dcc6_vbus_clk:[32,46,60,121,135,150,164,178],dev_dcc7_bus_dcc_clksrc0_clk:[89,105],dev_dcc7_bus_dcc_clksrc1_clk:[89,105],dev_dcc7_bus_dcc_clksrc2_clk:[89,105],dev_dcc7_bus_dcc_clksrc3_clk:[89,105],dev_dcc7_bus_dcc_clksrc4_clk:[89,105],dev_dcc7_bus_dcc_clksrc5_clk:[89,105],dev_dcc7_bus_dcc_clksrc6_clk:[89,105],dev_dcc7_bus_dcc_clksrc7_clk:[89,105],dev_dcc7_bus_dcc_input00_clk:[89,105],dev_dcc7_bus_dcc_input01_clk:[89,105],dev_dcc7_bus_dcc_input02_clk:[89,105],dev_dcc7_bus_dcc_input10_clk:[89,105],dev_dcc7_bus_vbus_clk:[89,105],dev_dcc7_dcc_clksrc0_clk:[46,135,150,164,178],dev_dcc7_dcc_clksrc1_clk:[46,135,150,164,178],dev_dcc7_dcc_clksrc2_clk:[46,135,150,164,178],dev_dcc7_dcc_clksrc3_clk:[135,164],dev_dcc7_dcc_clksrc4_clk:[135,164],dev_dcc7_dcc_clksrc5_clk:[46,135,150,164,178],dev_dcc7_dcc_clksrc6_clk:[46,135,150,164,178],dev_dcc7_dcc_clksrc7_clk:[46,135,150,164,178],dev_dcc7_dcc_input00_clk:[46,135,150,164,178],dev_dcc7_dcc_input01_clk:[46,135,150,164,178],dev_dcc7_dcc_input02_clk:[46,135,150,164,178],dev_dcc7_dcc_input10_clk:[46,135,150,164,178],dev_dcc7_vbus_clk:[46,135,150,164,178],dev_dcc8_dcc_clksrc0_clk:[46,135,150,164,178],dev_dcc8_dcc_clksrc1_clk:[46,135,150,164,178],dev_dcc8_dcc_clksrc2_clk:[135,150,164,178],dev_dcc8_dcc_clksrc3_clk:[135,150,164,178],dev_dcc8_dcc_clksrc4_clk:[46,135,150,164,178],dev_dcc8_dcc_clksrc5_clk:[46,135,164,178],dev_dcc8_dcc_clksrc6_clk:[46,135,150,164,178],dev_dcc8_dcc_clksrc7_clk:[46,135,150,164,178],dev_dcc8_dcc_input00_clk:[46,135,150,164,178],dev_dcc8_dcc_input01_clk:[46,135,150,164,178],dev_dcc8_dcc_input02_clk:[46,135,150,164,178],dev_dcc8_dcc_input10_clk:[46,135,150,164,178],dev_dcc8_vbus_clk:[46,135,150,164,178],dev_dcc9_dcc_clksrc0_clk:[135,150,178],dev_dcc9_dcc_clksrc1_clk:[135,150,178],dev_dcc9_dcc_clksrc2_clk:[135,150,178],dev_dcc9_dcc_clksrc3_clk:[135,150,178],dev_dcc9_dcc_clksrc4_clk:[135,150,178],dev_dcc9_dcc_clksrc5_clk:[135,150,178],dev_dcc9_dcc_clksrc6_clk:[135,150,178],dev_dcc9_dcc_clksrc7_clk:135,dev_dcc9_dcc_input00_clk:[135,150,178],dev_dcc9_dcc_input01_clk:[135,150,178],dev_dcc9_dcc_input02_clk:[135,150,178],dev_dcc9_dcc_input10_clk:[135,150,178],dev_dcc9_vbus_clk:[135,150,178],dev_ddpa0_ddpa_clk:[32,46,60,74,164],dev_ddr0_ddrss_cfg_clk:[135,150,178],dev_ddr0_ddrss_ddr_pll_clk:[121,135,150,178],dev_ddr0_ddrss_io_ck:135,dev_ddr0_ddrss_io_ck_n:135,dev_ddr0_ddrss_vbus_clk:[135,150,178],dev_ddr0_pll_ctrl_clk:[121,135,150,178],dev_ddr16ss0_ddrss_ddr_pll_clk:[60,74],dev_ddr16ss0_ddrss_tck:60,dev_ddr16ss0_pll_ctrl_clk:[60,74],dev_ddr1_ddrss_cfg_clk:[150,178],dev_ddr1_ddrss_ddr_pll_clk:[150,178],dev_ddr1_ddrss_vbus_clk:[150,178],dev_ddr1_pll_ctrl_clk:[150,178],dev_ddr2_ddrss_cfg_clk:178,dev_ddr2_ddrss_ddr_pll_clk:178,dev_ddr2_ddrss_vbus_clk:178,dev_ddr2_pll_ctrl_clk:178,dev_ddr32ss0_ddr_pll_divh_clk4_obsclk_out_clk:[32,46,164],dev_ddr32ss0_ddrss_ddr_pll_clk:[32,46,164],dev_ddr32ss0_ddrss_tck:[32,46,164],dev_ddr32ss0_pll_ctrl_clk:[32,46,164],dev_ddr3_ddrss_cfg_clk:178,dev_ddr3_ddrss_ddr_pll_clk:178,dev_ddr3_ddrss_vbus_clk:178,dev_ddr3_pll_ctrl_clk:178,dev_ddrss0_bus_ddrss_byp_4x_clk:[89,105],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_ddrss0_bus_ddrss_cfg_clk:[89,105],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[89,105],dev_ddrss0_bus_ddrss_tclk:[89,105],dev_ddrss0_bus_ddrss_vbus_clk:[89,105],dev_debugss0_bus_atb0_clk:[89,105],dev_debugss0_bus_atb1_clk:[89,105],dev_debugss0_bus_atb2_clk:[89,105],dev_debugss0_bus_atb3_clk:[89,105],dev_debugss0_bus_atb4_clk:[89,105],dev_debugss0_bus_atb5_clk:[89,105],dev_debugss0_bus_cfg_clk:[89,105],dev_debugss0_bus_dbg_clk:[89,105],dev_debugss0_bus_sys_clk:[89,105],dev_debugss0_cfg_clk:[32,46,60,164],dev_debugss0_dbg_clk:[32,46,60,164],dev_debugss0_sys_clk:[32,46,60,164],dev_debugss_wrap0_atb_clk:[32,46,60,74,121,135,150,164,178],dev_debugss_wrap0_bus_atb_clk:[89,105],dev_debugss_wrap0_bus_core_clk:[89,105],dev_debugss_wrap0_bus_jtag_tck:[89,105],dev_debugss_wrap0_bus_trexpt_clk:[89,105],dev_debugss_wrap0_core_clk:[32,46,60,74,121,135,150,164,178],dev_debugss_wrap0_cstpiu_traceclk:[32,46,60,121,135,150,164,178],dev_debugss_wrap0_jtag_tck:[32,46,60,74,121,135,150,164,178],dev_debugss_wrap0_p1500_wrck:[32,46,164],dev_debugss_wrap0_trexpt_clk:[32,46,60,74,121,135,150,164,178],dev_debugsuspendrtr0_bus_intr_clk:[89,105],dev_debugsuspendrtr0_intr_clk:[150,178],dev_decoder0_sys_clk:135,dev_dftss0_bus_vbusp_clk_clk:[89,105],dev_dmass0_bcdma_0_clk:[32,46,60,74,164],dev_dmass0_cbass_0_clk:[32,46,60,74,164],dev_dmass0_intaggr_0_clk:[32,46,60,74,164],dev_dmass0_ipcss_0_clk:[32,46,60,74,164],dev_dmass0_pktdma_0_clk:[32,46,60,74,164],dev_dmass0_ringacc_0_clk:[32,46,60,74,164],dev_dmass1_bcdma_0_clk:[32,46,164],dev_dmass1_intaggr_0_clk:[32,46,164],dev_dmpac0_clk:[135,150,178],dev_dmpac0_pll_dco_clk:135,dev_dmpac0_sde_0_clk:[135,150,178],dev_dmpac0_utc_0_psil_leaf_clk:[150,178],dev_dmpac_vpac_psilss0_main_clk:[150,178],dev_dphy_rx0_io_rx_cl_l_m:[32,46,60,150,164,178],dev_dphy_rx0_io_rx_cl_l_p:[32,46,60,150,164,178],dev_dphy_rx0_jtag_tck:[32,46,60,150,164,178],dev_dphy_rx0_main_clk_clk:[32,46,60,135,150,164,178],dev_dphy_rx0_ppi_d_rx_ulps_esc:[150,178],dev_dphy_rx0_ppi_rx_byte_clk:[32,46,60,135,150,164,178],dev_dphy_rx1_io_rx_cl_l_m:[150,164,178],dev_dphy_rx1_io_rx_cl_l_p:[150,164,178],dev_dphy_rx1_jtag_tck:[150,164,178],dev_dphy_rx1_main_clk_clk:[135,150,164,178],dev_dphy_rx1_ppi_d_rx_ulps_esc:[150,178],dev_dphy_rx1_ppi_rx_byte_clk:[135,150,164,178],dev_dphy_rx2_io_rx_cl_l_m:[164,178],dev_dphy_rx2_io_rx_cl_l_p:[164,178],dev_dphy_rx2_jtag_tck:[164,178],dev_dphy_rx2_main_clk_clk:[164,178],dev_dphy_rx2_ppi_d_rx_ulps_esc:178,dev_dphy_rx2_ppi_rx_byte_clk:[164,178],dev_dphy_rx3_io_rx_cl_l_m:164,dev_dphy_rx3_io_rx_cl_l_p:164,dev_dphy_rx3_jtag_tck:164,dev_dphy_rx3_main_clk_clk:164,dev_dphy_rx3_ppi_rx_byte_clk:164,dev_dphy_tx0_ck_m:[135,150,178],dev_dphy_tx0_ck_p:[135,150,178],dev_dphy_tx0_clk:[46,135,150,164,178],dev_dphy_tx0_dphy_ref_clk:[46,135,150,164,178],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[46,135,150,164,178],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[135,150,178],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,150,178],dev_dphy_tx0_dphy_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:[46,164],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[46,135,150,164,178],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[46,135,150,164,178],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[46,135,150,164,178],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:[46,150,164,178],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[135,150,164,178],dev_dphy_tx0_ip3_ppi_m_txclkesc_clk:[46,164],dev_dphy_tx0_ip4_ppi_m_txclkesc_clk:[46,164],dev_dphy_tx0_psm_clk:[46,135,150,164,178],dev_dphy_tx0_tap_tck:[46,150,164,178],dev_dphy_tx1_ck_m:[150,178],dev_dphy_tx1_ck_p:[150,178],dev_dphy_tx1_clk:[150,178],dev_dphy_tx1_dphy_ref_clk:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[150,178],dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:[150,178],dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:[150,178],dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:[150,178],dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:[150,178],dev_dphy_tx1_psm_clk:[150,178],dev_dphy_tx1_tap_tck:[150,178],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:89,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:105,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:89,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:105,dev_dss0_bus_dpi_1_in_clk:[89,105],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[89,105],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:89,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:89,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:105,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:105,dev_dss0_bus_dpi_1_out_clk:[89,105],dev_dss0_bus_dss_func_clk:[89,105],dev_dss0_dpi0_ext_clksel:135,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:135,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:135,dev_dss0_dpi1_ext_clksel:135,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:135,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:135,dev_dss0_dpi_0_in_clk:[32,46,60,164],dev_dss0_dpi_1_in_clk:[32,46,60,164],dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[32,46,60,164],dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[32,46,60,164],dev_dss0_dpi_1_out_clk:[32,46,60,164],dev_dss0_dss_func_clk:[32,46,60,135,150,164,178],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_0_in_clk:[150,178],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_0_out_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:135,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_out_clk:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:135,dev_dss0_dss_inst0_dpi_2_in_clk:[150,178],dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:[150,178],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[150,178],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,178],dev_dss0_dss_inst0_dpi_2_out_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:135,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:[150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:135,dev_dss0_dss_inst0_dpi_3_out_clk:[135,150,178],dev_dss0_dss_inst0_para_1_out_clk:[150,178],dev_dss0_dss_inst0_para_3_out_clk:[150,178],dev_dss1_dpi0_pclk_dev_vd_clk:164,dev_dss1_dpi0_pclk_dev_vd_clk_parent_board_0_vout0_extpclkin_out:164,dev_dss1_dpi0_pclk_dev_vd_clk_parent_main_dss1_dpi0__pllsel_out0:164,dev_dss1_dpi0_pllsel_dev_vd_clk:164,dev_dss1_dpi0_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:164,dev_dss1_dpi0_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:164,dev_dss1_dpi1_pllsel_dev_vd_clk:164,dev_dss1_dpi1_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:164,dev_dss1_dpi1_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:164,dev_dss1_dpi_0_out_clk:[46,164],dev_dss1_dpi_1_in_clk:[46,164],dev_dss1_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[46,164],dev_dss1_dpi_1_in_clk_parent_main_dss1_dpi1__pllsel_out0:[46,164],dev_dss1_dpi_1_out_clk:[46,164],dev_dss1_dss_func_clk:[46,164],dev_dss_dsi0_dphy_0_rx_esc_clk:[46,135,150,164,178],dev_dss_dsi0_dphy_0_tx_esc_clk:[46,135,150,164,178],dev_dss_dsi0_dpi_0_clk:[46,135,150,164,178],dev_dss_dsi0_pll_ctrl_clk:[46,135,150,164,178],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[46,135,150,164,178],dev_dss_dsi0_sys_clk:[46,135,150,164,178],dev_dss_dsi1_dphy_0_rx_esc_clk:[150,178],dev_dss_dsi1_dphy_0_tx_esc_clk:[150,178],dev_dss_dsi1_dpi_0_clk:[150,178],dev_dss_dsi1_pll_ctrl_clk:[150,178],dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:[150,178],dev_dss_dsi1_sys_clk:[150,178],dev_dss_edp0_aif_i2s_clk:[135,150,178],dev_dss_edp0_dpi_2_2x_clk:[135,150,178],dev_dss_edp0_dpi_2_clk:[135,150,178],dev_dss_edp0_dpi_3_clk:[135,150,178],dev_dss_edp0_dpi_4_clk:[135,150,178],dev_dss_edp0_dpi_5_clk:[135,150,178],dev_dss_edp0_dptx_mod_clk:[135,150,178],dev_dss_edp0_phy_ln0_refclk:[135,150,178],dev_dss_edp0_phy_ln0_rxclk:[135,150,178],dev_dss_edp0_phy_ln0_rxfclk:[135,150,178],dev_dss_edp0_phy_ln0_txclk:[135,150,178],dev_dss_edp0_phy_ln0_txfclk:[135,150,178],dev_dss_edp0_phy_ln0_txmclk:[135,150,178],dev_dss_edp0_phy_ln1_refclk:[135,150,178],dev_dss_edp0_phy_ln1_rxclk:[135,150,178],dev_dss_edp0_phy_ln1_rxfclk:[135,150,178],dev_dss_edp0_phy_ln1_txclk:[135,150,178],dev_dss_edp0_phy_ln1_txfclk:[135,150,178],dev_dss_edp0_phy_ln1_txmclk:[135,150,178],dev_dss_edp0_phy_ln2_refclk:[135,150,178],dev_dss_edp0_phy_ln2_rxclk:[135,150,178],dev_dss_edp0_phy_ln2_rxfclk:[135,150,178],dev_dss_edp0_phy_ln2_txclk:[135,150,178],dev_dss_edp0_phy_ln2_txfclk:[135,150,178],dev_dss_edp0_phy_ln2_txmclk:[135,150,178],dev_dss_edp0_phy_ln3_refclk:[135,150,178],dev_dss_edp0_phy_ln3_rxclk:[135,150,178],dev_dss_edp0_phy_ln3_rxfclk:[135,150,178],dev_dss_edp0_phy_ln3_txclk:[135,150,178],dev_dss_edp0_phy_ln3_txfclk:[135,150,178],dev_dss_edp0_phy_ln3_txmclk:[135,150,178],dev_dss_edp0_pll_ctrl_clk:[135,150,178],dev_ecap0_bus_vbus_clk:[89,105],dev_ecap0_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_ecap1_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_ecap2_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_ecc_aggr0_bus_aggr_clk:[89,105],dev_ecc_aggr1_bus_aggr_clk:[89,105],dev_ecc_aggr2_bus_aggr_clk:[89,105],dev_efuse0_bus_efc0_ctl_fclk:89,dev_efuse0_bus_efc1_ctl_fclk:89,dev_efuse0_bus_vbusp_pll_clk_clk:[89,105],dev_ehrpwm0_bus_vbusp_clk:[89,105],dev_ehrpwm0_vbusp_clk:[121,135],dev_ehrpwm1_bus_vbusp_clk:[89,105],dev_ehrpwm1_vbusp_clk:[121,135],dev_ehrpwm2_bus_vbusp_clk:[89,105],dev_ehrpwm2_vbusp_clk:[121,135],dev_ehrpwm3_bus_vbusp_clk:[89,105],dev_ehrpwm3_vbusp_clk:[121,135],dev_ehrpwm4_bus_vbusp_clk:[89,105],dev_ehrpwm4_vbusp_clk:[121,135],dev_ehrpwm5_bus_vbusp_clk:[89,105],dev_ehrpwm5_vbusp_clk:[121,135],dev_elm0_bus_vbusp_clk:[89,105],dev_elm0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_encoder0_sys_clk:135,dev_epwm0_vbusp_clk:[32,46,60,74,150,164,178],dev_epwm1_vbusp_clk:[32,46,60,74,150,164,178],dev_epwm2_vbusp_clk:[32,46,60,74,150,164,178],dev_epwm3_vbusp_clk:[74,150,178],dev_epwm4_vbusp_clk:[74,150,178],dev_epwm5_vbusp_clk:[74,150,178],dev_epwm6_vbusp_clk:74,dev_epwm7_vbusp_clk:74,dev_epwm8_vbusp_clk:74,dev_eqep0_bus_vbus_clk:[89,105],dev_eqep0_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_eqep1_bus_vbus_clk:[89,105],dev_eqep1_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_eqep2_bus_vbus_clk:[89,105],dev_eqep2_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_esm0_bus_clk:[89,105],dev_esm0_clk:[32,46,60,74,121,135,150,164,178],dev_fsirx0_fsi_rx_ck:74,dev_fsirx0_fsi_rx_lpbk_ck:74,dev_fsirx0_fsi_rx_vbus_clk:74,dev_fsirx1_fsi_rx_ck:74,dev_fsirx1_fsi_rx_lpbk_ck:74,dev_fsirx1_fsi_rx_vbus_clk:74,dev_fsirx2_fsi_rx_ck:74,dev_fsirx2_fsi_rx_lpbk_ck:74,dev_fsirx2_fsi_rx_vbus_clk:74,dev_fsirx3_fsi_rx_ck:74,dev_fsirx3_fsi_rx_lpbk_ck:74,dev_fsirx3_fsi_rx_vbus_clk:74,dev_fsirx4_fsi_rx_ck:74,dev_fsirx4_fsi_rx_lpbk_ck:74,dev_fsirx4_fsi_rx_vbus_clk:74,dev_fsirx5_fsi_rx_ck:74,dev_fsirx5_fsi_rx_lpbk_ck:74,dev_fsirx5_fsi_rx_vbus_clk:74,dev_fsitx0_fsi_tx_ck:74,dev_fsitx0_fsi_tx_pll_clk:74,dev_fsitx0_fsi_tx_vbus_clk:74,dev_fsitx1_fsi_tx_ck:74,dev_fsitx1_fsi_tx_pll_clk:74,dev_fsitx1_fsi_tx_vbus_clk:74,dev_fss0_fsas_0_gclk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_dqs_clk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_hclk_clk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_iclk_clk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[32,46,60,74],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[32,46,60,74],dev_fss0_ospi_0_ospi_oclk_clk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_pclk_clk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_rclk_clk:[32,46,60,74,164],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[32,46,60,74],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[32,46,60,74],dev_gic0_bus_vclk_clk:[89,105],dev_gicss0_vclk_clk:[32,46,60,74,164],dev_gluelogic_acspcie0_buffer_clkin0:178,dev_gluelogic_acspcie0_buffer_clkin1:178,dev_gluelogic_acspcie0_buffer_pad0_m:178,dev_gluelogic_acspcie0_buffer_pad0_p:178,dev_gluelogic_acspcie0_buffer_pad1_m:178,dev_gluelogic_acspcie0_buffer_pad1_p:178,dev_gluelogic_acspcie1_buffer_clkin0:178,dev_gluelogic_acspcie1_buffer_clkin1:178,dev_gluelogic_acspcie1_buffer_pad0_m:178,dev_gluelogic_acspcie1_buffer_pad0_p:178,dev_gluelogic_acspcie1_buffer_pad1_m:178,dev_gluelogic_acspcie1_buffer_pad1_p:178,dev_gpio0_bus_mmr_clk:[89,105],dev_gpio0_mmr_clk:[32,46,60,74,121,135,150,164,178],dev_gpio1_bus_mmr_clk:[89,105],dev_gpio1_mmr_clk:[32,46,60,74,135,164],dev_gpio2_mmr_clk:[121,135,150,178],dev_gpio3_mmr_clk:135,dev_gpio4_mmr_clk:[121,135,150,178],dev_gpio5_mmr_clk:135,dev_gpio6_mmr_clk:[121,135,150,178],dev_gpio7_mmr_clk:135,dev_gpiomux_intrtr0_bus_intr_clk:[89,105],dev_gpiomux_intrtr0_intr_clk:[121,135,150,178],dev_gpmc0_bus_func_clk:[89,105],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[89,105],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[89,105],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[89,105],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[89,105],dev_gpmc0_bus_pi_gpmc_ret_clk:[89,105],dev_gpmc0_bus_po_gpmc_dev_clk:[89,105],dev_gpmc0_bus_vbusp_clk:[89,105],dev_gpmc0_func_clk:[32,46,60,74,121,135,150,164,178],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,46,60,74,121,135,150,164,178],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[121,135,150,178],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[121,135,150,178],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[121,135,150,178],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,46,60,74,164],dev_gpmc0_pi_gpmc_ret_clk:[32,46,60,74,121,135,150,164,178],dev_gpmc0_po_gpmc_dev_clk:[32,46,60,74,121,135,150,164,178],dev_gpmc0_vbusm_clk:[32,46,60,74,150,164,178],dev_gpmc0_vbusp_clk:[121,135],dev_gpu0_bus_hyd_core_clk:[89,105],dev_gpu0_bus_mem_clk:[89,105],dev_gpu0_bus_sgx_core_clk:[89,105],dev_gpu0_bus_sys_clk:[89,105],dev_gpu0_gpu_0_gpu_pll_clk:135,dev_gpu0_gpu_clk:60,dev_gpu0_gpu_dcc_clk:[46,164],dev_gpu0_gpu_pll_clk:[46,164],dev_gpu0_pll_ctrl_clk:[46,164],dev_gpu_rs_bw_limiter2_clk_clk:60,dev_gpu_rs_bw_limiter9_clk_clk:[46,164],dev_gpu_ws_bw_limiter10_clk_clk:[46,164],dev_gpu_ws_bw_limiter3_clk_clk:60,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[89,105],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[89,105],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[89,105],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[89,105],dev_gtc0_bus_vbusp_clk:[89,105],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[89,105],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[89,105],dev_gtc0_gtc_clk:[74,121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[74,121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[74,121,135,150,178],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[74,121,135,150,178],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:74,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:74,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_gtc0_vbusp_clk:[74,121,135,150,178],dev_hsm0_dap_clk:[32,60],dev_i2c0_bus_clk:[89,105],dev_i2c0_bus_piscl:89,dev_i2c0_bus_pisys_clk:[89,105],dev_i2c0_clk:[32,46,60,74,121,135,150,164,178],dev_i2c0_piscl:[32,46,60,74,121,135,150,164,178],dev_i2c0_pisys_clk:[32,46,60,74,121,135,150,164,178],dev_i2c0_porscl:[32,46,60,74,121,135,150,164,178],dev_i2c1_bus_clk:[89,105],dev_i2c1_bus_piscl:89,dev_i2c1_bus_pisys_clk:[89,105],dev_i2c1_clk:[32,46,60,74,121,135,150,164,178],dev_i2c1_piscl:[32,46,60,74,121,135,150,164,178],dev_i2c1_pisys_clk:[32,46,60,74,121,135,150,164,178],dev_i2c1_porscl:[32,46,60,74,121,135,150,164,178],dev_i2c2_bus_clk:[89,105],dev_i2c2_bus_piscl:89,dev_i2c2_bus_pisys_clk:[89,105],dev_i2c2_clk:[32,46,60,74,121,135,150,164,178],dev_i2c2_piscl:[32,46,60,74,121,135,150,164,178],dev_i2c2_pisys_clk:[32,46,60,74,121,135,150,164,178],dev_i2c2_porscl:[32,46,60,74,121,135,150,164,178],dev_i2c3_bus_clk:[89,105],dev_i2c3_bus_piscl:89,dev_i2c3_bus_pisys_clk:[89,105],dev_i2c3_clk:[32,46,60,74,121,135,150,164,178],dev_i2c3_piscl:[32,46,60,74,121,135,150,164,178],dev_i2c3_pisys_clk:[32,46,60,74,121,135,150,164,178],dev_i2c3_porscl:[32,46,60,74,121,135,150,164,178],dev_i2c4_clk:[121,135,150,164,178],dev_i2c4_piscl:[121,135,150,164,178],dev_i2c4_pisys_clk:[121,135,150,164,178],dev_i2c4_porscl:[121,135,150,164,178],dev_i2c5_clk:[121,135,150,178],dev_i2c5_piscl:[121,135,150,178],dev_i2c5_pisys_clk:[121,135,150,178],dev_i2c5_porscl:[121,135,150,178],dev_i2c6_clk:[121,135,150,178],dev_i2c6_piscl:[121,135,150,178],dev_i2c6_pisys_clk:[121,135,150,178],dev_i2c6_porscl:[121,135,150,178],dev_i3c0_i3c_pclk_clk:[121,135],dev_i3c0_i3c_scl_di:[121,135],dev_i3c0_i3c_scl_do:[121,135],dev_i3c0_i3c_sclk_clk:[121,135],dev_icssm0_core_clk:60,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:60,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:60,dev_icssm0_iep_clk:60,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:60,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:60,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:60,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:60,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:60,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:60,dev_icssm0_uclk_clk:60,dev_icssm0_vclk_clk:60,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:[150,178],dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:[150,178],dev_j7am_32_64_atb_funnel0_dbg_clk:[150,178],dev_j7am_32_64_atb_funnel1_dbg_clk:[150,178],dev_j7am_32_64_atb_funnel2_dbg_clk:[150,178],dev_j7am_bolt_pgd0_wkup_osc0_clk:[150,178],dev_j7am_bolt_psc_wrap0_clk:178,dev_j7am_bolt_psc_wrap0_slow_clk:178,dev_j7am_hwa_atb_funnel0_dbg_clk:[150,178],dev_j7am_main_16ff0_wkup_osc0_clk:[150,178],dev_j7am_pulsar_atb_funnel0_dbg_clk:[150,178],dev_jpgenc0_core_clk:[32,164],dev_jpgenc_rs_bw_limiter4_clk_clk:[32,164],dev_jpgenc_ws_bw_limiter5_clk_clk:[32,164],dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[89,105],dev_led0_led_clk:[74,121,135,150,178],dev_led0_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_main2mcu_lvl_intrtr0_bus_intr_clk:[89,105],dev_main2mcu_lvl_intrtr0_intr_clk:[135,150,178],dev_main2mcu_pls_intrtr0_bus_intr_clk:[89,105],dev_main2mcu_pls_intrtr0_intr_clk:[135,150,178],dev_main_gpiomux_introuter0_intr_clk:[32,46,60,74,164],dev_main_pll8_sel_extwave_vd_clk:[121,135],dev_main_pll8_sel_extwave_vd_clk_parent_hsdiv0_16fft_main_8_hsdivout0_clk:[121,135],dev_main_pll8_sel_extwave_vd_clk_parent_pllfrac2_ssmod_16fft_main_8_foutvcop_clk:135,dev_main_pll8_sel_extwave_vd_clk_parent_pllfracf_ssmod_16fft_main_8_foutvcop_clk:121,dev_mcan0_mcanss_can_rxd:[150,178],dev_mcan0_mcanss_cclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[32,46,60,74,164],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:74,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[32,46,60,121,135,150,164,178],dev_mcan0_mcanss_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcan10_mcanss_can_rxd:[150,178],dev_mcan10_mcanss_cclk_clk:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan10_mcanss_hclk_clk:[121,135,150,178],dev_mcan11_mcanss_can_rxd:[150,178],dev_mcan11_mcanss_cclk_clk:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan11_mcanss_hclk_clk:[121,135,150,178],dev_mcan12_mcanss_can_rxd:[150,178],dev_mcan12_mcanss_cclk_clk:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan12_mcanss_hclk_clk:[121,135,150,178],dev_mcan13_mcanss_can_rxd:[150,178],dev_mcan13_mcanss_cclk_clk:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan13_mcanss_hclk_clk:[121,135,150,178],dev_mcan14_mcanss_can_rxd:[150,178],dev_mcan14_mcanss_cclk_clk:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan14_mcanss_hclk_clk:[121,150,178],dev_mcan15_mcanss_can_rxd:[150,178],dev_mcan15_mcanss_cclk_clk:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan15_mcanss_hclk_clk:[121,150,178],dev_mcan16_mcanss_can_rxd:[150,178],dev_mcan16_mcanss_cclk_clk:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan16_mcanss_hclk_clk:[121,150,178],dev_mcan17_mcanss_can_rxd:[150,178],dev_mcan17_mcanss_cclk_clk:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan17_mcanss_hclk_clk:[121,150,178],dev_mcan1_mcanss_can_rxd:[150,178],dev_mcan1_mcanss_cclk_clk:[46,74,121,135,150,164,178],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[46,74,164],dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[46,74,121,135,150,164,178],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[46,74,121,135,150,164,178],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:74,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[46,121,135,150,164,178],dev_mcan1_mcanss_hclk_clk:[46,74,121,135,150,164,178],dev_mcan2_mcanss_can_rxd:[150,178],dev_mcan2_mcanss_cclk_clk:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan2_mcanss_hclk_clk:[121,135,150,178],dev_mcan3_mcanss_can_rxd:[150,178],dev_mcan3_mcanss_cclk_clk:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan3_mcanss_hclk_clk:[121,135,150,178],dev_mcan4_mcanss_can_rxd:[150,178],dev_mcan4_mcanss_cclk_clk:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan4_mcanss_hclk_clk:[121,135,150,178],dev_mcan5_mcanss_can_rxd:[150,178],dev_mcan5_mcanss_cclk_clk:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan5_mcanss_hclk_clk:[121,135,150,178],dev_mcan6_mcanss_can_rxd:[150,178],dev_mcan6_mcanss_cclk_clk:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan6_mcanss_hclk_clk:[121,135,150,178],dev_mcan7_mcanss_can_rxd:[150,178],dev_mcan7_mcanss_cclk_clk:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan7_mcanss_hclk_clk:[121,135,150,178],dev_mcan8_mcanss_can_rxd:[150,178],dev_mcan8_mcanss_cclk_clk:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan8_mcanss_hclk_clk:[121,135,150,178],dev_mcan9_mcanss_can_rxd:[150,178],dev_mcan9_mcanss_cclk_clk:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan9_mcanss_hclk_clk:[121,135,150,178],dev_mcasp0_aux_clk:[32,46,60,121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,46,60,164],dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,46,60,164],dev_mcasp0_bus_aux_clk:[89,105],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:89,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:105,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcasp0_bus_mcasp_ahclkr_pin:89,dev_mcasp0_bus_mcasp_ahclkx_pin:89,dev_mcasp0_bus_vbusp_clk:[89,105],dev_mcasp0_mcasp_aclkr_pin:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_aclkr_pout:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_aclkx_pin:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_aclkx_pout:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_afsr_pin:[46,164],dev_mcasp0_mcasp_afsr_pout:[32,46,60,150,164,178],dev_mcasp0_mcasp_afsx_pin:[46,164],dev_mcasp0_mcasp_afsx_pout:[32,46,60,150,164,178],dev_mcasp0_mcasp_ahclkr_pin:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,60,121,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,60,121,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[32,60,164],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,60,121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp0_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin:[32,46,60,121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,60,121,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,60,121,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[32,60,164],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,60,121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp0_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_mcasp0_vbusp_clk:[32,46,60,121,135,150,164,178],dev_mcasp10_aux_clk:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp10_mcasp_aclkr_pin:135,dev_mcasp10_mcasp_aclkr_pout:135,dev_mcasp10_mcasp_aclkx_pin:135,dev_mcasp10_mcasp_aclkx_pout:135,dev_mcasp10_mcasp_ahclkr_pin:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp10_mcasp_ahclkr_pout:135,dev_mcasp10_mcasp_ahclkx_pin:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp10_mcasp_ahclkx_pout:135,dev_mcasp10_vbusp_clk:135,dev_mcasp11_aux_clk:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp11_mcasp_aclkr_pin:135,dev_mcasp11_mcasp_aclkr_pout:135,dev_mcasp11_mcasp_aclkx_pin:135,dev_mcasp11_mcasp_aclkx_pout:135,dev_mcasp11_mcasp_ahclkr_pin:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp11_mcasp_ahclkr_pout:135,dev_mcasp11_mcasp_ahclkx_pin:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp11_mcasp_ahclkx_pout:135,dev_mcasp11_vbusp_clk:135,dev_mcasp1_aux_clk:[32,46,60,121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,46,60,164],dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,46,60,164],dev_mcasp1_bus_aux_clk:[89,105],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:89,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:105,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcasp1_bus_mcasp_ahclkr_pin:89,dev_mcasp1_bus_mcasp_ahclkx_pin:89,dev_mcasp1_bus_vbusp_clk:[89,105],dev_mcasp1_mcasp_aclkr_pin:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_aclkr_pout:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_aclkx_pin:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_aclkx_pout:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_afsr_pin:[46,164],dev_mcasp1_mcasp_afsr_pout:[32,46,60,150,164,178],dev_mcasp1_mcasp_afsx_pin:[46,164],dev_mcasp1_mcasp_afsx_pout:[32,46,60,150,164,178],dev_mcasp1_mcasp_ahclkr_pin:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,60,121,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,60,121,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[32,60,164],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,60,121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp1_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin:[32,46,60,121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,60,121,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,60,121,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[32,60,164],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,60,121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp1_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_mcasp1_vbusp_clk:[32,46,60,121,135,150,164,178],dev_mcasp2_aux_clk:[32,46,60,121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,46,60,164],dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,46,60,164],dev_mcasp2_bus_aux_clk:[89,105],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:89,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:105,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcasp2_bus_mcasp_ahclkr_pin:89,dev_mcasp2_bus_mcasp_ahclkx_pin:89,dev_mcasp2_bus_vbusp_clk:[89,105],dev_mcasp2_mcasp_aclkr_pin:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_aclkr_pout:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_aclkx_pin:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_aclkx_pout:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_afsr_pin:[46,164],dev_mcasp2_mcasp_afsr_pout:[32,46,60,150,164,178],dev_mcasp2_mcasp_afsx_pin:[46,164],dev_mcasp2_mcasp_afsx_pout:[32,46,60,150,164,178],dev_mcasp2_mcasp_ahclkr_pin:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,60,121,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,60,121,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[32,60,164],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,60,121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp2_mcasp_ahclkr_pout:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin:[32,46,60,121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,60,121,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,60,121,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[32,60,164],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,60,121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp2_mcasp_ahclkx_pout:[32,46,60,121,135,150,164,178],dev_mcasp2_vbusp_clk:[32,46,60,121,135,150,164,178],dev_mcasp3_aux_clk:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,178],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[135,150,178],dev_mcasp3_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_mcasp3_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_mcasp3_mcasp_aclkr_pin:[135,150,164,178],dev_mcasp3_mcasp_aclkr_pout:[135,150,164,178],dev_mcasp3_mcasp_aclkx_pin:[135,150,164,178],dev_mcasp3_mcasp_aclkx_pout:[135,150,164,178],dev_mcasp3_mcasp_afsr_pin:164,dev_mcasp3_mcasp_afsr_pout:[150,164,178],dev_mcasp3_mcasp_afsx_pin:164,dev_mcasp3_mcasp_afsx_pout:[150,164,178],dev_mcasp3_mcasp_ahclkr_pin:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp3_mcasp_ahclkr_pout:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp3_mcasp_ahclkx_pout:[135,150,164,178],dev_mcasp3_vbusp_clk:[135,150,164,178],dev_mcasp4_aux_clk:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,178],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[135,150,178],dev_mcasp4_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_mcasp4_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_mcasp4_mcasp_aclkr_pin:[135,150,164,178],dev_mcasp4_mcasp_aclkr_pout:[135,150,164,178],dev_mcasp4_mcasp_aclkx_pin:[135,150,164,178],dev_mcasp4_mcasp_aclkx_pout:[135,150,164,178],dev_mcasp4_mcasp_afsr_pin:164,dev_mcasp4_mcasp_afsr_pout:[150,164,178],dev_mcasp4_mcasp_afsx_pin:164,dev_mcasp4_mcasp_afsx_pout:[150,164,178],dev_mcasp4_mcasp_ahclkr_pin:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp4_mcasp_ahclkr_pout:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp4_mcasp_ahclkx_pout:[135,150,164,178],dev_mcasp4_vbusp_clk:[135,150,164,178],dev_mcasp5_aux_clk:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp5_mcasp_aclkr_pin:135,dev_mcasp5_mcasp_aclkr_pout:135,dev_mcasp5_mcasp_aclkx_pin:135,dev_mcasp5_mcasp_aclkx_pout:135,dev_mcasp5_mcasp_ahclkr_pin:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp5_mcasp_ahclkr_pout:135,dev_mcasp5_mcasp_ahclkx_pin:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp5_mcasp_ahclkx_pout:135,dev_mcasp5_vbusp_clk:135,dev_mcasp6_aux_clk:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp6_mcasp_aclkr_pin:135,dev_mcasp6_mcasp_aclkr_pout:135,dev_mcasp6_mcasp_aclkx_pin:135,dev_mcasp6_mcasp_aclkx_pout:135,dev_mcasp6_mcasp_ahclkr_pin:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp6_mcasp_ahclkr_pout:135,dev_mcasp6_mcasp_ahclkx_pin:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp6_mcasp_ahclkx_pout:135,dev_mcasp6_vbusp_clk:135,dev_mcasp7_aux_clk:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp7_mcasp_aclkr_pin:135,dev_mcasp7_mcasp_aclkr_pout:135,dev_mcasp7_mcasp_aclkx_pin:135,dev_mcasp7_mcasp_aclkx_pout:135,dev_mcasp7_mcasp_ahclkr_pin:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp7_mcasp_ahclkr_pout:135,dev_mcasp7_mcasp_ahclkx_pin:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp7_mcasp_ahclkx_pout:135,dev_mcasp7_vbusp_clk:135,dev_mcasp8_aux_clk:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp8_mcasp_aclkr_pin:135,dev_mcasp8_mcasp_aclkr_pout:135,dev_mcasp8_mcasp_aclkx_pin:135,dev_mcasp8_mcasp_aclkx_pout:135,dev_mcasp8_mcasp_ahclkr_pin:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp8_mcasp_ahclkr_pout:135,dev_mcasp8_mcasp_ahclkx_pin:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp8_mcasp_ahclkx_pout:135,dev_mcasp8_vbusp_clk:135,dev_mcasp9_aux_clk:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp9_mcasp_aclkr_pin:135,dev_mcasp9_mcasp_aclkr_pout:135,dev_mcasp9_mcasp_aclkx_pin:135,dev_mcasp9_mcasp_aclkx_pout:135,dev_mcasp9_mcasp_ahclkr_pin:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp9_mcasp_ahclkr_pout:135,dev_mcasp9_mcasp_ahclkx_pin:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp9_mcasp_ahclkx_pout:135,dev_mcasp9_vbusp_clk:135,dev_mcrc64_0_clk:[32,46,60,164],dev_mcspi0_bus_clkspiref_clk:[89,105],dev_mcspi0_bus_io_clkspii_clk:[89,105],dev_mcspi0_bus_io_clkspio_clk:[89,105],dev_mcspi0_bus_vbusp_clk:[89,105],dev_mcspi0_clkspiref_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi0_io_clkspii_clk:[32,46,60,74,150,164,178],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[32,46,60,74,150,164,178],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[32,46,60,74,150,164,178],dev_mcspi0_io_clkspio_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi1_bus_clkspiref_clk:[89,105],dev_mcspi1_bus_io_clkspii_clk:[89,105],dev_mcspi1_bus_io_clkspio_clk:[89,105],dev_mcspi1_bus_vbusp_clk:[89,105],dev_mcspi1_clkspiref_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi1_io_clkspii_clk:[32,46,60,74,150,164,178],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[32,46,60,74,150,164,178],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[32,46,60,74,150,164,178],dev_mcspi1_io_clkspio_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi1_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi2_bus_clkspiref_clk:[89,105],dev_mcspi2_bus_io_clkspii_clk:[89,105],dev_mcspi2_bus_io_clkspio_clk:[89,105],dev_mcspi2_bus_vbusp_clk:[89,105],dev_mcspi2_clkspiref_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi2_io_clkspii_clk:[32,46,60,74,150,164,178],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[32,46,60,74,150,164,178],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[32,46,60,74,150,164,178],dev_mcspi2_io_clkspio_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi2_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcspi3_bus_clkspiref_clk:[89,105],dev_mcspi3_bus_io_clkspii_clk:[89,105],dev_mcspi3_bus_io_clkspio_clk:[89,105],dev_mcspi3_bus_vbusp_clk:[89,105],dev_mcspi3_clkspiref_clk:[74,121,135,150,178],dev_mcspi3_io_clkspii_clk:[74,121,135,150,178],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:74,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:[150,178],dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[74,121,135,150,178],dev_mcspi3_io_clkspio_clk:[74,121,135,150,178],dev_mcspi3_vbusp_clk:[74,121,135,150,178],dev_mcspi4_bus_clkspiref_clk:[89,105],dev_mcspi4_bus_io_clkspii_clk:105,dev_mcspi4_bus_io_clkspio_clk:105,dev_mcspi4_bus_vbusp_clk:[89,105],dev_mcspi4_clkspiref_clk:[74,121,135,150,178],dev_mcspi4_io_clkspii_clk:[74,121,135,150,178],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:74,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:74,dev_mcspi4_io_clkspio_clk:[74,121,135,150,178],dev_mcspi4_vbusp_clk:[74,121,135,150,178],dev_mcspi5_clkspiref_clk:[121,135,150,178],dev_mcspi5_io_clkspii_clk:[150,178],dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:[150,178],dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:[150,178],dev_mcspi5_io_clkspio_clk:[121,135,150,178],dev_mcspi5_vbusp_clk:[121,135,150,178],dev_mcspi6_clkspiref_clk:[121,135,150,178],dev_mcspi6_io_clkspii_clk:[150,178],dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:[150,178],dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:[150,178],dev_mcspi6_io_clkspio_clk:[121,135,150,178],dev_mcspi6_vbusp_clk:[121,135,150,178],dev_mcspi7_clkspiref_clk:[121,135,150,178],dev_mcspi7_io_clkspii_clk:[150,178],dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:[150,178],dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:[150,178],dev_mcspi7_io_clkspio_clk:[121,135,150,178],dev_mcspi7_vbusp_clk:[121,135,150,178],dev_mcu_adc0_adc_clk:121,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc0_bus_adc_clk:[89,105],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[89,105],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[89,105],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_adc0_bus_sys_clk:[89,105],dev_mcu_adc0_bus_vbus_clk:[89,105],dev_mcu_adc0_sys_clk:121,dev_mcu_adc0_vbus_clk:121,dev_mcu_adc12_16ffc0_adc_clk:135,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:135,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:135,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:135,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:135,dev_mcu_adc12_16ffc0_sys_clk:135,dev_mcu_adc12_16ffc0_vbus_clk:135,dev_mcu_adc12_16ffc1_adc_clk:135,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:135,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:135,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:135,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:135,dev_mcu_adc12_16ffc1_sys_clk:135,dev_mcu_adc12_16ffc1_vbus_clk:135,dev_mcu_adc12fc_16ffc0_adc_clk:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc0_sys_clk:[150,178],dev_mcu_adc12fc_16ffc0_vbus_clk:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc1_sys_clk:[150,178],dev_mcu_adc12fc_16ffc1_vbus_clk:[150,178],dev_mcu_adc1_adc_clk:121,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc1_bus_adc_clk:[89,105],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[89,105],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[89,105],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_adc1_bus_sys_clk:[89,105],dev_mcu_adc1_bus_vbus_clk:[89,105],dev_mcu_adc1_sys_clk:121,dev_mcu_adc1_vbus_clk:121,dev_mcu_armss0_bus_interface_clk:89,dev_mcu_armss0_cpu0_bus_cpu_clk:[89,105],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[89,105],dev_mcu_armss0_cpu0_bus_interface_clk:[89,105],dev_mcu_armss0_cpu0_bus_interface_phas:[89,105],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_armss0_cpu1_bus_cpu_clk:[89,105],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[89,105],dev_mcu_armss0_cpu1_bus_interface_clk:[89,105],dev_mcu_armss0_cpu1_bus_interface_phas:[89,105],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[89,105],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[89,105],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[89,105],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[89,105],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[89,105],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[89,105],dev_mcu_cpsw0_bus_cppi_clk_clk:[89,105],dev_mcu_cpsw0_bus_cpts_genf0_0:89,dev_mcu_cpsw0_bus_cpts_rft_clk:[89,105],dev_mcu_cpsw0_bus_gmii1_mr_clk:[89,105],dev_mcu_cpsw0_bus_gmii1_mt_clk:[89,105],dev_mcu_cpsw0_bus_gmii_rft_clk:[89,105],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[89,105],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[89,105],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[89,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[89,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[89,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[89,105],dev_mcu_cpsw0_cppi_clk_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_genf0:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_mcu_cpsw0_gmii1_mr_clk:[121,135,150,178],dev_mcu_cpsw0_gmii1_mt_clk:[121,135,150,178],dev_mcu_cpsw0_gmii_rft_clk:[121,135,150,178],dev_mcu_cpsw0_mdio_mdclk_o:[121,135,150,178],dev_mcu_cpsw0_rgmii1_rxc_i:[121,135,150,178],dev_mcu_cpsw0_rgmii1_txc_i:135,dev_mcu_cpsw0_rgmii1_txc_o:[121,135,150,178],dev_mcu_cpsw0_rgmii_mhz_250_clk:[121,135,150,178],dev_mcu_cpsw0_rgmii_mhz_50_clk:[121,135,150,178],dev_mcu_cpsw0_rgmii_mhz_5_clk:[121,135,150,178],dev_mcu_cpsw0_rmii_mhz_50_clk:[121,135,150,178],dev_mcu_cpt2_aggr0_bus_vclk_clk:[89,105],dev_mcu_cpt2_aggr0_vclk_clk:[32,46,121,135,150,164,178],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[89,105],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[89,105],dev_mcu_dcc0_bus_dcc_input00_clk:[89,105],dev_mcu_dcc0_bus_dcc_input01_clk:[89,105],dev_mcu_dcc0_bus_dcc_input02_clk:[89,105],dev_mcu_dcc0_bus_dcc_input10_clk:[89,105],dev_mcu_dcc0_bus_vbus_clk:[89,105],dev_mcu_dcc0_dcc_clksrc0_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc1_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc2_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc3_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc4_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc5_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc6_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc7_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_input00_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_input01_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_input02_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_dcc_input10_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc0_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[89,105],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[89,105],dev_mcu_dcc1_bus_dcc_input00_clk:[89,105],dev_mcu_dcc1_bus_dcc_input01_clk:[89,105],dev_mcu_dcc1_bus_dcc_input02_clk:[89,105],dev_mcu_dcc1_bus_dcc_input10_clk:[89,105],dev_mcu_dcc1_bus_vbus_clk:[89,105],dev_mcu_dcc1_dcc_clksrc0_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc1_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc2_clk:[121,135,150,178],dev_mcu_dcc1_dcc_clksrc3_clk:[121,135,150,178],dev_mcu_dcc1_dcc_clksrc4_clk:[121,135,150,178],dev_mcu_dcc1_dcc_clksrc5_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc6_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc7_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_input00_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_input01_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_input02_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_dcc_input10_clk:[32,46,121,135,150,164,178],dev_mcu_dcc1_vbus_clk:[32,46,121,135,150,164,178],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[89,105],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[89,105],dev_mcu_dcc2_bus_dcc_input00_clk:[89,105],dev_mcu_dcc2_bus_dcc_input01_clk:[89,105],dev_mcu_dcc2_bus_dcc_input02_clk:[89,105],dev_mcu_dcc2_bus_dcc_input10_clk:[89,105],dev_mcu_dcc2_bus_vbus_clk:[89,105],dev_mcu_dcc2_dcc_clksrc0_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc1_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc2_clk:[150,178],dev_mcu_dcc2_dcc_clksrc3_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc4_clk:[135,150,178],dev_mcu_dcc2_dcc_clksrc6_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc7_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input00_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input01_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input02_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input10_clk:[121,135,150,178],dev_mcu_dcc2_vbus_clk:[121,135,150,178],dev_mcu_debugss0_bus_atb0_clk:[89,105],dev_mcu_debugss0_bus_atb1_clk:[89,105],dev_mcu_debugss0_bus_atb2_clk:[89,105],dev_mcu_debugss0_bus_atb3_clk:[89,105],dev_mcu_debugss0_bus_cfg_clk:[89,105],dev_mcu_debugss0_bus_dbg_clk:[89,105],dev_mcu_debugss0_bus_sys_clk:[89,105],dev_mcu_ecc_aggr0_bus_aggr_clk:[89,105],dev_mcu_ecc_aggr1_bus_aggr_clk:[89,105],dev_mcu_efuse0_bus_efc0_ctl_fclk:89,dev_mcu_efuse0_bus_efc1_ctl_fclk:89,dev_mcu_efuse0_bus_efc2_ctl_fclk:89,dev_mcu_efuse0_bus_efc3_ctl_fclk:89,dev_mcu_efuse0_bus_vbusp_clk_clk:[89,105],dev_mcu_esm0_bus_clk:[89,105],dev_mcu_esm0_clk:[74,121,135,150,178],dev_mcu_fss0_fsas_0_gclk:[121,135,150,178],dev_mcu_fss0_hyperbus0_bus_cba_clk:[89,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[89,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[89,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[89,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:89,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:89,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:89,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[121,135,150,178],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:89,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:89,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:89,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:89,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:89,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:89,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[135,150,178],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[135,150,178],dev_mcu_gpio0_mmr_clk:[32,46,60,74,164],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:[32,46,60,164],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,60,164],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:[32,46,60,164],dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[32,46,60,164],dev_mcu_i2c0_bus_clk:[89,105],dev_mcu_i2c0_bus_piscl:89,dev_mcu_i2c0_bus_pisys_clk:[89,105],dev_mcu_i2c0_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_i2c0_piscl:[32,46,60,74,121,135,150,164,178],dev_mcu_i2c0_pisys_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_i2c0_porscl:[32,46,60,74,135,150,164,178],dev_mcu_i2c1_clk:[74,121,135,150,178],dev_mcu_i2c1_piscl:[74,121,135,150,178],dev_mcu_i2c1_pisys_clk:[74,121,135,150,178],dev_mcu_i2c1_porscl:[74,121,135,150,178],dev_mcu_i3c0_i3c_pclk_clk:[121,135,150,178],dev_mcu_i3c0_i3c_scl_di:[121,135,150,178],dev_mcu_i3c0_i3c_scl_do:[121,135,150,178],dev_mcu_i3c0_i3c_sclk_clk:[121,135,150,178],dev_mcu_i3c0_i3c_sda_di:[150,178],dev_mcu_i3c1_i3c_pclk_clk:[121,135,150,178],dev_mcu_i3c1_i3c_scl_di:135,dev_mcu_i3c1_i3c_scl_do:135,dev_mcu_i3c1_i3c_sclk_clk:[121,135,150,178],dev_mcu_m4fss0_cbass_0_clk:[60,74],dev_mcu_m4fss0_core0_dap_clk:[60,74],dev_mcu_m4fss0_core0_vbus_clk:[60,74],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:74,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:74,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:60,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:60,dev_mcu_mcan0_bus_mcanss_cclk_clk:[89,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[89,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[89,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[89,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_mcan0_bus_mcanss_hclk_clk:[89,105],dev_mcu_mcan0_mcanss_can_rxd:[150,178],dev_mcu_mcan0_mcanss_cclk_clk:[32,46,60,121,135,150,164,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,121,135,150,164,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,121,135,150,164,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[32,46,60,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[32,46,60,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[121,135,150,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[121,135,150,178],dev_mcu_mcan0_mcanss_hclk_clk:[32,46,60,121,135,150,164,178],dev_mcu_mcan1_bus_mcanss_cclk_clk:[89,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[89,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[89,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[89,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_mcan1_bus_mcanss_hclk_clk:[89,105],dev_mcu_mcan1_mcanss_can_rxd:[150,178],dev_mcu_mcan1_mcanss_cclk_clk:[32,46,60,121,135,150,164,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,121,135,150,164,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,121,135,150,164,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[32,46,60,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[32,46,60,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[121,135,150,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[121,135,150,178],dev_mcu_mcan1_mcanss_hclk_clk:[32,46,60,121,135,150,164,178],dev_mcu_mcrc64_0_clk:[32,46,60,74,164],dev_mcu_mcspi0_bus_clkspiref_clk:[89,105],dev_mcu_mcspi0_bus_io_clkspii_clk:[89,105],dev_mcu_mcspi0_bus_io_clkspio_clk:[89,105],dev_mcu_mcspi0_bus_vbusp_clk:[89,105],dev_mcu_mcspi0_clkspiref_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi0_io_clkspii_clk:[32,46,60,74,150,164,178],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[32,46,60,74,150,164,178],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[32,46,60,74,150,164,178],dev_mcu_mcspi0_io_clkspio_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi1_bus_clkspiref_clk:[89,105],dev_mcu_mcspi1_bus_io_clkspii_clk:[89,105],dev_mcu_mcspi1_bus_io_clkspio_clk:[89,105],dev_mcu_mcspi1_bus_vbusp_clk:[89,105],dev_mcu_mcspi1_clkspiref_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi1_io_clkspii_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:[32,46,60,74,164],dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:[150,178],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[121,135,150,178],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:[32,46,60,74,164],dev_mcu_mcspi1_io_clkspio_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi1_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_mcspi2_bus_clkspiref_clk:[89,105],dev_mcu_mcspi2_bus_io_clkspii_clk:105,dev_mcu_mcspi2_bus_io_clkspio_clk:105,dev_mcu_mcspi2_bus_vbusp_clk:[89,105],dev_mcu_mcspi2_clkspiref_clk:[121,135,150,178],dev_mcu_mcspi2_io_clkspii_clk:[121,135,150,178],dev_mcu_mcspi2_io_clkspio_clk:[121,135,150,178],dev_mcu_mcspi2_vbusp_clk:[121,135,150,178],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:[32,46,60,164],dev_mcu_mcu_gpiomux_introuter0_intr_clk:74,dev_mcu_msram0_bus_cclk_clk:[89,105],dev_mcu_msram0_bus_vclk_clk:[89,105],dev_mcu_navss0_bus_cpsw0clk:[89,105],dev_mcu_navss0_bus_modss_vd2clk:[89,105],dev_mcu_navss0_bus_pdma_mcu1clk:[89,105],dev_mcu_navss0_bus_udmass_vd2clk:89,dev_mcu_navss0_intr_0_intr_clk:[121,135],dev_mcu_navss0_intr_router_0_intr_clk:[150,178],dev_mcu_navss0_mcrc_0_clk:[121,135,150,178],dev_mcu_navss0_modss_vd2clk:[121,135,150,178],dev_mcu_navss0_proxy0_clk_clk:[121,135,150,178],dev_mcu_navss0_ringacc0_sys_clk:[121,135,150,178],dev_mcu_navss0_udmap_0_sys_clk:[121,135,150,178],dev_mcu_navss0_udmass_inta_0_sys_clk:[121,135,150,178],dev_mcu_navss0_udmass_vd2clk:[121,135,150,178],dev_mcu_obsclk_mux_sel_dev_vd_clk:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[32,46,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:60,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk_dup0:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[32,46,60,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_mcu_obsclk_mux_sel_div_clkout:60,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[32,46,60,164],dev_mcu_pbist0_bus_clk1_clk:[89,105],dev_mcu_pbist0_bus_clk2_clk:[89,105],dev_mcu_pbist0_bus_clk4_clk:[89,105],dev_mcu_pbist0_clk1_clk:[121,150,178],dev_mcu_pbist0_clk2_clk:[121,150,178],dev_mcu_pbist0_clk3_clk:[121,150,178],dev_mcu_pbist0_clk4_clk:[121,150,178],dev_mcu_pbist0_clk5_clk:[121,150,178],dev_mcu_pbist0_clk6_clk:[121,150,178],dev_mcu_pbist0_clk7_clk:[121,150,178],dev_mcu_pbist0_clk8_clk:[32,46,121,150,164,178],dev_mcu_pbist1_clk1_clk:[121,150,178],dev_mcu_pbist1_clk2_clk:[121,150,178],dev_mcu_pbist1_clk3_clk:[121,150,178],dev_mcu_pbist1_clk4_clk:[121,150,178],dev_mcu_pbist1_clk5_clk:[121,150,178],dev_mcu_pbist1_clk6_clk:[121,150,178],dev_mcu_pbist1_clk7_clk:[121,150,178],dev_mcu_pbist1_clk8_clk:[121,150,178],dev_mcu_pbist2_clk1_clk:121,dev_mcu_pbist2_clk2_clk:121,dev_mcu_pbist2_clk3_clk:121,dev_mcu_pbist2_clk4_clk:121,dev_mcu_pbist2_clk5_clk:121,dev_mcu_pbist2_clk6_clk:121,dev_mcu_pbist2_clk7_clk:121,dev_mcu_pbist2_clk8_clk:[121,150,178],dev_mcu_pdma0_bus_vclk:[89,105],dev_mcu_pdma1_bus_vclk:[89,105],dev_mcu_pll_mmr0_bus_vbusp_clk:[89,105],dev_mcu_psc0_clk:74,dev_mcu_psc0_slow_clk:74,dev_mcu_psram0_bus_clk_clk:[89,105],dev_mcu_r5fss0_core0_cpu0_clk:[32,46,164],dev_mcu_r5fss0_core0_cpu_clk:[121,135,150,178],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[121,135,150,178],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[121,135,150,178],dev_mcu_r5fss0_core0_interface0_clk:[32,46,164],dev_mcu_r5fss0_core0_interface_clk:[121,135,150,178],dev_mcu_r5fss0_core0_interface_phas:[121,135,150,178],dev_mcu_r5fss0_core1_cpu_clk:[121,135,150,178],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[121,135,150,178],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[121,135,150,178],dev_mcu_r5fss0_core1_interface_clk:[121,135,150,178],dev_mcu_r5fss0_core1_interface_phas:[121,135,150,178],dev_mcu_rom0_bus_clk_clk:[89,105],dev_mcu_rti0_bus_rti_clk:[89,105],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_mcu_rti0_bus_vbusp_clk:[89,105],dev_mcu_rti0_rti_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,74,164],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:60,dev_mcu_rti0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_rti1_bus_rti_clk:[89,105],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_mcu_rti1_bus_vbusp_clk:[89,105],dev_mcu_rti1_rti_clk:[121,135,150,178],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti1_vbusp_clk:[121,135,150,178],dev_mcu_sa2_ul0_pka_in_clk:[121,135],dev_mcu_sa2_ul0_x1_clk:[121,135],dev_mcu_sa2_ul0_x2_clk:[121,135],dev_mcu_sec_mmr0_bus_vbusp_clk:[89,105],dev_mcu_timer0_bus_timer_hclk_clk:[89,105],dev_mcu_timer0_bus_timer_tclk_clk:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:89,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_mcu_timer0_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer0_timer_pwm:[32,46,60,74,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60,74],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,74,164],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[60,74],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:74,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:60,dev_mcu_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[32,46,164],dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[32,46,60,164],dev_mcu_timer1_bus_timer_hclk_clk:[89,105],dev_mcu_timer1_bus_timer_tclk_clk:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:89,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_mcu_timer1_clksel_vd_clk:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer1_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer1_timer_pwm:[32,46,60,74,164],dev_mcu_timer1_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[60,74],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[32,46,121,135,150,164,178],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[60,74],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:74,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[60,74],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[60,74],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:74,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[121,135,150,178],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1:[32,46,164],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:60,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:60,dev_mcu_timer2_bus_timer_hclk_clk:[89,105],dev_mcu_timer2_bus_timer_tclk_clk:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:89,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_mcu_timer2_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer2_timer_pwm:[32,46,60,74,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60,74],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,74,164],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[60,74],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:74,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:60,dev_mcu_timer2_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[32,46,164],dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[32,46,60,164],dev_mcu_timer3_bus_timer_hclk_clk:[89,105],dev_mcu_timer3_bus_timer_tclk_clk:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:89,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_mcu_timer3_clksel_vd_clk:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer3_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer3_timer_pwm:[32,46,60,74,164],dev_mcu_timer3_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[60,74],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[32,46,121,135,150,164,178],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[60,74],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:74,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[60,74],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[60,74],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:74,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[121,135,150,178],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3:[32,46,164],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:60,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:60,dev_mcu_timer4_timer_hclk_clk:[121,135,150,178],dev_mcu_timer4_timer_pwm:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer5_clksel_vd_clk:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer5_timer_hclk_clk:[121,135,150,178],dev_mcu_timer5_timer_tclk_clk:[121,135,150,178],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[121,135,150,178],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[121,135,150,178],dev_mcu_timer6_timer_hclk_clk:[121,135,150,178],dev_mcu_timer6_timer_pwm:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer7_clksel_vd_clk:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer7_timer_hclk_clk:[121,135,150,178],dev_mcu_timer7_timer_tclk_clk:[121,135,150,178],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[121,135,150,178],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[121,135,150,178],dev_mcu_timer8_timer_hclk_clk:[121,135,150,178],dev_mcu_timer8_timer_pwm:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer9_clksel_vd_clk:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer9_timer_hclk_clk:[121,135,150,178],dev_mcu_timer9_timer_tclk_clk:[121,135,150,178],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[121,135,150,178],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[121,135,150,178],dev_mcu_uart0_bus_fclk_clk:[89,105],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[89,105],dev_mcu_uart0_bus_vbusp_clk:[89,105],dev_mcu_uart0_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[121,135,150,178],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:121,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[135,150,178],dev_mcu_uart0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_mcu_uart1_fclk_clk:74,dev_mcu_uart1_vbusp_clk:74,dev_mlb0_mlbss_amlb_clk:135,dev_mlb0_mlbss_hclk_clk:135,dev_mlb0_mlbss_mlb_clk:135,dev_mlb0_mlbss_pclk_clk:135,dev_mlb0_mlbss_sclk_clk:135,dev_mmcsd0_bus_emmcsdss_vbus_clk:[89,105],dev_mmcsd0_bus_emmcsdss_xin_clk:[89,105],dev_mmcsd0_emmcsdss_io_clk_i:[32,60],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:[32,60],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:[32,60],dev_mmcsd0_emmcsdss_io_clk_o:[32,60],dev_mmcsd0_emmcsdss_vbus_clk:[32,60],dev_mmcsd0_emmcsdss_xin_clk:[32,60],dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,60],dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,60],dev_mmcsd0_emmcss_io_clk:135,dev_mmcsd0_emmcss_vbus_clk:[46,74,121,135,150,164,178],dev_mmcsd0_emmcss_xin_clk:[46,74,121,135,150,164,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[121,135,150,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[121,135,150,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[46,74,135,150,164,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[121,135,150,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:121,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[46,74,164],dev_mmcsd1_bus_emmcsdss_vbus_clk:[89,105],dev_mmcsd1_bus_emmcsdss_xin_clk:[89,105],dev_mmcsd1_emmcsdss_io_clk_i:[32,46,60,74,121,135,150,164,178],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:[32,46,60,164],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[32,46,60,74,164],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:74,dev_mmcsd1_emmcsdss_io_clk_o:[32,46,60,74,121,135,150,164,178],dev_mmcsd1_emmcsdss_vbus_clk:[32,46,60,74,121,135,150,164,178],dev_mmcsd1_emmcsdss_xin_clk:[32,46,60,74,121,135,150,164,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[121,135,150,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[121,135,150,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,46,60,74,135,150,164,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[121,135,150,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:121,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,46,60,74,164],dev_mmcsd2_emmcsdss_io_clk_i:[32,46,60,135,164],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:[32,46,60,164],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:[32,46,60,164],dev_mmcsd2_emmcsdss_io_clk_o:[32,46,60,135,164],dev_mmcsd2_emmcsdss_vbus_clk:[32,46,60,135,164],dev_mmcsd2_emmcsdss_xin_clk:[32,46,60,135,164],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,46,60,135,164],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,46,60,164],dev_msram8kx256e0_cclk_clk:164,dev_msram8kx256e0_vclk_clk:164,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:89,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:89,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:89,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:89,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:89,dev_navss0_bcdma_0_clk:[150,178],dev_navss0_bus_cpts0_genf2_0:[89,105],dev_navss0_bus_cpts0_genf3_0:[89,105],dev_navss0_bus_cpts0_genf4_0:[89,105],dev_navss0_bus_cpts0_genf5_0:[89,105],dev_navss0_bus_icss_g0clk:[89,105],dev_navss0_bus_icss_g1clk:[89,105],dev_navss0_bus_icss_g2clk:[89,105],dev_navss0_bus_modss_vd2clk:89,dev_navss0_bus_msmc0clk:[89,105],dev_navss0_bus_nbss_vclk:[89,105],dev_navss0_bus_nbss_vd2clk:[89,105],dev_navss0_bus_pdma_main1clk:[89,105],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[89,105],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[89,105],dev_navss0_bus_udmass_vd2clk:89,dev_navss0_cpts0_genf2:[121,135,150,178],dev_navss0_cpts0_genf3:[121,135,150,178],dev_navss0_cpts0_genf4:121,dev_navss0_cpts_0_rclk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_navss0_cpts_0_ts_genf0:[121,135,150,178],dev_navss0_cpts_0_ts_genf1:[121,135,150,178],dev_navss0_cpts_0_vbusp_gclk:[121,135,150,178],dev_navss0_dti_0_clk_clk:[121,135],dev_navss0_dti_0_ext0_dti_clk_clk:135,dev_navss0_dti_0_ext1_dti_clk_clk:135,dev_navss0_dti_0_ext2_dti_clk_clk:135,dev_navss0_dti_0_ext3_dti_clk_clk:135,dev_navss0_intr_0_intr_clk:[150,178],dev_navss0_intr_router_0_intr_clk:[121,135],dev_navss0_mailbox1_0_vclk_clk:[150,178],dev_navss0_mailbox1_10_vclk_clk:[150,178],dev_navss0_mailbox1_11_vclk_clk:[150,178],dev_navss0_mailbox1_1_vclk_clk:[150,178],dev_navss0_mailbox1_2_vclk_clk:[150,178],dev_navss0_mailbox1_3_vclk_clk:[150,178],dev_navss0_mailbox1_4_vclk_clk:[150,178],dev_navss0_mailbox1_5_vclk_clk:[150,178],dev_navss0_mailbox1_6_vclk_clk:[150,178],dev_navss0_mailbox1_7_vclk_clk:[150,178],dev_navss0_mailbox1_8_vclk_clk:[150,178],dev_navss0_mailbox1_9_vclk_clk:[150,178],dev_navss0_mailbox_0_vclk_clk:[121,135,150,178],dev_navss0_mailbox_10_vclk_clk:[121,135,150,178],dev_navss0_mailbox_11_vclk_clk:[121,135,150,178],dev_navss0_mailbox_1_vclk_clk:[121,135,150,178],dev_navss0_mailbox_2_vclk_clk:[121,135,150,178],dev_navss0_mailbox_3_vclk_clk:[121,135,150,178],dev_navss0_mailbox_4_vclk_clk:[121,135,150,178],dev_navss0_mailbox_5_vclk_clk:[121,135,150,178],dev_navss0_mailbox_6_vclk_clk:[121,135,150,178],dev_navss0_mailbox_7_vclk_clk:[121,135,150,178],dev_navss0_mailbox_8_vclk_clk:[121,135,150,178],dev_navss0_mailbox_9_vclk_clk:[121,135,150,178],dev_navss0_mcrc_0_clk:[121,135,150,178],dev_navss0_modss_inta_0_sys_clk:[121,150,178],dev_navss0_modss_inta_1_sys_clk:[121,150,178],dev_navss0_modss_intaggr_0_sys_clk:135,dev_navss0_modss_intaggr_1_sys_clk:135,dev_navss0_modss_vd2clk:[121,135,150,178],dev_navss0_proxy_0_clk_clk:[121,135,150,178],dev_navss0_pvu_0_clk_clk:[135,150,178],dev_navss0_pvu_1_clk_clk:[135,150,178],dev_navss0_pvu_2_clk_clk:135,dev_navss0_ringacc_0_sys_clk:[121,135,150,178],dev_navss0_spinlock_0_clk:[121,135,150,178],dev_navss0_tbu_0_clk_clk:[121,135],dev_navss0_tcu_0_clk_clk:135,dev_navss0_timermgr_0_eon_tick_evt:[121,135,150,178],dev_navss0_timermgr_0_vclk_clk:[121,135,150,178],dev_navss0_timermgr_1_eon_tick_evt:[121,135,150,178],dev_navss0_timermgr_1_vclk_clk:[121,135,150,178],dev_navss0_udmap_0_sys_clk:[121,135,150,178],dev_navss0_udmass_inta_0_sys_clk:[121,150,178],dev_navss0_udmass_intaggr_0_sys_clk:135,dev_navss0_udmass_vd2clk:[121,135,150,178],dev_navss0_virtss_vd2clk:[121,135,150,178],dev_obsclk0_mux_sel_dev_vd_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf0:32,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf1:32,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk8:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk2:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk2:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk:32,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:[32,46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_c7xv_wrap_main_0_clock_control_0_c7xv_divh_clk4_obsclk_out_clk:32,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:32,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_c7xv_wrap_main_0_clock_control_0_c7xv_divh_clk4_obsclk_out_clk:164,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:[46,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_gpu_bxs464_wrap_main_0_gpu_dcc_clk4:[46,164],dev_oldi_tx_core0_oldi_0_fwd_p_clk:[46,164],dev_oldi_tx_core0_oldi_1_fwd_p_clk:46,dev_oldi_tx_core1_oldi_0_fwd_p_clk:[46,164],dev_oldi_tx_core1_oldi_0_fwd_p_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk:164,dev_oldi_tx_core1_oldi_1_fwd_p_clk:46,dev_oldi_tx_core1_oldi_pll_clk:[46,164],dev_oldi_tx_core1_oldi_pll_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:[46,164],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:89,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:105,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:89,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:105,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[89,105],dev_pbist0_bus_clk1_clk:[89,105],dev_pbist0_bus_clk2_clk:[89,105],dev_pbist0_bus_clk4_clk:[89,105],dev_pbist0_clk1_clk:121,dev_pbist0_clk2_clk:121,dev_pbist0_clk3_clk:121,dev_pbist0_clk4_clk:121,dev_pbist0_clk5_clk:121,dev_pbist0_clk6_clk:121,dev_pbist0_clk7_clk:121,dev_pbist0_clk8_clk:[32,46,60,74,121,150,164,178],dev_pbist0_tclk_clk:[32,46,60,164],dev_pbist10_clk8_clk:[150,178],dev_pbist11_clk7_clk:[150,178],dev_pbist14_clk8_clk:178,dev_pbist1_bus_clk1_clk:[89,105],dev_pbist1_bus_clk2_clk:[89,105],dev_pbist1_bus_clk4_clk:[89,105],dev_pbist1_clk1_clk:121,dev_pbist1_clk2_clk:121,dev_pbist1_clk3_clk:121,dev_pbist1_clk4_clk:121,dev_pbist1_clk5_clk:121,dev_pbist1_clk6_clk:121,dev_pbist1_clk7_clk:121,dev_pbist1_clk8_clk:[46,60,74,121,150,164,178],dev_pbist1_tclk_clk:[46,60,164],dev_pbist2_clk1_clk:121,dev_pbist2_clk2_clk:121,dev_pbist2_clk3_clk:121,dev_pbist2_clk4_clk:121,dev_pbist2_clk5_clk:121,dev_pbist2_clk6_clk:121,dev_pbist2_clk7_clk:121,dev_pbist2_clk8_clk:[74,121,150,164,178],dev_pbist2_tclk_clk:164,dev_pbist3_clk8_clk:[32,46,74,150,164,178],dev_pbist3_tclk_clk:[46,164],dev_pbist4_clk8_clk:[150,178],dev_pbist5_clk8_clk:[150,178],dev_pcie0_bus_pcie_cba_clk:[89,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[89,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[89,105],dev_pcie0_bus_pcie_txi0_clk:[89,105],dev_pcie0_bus_pcie_txr0_clk:[89,105],dev_pcie0_bus_pcie_txr1_clk:[89,105],dev_pcie0_pcie_cba_clk:[74,135,164,178],dev_pcie0_pcie_cpts_rclk_clk:[74,135,164,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[74,164],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[74,135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[74,135,164,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[74,135,164,178],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[74,164],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_1_ip1_ln0_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie0_pcie_lane0_refclk:[74,135,164,178],dev_pcie0_pcie_lane0_rxclk:[74,135,164,178],dev_pcie0_pcie_lane0_rxfclk:[74,135,164,178],dev_pcie0_pcie_lane0_txclk:[74,135,164,178],dev_pcie0_pcie_lane0_txfclk:[74,135,164,178],dev_pcie0_pcie_lane0_txmclk:[74,135,164,178],dev_pcie0_pcie_lane1_refclk:[135,178],dev_pcie0_pcie_lane1_rxclk:[135,178],dev_pcie0_pcie_lane1_rxfclk:[135,178],dev_pcie0_pcie_lane1_txclk:[135,178],dev_pcie0_pcie_lane1_txfclk:[135,178],dev_pcie0_pcie_lane1_txmclk:[135,178],dev_pcie0_pcie_lane2_refclk:178,dev_pcie0_pcie_lane2_rxclk:178,dev_pcie0_pcie_lane2_rxfclk:178,dev_pcie0_pcie_lane2_txclk:178,dev_pcie0_pcie_lane2_txfclk:178,dev_pcie0_pcie_lane2_txmclk:178,dev_pcie0_pcie_lane3_refclk:178,dev_pcie0_pcie_lane3_rxclk:178,dev_pcie0_pcie_lane3_rxfclk:178,dev_pcie0_pcie_lane3_txclk:178,dev_pcie0_pcie_lane3_txfclk:178,dev_pcie0_pcie_lane3_txmclk:178,dev_pcie0_pcie_pm_clk:[74,135,164,178],dev_pcie1_bus_pcie_cba_clk:[89,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[89,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[89,105],dev_pcie1_bus_pcie_txi0_clk:[89,105],dev_pcie1_bus_pcie_txr0_clk:[89,105],dev_pcie1_pcie_cba_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie1_pcie_lane0_refclk:[121,135,150,178],dev_pcie1_pcie_lane0_rxclk:[121,135,150,178],dev_pcie1_pcie_lane0_rxfclk:[121,135,150,178],dev_pcie1_pcie_lane0_txclk:[121,135,150,178],dev_pcie1_pcie_lane0_txfclk:[121,135,150,178],dev_pcie1_pcie_lane0_txmclk:[121,135,150,178],dev_pcie1_pcie_lane1_refclk:[121,135,150,178],dev_pcie1_pcie_lane1_rxclk:[121,135,150,178],dev_pcie1_pcie_lane1_rxfclk:[121,135,150,178],dev_pcie1_pcie_lane1_txclk:[121,135,150,178],dev_pcie1_pcie_lane1_txfclk:[121,135,150,178],dev_pcie1_pcie_lane1_txmclk:[121,135,150,178],dev_pcie1_pcie_lane2_refclk:[121,150,178],dev_pcie1_pcie_lane2_rxclk:[121,150,178],dev_pcie1_pcie_lane2_rxfclk:[121,150,178],dev_pcie1_pcie_lane2_txclk:[121,150,178],dev_pcie1_pcie_lane2_txfclk:[121,150,178],dev_pcie1_pcie_lane2_txmclk:[121,150,178],dev_pcie1_pcie_lane3_refclk:[121,150,178],dev_pcie1_pcie_lane3_rxclk:[121,150,178],dev_pcie1_pcie_lane3_rxfclk:[121,150,178],dev_pcie1_pcie_lane3_txclk:[121,150,178],dev_pcie1_pcie_lane3_txfclk:[121,150,178],dev_pcie1_pcie_lane3_txmclk:[121,150,178],dev_pcie1_pcie_pm_clk:[121,135,150,178],dev_pcie2_pcie_cba_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie2_pcie_lane0_refclk:[135,178],dev_pcie2_pcie_lane0_rxclk:[135,178],dev_pcie2_pcie_lane0_rxfclk:[135,178],dev_pcie2_pcie_lane0_txclk:[135,178],dev_pcie2_pcie_lane0_txfclk:[135,178],dev_pcie2_pcie_lane0_txmclk:[135,178],dev_pcie2_pcie_lane1_refclk:[135,178],dev_pcie2_pcie_lane1_rxclk:[135,178],dev_pcie2_pcie_lane1_rxfclk:[135,178],dev_pcie2_pcie_lane1_txclk:[135,178],dev_pcie2_pcie_lane1_txfclk:[135,178],dev_pcie2_pcie_lane1_txmclk:[135,178],dev_pcie2_pcie_pm_clk:[135,178],dev_pcie3_pcie_cba_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie3_pcie_lane0_refclk:[135,178],dev_pcie3_pcie_lane0_rxclk:[135,178],dev_pcie3_pcie_lane0_rxfclk:[135,178],dev_pcie3_pcie_lane0_txclk:[135,178],dev_pcie3_pcie_lane0_txfclk:[135,178],dev_pcie3_pcie_lane0_txmclk:[135,178],dev_pcie3_pcie_lane1_refclk:[135,178],dev_pcie3_pcie_lane1_rxclk:[135,178],dev_pcie3_pcie_lane1_rxfclk:[135,178],dev_pcie3_pcie_lane1_txclk:[135,178],dev_pcie3_pcie_lane1_txfclk:[135,178],dev_pcie3_pcie_lane1_txmclk:[135,178],dev_pcie3_pcie_pm_clk:[135,178],dev_pdma0_bus_vclk:[89,105],dev_pdma1_bus_vclk:[89,105],dev_pdma_debug0_bus_vclk:[89,105],dev_pll_mmr0_bus_vbusp_clk:[89,105],dev_pllctrl0_bus_pll_clkout_clk:[89,105],dev_pllctrl0_bus_pll_refclk_clk:[89,105],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_pllctrl0_bus_vbus_slv_refclk_clk:[89,105],dev_pru_icssg0_bus_core_clk:[89,105],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[89,105],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pru_icssg0_bus_iep_clk:[89,105],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[89,105],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[89,105],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:89,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:89,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:89,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:89,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[89,105],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[89,105],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[89,105],dev_pru_icssg0_bus_uclk_clk:[89,105],dev_pru_icssg0_bus_vclk_clk:[89,105],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[89,105],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[89,105],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[89,105],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[89,105],dev_pru_icssg0_core_clk:[74,135],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[74,135],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:74,dev_pru_icssg0_iep_clk:[74,135],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[74,135],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[74,135],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:135,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[74,135],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:135,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[74,135],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:74,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:74,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_pru_icssg0_pr1_mdio_mdclk_o:[74,135],dev_pru_icssg0_pr1_rgmii0_rxc_i:[74,135],dev_pru_icssg0_pr1_rgmii0_txc_i:[74,135],dev_pru_icssg0_pr1_rgmii0_txc_o:[74,135],dev_pru_icssg0_pr1_rgmii1_rxc_i:[74,135],dev_pru_icssg0_pr1_rgmii1_txc_i:[74,135],dev_pru_icssg0_pr1_rgmii1_txc_o:[74,135],dev_pru_icssg0_rgmii_mhz_250_clk:[74,135],dev_pru_icssg0_rgmii_mhz_50_clk:[74,135],dev_pru_icssg0_rgmii_mhz_5_clk:[74,135],dev_pru_icssg0_uclk_clk:[74,135],dev_pru_icssg0_vclk_clk:[74,135],dev_pru_icssg1_bus_core_clk:[89,105],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[89,105],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pru_icssg1_bus_iep_clk:[89,105],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[89,105],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[89,105],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:89,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:89,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:89,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:89,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[89,105],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[89,105],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[89,105],dev_pru_icssg1_bus_uclk_clk:[89,105],dev_pru_icssg1_bus_vclk_clk:[89,105],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[89,105],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[89,105],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[89,105],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[89,105],dev_pru_icssg1_core_clk:[74,135],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[74,135],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:74,dev_pru_icssg1_iep_clk:[74,135],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[74,135],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[74,135],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:135,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[74,135],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:135,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[74,135],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:74,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:74,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_pru_icssg1_pr1_mdio_mdclk_o:[74,135],dev_pru_icssg1_pr1_rgmii0_rxc_i:[74,135],dev_pru_icssg1_pr1_rgmii0_txc_i:[74,135],dev_pru_icssg1_pr1_rgmii0_txc_o:[74,135],dev_pru_icssg1_pr1_rgmii1_rxc_i:[74,135],dev_pru_icssg1_pr1_rgmii1_txc_i:[74,135],dev_pru_icssg1_pr1_rgmii1_txc_o:[74,135],dev_pru_icssg1_rgmii_mhz_250_clk:[74,135],dev_pru_icssg1_rgmii_mhz_50_clk:[74,135],dev_pru_icssg1_rgmii_mhz_5_clk:[74,135],dev_pru_icssg1_serdes0_refclk:135,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:135,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:135,dev_pru_icssg1_serdes0_rxclk:135,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:135,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:135,dev_pru_icssg1_serdes0_rxfclk:135,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:135,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:135,dev_pru_icssg1_serdes0_txclk:135,dev_pru_icssg1_serdes0_txfclk:135,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:135,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:135,dev_pru_icssg1_serdes0_txmclk:135,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:135,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:135,dev_pru_icssg1_serdes1_refclk:135,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:135,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:135,dev_pru_icssg1_serdes1_rxclk:135,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:135,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:135,dev_pru_icssg1_serdes1_rxfclk:135,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:135,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:135,dev_pru_icssg1_serdes1_txclk:135,dev_pru_icssg1_serdes1_txfclk:135,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:135,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:135,dev_pru_icssg1_serdes1_txmclk:135,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:135,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:135,dev_pru_icssg1_uclk_clk:[74,135],dev_pru_icssg1_vclk_clk:[74,135],dev_pru_icssg2_bus_core_clk:[89,105],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[89,105],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pru_icssg2_bus_iep_clk:[89,105],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[89,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[89,105],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[89,105],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:89,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:89,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:89,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:89,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[89,105],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[89,105],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[89,105],dev_pru_icssg2_bus_uclk_clk:[89,105],dev_pru_icssg2_bus_vclk_clk:[89,105],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[89,105],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[89,105],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[89,105],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[89,105],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[89,105],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[89,105],dev_psc0_bus_clk:[89,105],dev_psc0_bus_slow_clk:[89,105],dev_psc0_clk:[32,46,60,74,121,135,150,164,178],dev_psc0_fw_0_clk:[32,46,60,164],dev_psc0_slow_clk:[32,46,60,74,121,135,150,164,178],dev_psramecc0_bus_clk_clk:[89,105],dev_r5fss0_core0_cpu_clk:[74,121,135,150,164,178],dev_r5fss0_core0_interface_clk:[74,121,135,150,164,178],dev_r5fss0_core0_interface_phas:[121,135],dev_r5fss0_core1_cpu_clk:[74,121,135,150,178],dev_r5fss0_core1_interface_clk:[74,121,135,150,178],dev_r5fss0_core1_interface_phas:[121,135],dev_r5fss0_introuter0_intr_clk:135,dev_r5fss1_core0_cpu_clk:[74,135,150,178],dev_r5fss1_core0_interface_clk:[74,135,150,178],dev_r5fss1_core0_interface_phas:135,dev_r5fss1_core1_cpu_clk:[74,135,150,178],dev_r5fss1_core1_interface_clk:[74,135,150,178],dev_r5fss1_core1_interface_phas:135,dev_r5fss1_introuter0_intr_clk:135,dev_r5fss2_core0_cpu_clk:178,dev_r5fss2_core0_interface_clk:178,dev_r5fss2_core1_cpu_clk:178,dev_r5fss2_core1_interface_clk:178,dev_rti0_bus_rti_clk:[89,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[89,105],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_rti0_bus_vbusp_clk:[89,105],dev_rti0_rti_clk:[32,46,60,74,121,135,150,164,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,74,164],dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:60,dev_rti0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_rti10_rti_clk:74,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:74,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:74,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_rti10_vbusp_clk:74,dev_rti11_rti_clk:74,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:74,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:74,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_rti11_vbusp_clk:74,dev_rti15_rti_clk:[46,60,135,150,164,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:[46,60,164],dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[46,60,135,150,164,178],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti15_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[46,164],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:[46,60,164],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:60,dev_rti15_vbusp_clk:[46,60,135,150,164,178],dev_rti16_rti_clk:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti16_vbusp_clk:[135,150,178],dev_rti17_rti_clk:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[150,178],dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:[150,178],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti17_vbusp_clk:[150,178],dev_rti18_rti_clk:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti18_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti18_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti18_vbusp_clk:178,dev_rti19_rti_clk:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti19_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti19_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti19_vbusp_clk:178,dev_rti1_bus_rti_clk:[89,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[89,105],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_rti1_bus_vbusp_clk:[89,105],dev_rti1_rti_clk:[32,46,60,74,121,135,150,164,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,74,164],dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:60,dev_rti1_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_rti24_rti_clk:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:135,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:135,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:135,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti24_vbusp_clk:135,dev_rti25_rti_clk:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:135,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:135,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:135,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti25_vbusp_clk:135,dev_rti28_rti_clk:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti28_vbusp_clk:[121,135,150,178],dev_rti29_rti_clk:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti29_vbusp_clk:[121,135,150,178],dev_rti2_bus_rti_clk:[89,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[89,105],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_rti2_bus_vbusp_clk:[89,105],dev_rti2_rti_clk:[32,46,60,164,178],dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,164,178],dev_rti2_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti2_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:[32,46,60,164],dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:60,dev_rti2_vbusp_clk:[32,46,60,164,178],dev_rti30_rti_clk:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti30_vbusp_clk:[135,150,178],dev_rti31_rti_clk:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti31_vbusp_clk:[135,150,178],dev_rti32_rti_clk:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti32_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti32_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti32_vbusp_clk:178,dev_rti33_rti_clk:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti33_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti33_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti33_vbusp_clk:178,dev_rti3_bus_rti_clk:[89,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[89,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[89,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[89,105],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_rti3_bus_vbusp_clk:[89,105],dev_rti3_rti_clk:[32,46,60,164,178],dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,164,178],dev_rti3_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti3_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:[32,46,60,164],dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:60,dev_rti3_vbusp_clk:[32,46,60,164,178],dev_rti4_rti_clk:[32,164,178],dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti4_rti_clk_parent_clk_32k_rc_sel_out0:[32,164],dev_rti4_rti_clk_parent_gluelogic_hfosc0_clkout:[32,164,178],dev_rti4_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti4_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,164],dev_rti4_rti_clk_parent_gluelogic_rcosc_clkout:[32,164],dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti4_vbusp_clk:[32,164,178],dev_rti5_rti_clk:[164,178],dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti5_rti_clk_parent_clk_32k_rc_sel_out0:164,dev_rti5_rti_clk_parent_gluelogic_hfosc0_clkout:[164,178],dev_rti5_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti5_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:164,dev_rti5_rti_clk_parent_gluelogic_rcosc_clkout:164,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti5_vbusp_clk:[164,178],dev_rti6_rti_clk:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti6_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti6_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti6_vbusp_clk:178,dev_rti7_rti_clk:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti7_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti7_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti7_vbusp_clk:178,dev_rti8_rti_clk:[74,164],dev_rti8_rti_clk_parent_clk_32k_rc_sel_out0:164,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:[74,164],dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[74,164],dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:[74,164],dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_rti8_vbusp_clk:[74,164],dev_rti9_rti_clk:74,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:74,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:74,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_rti9_vbusp_clk:74,dev_sa2_cpsw_psilss0_main_2_clk:[150,178],dev_sa2_cpsw_psilss0_main_clk:[150,178],dev_sa2_ul0_bus_pka_in_clk:[89,105],dev_sa2_ul0_bus_x1_clk:[89,105],dev_sa2_ul0_bus_x2_clk:[89,105],dev_sa2_ul0_pka_in_clk:[74,135,150,178],dev_sa2_ul0_x1_clk:[74,135,150,178],dev_sa2_ul0_x2_clk:[74,135,150,178],dev_sam67_dmpac_wrap0_dmpac_pll_clk:164,dev_sam67_dmpac_wrap0_pll_ctrl_clk:164,dev_serdes0_bus_clk:[89,105],dev_serdes0_bus_ip2_ln0_txrclk:[89,105],dev_serdes0_bus_ip3_ln0_txrclk:[89,105],dev_serdes0_bus_li_refclk:[89,105],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[89,105],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[89,105],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[89,105],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_serdes0_bus_ln0_rxclk:[89,105],dev_serdes0_bus_ln0_txclk:[89,105],dev_serdes0_bus_refclkpn:89,dev_serdes0_bus_refclkpp:89,dev_serdes1_bus_clk:[89,105],dev_serdes1_bus_ip1_ln0_txrclk:[89,105],dev_serdes1_bus_ip2_ln0_txrclk:[89,105],dev_serdes1_bus_ip3_ln0_txrclk:[89,105],dev_serdes1_bus_ln0_rxclk:[89,105],dev_serdes1_bus_ln0_txclk:[89,105],dev_serdes1_bus_refclkpn:89,dev_serdes1_bus_refclkpp:89,dev_serdes1_bus_ri_refclk:[89,105],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[89,105],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[89,105],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[89,105],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_serdes_10g0_clk:[74,135,150,164,178],dev_serdes_10g0_cmn_refclk_m:[150,178],dev_serdes_10g0_cmn_refclk_p:[150,178],dev_serdes_10g0_core_ref1_clk:178,dev_serdes_10g0_core_ref_clk:[74,135,150,164,178],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:[74,164],dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[74,135,150,164,178],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:164,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[74,135,150,178],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,150,178],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:74,dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:164,dev_serdes_10g0_ip1_ln0_refclk:[74,135,150,164],dev_serdes_10g0_ip1_ln0_rxclk:[74,135,150,164],dev_serdes_10g0_ip1_ln0_rxfclk:[74,135,150,164],dev_serdes_10g0_ip1_ln0_txclk:[74,135,150,164,178],dev_serdes_10g0_ip1_ln0_txfclk:[74,135,150,164],dev_serdes_10g0_ip1_ln0_txmclk:[74,135,150,164],dev_serdes_10g0_ip1_ln1_refclk:[135,150],dev_serdes_10g0_ip1_ln1_rxclk:[135,150],dev_serdes_10g0_ip1_ln1_rxfclk:[135,150],dev_serdes_10g0_ip1_ln1_txclk:[135,150,178],dev_serdes_10g0_ip1_ln1_txfclk:[135,150],dev_serdes_10g0_ip1_ln1_txmclk:[135,150],dev_serdes_10g0_ip1_ln2_refclk:[135,150,178],dev_serdes_10g0_ip1_ln2_rxclk:[135,150,178],dev_serdes_10g0_ip1_ln2_rxfclk:[135,150,178],dev_serdes_10g0_ip1_ln2_txclk:[135,150,178],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:150,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:150,dev_serdes_10g0_ip1_ln2_txfclk:[135,150,178],dev_serdes_10g0_ip1_ln2_txmclk:[135,150,178],dev_serdes_10g0_ip1_ln3_refclk:[135,150,178],dev_serdes_10g0_ip1_ln3_rxclk:[135,150,178],dev_serdes_10g0_ip1_ln3_rxfclk:[135,150,178],dev_serdes_10g0_ip1_ln3_txclk:[135,150,178],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:150,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:150,dev_serdes_10g0_ip1_ln3_txfclk:[135,150,178],dev_serdes_10g0_ip1_ln3_txmclk:[135,150,178],dev_serdes_10g0_ip2_ln0_refclk:[74,150,164,178],dev_serdes_10g0_ip2_ln0_rxclk:[74,150,164,178],dev_serdes_10g0_ip2_ln0_rxfclk:[74,150,164,178],dev_serdes_10g0_ip2_ln0_txclk:[74,150,164,178],dev_serdes_10g0_ip2_ln0_txfclk:[74,150,164,178],dev_serdes_10g0_ip2_ln0_txmclk:[74,150,164,178],dev_serdes_10g0_ip2_ln1_refclk:[150,178],dev_serdes_10g0_ip2_ln1_rxclk:[150,178],dev_serdes_10g0_ip2_ln1_rxfclk:[150,178],dev_serdes_10g0_ip2_ln1_txclk:[150,178],dev_serdes_10g0_ip2_ln1_txfclk:[150,178],dev_serdes_10g0_ip2_ln1_txmclk:[150,178],dev_serdes_10g0_ip2_ln2_refclk:[150,178],dev_serdes_10g0_ip2_ln2_rxclk:[150,178],dev_serdes_10g0_ip2_ln2_rxfclk:[150,178],dev_serdes_10g0_ip2_ln2_txclk:[150,178],dev_serdes_10g0_ip2_ln2_txfclk:[150,178],dev_serdes_10g0_ip2_ln2_txmclk:[150,178],dev_serdes_10g0_ip2_ln3_refclk:[150,178],dev_serdes_10g0_ip2_ln3_rxclk:[150,178],dev_serdes_10g0_ip2_ln3_rxfclk:[150,178],dev_serdes_10g0_ip2_ln3_txclk:[150,178],dev_serdes_10g0_ip2_ln3_txfclk:[150,178],dev_serdes_10g0_ip2_ln3_txmclk:[150,178],dev_serdes_10g0_ip3_ln0_refclk:135,dev_serdes_10g0_ip3_ln0_rxclk:135,dev_serdes_10g0_ip3_ln0_rxfclk:135,dev_serdes_10g0_ip3_ln0_txclk:135,dev_serdes_10g0_ip3_ln0_txfclk:135,dev_serdes_10g0_ip3_ln0_txmclk:135,dev_serdes_10g0_ip3_ln1_refclk:[135,150],dev_serdes_10g0_ip3_ln1_rxclk:[135,150],dev_serdes_10g0_ip3_ln1_rxfclk:[135,150],dev_serdes_10g0_ip3_ln1_txclk:[135,150],dev_serdes_10g0_ip3_ln1_txfclk:[135,150],dev_serdes_10g0_ip3_ln1_txmclk:[135,150],dev_serdes_10g0_ip3_ln2_refclk:135,dev_serdes_10g0_ip3_ln2_rxclk:135,dev_serdes_10g0_ip3_ln2_rxfclk:135,dev_serdes_10g0_ip3_ln2_txclk:135,dev_serdes_10g0_ip3_ln2_txfclk:135,dev_serdes_10g0_ip3_ln2_txmclk:135,dev_serdes_10g0_ip3_ln3_refclk:[135,150,178],dev_serdes_10g0_ip3_ln3_rxclk:[135,150,178],dev_serdes_10g0_ip3_ln3_rxfclk:[135,150,178],dev_serdes_10g0_ip3_ln3_txclk:[135,150,178],dev_serdes_10g0_ip3_ln3_txfclk:[135,150,178],dev_serdes_10g0_ip3_ln3_txmclk:[135,150,178],dev_serdes_10g0_ip4_ln0_refclk:[150,178],dev_serdes_10g0_ip4_ln0_rxclk:[150,178],dev_serdes_10g0_ip4_ln0_rxfclk:[150,178],dev_serdes_10g0_ip4_ln0_txclk:[150,178],dev_serdes_10g0_ip4_ln0_txfclk:[150,178],dev_serdes_10g0_ip4_ln0_txmclk:[150,178],dev_serdes_10g0_ip4_ln1_refclk:[150,178],dev_serdes_10g0_ip4_ln1_rxclk:[150,178],dev_serdes_10g0_ip4_ln1_rxfclk:[150,178],dev_serdes_10g0_ip4_ln1_txclk:[150,178],dev_serdes_10g0_ip4_ln1_txfclk:[150,178],dev_serdes_10g0_ip4_ln1_txmclk:[150,178],dev_serdes_10g0_ip4_ln2_refclk:[150,178],dev_serdes_10g0_ip4_ln2_rxclk:[150,178],dev_serdes_10g0_ip4_ln2_rxfclk:[150,178],dev_serdes_10g0_ip4_ln2_txclk:[150,178],dev_serdes_10g0_ip4_ln2_txfclk:[150,178],dev_serdes_10g0_ip4_ln2_txmclk:[150,178],dev_serdes_10g0_ip4_ln3_refclk:[150,178],dev_serdes_10g0_ip4_ln3_rxclk:[150,178],dev_serdes_10g0_ip4_ln3_rxfclk:[150,178],dev_serdes_10g0_ip4_ln3_txclk:[150,178],dev_serdes_10g0_ip4_ln3_txfclk:[150,178],dev_serdes_10g0_ip4_ln3_txmclk:[150,178],dev_serdes_10g0_ref_der_out_clk:178,dev_serdes_10g0_ref_out_clk:[135,178],dev_serdes_10g0_tap_tck:[150,164,178],dev_serdes_10g1_clk:[121,164,178],dev_serdes_10g1_cmn_refclk_m:178,dev_serdes_10g1_cmn_refclk_p:178,dev_serdes_10g1_core_ref1_clk:178,dev_serdes_10g1_core_ref_clk:[121,164,178],dev_serdes_10g1_core_ref_clk_parent_board_0_ext_refclk1_out:164,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[121,178],dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[121,164,178],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:164,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[121,178],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[121,178],dev_serdes_10g1_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:164,dev_serdes_10g1_ip1_ln0_refclk:[121,164,178],dev_serdes_10g1_ip1_ln0_rxclk:[121,164,178],dev_serdes_10g1_ip1_ln0_rxfclk:[121,164,178],dev_serdes_10g1_ip1_ln0_txclk:[121,164,178],dev_serdes_10g1_ip1_ln0_txfclk:[121,164,178],dev_serdes_10g1_ip1_ln0_txmclk:[121,164,178],dev_serdes_10g1_ip1_ln1_refclk:[121,178],dev_serdes_10g1_ip1_ln1_rxclk:[121,178],dev_serdes_10g1_ip1_ln1_rxfclk:[121,178],dev_serdes_10g1_ip1_ln1_txclk:[121,178],dev_serdes_10g1_ip1_ln1_txfclk:[121,178],dev_serdes_10g1_ip1_ln1_txmclk:[121,178],dev_serdes_10g1_ip1_ln2_refclk:[121,178],dev_serdes_10g1_ip1_ln2_rxclk:[121,178],dev_serdes_10g1_ip1_ln2_rxfclk:[121,178],dev_serdes_10g1_ip1_ln2_txclk:[121,178],dev_serdes_10g1_ip1_ln2_txfclk:[121,178],dev_serdes_10g1_ip1_ln2_txmclk:[121,178],dev_serdes_10g1_ip1_ln3_refclk:[121,178],dev_serdes_10g1_ip1_ln3_rxclk:[121,178],dev_serdes_10g1_ip1_ln3_rxfclk:[121,178],dev_serdes_10g1_ip1_ln3_txclk:[121,178],dev_serdes_10g1_ip1_ln3_txfclk:[121,178],dev_serdes_10g1_ip1_ln3_txmclk:[121,178],dev_serdes_10g1_ip2_ln0_refclk:[121,164,178],dev_serdes_10g1_ip2_ln0_rxclk:[121,164,178],dev_serdes_10g1_ip2_ln0_rxfclk:[121,164,178],dev_serdes_10g1_ip2_ln0_txclk:[121,164,178],dev_serdes_10g1_ip2_ln0_txfclk:[121,164,178],dev_serdes_10g1_ip2_ln0_txmclk:[121,164,178],dev_serdes_10g1_ip2_ln1_refclk:[121,178],dev_serdes_10g1_ip2_ln1_rxclk:[121,178],dev_serdes_10g1_ip2_ln1_rxfclk:[121,178],dev_serdes_10g1_ip2_ln1_txclk:[121,178],dev_serdes_10g1_ip2_ln1_txfclk:[121,178],dev_serdes_10g1_ip2_ln1_txmclk:[121,178],dev_serdes_10g1_ip2_ln2_refclk:[121,178],dev_serdes_10g1_ip2_ln2_rxclk:[121,178],dev_serdes_10g1_ip2_ln2_rxfclk:[121,178],dev_serdes_10g1_ip2_ln2_txclk:[121,178],dev_serdes_10g1_ip2_ln2_txfclk:[121,178],dev_serdes_10g1_ip2_ln2_txmclk:[121,178],dev_serdes_10g1_ip2_ln3_refclk:[121,178],dev_serdes_10g1_ip2_ln3_rxclk:[121,178],dev_serdes_10g1_ip2_ln3_rxfclk:[121,178],dev_serdes_10g1_ip2_ln3_txclk:[121,178],dev_serdes_10g1_ip2_ln3_txfclk:[121,178],dev_serdes_10g1_ip2_ln3_txmclk:[121,178],dev_serdes_10g1_ip3_ln1_refclk:121,dev_serdes_10g1_ip3_ln1_rxclk:121,dev_serdes_10g1_ip3_ln1_rxfclk:121,dev_serdes_10g1_ip3_ln1_txclk:121,dev_serdes_10g1_ip3_ln1_txfclk:121,dev_serdes_10g1_ip3_ln1_txmclk:121,dev_serdes_10g1_ip3_ln2_refclk:178,dev_serdes_10g1_ip3_ln2_rxclk:178,dev_serdes_10g1_ip3_ln2_rxfclk:178,dev_serdes_10g1_ip3_ln2_txclk:178,dev_serdes_10g1_ip3_ln2_txfclk:178,dev_serdes_10g1_ip3_ln2_txmclk:178,dev_serdes_10g1_ip3_ln3_refclk:[121,178],dev_serdes_10g1_ip3_ln3_rxclk:[121,178],dev_serdes_10g1_ip3_ln3_rxfclk:[121,178],dev_serdes_10g1_ip3_ln3_txclk:[121,178],dev_serdes_10g1_ip3_ln3_txfclk:[121,178],dev_serdes_10g1_ip3_ln3_txmclk:[121,178],dev_serdes_10g1_ref_der_out_clk:178,dev_serdes_10g1_ref_out_clk:178,dev_serdes_10g1_tap_tck:[164,178],dev_serdes_10g2_clk:178,dev_serdes_10g2_cmn_refclk_m:178,dev_serdes_10g2_cmn_refclk_p:178,dev_serdes_10g2_core_ref1_clk:178,dev_serdes_10g2_core_ref_clk:178,dev_serdes_10g2_core_ref_clk_parent_board_0_hfosc1_clk_out:178,dev_serdes_10g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:178,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:178,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:178,dev_serdes_10g2_ip1_ln0_refclk:178,dev_serdes_10g2_ip1_ln0_rxclk:178,dev_serdes_10g2_ip1_ln0_rxfclk:178,dev_serdes_10g2_ip1_ln0_txclk:178,dev_serdes_10g2_ip1_ln0_txfclk:178,dev_serdes_10g2_ip1_ln0_txmclk:178,dev_serdes_10g2_ip1_ln1_refclk:178,dev_serdes_10g2_ip1_ln1_rxclk:178,dev_serdes_10g2_ip1_ln1_rxfclk:178,dev_serdes_10g2_ip1_ln1_txclk:178,dev_serdes_10g2_ip1_ln1_txfclk:178,dev_serdes_10g2_ip1_ln1_txmclk:178,dev_serdes_10g2_ip1_ln2_refclk:178,dev_serdes_10g2_ip1_ln2_rxclk:178,dev_serdes_10g2_ip1_ln2_rxfclk:178,dev_serdes_10g2_ip1_ln2_txclk:178,dev_serdes_10g2_ip1_ln2_txfclk:178,dev_serdes_10g2_ip1_ln2_txmclk:178,dev_serdes_10g2_ip1_ln3_refclk:178,dev_serdes_10g2_ip1_ln3_rxclk:178,dev_serdes_10g2_ip1_ln3_rxfclk:178,dev_serdes_10g2_ip1_ln3_txclk:178,dev_serdes_10g2_ip1_ln3_txfclk:178,dev_serdes_10g2_ip1_ln3_txmclk:178,dev_serdes_10g2_ip2_ln2_refclk:178,dev_serdes_10g2_ip2_ln2_rxclk:178,dev_serdes_10g2_ip2_ln2_rxfclk:178,dev_serdes_10g2_ip2_ln2_txclk:178,dev_serdes_10g2_ip2_ln2_txfclk:178,dev_serdes_10g2_ip2_ln2_txmclk:178,dev_serdes_10g2_ip2_ln3_refclk:178,dev_serdes_10g2_ip2_ln3_rxclk:178,dev_serdes_10g2_ip2_ln3_rxfclk:178,dev_serdes_10g2_ip2_ln3_txclk:178,dev_serdes_10g2_ip2_ln3_txfclk:178,dev_serdes_10g2_ip2_ln3_txmclk:178,dev_serdes_10g2_tap_tck:178,dev_serdes_10g4_clk:178,dev_serdes_10g4_cmn_refclk_m:178,dev_serdes_10g4_cmn_refclk_p:178,dev_serdes_10g4_core_ref1_clk:178,dev_serdes_10g4_core_ref_clk:178,dev_serdes_10g4_core_ref_clk_parent_board_0_hfosc1_clk_out:178,dev_serdes_10g4_core_ref_clk_parent_gluelogic_hfosc0_clkout:178,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:178,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:178,dev_serdes_10g4_ip1_ln0_refclk:178,dev_serdes_10g4_ip1_ln0_rxclk:178,dev_serdes_10g4_ip1_ln0_rxfclk:178,dev_serdes_10g4_ip1_ln0_txclk:178,dev_serdes_10g4_ip1_ln0_txfclk:178,dev_serdes_10g4_ip1_ln0_txmclk:178,dev_serdes_10g4_ip1_ln1_refclk:178,dev_serdes_10g4_ip1_ln1_rxclk:178,dev_serdes_10g4_ip1_ln1_rxfclk:178,dev_serdes_10g4_ip1_ln1_txclk:178,dev_serdes_10g4_ip1_ln1_txfclk:178,dev_serdes_10g4_ip1_ln1_txmclk:178,dev_serdes_10g4_ip1_ln2_refclk:178,dev_serdes_10g4_ip1_ln2_rxclk:178,dev_serdes_10g4_ip1_ln2_rxfclk:178,dev_serdes_10g4_ip1_ln2_txclk:178,dev_serdes_10g4_ip1_ln2_txfclk:178,dev_serdes_10g4_ip1_ln2_txmclk:178,dev_serdes_10g4_ip1_ln3_refclk:178,dev_serdes_10g4_ip1_ln3_rxclk:178,dev_serdes_10g4_ip1_ln3_rxfclk:178,dev_serdes_10g4_ip1_ln3_txclk:178,dev_serdes_10g4_ip1_ln3_txfclk:178,dev_serdes_10g4_ip1_ln3_txmclk:178,dev_serdes_10g4_ip2_ln0_refclk:178,dev_serdes_10g4_ip2_ln0_rxclk:178,dev_serdes_10g4_ip2_ln0_rxfclk:178,dev_serdes_10g4_ip2_ln0_txclk:178,dev_serdes_10g4_ip2_ln0_txfclk:178,dev_serdes_10g4_ip2_ln0_txmclk:178,dev_serdes_10g4_ip2_ln1_refclk:178,dev_serdes_10g4_ip2_ln1_rxclk:178,dev_serdes_10g4_ip2_ln1_rxfclk:178,dev_serdes_10g4_ip2_ln1_txclk:178,dev_serdes_10g4_ip2_ln1_txfclk:178,dev_serdes_10g4_ip2_ln1_txmclk:178,dev_serdes_10g4_ip2_ln2_refclk:178,dev_serdes_10g4_ip2_ln2_rxclk:178,dev_serdes_10g4_ip2_ln2_rxfclk:178,dev_serdes_10g4_ip2_ln2_txclk:178,dev_serdes_10g4_ip2_ln2_txfclk:178,dev_serdes_10g4_ip2_ln2_txmclk:178,dev_serdes_10g4_ip2_ln3_refclk:178,dev_serdes_10g4_ip2_ln3_rxclk:178,dev_serdes_10g4_ip2_ln3_rxfclk:178,dev_serdes_10g4_ip2_ln3_txclk:178,dev_serdes_10g4_ip2_ln3_txfclk:178,dev_serdes_10g4_ip2_ln3_txmclk:178,dev_serdes_10g4_ip3_ln3_refclk:178,dev_serdes_10g4_ip3_ln3_rxclk:178,dev_serdes_10g4_ip3_ln3_rxfclk:178,dev_serdes_10g4_ip3_ln3_txclk:178,dev_serdes_10g4_ip3_ln3_txfclk:178,dev_serdes_10g4_ip3_ln3_txmclk:178,dev_serdes_10g4_ip4_ln0_refclk:178,dev_serdes_10g4_ip4_ln0_rxclk:178,dev_serdes_10g4_ip4_ln0_rxfclk:178,dev_serdes_10g4_ip4_ln0_txclk:178,dev_serdes_10g4_ip4_ln0_txfclk:178,dev_serdes_10g4_ip4_ln0_txmclk:178,dev_serdes_10g4_ip4_ln1_refclk:178,dev_serdes_10g4_ip4_ln1_rxclk:178,dev_serdes_10g4_ip4_ln1_rxfclk:178,dev_serdes_10g4_ip4_ln1_txclk:178,dev_serdes_10g4_ip4_ln1_txfclk:178,dev_serdes_10g4_ip4_ln1_txmclk:178,dev_serdes_10g4_ip4_ln2_refclk:178,dev_serdes_10g4_ip4_ln2_rxclk:178,dev_serdes_10g4_ip4_ln2_rxfclk:178,dev_serdes_10g4_ip4_ln2_txclk:178,dev_serdes_10g4_ip4_ln2_txfclk:178,dev_serdes_10g4_ip4_ln2_txmclk:178,dev_serdes_10g4_ip4_ln3_refclk:178,dev_serdes_10g4_ip4_ln3_rxclk:178,dev_serdes_10g4_ip4_ln3_rxfclk:178,dev_serdes_10g4_ip4_ln3_txclk:178,dev_serdes_10g4_ip4_ln3_txfclk:178,dev_serdes_10g4_ip4_ln3_txmclk:178,dev_serdes_16g0_clk:135,dev_serdes_16g0_cmn_refclk1_m:135,dev_serdes_16g0_cmn_refclk1_p:135,dev_serdes_16g0_core_ref1_clk:135,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g0_core_ref_clk:135,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g0_ip1_ln0_refclk:135,dev_serdes_16g0_ip1_ln0_rxclk:135,dev_serdes_16g0_ip1_ln0_rxfclk:135,dev_serdes_16g0_ip1_ln0_txclk:135,dev_serdes_16g0_ip1_ln0_txfclk:135,dev_serdes_16g0_ip1_ln0_txmclk:135,dev_serdes_16g0_ip1_ln1_refclk:135,dev_serdes_16g0_ip1_ln1_rxclk:135,dev_serdes_16g0_ip1_ln1_rxfclk:135,dev_serdes_16g0_ip1_ln1_txclk:135,dev_serdes_16g0_ip1_ln1_txfclk:135,dev_serdes_16g0_ip1_ln1_txmclk:135,dev_serdes_16g0_ip2_ln0_refclk:135,dev_serdes_16g0_ip2_ln0_rxclk:135,dev_serdes_16g0_ip2_ln0_rxfclk:135,dev_serdes_16g0_ip2_ln0_txclk:135,dev_serdes_16g0_ip2_ln0_txfclk:135,dev_serdes_16g0_ip2_ln0_txmclk:135,dev_serdes_16g0_ip2_ln1_refclk:135,dev_serdes_16g0_ip2_ln1_rxclk:135,dev_serdes_16g0_ip2_ln1_rxfclk:135,dev_serdes_16g0_ip2_ln1_txclk:135,dev_serdes_16g0_ip2_ln1_txfclk:135,dev_serdes_16g0_ip2_ln1_txmclk:135,dev_serdes_16g0_ip3_ln1_refclk:135,dev_serdes_16g0_ip3_ln1_rxclk:135,dev_serdes_16g0_ip3_ln1_rxfclk:135,dev_serdes_16g0_ip3_ln1_txclk:135,dev_serdes_16g0_ip3_ln1_txfclk:135,dev_serdes_16g0_ip3_ln1_txmclk:135,dev_serdes_16g0_ref1_out_clk:135,dev_serdes_16g0_ref_der_out_clk:135,dev_serdes_16g0_ref_out_clk:135,dev_serdes_16g1_clk:135,dev_serdes_16g1_cmn_refclk1_m:135,dev_serdes_16g1_cmn_refclk1_p:135,dev_serdes_16g1_core_ref1_clk:135,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g1_core_ref_clk:135,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g1_ip1_ln0_refclk:135,dev_serdes_16g1_ip1_ln0_rxclk:135,dev_serdes_16g1_ip1_ln0_rxfclk:135,dev_serdes_16g1_ip1_ln0_txclk:135,dev_serdes_16g1_ip1_ln0_txfclk:135,dev_serdes_16g1_ip1_ln0_txmclk:135,dev_serdes_16g1_ip1_ln1_refclk:135,dev_serdes_16g1_ip1_ln1_rxclk:135,dev_serdes_16g1_ip1_ln1_rxfclk:135,dev_serdes_16g1_ip1_ln1_txclk:135,dev_serdes_16g1_ip1_ln1_txfclk:135,dev_serdes_16g1_ip1_ln1_txmclk:135,dev_serdes_16g1_ip2_ln0_refclk:135,dev_serdes_16g1_ip2_ln0_rxclk:135,dev_serdes_16g1_ip2_ln0_rxfclk:135,dev_serdes_16g1_ip2_ln0_txclk:135,dev_serdes_16g1_ip2_ln0_txfclk:135,dev_serdes_16g1_ip2_ln0_txmclk:135,dev_serdes_16g1_ip2_ln1_refclk:135,dev_serdes_16g1_ip2_ln1_rxclk:135,dev_serdes_16g1_ip2_ln1_rxfclk:135,dev_serdes_16g1_ip2_ln1_txclk:135,dev_serdes_16g1_ip2_ln1_txfclk:135,dev_serdes_16g1_ip2_ln1_txmclk:135,dev_serdes_16g1_ip3_ln1_refclk:135,dev_serdes_16g1_ip3_ln1_rxclk:135,dev_serdes_16g1_ip3_ln1_rxfclk:135,dev_serdes_16g1_ip3_ln1_txclk:135,dev_serdes_16g1_ip3_ln1_txfclk:135,dev_serdes_16g1_ip3_ln1_txmclk:135,dev_serdes_16g1_ip4_ln0_refclk:135,dev_serdes_16g1_ip4_ln0_rxclk:135,dev_serdes_16g1_ip4_ln0_rxfclk:135,dev_serdes_16g1_ip4_ln0_txclk:135,dev_serdes_16g1_ip4_ln0_txfclk:135,dev_serdes_16g1_ip4_ln0_txmclk:135,dev_serdes_16g1_ip4_ln1_refclk:135,dev_serdes_16g1_ip4_ln1_rxclk:135,dev_serdes_16g1_ip4_ln1_rxfclk:135,dev_serdes_16g1_ip4_ln1_txclk:135,dev_serdes_16g1_ip4_ln1_txfclk:135,dev_serdes_16g1_ip4_ln1_txmclk:135,dev_serdes_16g1_ref1_out_clk:135,dev_serdes_16g1_ref_der_out_clk:135,dev_serdes_16g1_ref_out_clk:135,dev_serdes_16g2_clk:135,dev_serdes_16g2_cmn_refclk1_m:135,dev_serdes_16g2_cmn_refclk1_p:135,dev_serdes_16g2_core_ref1_clk:135,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g2_core_ref_clk:135,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g2_ip2_ln0_refclk:135,dev_serdes_16g2_ip2_ln0_rxclk:135,dev_serdes_16g2_ip2_ln0_rxfclk:135,dev_serdes_16g2_ip2_ln0_txclk:135,dev_serdes_16g2_ip2_ln0_txfclk:135,dev_serdes_16g2_ip2_ln0_txmclk:135,dev_serdes_16g2_ip2_ln1_refclk:135,dev_serdes_16g2_ip2_ln1_rxclk:135,dev_serdes_16g2_ip2_ln1_rxfclk:135,dev_serdes_16g2_ip2_ln1_txclk:135,dev_serdes_16g2_ip2_ln1_txfclk:135,dev_serdes_16g2_ip2_ln1_txmclk:135,dev_serdes_16g2_ip3_ln1_refclk:135,dev_serdes_16g2_ip3_ln1_rxclk:135,dev_serdes_16g2_ip3_ln1_rxfclk:135,dev_serdes_16g2_ip3_ln1_txclk:135,dev_serdes_16g2_ip3_ln1_txfclk:135,dev_serdes_16g2_ip3_ln1_txmclk:135,dev_serdes_16g2_ip4_ln0_refclk:135,dev_serdes_16g2_ip4_ln0_rxclk:135,dev_serdes_16g2_ip4_ln0_rxfclk:135,dev_serdes_16g2_ip4_ln0_txclk:135,dev_serdes_16g2_ip4_ln0_txfclk:135,dev_serdes_16g2_ip4_ln0_txmclk:135,dev_serdes_16g2_ip4_ln1_refclk:135,dev_serdes_16g2_ip4_ln1_rxclk:135,dev_serdes_16g2_ip4_ln1_rxfclk:135,dev_serdes_16g2_ip4_ln1_txclk:135,dev_serdes_16g2_ip4_ln1_txfclk:135,dev_serdes_16g2_ip4_ln1_txmclk:135,dev_serdes_16g2_ref1_out_clk:135,dev_serdes_16g2_ref_der_out_clk:135,dev_serdes_16g2_ref_out_clk:135,dev_serdes_16g3_clk:135,dev_serdes_16g3_cmn_refclk1_m:135,dev_serdes_16g3_cmn_refclk1_p:135,dev_serdes_16g3_core_ref1_clk:135,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g3_core_ref_clk:135,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g3_ip2_ln0_refclk:135,dev_serdes_16g3_ip2_ln0_rxclk:135,dev_serdes_16g3_ip2_ln0_rxfclk:135,dev_serdes_16g3_ip2_ln0_txclk:135,dev_serdes_16g3_ip2_ln0_txfclk:135,dev_serdes_16g3_ip2_ln0_txmclk:135,dev_serdes_16g3_ip2_ln1_refclk:135,dev_serdes_16g3_ip2_ln1_rxclk:135,dev_serdes_16g3_ip2_ln1_rxfclk:135,dev_serdes_16g3_ip2_ln1_txclk:135,dev_serdes_16g3_ip2_ln1_txfclk:135,dev_serdes_16g3_ip2_ln1_txmclk:135,dev_serdes_16g3_ip3_ln1_refclk:135,dev_serdes_16g3_ip3_ln1_rxclk:135,dev_serdes_16g3_ip3_ln1_rxfclk:135,dev_serdes_16g3_ip3_ln1_txclk:135,dev_serdes_16g3_ip3_ln1_txfclk:135,dev_serdes_16g3_ip3_ln1_txmclk:135,dev_serdes_16g3_ref1_out_clk:135,dev_serdes_16g3_ref_der_out_clk:135,dev_serdes_16g3_ref_out_clk:135,dev_spinlock0_vclk_clk:[32,46,60,74,164],dev_stm0_atb_clk:[32,46,60,74,121,135,150,164,178],dev_stm0_bus_atb_clk:[89,105],dev_stm0_bus_core_clk:[89,105],dev_stm0_bus_vbusp_clk:[89,105],dev_stm0_core_clk:[32,46,60,74,121,135,150,164,178],dev_stm0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_timer0_bus_timer_hclk_clk:[89,105],dev_timer0_bus_timer_tclk_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer0_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_pwm:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46,60,74,164],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[46,164],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60,74],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,60,74],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,60,74,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46,60,74,164],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46,60,74,164],dev_timer10_bus_timer_hclk_clk:[89,105],dev_timer10_bus_timer_tclk_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer10_timer_hclk_clk:[74,121,135,150,178],dev_timer10_timer_pwm:[74,121,135,150,178],dev_timer10_timer_tclk_clk:[74,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[74,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[74,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:74,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:74,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[74,121,135,150,178],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:74,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[74,121,135,150,178],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:74,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:74,dev_timer11_bus_timer_hclk_clk:[89,105],dev_timer11_bus_timer_tclk_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer11_clksel_vd_clk:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer11_timer_hclk_clk:[74,121,135,150,178],dev_timer11_timer_pwm:74,dev_timer11_timer_tclk_clk:[74,121,135,150,178],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:74,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:74,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:74,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[121,135,150,178],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:74,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:74,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[121,135,150,178],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:74,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:74,dev_timer12_timer_hclk_clk:[121,135,150,178],dev_timer12_timer_pwm:[121,135,150,178],dev_timer12_timer_tclk_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer13_clksel_vd_clk:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer13_timer_hclk_clk:[121,135,150,178],dev_timer13_timer_tclk_clk:[121,135,150,178],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[121,135,150,178],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[121,135,150,178],dev_timer14_timer_hclk_clk:[121,135,150,178],dev_timer14_timer_pwm:[121,135,150,178],dev_timer14_timer_tclk_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer15_clksel_vd_clk:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer15_timer_hclk_clk:[121,135,150,178],dev_timer15_timer_tclk_clk:[121,135,150,178],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[121,135,150,178],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[121,135,150,178],dev_timer16_timer_hclk_clk:[121,135,150,178],dev_timer16_timer_pwm:[121,135,150,178],dev_timer16_timer_tclk_clk:[121,135,150,178],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:[150,178],dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:[150,178],dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer17_clksel_vd_clk:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer17_timer_hclk_clk:[121,135,150,178],dev_timer17_timer_tclk_clk:[121,135,150,178],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[121,135,150,178],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:[150,178],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[121,135],dev_timer18_timer_hclk_clk:[121,135,150,178],dev_timer18_timer_pwm:[121,135,150,178],dev_timer18_timer_tclk_clk:[121,135,150,178],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:[150,178],dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:[150,178],dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer19_clksel_vd_clk:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer19_timer_hclk_clk:[121,135,150,178],dev_timer19_timer_tclk_clk:[121,135,150,178],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[121,135,150,178],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:[150,178],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[121,135],dev_timer1_bus_timer_hclk_clk:[89,105],dev_timer1_bus_timer_tclk_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer1_clksel_vd_clk:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer1_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer1_timer_pwm:[32,46,60,74,164],dev_timer1_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[60,74],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[60,74],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[60,74],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[60,74],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[32,46,121,135,150,164,178],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[60,74],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[60,74],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[60,74],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[121,135,150,178],dev_timer1_timer_tclk_clk_parent_main_timerclkn_sel_out1:[32,46,164],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[60,74],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[60,74],dev_timer2_bus_timer_hclk_clk:[89,105],dev_timer2_bus_timer_tclk_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer2_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_pwm:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46,60,74,164],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[46,164],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60,74],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,60,74],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,60,74,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46,60,74,164],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46,60,74,164],dev_timer3_bus_timer_hclk_clk:[89,105],dev_timer3_bus_timer_tclk_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer3_clksel_vd_clk:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer3_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer3_timer_pwm:[32,46,60,74,164],dev_timer3_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[60,74],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[60,74],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[60,74],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[60,74],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[32,46,121,135,150,164,178],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[60,74],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[60,74],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[60,74],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[121,135,150,178],dev_timer3_timer_tclk_clk_parent_main_timerclkn_sel_out3:[32,46,164],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[60,74],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[60,74],dev_timer4_bus_timer_hclk_clk:[89,105],dev_timer4_bus_timer_tclk_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer4_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_pwm:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46,60,74,164],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[46,164],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60,74],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,60,74],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,60,74,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46,60,74,164],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46,60,74,164],dev_timer5_bus_timer_hclk_clk:[89,105],dev_timer5_bus_timer_tclk_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer5_clksel_vd_clk:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer5_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer5_timer_pwm:[32,46,60,74,164],dev_timer5_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[60,74],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[60,74],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[60,74],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[60,74],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[32,46,121,135,150,164,178],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[60,74],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[60,74],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[60,74],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[121,135,150,178],dev_timer5_timer_tclk_clk_parent_main_timerclkn_sel_out5:[32,46,164],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[60,74],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[60,74],dev_timer6_bus_timer_hclk_clk:[89,105],dev_timer6_bus_timer_tclk_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer6_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_pwm:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46,60,74,164],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[46,164],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60,74],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,60,74],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,74,164],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,60,74,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46,60,74,164],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46,60,74,164],dev_timer7_bus_timer_hclk_clk:[89,105],dev_timer7_bus_timer_tclk_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer7_clksel_vd_clk:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer7_timer_hclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer7_timer_pwm:[32,46,60,74,164],dev_timer7_timer_tclk_clk:[32,46,60,74,121,135,150,164,178],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[60,74],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[60,74],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[60,74],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[60,74],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[60,74],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[32,46,121,135,150,164,178],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[60,74],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[60,74],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[60,74],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[121,135,150,178],dev_timer7_timer_tclk_clk_parent_main_timerclkn_sel_out7:[32,46,164],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[60,74],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[60,74],dev_timer8_bus_timer_hclk_clk:[89,105],dev_timer8_bus_timer_tclk_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer8_timer_hclk_clk:[74,121,135,150,178],dev_timer8_timer_pwm:[74,121,135,150,178],dev_timer8_timer_tclk_clk:[74,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[74,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[74,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[74,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:74,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:74,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[74,121,135,150,178],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:74,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[74,121,135,150,178],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:74,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:74,dev_timer9_bus_timer_hclk_clk:[89,105],dev_timer9_bus_timer_tclk_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[89,105],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[89,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[89,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[89,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[89,105],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[89,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[89,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[89,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[89,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[89,105],dev_timer9_clksel_vd_clk:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer9_timer_hclk_clk:[74,121,135,150,178],dev_timer9_timer_pwm:74,dev_timer9_timer_tclk_clk:[74,121,135,150,178],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:74,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:74,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:74,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:74,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[121,135,150,178],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:74,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:74,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:74,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:74,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:74,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:74,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:74,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[121,135,150,178],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:74,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:74,dev_timermgr0_vclk_clk:74,dev_timesync_event_introuter0_intr_clk:[46,74,164],dev_timesync_event_router0_intr_clk:[32,60],dev_timesync_intrtr0_bus_intr_clk:[89,105],dev_timesync_intrtr0_intr_clk:[135,150,178],dev_uart0_bus_fclk_clk:[89,105],dev_uart0_bus_vbusp_clk:[89,105],dev_uart0_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[32,46,60,74,164],dev_uart0_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart1_bus_fclk_clk:[89,105],dev_uart1_bus_vbusp_clk:[89,105],dev_uart1_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[32,46,60,74,164],dev_uart1_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart2_bus_fclk_clk:[89,105],dev_uart2_bus_vbusp_clk:[89,105],dev_uart2_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[32,46,60,74,164],dev_uart2_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart3_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[32,46,60,74,164],dev_uart3_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart4_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[32,46,60,74,164],dev_uart4_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart5_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[32,46,60,74,164],dev_uart5_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart6_fclk_clk:[32,46,60,74,121,135,150,164,178],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46,60,74,164],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[32,46,60,74,164],dev_uart6_vbusp_clk:[32,46,60,74,121,135,150,164,178],dev_uart7_fclk_clk:[121,135,150,178],dev_uart7_vbusp_clk:[121,135,150,178],dev_uart8_fclk_clk:[121,135,150,178],dev_uart8_vbusp_clk:[121,135,150,178],dev_uart9_fclk_clk:[121,135,150,178],dev_uart9_vbusp_clk:[121,135,150,178],dev_ufs0_ufshci_hclk_clk:[135,178],dev_ufs0_ufshci_mclk_clk:[135,178],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[135,178],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[135,178],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[135,178],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[135,178],dev_ufs0_ufshci_mphy_m31_vco_19p2m_clk:178,dev_ufs0_ufshci_mphy_m31_vco_26m_clk:178,dev_ufs0_ufshci_mphy_refclk:[135,178],dev_ufs0_ufshci_mphy_tx_ref_symbolclk:178,dev_usb0_aclk_clk:[74,121,135,150,178],dev_usb0_buf_clk:[121,135,150,178],dev_usb0_bus_clk:[32,46,60,164],dev_usb0_cfg_clk:[32,46,60,164],dev_usb0_clk_lpm_clk:[74,121,135,150,178],dev_usb0_pclk_clk:[74,121,135,150,178],dev_usb0_pipe_refclk:[74,121,135,150,178],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_refclk:178,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_refclk:178,dev_usb0_pipe_rxclk:[74,121,135,150,178],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxclk:178,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxclk:178,dev_usb0_pipe_rxfclk:[74,121,135,150,178],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxfclk:178,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxfclk:178,dev_usb0_pipe_txclk:[74,121,135,150,178],dev_usb0_pipe_txfclk:[74,121,135,150,178],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txfclk:178,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txfclk:178,dev_usb0_pipe_txmclk:[74,121,135,150,178],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txmclk:178,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txmclk:178,dev_usb0_usb2_apb_pclk_clk:[32,46,60,74,121,135,150,164,178],dev_usb0_usb2_refclock_clk:[32,46,60,74,121,135,150,164,178],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,74,121,135,150,164,178],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[32,46,60,164],dev_usb0_usb2_tap_tck:[32,46,60,150,164,178],dev_usb1_aclk_clk:[135,164],dev_usb1_buf_clk:135,dev_usb1_bus_clk:[32,46,60],dev_usb1_cfg_clk:[32,46,60],dev_usb1_clk_lpm_clk:[135,164],dev_usb1_pclk_clk:[135,164],dev_usb1_pipe_refclk:[135,164],dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:135,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:135,dev_usb1_pipe_rxclk:[135,164],dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:135,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:135,dev_usb1_pipe_rxfclk:[135,164],dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:135,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:135,dev_usb1_pipe_txclk:[135,164],dev_usb1_pipe_txfclk:[135,164],dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:135,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:135,dev_usb1_pipe_txmclk:[135,164],dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:135,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:135,dev_usb1_usb2_apb_pclk_clk:[32,46,60,135,164],dev_usb1_usb2_refclock_clk:[32,46,60,135,164],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:135,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,135,164],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[32,46,60,164],dev_usb1_usb2_tap_tck:[32,46,60,164],dev_usb3ss0_bus_bus_clk:[89,105],dev_usb3ss0_bus_hsic_clk_clk:[89,105],dev_usb3ss0_bus_phy2_refclk960m_clk:[89,105],dev_usb3ss0_bus_pipe3_txb_clk:[89,105],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:89,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:105,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[89,105],dev_usb3ss0_bus_ref_clk:[89,105],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[89,105],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:89,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:105,dev_usb3ss0_bus_susp_clk:[89,105],dev_usb3ss0_bus_utmi_clk_clk:[89,105],dev_usb3ss1_bus_bus_clk:[89,105],dev_usb3ss1_bus_hsic_clk_clk:[89,105],dev_usb3ss1_bus_phy2_refclk960m_clk:[89,105],dev_usb3ss1_bus_pipe3_txb_clk:[89,105],dev_usb3ss1_bus_ref_clk:[89,105],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[89,105],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:89,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:105,dev_usb3ss1_bus_susp_clk:[89,105],dev_usb3ss1_bus_utmi_clk_clk:[89,105],dev_vpac0_clk:135,dev_vpac0_ldc0_clk_clk:[150,178],dev_vpac0_main_clk:[150,178],dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:[150,178],dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,178],dev_vpac0_msc_clk:[150,178],dev_vpac0_nf_clk_clk:[150,178],dev_vpac0_pll_ctrl_clk:[32,164],dev_vpac0_pll_dco_clk:135,dev_vpac0_psil_leaf_clk:[150,178],dev_vpac0_viss0_clk_clk:[150,178],dev_vpac0_vpac_pll_cfg_clk:[32,164],dev_vpac0_vpac_pll_clk:[32,164],dev_vpac1_ldc0_clk_clk:178,dev_vpac1_main_clk:178,dev_vpac1_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:178,dev_vpac1_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:178,dev_vpac1_msc_clk:178,dev_vpac1_nf_clk_clk:178,dev_vpac1_psil_leaf_clk:178,dev_vpac1_viss0_clk_clk:178,dev_vpac_rsws_bw_limiter7_clk_clk:[32,164],dev_vpac_rsws_bw_limiter8_clk_clk:[32,164],dev_vpfe0_ccd_pclk_clk:135,dev_vpfe0_vpfe_clk:135,dev_vtm0_fix_ref2_clk:74,dev_vtm0_fix_ref_clk:74,dev_vtm0_vbusp_clk:74,dev_vusr_dual0_v0_clk:[150,178],dev_vusr_dual0_v0_rxfl_clk:[150,178],dev_vusr_dual0_v0_rxpm_clk:[150,178],dev_vusr_dual0_v0_txfl_clk:[150,178],dev_vusr_dual0_v0_txpm_clk:[150,178],dev_vusr_dual0_v1_clk:[150,178],dev_vusr_dual0_v1_rxfl_clk:[150,178],dev_vusr_dual0_v1_rxpm_clk:[150,178],dev_vusr_dual0_v1_txfl_clk:[150,178],dev_vusr_dual0_v1_txpm_clk:[150,178],dev_vusr_dual0_vusrx_ln0_refclk:[150,178],dev_vusr_dual0_vusrx_ln0_rxclk:[150,178],dev_vusr_dual0_vusrx_ln0_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln0_txclk:[150,178],dev_vusr_dual0_vusrx_ln0_txfclk:[150,178],dev_vusr_dual0_vusrx_ln0_txmclk:[150,178],dev_vusr_dual0_vusrx_ln1_refclk:[150,178],dev_vusr_dual0_vusrx_ln1_rxclk:[150,178],dev_vusr_dual0_vusrx_ln1_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln1_txclk:[150,178],dev_vusr_dual0_vusrx_ln1_txfclk:[150,178],dev_vusr_dual0_vusrx_ln1_txmclk:[150,178],dev_vusr_dual0_vusrx_ln2_refclk:[150,178],dev_vusr_dual0_vusrx_ln2_rxclk:[150,178],dev_vusr_dual0_vusrx_ln2_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln2_txclk:[150,178],dev_vusr_dual0_vusrx_ln2_txfclk:[150,178],dev_vusr_dual0_vusrx_ln2_txmclk:[150,178],dev_vusr_dual0_vusrx_ln3_refclk:[150,178],dev_vusr_dual0_vusrx_ln3_rxclk:[150,178],dev_vusr_dual0_vusrx_ln3_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln3_txclk:[150,178],dev_vusr_dual0_vusrx_ln3_txfclk:[150,178],dev_vusr_dual0_vusrx_ln3_txmclk:[150,178],dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[89,105],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[89,105],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[89,105],dev_wkup_clkout_sel_dev_vd_clk:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[32,46,164],dev_wkup_clkout_sel_dev_vd_clk_parent_postdiv4_16ff_main_2_hsdivout9_clk:[32,46,164],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[89,105],dev_wkup_ddpa0_ddpa_clk:[121,135,150,178],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:[32,46,60,164],dev_wkup_dmsc0_bus_dap_clk:89,dev_wkup_dmsc0_bus_ext_clk:89,dev_wkup_dmsc0_bus_func_32k_rc_clk:89,dev_wkup_dmsc0_bus_func_32k_rt_clk:89,dev_wkup_dmsc0_bus_func_mosc_clk:89,dev_wkup_dmsc0_bus_sec_efc_fclk:89,dev_wkup_dmsc0_bus_vbus_clk:89,dev_wkup_ecc_aggr0_bus_aggr_clk:[89,105],dev_wkup_esm0_bus_clk:[89,105],dev_wkup_esm0_clk:[32,46,60,121,135,150,164,178],dev_wkup_gpio0_bus_mmr_clk:[89,105],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[89,105],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[89,105],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[89,105],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[89,105],dev_wkup_gpio0_mmr_clk:[121,135,150,178],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:121,dev_wkup_gpio1_mmr_clk:[121,135,150,178],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:121,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[89,105],dev_wkup_gpiomux_intrtr0_intr_clk:[135,150,178],dev_wkup_gtc0_gtc_clk:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[32,46,60,164],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:[32,46,164],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:60,dev_wkup_gtc0_vbusp_clk:[32,46,60,164],dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_gtc0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_gtc0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_hsm0_dap_clk:[150,178],dev_wkup_i2c0_bus_clk:[89,105],dev_wkup_i2c0_bus_piscl:89,dev_wkup_i2c0_bus_pisys_clk:[89,105],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[89,105],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_wkup_i2c0_clk:[32,46,60,121,135,150,164,178],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_i2c0_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_i2c0_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_i2c0_piscl:[46,60,121,135,150,164,178],dev_wkup_i2c0_pisys_clk:[32,46,60,121,135,150,164,178],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[135,150,178],dev_wkup_i2c0_porscl:[32,46,60,121,135,150,164,178],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:[150,178],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:[150,178],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:[150,178],dev_wkup_mcu_gpiomux_introuter0_intr_clk:[32,46,60,164],dev_wkup_pbist0_clk8_clk:[32,46,60,164],dev_wkup_pllctrl0_bus_pll_clkout_clk:[89,105],dev_wkup_pllctrl0_bus_pll_refclk_clk:[89,105],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[89,105],dev_wkup_porz_sync0_clk_12m_rc_clk:[121,135,150,178],dev_wkup_psc0_bus_clk:[89,105],dev_wkup_psc0_bus_slow_clk:[89,105],dev_wkup_psc0_clk:[32,46,60,121,135,150,164,178],dev_wkup_psc0_slow_clk:[32,46,60,121,135,150,164,178],dev_wkup_psramecc_8k0_clk_clk:164,dev_wkup_psramecc_8k0_clk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:164,dev_wkup_psramecc_8k0_clk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:164,dev_wkup_r5fss0_core0_cpu_clk:[32,46,60,164],dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv2_16fft_main_15_hsdivout2_clk:32,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[46,164],dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_r5fss0_core0_interface_clk:[32,46,60,164],dev_wkup_rtcss0_ana_osc32k_clk:[32,46,60,164],dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_wkup_rtcss0_ana_osc32k_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:60,dev_wkup_rtcss0_jtag_wrck:[32,46,164],dev_wkup_rtcss0_vclk_clk:[32,46,60,164],dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_rtcss0_vclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_rtcss0_vclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_rti0_rti_clk:[32,46,60,164],dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,164],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,46,60,164],dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:60,dev_wkup_rti0_vbusp_clk:[32,46,60,164],dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_rti0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_rti0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:46,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60],dev_wkup_timer0_timer_hclk_clk:[32,46,60,164],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_timer0_timer_pwm:[32,46,164],dev_wkup_timer0_timer_tclk_clk:[32,46,60,164],dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,60,164],dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,46,60,164],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[46,164],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,60],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,60,164],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,46,164],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46,60,164],dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:60,dev_wkup_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[32,46,164],dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:[32,46,60,164],dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:60,dev_wkup_timer1_timer_hclk_clk:[32,46,60,164],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_timer1_timer_tclk_clk:[32,46,60,164],dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:60,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:60,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:60,dev_wkup_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_wkup_0_timer_pwm:[32,46,164],dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:60,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:60,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:60,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:60,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1:[32,46,164],dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:60,dev_wkup_uart0_bus_fclk_clk:[89,105],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:89,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[89,105],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:105,dev_wkup_uart0_bus_vbusp_clk:[89,105],dev_wkup_uart0_fclk_clk:[32,46,60,121,135,150,164,178],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:[150,178],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[121,135],dev_wkup_uart0_vbusp_clk:[32,46,60,121,135,150,164,178],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_uart0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_uart0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_vtm0_bus_fix_ref_clk:[89,105],dev_wkup_vtm0_bus_vbusp_clk:[89,105],dev_wkup_vtm0_fix_ref2_clk:[32,46,60,121,135,150,164,178],dev_wkup_vtm0_fix_ref_clk:[32,46,60,121,135,150,164,178],dev_wkup_vtm0_vbusp_clk:[32,46,60,121,135,150,164,178],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:60,dev_wkup_vtm0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_vtm0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[46,164],dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,46,60,164],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:121,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:121,dev_wkup_wakeup0_wkup_rcosc_32k_clk:121,develop:[25,204],devgrp:[25,26,27,28,31],devgrp_00:[45,59,73,88,104,119,134,148,163,177,191,193],devgrp_01:[45,59,73,88,104,119,134,148,163,177,191,193],devgrp_02:193,devgrp_03:193,devgrp_04:193,devgrp_05:193,devgrp_06:193,devgrp_al:193,devgrp_boardcfg:31,devgrp_devic:31,devgrp_t:[24,26,27,28,193],devgrp_valid:31,devic:[4,5,8,9,10,11,12,13,14,15,16,18,20,21,22,24,25,28,31,36,43,50,57,64,71,78,85,86,94,101,102,109,116,117,120,125,132,139,146,154,161,168,175,182,189,192,195,197,199,201,202,205,206],device_id:[5,31],device_off:31,device_on:31,devstat:[26,38,52,66,80,96,111,127,141,156,170,184],diagram:[0,2,192,198,205],did:195,dies:14,differ:[0,2,5,7,12,21,22,24,25,26,27,36,38,50,52,64,66,78,80,94,96,109,111,125,127,139,141,154,156,168,170,182,184,194,195,196,197,198,200],differenti:[2,195,197],digit:192,direct:[32,44,46,58,60,72,74,87,89,103,105,118,121,133,135,147,150,162,164,176,178,190,197,202],directli:[2,9,12,13,194],directori:[22,204],dirstring_typ:[22,200,201,204],disabl:[5,6,7,9,11,13,14,22,24,31,197,204,205],disable_main_nav_secure_proxi:24,discard:[12,21],discoveri:27,discuss:[24,193],dispc_intr_req_0:[95,110],dispc_intr_req_1:[95,110],disregard:2,distinct:[168,204],distinguish:[14,22,200,204],distinguished_nam:[22,200,201,204],distribut:[2,205],div2:14,div3:14,div4:14,divid:[5,12,14,26],dkek:28,dkek_allowed_host:28,dkek_config:28,dm2dmsc:[125,133,139,147],dm2tif:[36,44,50,58,64,72,154,162,168,176,182,190],dma:[0,2,7,13,120,194],dma_event_intr:[95,110,126,140,155,183],dma_pvu0_exp_intr:126,dmass0_bcdma_0:[34,37,42,48,51,56,62,65,70,76,79,84,166,169,174],dmass0_pktdma_0:[34,42,48,56,62,70,76,84,166,174],dmass0_ringacc_0:[42,56,70,84,174],dmass1_bcdma_0:[34,37,42,48,51,56,166,169,174],dmpac_level:169,dmsc2dm:[125,133,139,147],dmsc:[0,3,10,12,14,17,21,25,27,28,33,47,61,75,76,77,78,79,83,84,90,91,93,94,95,98,99,100,106,107,108,109,110,113,114,115,122,123,124,125,126,129,130,131,136,137,138,139,140,143,144,145,151,165,179,194,200,205],doc:192,document:[0,14,15,16,18,20,21,23,27,28,32,38,44,46,52,58,60,66,72,74,80,87,89,96,103,105,111,118,121,127,133,135,141,147,150,156,162,164,170,176,178,184,190,192,193,194,195,196,197,198,200,201,203,204,205,206],doe:[0,3,5,8,9,13,14,22,25,27,28,40,54,68,82,172,193,194,196,197,200,202,204],doesn:[3,201],domain:[0,6,7,8,9,45,59,73,88,104,119,120,134,148,163,168,177,191,193,199,206],domgrp:149,domgrp_00:[149,195],domgrp_01:[149,195],domgrp_02:195,domgrp_03:195,domgrp_04:195,domgrp_05:195,domgrp_06:195,domgrp_compat:[8,149,195],domgrp_t:[8,195],don:[6,13,193],done:[5,14,38,52,66,80,96,111,127,141,156,170,184,194,197,201],doorbel:12,doubl:[24,200,201],down:[14,193],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[22,200,204],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:204,driven:0,driver:[5,6,9,11,14,26,27,31],dru:27,dsi_0_func_intr:[140,155,183],dsp:[0,6],dss0:[52,66,170],dss1:[38,52,66,170],dss2:[52,170],dss:[96,111,141,156,184],dss_inst0_dispc_func_irq_proc0:[140,155,183],dss_inst0_dispc_func_irq_proc1:[140,155,183],dss_inst0_dispc_safety_error_irq_proc0:[140,155,183],dss_inst0_dispc_safety_error_irq_proc1:[140,155,183],dss_inst0_dispc_secure_irq_proc0:[140,155,183],dss_inst0_dispc_secure_irq_proc1:[140,155,183],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,19,27,31,192,200],due:[2,5,6,13,14,24,27,31,194,196,198],dump:197,durat:14,dure:[7,13,14,22,25,27,31,38,45,52,59,66,73,80,86,88,96,102,104,111,117,119,127,134,141,148,156,163,170,177,184,191,193,196,204,205],each:[0,2,3,5,9,12,14,17,21,22,24,25,26,27,28,31,34,35,41,42,48,55,56,62,63,69,70,76,77,83,84,91,93,99,100,107,108,114,115,123,124,130,131,137,138,144,145,152,153,159,160,166,168,173,174,180,181,187,188,193,194,195,196,197,198,202,204],earli:[31,195],earlier:[0,192,193],earliest:31,early_can:195,eas:[32,46,60,74,89,105,121,135,150,164,178],easili:[7,31,196],eavesdropp:202,ecap_int:[95,110,126,140,155,183],ecc:[0,202],ecc_intr_err_pend:140,ecdsa:200,edit:27,editor:204,effect:[28,31,192,193,204],effici:[0,195],efus:[0,16,18,19,22,31,192,194,196,198,200,201,204],egress:202,einval:5,either:[2,12,14,18,168],element:[9,12,24,25,27,28],elimin:7,elm_porocpsinterrupt_lvl:[95,110,126,140,155,183],els:[5,22,201],elsiz:12,emailaddress:[22,200,201,204],embed:25,emmcsdss_intr:[95,110,126,140,155,183],emmcss_intr:[126,140,155,183],emploi:25,empti:[3,5,6,8,14,24,26,27,28],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:204,enabl:[0,2,3,5,6,7,9,11,12,13,14,16,20,22,24,26,28,31,197,198,202,204],enable_saul_psil_global_config_writ:28,enc:[22,200],enc_aes_kei:200,enc_bmpk_signed_aes_kei:200,enc_smpk_signed_aes_kei:200,encod:[12,14,19,22,25,27,194,201,204],encrypt:[7,15,18,24,26,27,28,194,196,200],end:[0,3,5,22,27,31,35,63,77,93,108,124,138,153,181,193,200,204,205],end_address:[17,22],endaddress0:22,endaddress1:22,endaddress:22,endian:[14,22,204],enforc:[14,28,196,198,200,202,203,204],engin:[0,194,202],enodev:5,ensur:[0,5,22,24,26,27,28,198,205],enter:7,entir:[149,193],entiti:[0,5,6,11,14,24,27,28,36,43,44,50,57,58,64,71,72,78,85,87,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,168,175,176,182,189,190,197],entitl:0,entri:[7,12,13,19,27,43,57,71,85,101,116,132,146,161,175,189,196,205],enumer:[2,19,22,26,27,32,46,60,74,89,105,121,135,150,164,178],eoe:[13,95,110,126,140,155,183],epwm_etint:[95,110,126,140,155,183],epwm_synco_o:[37,51,65,79,169],epwm_tripzint:[95,110,126,140,155,183],eqep_int:[95,110,126,140,155,183],equal:[5,11,22,193,204],equival:[0,8],eras:15,err_level:140,errataid:12,error:[8,10,12,13,27,31,37,44,51,58,65,72,79,87,95,103,110,118,126,133,140,147,155,162,169,176,183,190,200],esd:27,esm_int_cfg_lvl:140,esm_int_hi_lvl:140,esm_int_low_lvl:140,esm_pls_event0:[37,51,65,79,95,110,126,140,155,169,183],esm_pls_event1:[37,51,65,79,95,110,126,140,155,169,183],esm_pls_event2:[37,51,65,79,95,110,126,140,155,169,183],especi:31,essenti:[3,5,6,8,14,24,26,27,28],establish:[14,198],etc:[0,14,31,193,197],evalu:5,even:[2,12,13,28,36,50,64,78,94,109,125,139,154,182,193,194,196,204],event:[0,8,9,10,12,13,14,26,27,31],event_pend_intr:[95,110,126,140,155,183],everi:[0,14,22,27,197],everyon:[35,63,77,93,108,124,138,153,181],everyth:193,evm:204,evnt_pend:[126,140,155,183],exact:[24,38,52,66,80,96,111,127,141,156,170,184],exactli:24,exampl:[2,3,6,18,22,24,25,26,27,193,195,197,201,202],exceed:5,except:[3,7,14,16,197,205],exchang:6,exclus:[0,6,31,193,198],exclusive_busi:31,exclusive_devic:31,exe:204,execut:[0,5,7,9,12,14,31,192,196,204],exist:[10,11,12,13,18,26,27],exit:[27,204],exp_intr:[95,110,140,155,183],expans:[10,11],expect:[2,14,24,26,27,193,196,200,204],explain:14,explicitli:[26,27,198],expon:31,expos:194,ext:[18,22,200],ext_boot_info:25,ext_otp:[22,200],extboot_boardcfg_desc:25,extboot_boardcfg_num_field:25,extboot_boardcfg_pm_pres:25,extboot_boardcfg_pm_valid:25,extboot_boardcfg_pres:25,extboot_boardcfg_rm_pres:25,extboot_boardcfg_rm_valid:25,extboot_boardcfg_security_pres:25,extboot_boardcfg_security_valid:25,extboot_boardcfg_valid:25,extboot_pres:25,extboot_statu:[3,25],extboot_valid:25,extboot_x509_comp:25,extboot_x509_t:25,extend:[0,3,4,5,13,19,24,25,31,120,199,206],extended_ch_typ:13,extens:[2,18,19,20,21,25,198,200,203],extern:[5,13,21,26],extra:5,extract:[20,196],extrem:[3,14,27],fact:6,factor:24,factori:[194,196,200],fail:[5,6,14,17,18,21,22,23,25,26,27,31],failur:[2,5,14,17,18,22,27,31],fals:[16,27,35,63,77,93,108,124,138,153,181],famili:[0,5,6,14,22,27,196,197,202,204,206],familiar:[193,194],faq:[17,35,63,77,93,108,124,138,153,181,199,206],far:[3,9],fashion:204,fast:[14,31],faster:[27,104,119,134,148,163,191],fault:[22,24],favour:197,fdepth:[13,31],fdq0:31,fdq1:31,fdq2:31,fdq3:31,featur:[0,2,3,5,14,24,27,28,202,205],fed:194,fek:[18,200],fenc:[24,27],fetch:[3,13,31],few:[0,22],field:[2,5,6,9,11,14,15,17,18,20,21,24,25,27,28,31,193,194,195,196,198,205],fieldvalid:22,fifo:13,figur:[0,198,200],file:[27,204],fill:[20,21,22,200,204],filter:31,finalstatu:5,find:[5,9,204],finer:5,firewal:[0,2,3,4,9,10,11,12,13,14,24,27,28,31,120,194,199,200,202,204,205,206],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,194,195,196,197,199,200,201,202,203,205,206],first:[2,7,14,26,27,28,193,203,204],fix:[24,26,27,28,196,198],flag:[5,6,7,8,26,27,28,45,59,73,88,104,119,134,148,149,163,177,191,192,194,204],flagsvalid:22,flat:28,flexbl:[20,21],flexibl:198,flow:[5,22,27,31,95,110,126,140,155,183,192,193,198,203],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:195,folder:204,follow:[0,2,3,6,9,12,13,14,17,21,22,24,25,26,27,28,31,32,38,46,52,60,66,74,80,86,89,96,102,105,111,117,121,127,135,141,150,156,164,170,178,184,192,193,194,195,197,198,200,201,202,203,204],forc:14,form:[27,35,63,77,93,108,124,138,153,181,201],format:[0,2,11,14,18,19,20,21,22,24,26,27,28,29,192,193,195,197,200,201,204,206],formula:12,forwar:0,forward:[0,5],found:[5,14,22,27,31,192,197,200,204],foundat:[25,36,50,168],foundpar:5,four:204,fraction:[24,38,52,66,80,96,111,127,141,156,170,184],fragment:195,framework:22,free:[0,9,13,14,205],freed:[9,11],freeli:202,freq:[5,38,52,66,80,96,111,127,141,156,170,184],freq_hz:5,frequenc:[2,26,31,38,52,66,80,96,111,127,141,156,170,184],from:[0,2,3,5,6,7,8,9,11,12,13,14,16,17,18,19,20,21,22,24,25,26,27,28,31,32,35,38,46,52,60,63,66,74,77,80,89,93,96,105,108,111,121,124,127,135,138,141,150,153,156,164,168,170,178,181,184,192,194,195,196,197,198,200,201,202,203,204,205],ftbool:[24,28],full:[3,5,6,8,14,22,24,26,27,28,192,193,198,202,204],fulli:11,fundament:14,further:[21,44,58,72,87,103,118,133,147,162,176,190,193,196,202,204],fuse:200,futur:[2,10,11,18,22,24,28,31,192,200],fw_cap:3,fwl:197,fwl_id:[17,22],fwl_max_privid_slot:22,fwl_region_info:22,fwlid0:22,fwlid1:22,fwlid:22,gain:202,gatekeep:14,gcfg:[13,31],gen_ign_bootvector:14,gen_level:140,gener:[0,6,9,12,13,15,17,18,22,23,27,31,45,49,59,73,88,104,119,134,148,149,163,167,177,191,192,193,194,195,196,198,200,202,204,206],generic_debug:31,generic_ipc:84,get:[2,3,5,6,7,13,19,22,26,31,193],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:31,getuid:204,gevt:[37,51,65,79,95,110,126,140,155,169,183],gic500ss_main_0:[103,118],gic_output_waker_gic_pwr0_wake_request:140,gic_spi:[37,169],gic_spi_37:44,gic_spi_64:133,gic_spi_65:133,gic_spi_66:133,gic_spi_67:133,gic_spi_68:133,gic_spi_69:[133,176],gic_spi_70:[133,176],gic_spi_71:133,gic_spi_72:133,gic_spi_73:133,gicss0:[44,58,72,87,176],give:[2,5,7,10,14,38,52,66,80,96,111,127,141,156,170,184,201],given:[0,5,18,26,193,194],glitch:[14,26],global:[9,12,31],global_ev:9,global_soft_lock:16,goe:[2,14],going:14,gpio:[27,37,51,65,79,95,110,169],gpio_bank:[37,51,65,79,95,110,126,140,155,169,183],gpmc_sinterrupt:[95,110,126,140,155,183],gpu:[52,64,72,141,156,168,170,184],gpu_0:[63,93,94,103,108,109,118,138,139,147,153,154,162,168,176,181,182,190],gpu_1:[94,103,109,118,168,176],gpu_irq:[95,110],gpu_pwrctrl_req:[155,183],gqe843yqv0sag:[22,200,204],grant:[9,12,13],granular:[14,31,32,46,60,74,89,105,121,135,150,164,178,196],greater:[5,11,12,13,27],group:[22,24,25,28,31,120,199,206],gtc_push_ev:[37,51,65,79,95,110,126,140,155,169,183],guarante:[5,27,31,192],guid:[0,14,27,35,63,77,93,108,124,138,153,181,200,202],guidanc:[193,195],guidelin:27,had:[0,14],halt:[7,14],hand:[14,23,205],handl:[0,6,8,9,13,14,22,31,35,63,77,93,108,124,138,153,181],handler:[26,27,31],handov:[4,199,206],handover_msg_send:28,handover_processor:14,handover_to_host_id:[28,205],handshak:6,happen:[2,7,204],hard:14,hardwar:[0,3,5,6,7,8,13,14,16,21,193,194,197],has:[0,2,5,6,14,16,21,22,23,25,27,28,31,32,46,60,74,89,105,121,135,150,164,178,193,194,196,197,198,200,201,202,205],hash:[22,31,192,198,200,201,203,204],hasn:[49,167],have:[0,2,3,5,6,9,11,13,14,22,24,25,27,28,31,32,35,45,46,59,60,63,73,74,77,88,89,93,104,105,108,119,121,124,134,135,138,148,150,153,163,164,177,178,181,191,194,195,196,197,200,202,204],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,25,26,27,28,194,197],help:[14,25,27,197,201,204],henc:14,henceforth:0,here:[7,14,22,28,32,46,60,74,89,105,121,135,150,164,178,193,198,200],heterogen:0,hex:[22,197,200,201,204],hexadecim:204,hfosc:[26,38,52,66,80,96,111,127,141,156,170,184],hierarchi:24,high:[2,3,7,12,13,24,26,28,168,193,198,201,202,204],high_prior:[103,118,133,147,162,190],higher:[14,18,19,204],highli:24,highlight:0,his:[22,204],hit:14,hlo:[7,9,193],hold:[5,14],holder:[22,200,204],hole:24,home:[27,204],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,19,22,23,24,26,27,31,34,35,37,39,42,44,48,51,53,56,58,62,63,65,67,70,72,76,77,79,81,84,87,91,93,95,97,98,100,103,107,108,110,112,113,115,118,120,123,124,126,128,129,131,133,137,138,140,142,143,145,147,152,153,155,157,158,160,162,166,169,171,174,176,180,181,183,185,186,188,190,194,196,202,204,205],host_cfg:27,host_cfg_entri:27,host_hierarchi:28,host_hierarchy_entri:28,host_id:[14,27,28,39,53,67,81,97,112,128,142,157,171,185],host_id_al:[27,94,109],host_perm:28,host_system_error:[126,140,155,183],hostid:168,how:[0,6,13,14,22,24,26,27,28,31,196,198,202,204],howev:[0,2,6,12,14,21,24,26,27,31,32,46,60,74,89,105,121,135,150,164,178,198,200,205],hpb_intr:140,hsdiv0:[38,52,66,80,127,141,156,170,184],hsdiv1:[38,52,66,80,96,111,127,141,156,170,184],hsdiv2:[38,52,66,80,96,111,127,141,156,170,184],hsdiv3:[38,52,66,80,96,111,127,141,156,170,184],hsdiv4:[38,52,66,80,96,111,127,141,156,170,184],hsdiv5:[38,52,66,80,127,141,156,170,184],hsdiv6:[38,52,66,80,127,141,156,170,184],hsdiv7:[38,52,66,80,127,141,156,170,184],hsdiv8:[38,52,66,80,127,141,156,170,184],hsm0:[39,67],hsm:[0,14,25,35,36,44,50,58,63,64,72,153,154,162,168,176,181,182,190],hsm_dbg_en:14,html:[27,192],http:[22,27,192],huge:31,human:[3,31],hw_read_lock:16,hw_write_lock:16,hypervisor:12,hypothet:[5,14],i00_lvl:[95,110],i01_lvl:[95,110],i02_lvl:[95,110],i03_lvl:[95,110],i04_lvl:[95,110],i05_lvl:[95,110],i06_lvl:[95,110],i07_lvl:[95,110],i08_lvl:[95,110],i09_lvl:[95,110],i10_lvl:[95,110],i11_lvl:[95,110],i12_lvl:[95,110],i13_lvl:[95,110],i14_lvl:[95,110],i15_lvl:[95,110],i2023:12,i2c:193,i3c__int:[126,140],ia_global_ev:31,ia_id:9,ia_vint:31,ia_vint_status_bit:31,icss:[6,94,109],icssg0_rx:[83,99,114],icssg0_tx:[83,99,114],icssg1_rx:[83,99,114],icssg1_tx:[83,99,114],icssg2_rx:[99,114],icssg2_tx:[99,114],icssg:[78,93,108,139],icssg_0:[78,87,94,103,109,118,139,147],icssg_0_rx_chan:[76,84],icssg_0_tx_chan:[76,84],icssg_1:[78,87,94,103,109,118],icssg_1_rx_chan:[76,84],icssg_1_tx_chan:[76,84],icssg_2:[94,103,109,118],identif:[36,44,50,58,64,72,78,87,94,103,109,118,125,133,139,147,154,162,168,176,182,190,193,195],identifi:[2,5,6,14,20,22,26,27,31,35,63,77,93,108,120,124,138,149,153,168,181,194,195,197,204],ids:[31,197],iec:22,ietf:192,ignor:[5,6,12,13,16,22,28,31,194,204],illustr:200,imag:[3,18,29,192,198,203,206],image_addr_hi:18,image_addr_lo:18,image_address_hi:14,image_address_lo:14,image_integr:201,image_s:14,images:[22,201],immedi:[24,31],impact:[0,14,31,193],implement:[0,2,3,5,6,8,9,12,14,24,26,27,28,32,46,60,74,89,105,121,135,150,164,178,197],impli:[14,26,32,35,46,60,63,74,77,89,93,105,108,121,124,135,138,150,153,164,168,178,181,193,196],improv:198,in_intr:[95,110,126,140,155,183],inact:[22,24],inc:201,includ:[0,2,5,6,7,9,13,22,25,192,193,197,204,205],inclus:27,incom:[32,46,60,74,89,105,121,135,150,164,178],increas:[12,193,198,203],increment:204,indefinit:202,independ:[0,3,6,14,28,196,198],index:[9,10,11,12,13,16,17,22,27,31,34,37,42,48,51,56,62,65,70,76,79,84,91,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,200,201],indic:[2,3,5,6,13,14,16,17,18,21,22,23,25,28,31,36,50,64,78,94,109,125,139,154,182,192,193,204],individu:[6,10,12,13,25,38,52,66,80,96,111,127,141,156,170,184,196,200,204],infifo_level:140,info:[3,13,17,25,31],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,18,19,20,22,23,24,25,27,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71,72,73,74,75,76,77,78,79,80,81,83,84,85,86,87,88,89,90,91,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,194,195,196,197,200,204,205],infrastructur:3,ingress:202,ingroup_level:140,init:[31,38,45,52,59,66,73,80,88,96,104,111,119,127,134,141,148,156,163,170,177,184,191],init_err:[95,110],initalvector:22,initi:[2,3,5,14,22,28,31,45,59,73,88,104,119,134,148,163,177,191,192,194,197,198,200,202,203,205],initialvector:[22,198],inlin:27,inline_sort:27,inner:25,input:[5,9,12,13,15,18,25,26,27,31,32,34,38,41,42,46,48,52,55,56,60,62,66,69,70,74,76,80,83,84,89,91,96,98,99,100,105,107,111,113,114,115,121,123,127,129,130,131,135,137,141,143,144,145,150,152,156,158,159,160,164,166,170,173,174,178,180,184,186,187,188,194,195,200,203],insecur:24,insert:2,insid:[31,194,204],instal:204,instanc:[14,15,22,24,26,27,31,193,195,202],instead:[5,22,27,193,194,196,198,200,201,203],instrument:[0,4,201,204,206],insur:6,int_cal_l:[95,110],intact:2,intaggr_levi_pend:[37,51,65,79,126,140,155,169,183],intaggr_vintr_pend:[95,110,126,140,155,183],integ:[19,22,200,201,204],integ_check:2,integr:[0,14,18,24,25,27,28,192,198,203],intend:[3,28,36,50,64,78,94,109,125,139,154,168,182],intent:[2,17],intention:24,interact:[0,2,3,14],interchang:0,interconnect:[22,35,63,77,93,108,124,138,153,181,197],interest:[5,31,193],interfac:[0,4,14,20,31,37,51,65,79,95,110,126,140,155,169,183,194,197,206],intern:[5,9,12,13,14,17,18,25,27,35,63,77,93,108,124,138,153,181,205],interpret:[0,2,5,13,22,31,206],interrupt:[0,2,9,14,31,120],intial:25,intiti:22,intput:27,intr:[37,51,65,79,95,110,126,140,155,169,183],intr_224:[133,147,162,190],intr_225:[133,147,162,190],intr_226:[133,147,162,190],intr_227:[133,147,162,190],intr_64:[44,58,72,87,133,147,162,176,190],intr_65:[44,58,72,87,133,147,162,176,190],intr_66:[87,133,147,162,190],intr_67:[44,58,72,87,133,147,162,176,190],intr_69:133,intr_70:[133,147,162,190],intr_71:[133,147,162,190],intr_72:[133,147,162,190],intr_73:[133,147,162,190],intr_74:[133,147,162,190],intr_75:[147,162,190],intr_done_level:[95,110,126,140,155,183],intr_pend:[95,110,126,140,155,183],intr_spi:[95,110,126,140,155,183],intr_wwd:140,intreg:22,intrins:201,introduc:[0,193,197],introduct:206,invalid:[5,7,13,16,18,22,24,27,31,95,110,126,140,155,183,193],invalid_st:31,invas:[14,22,204],invoc:14,invok:[6,26,193,194,195,205],involv:[14,15,21,26,27],invovl:14,io_pvu0_exp_intr:126,io_tbu0_ras_intr:140,ir_input:31,ir_inst:27,ir_output:31,iram:205,irbit:204,irq:[4,6,12,13,31,44,58,72,87,103,118,126,133,140,147,155,162,176,183,190,197],irq_dst_host_irq:31,irq_dst_id:31,irq_global_ev:31,irq_ia_id:31,irq_ia_init:31,irq_ia_map_vint:31,irq_ia_oes_get:31,irq_ia_oes_set:31,irq_ia_unmap_vint:31,irq_init:31,irq_ir_cfg:31,irq_ir_clr:31,irq_ir_init:31,irq_releaes_respons:9,irq_releas:[9,31],irq_secondary_host:31,irq_set:[9,31],irq_set_respons:9,irq_src_id:31,irq_src_index:31,irq_vint:31,irq_vint_status_bit_index:31,irrespect:196,isc:[12,205],island:[0,36,50,64,78,94,109,125,139,154,182],iso:22,isol:[6,7,24,26,28],issu:[5,8,31,194],iter:[12,14],iterationcnt:[22,198],itm:[24,31],its:[2,5,10,12,13,14,22,25,192,194,201,202,204],itself:[0,14,25,202],itu:22,j7200:[14,25,31,201,202,206],j7200_dev_a72ss0_core0:[121,122,134],j7200_dev_a72ss0_core0_0:[121,122,134],j7200_dev_a72ss0_core0_1:[121,122,134],j7200_dev_atl0:[121,122,134],j7200_dev_board0:[121,122,134],j7200_dev_cmpevent_intrtr0:[121,122,126,132,134],j7200_dev_compute_cluster0:[121,122,134],j7200_dev_compute_cluster0_cfg_wrap:[122,134],j7200_dev_compute_cluster0_clec:[122,134],j7200_dev_compute_cluster0_core_cor:[122,134],j7200_dev_compute_cluster0_debug_wrap:[122,134],j7200_dev_compute_cluster0_divh2_divh0:[122,134],j7200_dev_compute_cluster0_divp_tft0:[122,134],j7200_dev_compute_cluster0_dmsc_wrap:[122,134],j7200_dev_compute_cluster0_en_msmc_domain:[122,134],j7200_dev_compute_cluster0_gic500ss:[122,126,134],j7200_dev_compute_cluster0_pbist_wrap:[121,122,134],j7200_dev_cpsw0:[121,122,126,134],j7200_dev_cpsw_tx_rgmii0:[121,122,134],j7200_dev_cpt2_aggr0:[121,122,134],j7200_dev_cpt2_aggr1:[121,122,134],j7200_dev_cpt2_aggr2:[121,122,134],j7200_dev_cpt2_aggr3:[121,122,134],j7200_dev_dcc0:[121,122,126,134],j7200_dev_dcc1:[121,122,126,134],j7200_dev_dcc2:[121,122,126,134],j7200_dev_dcc3:[121,122,126,134],j7200_dev_dcc4:[121,122,126,134],j7200_dev_dcc5:[121,122,126,134],j7200_dev_dcc6:[121,122,126,134],j7200_dev_ddr0:[121,122,126,134],j7200_dev_debugss_wrap0:[121,122,134],j7200_dev_ecap0:[121,122,126,134],j7200_dev_ecap1:[121,122,126,134],j7200_dev_ecap2:[121,122,126,134],j7200_dev_ehrpwm0:[121,122,126,134],j7200_dev_ehrpwm1:[121,122,126,134],j7200_dev_ehrpwm2:[121,122,126,134],j7200_dev_ehrpwm3:[121,122,126,134],j7200_dev_ehrpwm4:[121,122,126,134],j7200_dev_ehrpwm5:[121,122,126,134],j7200_dev_elm0:[121,122,126,134],j7200_dev_emif_data_0_vd:[122,134],j7200_dev_eqep0:[121,122,126,134],j7200_dev_eqep1:[121,122,126,134],j7200_dev_eqep2:[121,122,126,134],j7200_dev_esm0:[121,122,126,134],j7200_dev_ffi_main_infra_cbass_vd:[122,134],j7200_dev_ffi_main_ip_cbass_vd:[122,134],j7200_dev_ffi_main_rc_cbass_vd:[122,134],j7200_dev_gpio0:[121,122,126,134],j7200_dev_gpio2:[121,122,126,134],j7200_dev_gpio4:[121,122,126,134],j7200_dev_gpio6:[121,122,126,134],j7200_dev_gpiomux_intrtr0:[121,122,126,132,134],j7200_dev_gpmc0:[121,122,126,134],j7200_dev_gtc0:[121,122,126,134],j7200_dev_i2c0:[121,122,126,134],j7200_dev_i2c1:[121,122,126,134],j7200_dev_i2c2:[121,122,126,134],j7200_dev_i2c3:[121,122,126,134],j7200_dev_i2c4:[121,122,126,134],j7200_dev_i2c5:[121,122,126,134],j7200_dev_i2c6:[121,122,126,134],j7200_dev_i3c0:[121,122,126,134],j7200_dev_led0:[121,122,134],j7200_dev_main0:[122,134],j7200_dev_main2mcu_lvl_intrtr0:[122,126,132,134],j7200_dev_main2mcu_pls_intrtr0:[122,126,132,134],j7200_dev_main2wkupmcu_vd:[122,134],j7200_dev_main_pll8_sel_extwave_vd:[121,122,134],j7200_dev_mcan0:[121,122,126,134],j7200_dev_mcan10:[121,122,126,134],j7200_dev_mcan11:[121,122,126,134],j7200_dev_mcan12:[121,122,126,134],j7200_dev_mcan13:[121,122,126,134],j7200_dev_mcan14:[121,122,126,134],j7200_dev_mcan15:[121,122,126,134],j7200_dev_mcan16:[121,122,126,134],j7200_dev_mcan17:[121,122,126,134],j7200_dev_mcan1:[121,122,126,134],j7200_dev_mcan2:[121,122,126,134],j7200_dev_mcan3:[121,122,126,134],j7200_dev_mcan4:[121,122,126,134],j7200_dev_mcan5:[121,122,126,134],j7200_dev_mcan6:[121,122,126,134],j7200_dev_mcan7:[121,122,126,134],j7200_dev_mcan8:[121,122,126,134],j7200_dev_mcan9:[121,122,126,134],j7200_dev_mcasp0:[121,122,126,134],j7200_dev_mcasp1:[121,122,126,134],j7200_dev_mcasp2:[121,122,126,134],j7200_dev_mcspi0:[121,122,126,134],j7200_dev_mcspi1:[121,122,126,134],j7200_dev_mcspi2:[121,122,126,134],j7200_dev_mcspi3:[121,122,126,134],j7200_dev_mcspi4:[121,122,126,134],j7200_dev_mcspi5:[121,122,126,134],j7200_dev_mcspi6:[121,122,126,134],j7200_dev_mcspi7:[121,122,126,134],j7200_dev_mcu_adc0:[121,122,134],j7200_dev_mcu_adc1:[121,122,134],j7200_dev_mcu_cpsw0:[121,122,126,134],j7200_dev_mcu_cpt2_aggr0:[121,122,134],j7200_dev_mcu_dcc0:[121,122,134],j7200_dev_mcu_dcc1:[121,122,134],j7200_dev_mcu_dcc2:[121,122,134],j7200_dev_mcu_esm0:[121,122,134],j7200_dev_mcu_fss0:[122,134],j7200_dev_mcu_fss0_fsas_0:[121,122,134],j7200_dev_mcu_fss0_hyperbus1p0_0:[121,122,134],j7200_dev_mcu_fss0_ospi_0:[121,122,134],j7200_dev_mcu_fss0_ospi_1:[121,122,134],j7200_dev_mcu_i2c0:[121,122,134],j7200_dev_mcu_i2c1:[121,122,134],j7200_dev_mcu_i3c0:[121,122,134],j7200_dev_mcu_i3c1:[121,122,134],j7200_dev_mcu_mcan0:[121,122,134],j7200_dev_mcu_mcan1:[121,122,134],j7200_dev_mcu_mcspi0:[121,122,134],j7200_dev_mcu_mcspi1:[121,122,134],j7200_dev_mcu_mcspi2:[121,122,134],j7200_dev_mcu_navss0:[122,130,134],j7200_dev_mcu_navss0_intr_0:[121,122,126,132,134],j7200_dev_mcu_navss0_mcrc_0:[121,122,126,134],j7200_dev_mcu_navss0_modss:[121,122,134],j7200_dev_mcu_navss0_proxy0:[121,122,129,132,134],j7200_dev_mcu_navss0_ringacc0:[121,122,126,131,132,134],j7200_dev_mcu_navss0_udmap_0:[121,122,123,126,132,134],j7200_dev_mcu_navss0_udmass:[121,122,134],j7200_dev_mcu_navss0_udmass_inta_0:[121,122,126,132,134],j7200_dev_mcu_pbist0:[121,122,134],j7200_dev_mcu_pbist1:[121,122,134],j7200_dev_mcu_pbist2:[121,122,134],j7200_dev_mcu_r5fss0:[122,134],j7200_dev_mcu_r5fss0_core0:[121,122,126,134],j7200_dev_mcu_r5fss0_core1:[121,122,126,134],j7200_dev_mcu_rti0:[121,122,134],j7200_dev_mcu_rti1:[121,122,134],j7200_dev_mcu_sa2_ul0:[121,122,134,202],j7200_dev_mcu_timer0:[121,122,134],j7200_dev_mcu_timer1:[121,122,134],j7200_dev_mcu_timer1_clksel_vd:[121,122,134],j7200_dev_mcu_timer2:[121,122,134],j7200_dev_mcu_timer3:[121,122,134],j7200_dev_mcu_timer3_clksel_vd:[121,122,134],j7200_dev_mcu_timer4:[121,122,134],j7200_dev_mcu_timer5:[121,122,134],j7200_dev_mcu_timer5_clksel_vd:[121,122,134],j7200_dev_mcu_timer6:[121,122,134],j7200_dev_mcu_timer7:[121,122,134],j7200_dev_mcu_timer7_clksel_vd:[121,122,134],j7200_dev_mcu_timer8:[121,122,134],j7200_dev_mcu_timer9:[121,122,134],j7200_dev_mcu_timer9_clksel_vd:[121,122,134],j7200_dev_mcu_uart0:[121,122,134],j7200_dev_mmcsd0:[121,122,126,134],j7200_dev_mmcsd1:[121,122,126,134],j7200_dev_navss0:[121,122,126,130,134],j7200_dev_navss0_cpts_0:[121,122,126,134],j7200_dev_navss0_dti_0:[121,122,134],j7200_dev_navss0_intr_router_0:[121,122,126,132,134],j7200_dev_navss0_mailbox_0:[121,122,126,134],j7200_dev_navss0_mailbox_10:[121,122,126,134],j7200_dev_navss0_mailbox_11:[121,122,126,134],j7200_dev_navss0_mailbox_1:[121,122,126,134],j7200_dev_navss0_mailbox_2:[121,122,126,134],j7200_dev_navss0_mailbox_3:[121,122,126,134],j7200_dev_navss0_mailbox_4:[121,122,126,134],j7200_dev_navss0_mailbox_5:[121,122,126,134],j7200_dev_navss0_mailbox_6:[121,122,126,134],j7200_dev_navss0_mailbox_7:[121,122,126,134],j7200_dev_navss0_mailbox_8:[121,122,126,134],j7200_dev_navss0_mailbox_9:[121,122,126,134],j7200_dev_navss0_mcrc_0:[121,122,126,134],j7200_dev_navss0_modss:[121,122,134],j7200_dev_navss0_modss_inta_0:[121,122,126,132,134],j7200_dev_navss0_modss_inta_1:[121,122,126,132,134],j7200_dev_navss0_proxy_0:[121,122,129,132,134],j7200_dev_navss0_ringacc_0:[121,122,126,131,132,134],j7200_dev_navss0_spinlock_0:[121,122,134],j7200_dev_navss0_tbu_0:[121,122,134],j7200_dev_navss0_timermgr_0:[121,122,134],j7200_dev_navss0_timermgr_1:[121,122,134],j7200_dev_navss0_udmap_0:[121,122,123,126,132,134],j7200_dev_navss0_udmass:[121,122,134],j7200_dev_navss0_udmass_inta_0:[121,122,126,132,134],j7200_dev_navss0_virtss:[121,122,126,134],j7200_dev_pbist0:[121,122,134],j7200_dev_pbist1:[121,122,134],j7200_dev_pbist2:[121,122,134],j7200_dev_pcie1:[121,122,126,134],j7200_dev_psc0:[121,122,134],j7200_dev_r5fss0:[122,134],j7200_dev_r5fss0_core0:[121,122,126,134],j7200_dev_r5fss0_core1:[121,122,126,134],j7200_dev_rti0:[121,122,134],j7200_dev_rti1:[121,122,134],j7200_dev_rti28:[121,122,134],j7200_dev_rti29:[121,122,134],j7200_dev_serdes_10g1:[121,122,134],j7200_dev_stm0:[121,122,134],j7200_dev_timer0:[121,122,126,134],j7200_dev_timer10:[121,122,126,134],j7200_dev_timer11:[121,122,126,134],j7200_dev_timer11_clksel_vd:[121,122,134],j7200_dev_timer12:[121,122,126,134],j7200_dev_timer13:[121,122,126,134],j7200_dev_timer13_clksel_vd:[121,122,134],j7200_dev_timer14:[121,122,126,134],j7200_dev_timer15:[121,122,126,134],j7200_dev_timer15_clksel_vd:[121,122,134],j7200_dev_timer16:[121,122,126,134],j7200_dev_timer17:[121,122,126,134],j7200_dev_timer17_clksel_vd:[121,122,134],j7200_dev_timer18:[121,122,126,134],j7200_dev_timer19:[121,122,126,134],j7200_dev_timer19_clksel_vd:[121,122,134],j7200_dev_timer1:[121,122,126,134],j7200_dev_timer1_clksel_vd:[121,122,134],j7200_dev_timer2:[121,122,126,134],j7200_dev_timer3:[121,122,126,134],j7200_dev_timer3_clksel_vd:[121,122,134],j7200_dev_timer4:[121,122,126,134],j7200_dev_timer5:[121,122,126,134],j7200_dev_timer5_clksel_vd:[121,122,134],j7200_dev_timer6:[121,122,126,134],j7200_dev_timer7:[121,122,126,134],j7200_dev_timer7_clksel_vd:[121,122,134],j7200_dev_timer8:[121,122,126,134],j7200_dev_timer9:[121,122,126,134],j7200_dev_timer9_clksel_vd:[121,122,134],j7200_dev_timesync_intrtr0:[122,126,132,134],j7200_dev_uart0:[121,122,126,134],j7200_dev_uart1:[121,122,126,134],j7200_dev_uart2:[121,122,126,134],j7200_dev_uart3:[121,122,126,134],j7200_dev_uart4:[121,122,126,134],j7200_dev_uart5:[121,122,126,134],j7200_dev_uart6:[121,122,126,134],j7200_dev_uart7:[121,122,126,134],j7200_dev_uart8:[121,122,126,134],j7200_dev_uart9:[121,122,126,134],j7200_dev_usb0:[121,122,126,134],j7200_dev_wkup_ddpa0:[121,122,134],j7200_dev_wkup_dmsc0:[122,134],j7200_dev_wkup_esm0:[121,122,126,134],j7200_dev_wkup_gpio0:[121,122,126,134],j7200_dev_wkup_gpio1:[121,122,126,134],j7200_dev_wkup_gpiomux_intrtr0:[122,126,132,134],j7200_dev_wkup_i2c0:[121,122,134],j7200_dev_wkup_porz_sync0:[121,122,134],j7200_dev_wkup_psc0:[121,122,134],j7200_dev_wkup_uart0:[121,122,134],j7200_dev_wkup_vtm0:[121,122,134],j7200_dev_wkup_wakeup0:[121,122,134],j7200_dev_wkupmcu2main_vd:[122,134],j721e:[14,27,31,198,201,202,206],j721e_dev_a72ss0:[135,136,148],j721e_dev_a72ss0_core0:[135,136,148],j721e_dev_a72ss0_core1:[135,136,148],j721e_dev_aasrc0:[135,136,140,148],j721e_dev_ascpcie_buffer0:[135,136,148],j721e_dev_ascpcie_buffer1:[135,136,148],j721e_dev_atl0:[135,136,148],j721e_dev_board0:[135,136,148],j721e_dev_c66ss0:[136,148],j721e_dev_c66ss0_core0:[135,136,140,148],j721e_dev_c66ss0_introuter0:[135,136,140,146,148],j721e_dev_c66ss0_pbist0:[136,148],j721e_dev_c66ss1:[136,148],j721e_dev_c66ss1_core0:[135,136,140,148],j721e_dev_c66ss1_introuter0:[135,136,140,146,148],j721e_dev_c66ss1_pbist0:[136,148],j721e_dev_c71ss0:[135,136,148],j721e_dev_c71ss0_mma:[135,136,148],j721e_dev_c71x_0_pbist_vd:[136,148],j721e_dev_cmpevent_intrtr0:[135,136,140,146,148],j721e_dev_compute_cluster0:[136,140,148],j721e_dev_compute_cluster0_cfg_wrap:[135,136,148],j721e_dev_compute_cluster0_clec:[135,136,140,148],j721e_dev_compute_cluster0_core_cor:[135,136,148],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[135,136,148],j721e_dev_compute_cluster0_debug_wrap:[135,136,148],j721e_dev_compute_cluster0_divh2_divh0:[136,148],j721e_dev_compute_cluster0_divp_tft0:[136,148],j721e_dev_compute_cluster0_dmsc_wrap:[135,136,148],j721e_dev_compute_cluster0_en_msmc_domain:[135,136,148],j721e_dev_compute_cluster0_gic500ss:[135,136,140,148],j721e_dev_compute_cluster0_pbist_wrap:[135,136,148],j721e_dev_cpsw0:[135,136,140,148],j721e_dev_cpt2_aggr0:[135,136,148],j721e_dev_cpt2_aggr1:[135,136,148],j721e_dev_cpt2_aggr2:[135,136,148],j721e_dev_csi_psilss0:[135,136,148],j721e_dev_csi_rx_if0:[135,136,140,148],j721e_dev_csi_rx_if1:[135,136,140,148],j721e_dev_csi_tx_if0:[135,136,140,148],j721e_dev_dcc0:[135,136,140,148],j721e_dev_dcc10:[135,136,140,148],j721e_dev_dcc11:[135,136,140,148],j721e_dev_dcc12:[135,136,140,148],j721e_dev_dcc1:[135,136,140,148],j721e_dev_dcc2:[135,136,140,148],j721e_dev_dcc3:[135,136,140,148],j721e_dev_dcc4:[135,136,140,148],j721e_dev_dcc5:[135,136,140,148],j721e_dev_dcc6:[135,136,140,148],j721e_dev_dcc7:[135,136,140,148],j721e_dev_dcc8:[135,136,140,148],j721e_dev_dcc9:[135,136,140,148],j721e_dev_ddr0:[135,136,140,148],j721e_dev_debugss_wrap0:[135,136,148],j721e_dev_decoder0:[135,136,140,148],j721e_dev_dmpac0:[135,136,148],j721e_dev_dmpac0_sde_0:[135,136,148],j721e_dev_dphy_rx0:[135,136,148],j721e_dev_dphy_rx1:[135,136,148],j721e_dev_dphy_tx0:[135,136,148],j721e_dev_dss0:[135,136,140,148],j721e_dev_dss_dsi0:[135,136,140,148],j721e_dev_dss_edp0:[135,136,140,148],j721e_dev_ecap0:[135,136,140,148],j721e_dev_ecap1:[135,136,140,148],j721e_dev_ecap2:[135,136,140,148],j721e_dev_ehrpwm0:[135,136,140,148],j721e_dev_ehrpwm1:[135,136,140,148],j721e_dev_ehrpwm2:[135,136,140,148],j721e_dev_ehrpwm3:[135,136,140,148],j721e_dev_ehrpwm4:[135,136,140,148],j721e_dev_ehrpwm5:[135,136,140,148],j721e_dev_elm0:[135,136,140,148],j721e_dev_emif_data_0_vd:[136,148],j721e_dev_encoder0:[135,136,140,148],j721e_dev_eqep0:[135,136,140,148],j721e_dev_eqep1:[135,136,140,148],j721e_dev_eqep2:[135,136,140,148],j721e_dev_esm0:[135,136,140,148],j721e_dev_gpio0:[135,136,140,148],j721e_dev_gpio1:[135,136,140,148],j721e_dev_gpio2:[135,136,140,148],j721e_dev_gpio3:[135,136,140,148],j721e_dev_gpio4:[135,136,140,148],j721e_dev_gpio5:[135,136,140,148],j721e_dev_gpio6:[135,136,140,148],j721e_dev_gpio7:[135,136,140,148],j721e_dev_gpiomux_intrtr0:[135,136,140,146,148],j721e_dev_gpmc0:[135,136,140,148],j721e_dev_gpu0:[136,148],j721e_dev_gpu0_dft_pbist_0:[136,148],j721e_dev_gpu0_gpu_0:[135,136,148],j721e_dev_gpu0_gpucore_0:[136,148],j721e_dev_gtc0:[135,136,140,148],j721e_dev_i2c0:[135,136,140,148],j721e_dev_i2c1:[135,136,140,148],j721e_dev_i2c2:[135,136,140,148],j721e_dev_i2c3:[135,136,140,148],j721e_dev_i2c4:[135,136,140,148],j721e_dev_i2c5:[135,136,140,148],j721e_dev_i2c6:[135,136,140,148],j721e_dev_i3c0:[135,136,140,148],j721e_dev_led0:[135,136,148],j721e_dev_main2mcu_lvl_intrtr0:[135,136,140,146,148],j721e_dev_main2mcu_pls_intrtr0:[135,136,140,146,148],j721e_dev_main2wkupmcu_vd:[136,148],j721e_dev_main_pll8_sel_extwave_vd:[135,136,148],j721e_dev_mcan0:[135,136,140,148],j721e_dev_mcan10:[135,136,140,148],j721e_dev_mcan11:[135,136,140,148],j721e_dev_mcan12:[135,136,140,148],j721e_dev_mcan13:[135,136,140,148],j721e_dev_mcan1:[135,136,140,148],j721e_dev_mcan2:[135,136,140,148],j721e_dev_mcan3:[135,136,140,148],j721e_dev_mcan4:[135,136,140,148],j721e_dev_mcan5:[135,136,140,148],j721e_dev_mcan6:[135,136,140,148],j721e_dev_mcan7:[135,136,140,148],j721e_dev_mcan8:[135,136,140,148],j721e_dev_mcan9:[135,136,140,148],j721e_dev_mcasp0:[135,136,140,148],j721e_dev_mcasp10:[135,136,140,148],j721e_dev_mcasp11:[135,136,140,148],j721e_dev_mcasp1:[135,136,140,148],j721e_dev_mcasp2:[135,136,140,148],j721e_dev_mcasp3:[135,136,140,148],j721e_dev_mcasp4:[135,136,140,148],j721e_dev_mcasp5:[135,136,140,148],j721e_dev_mcasp6:[135,136,140,148],j721e_dev_mcasp7:[135,136,140,148],j721e_dev_mcasp8:[135,136,140,148],j721e_dev_mcasp9:[135,136,140,148],j721e_dev_mcspi0:[135,136,140,148],j721e_dev_mcspi1:[135,136,140,148],j721e_dev_mcspi2:[135,136,140,148],j721e_dev_mcspi3:[135,136,140,148],j721e_dev_mcspi4:[135,136,140,148],j721e_dev_mcspi5:[135,136,140,148],j721e_dev_mcspi6:[135,136,140,148],j721e_dev_mcspi7:[135,136,140,148],j721e_dev_mcu_adc12_16ffc0:[135,136,140,148],j721e_dev_mcu_adc12_16ffc1:[135,136,140,148],j721e_dev_mcu_cpsw0:[135,136,140,148],j721e_dev_mcu_cpt2_aggr0:[135,136,148],j721e_dev_mcu_dcc0:[135,136,140,148],j721e_dev_mcu_dcc1:[135,136,140,148],j721e_dev_mcu_dcc2:[135,136,140,148],j721e_dev_mcu_esm0:[135,136,140,148],j721e_dev_mcu_fss0:[136,148],j721e_dev_mcu_fss0_fsas_0:[135,136,140,148],j721e_dev_mcu_fss0_hyperbus1p0_0:[135,136,140,148],j721e_dev_mcu_fss0_ospi_0:[135,136,140,148],j721e_dev_mcu_fss0_ospi_1:[135,136,140,148],j721e_dev_mcu_i2c0:[135,136,140,148],j721e_dev_mcu_i2c1:[135,136,140,148],j721e_dev_mcu_i3c0:[135,136,140,148],j721e_dev_mcu_i3c1:[135,136,140,148],j721e_dev_mcu_mcan0:[135,136,140,148],j721e_dev_mcu_mcan1:[135,136,140,148],j721e_dev_mcu_mcspi0:[135,136,140,148],j721e_dev_mcu_mcspi1:[135,136,140,148],j721e_dev_mcu_mcspi2:[135,136,140,148],j721e_dev_mcu_navss0:[136,144,148],j721e_dev_mcu_navss0_intr_0:[135,136,140,146,148],j721e_dev_mcu_navss0_mcrc_0:[135,136,140,148],j721e_dev_mcu_navss0_modss:[135,136,148],j721e_dev_mcu_navss0_proxy0:[135,136,143,146,148],j721e_dev_mcu_navss0_ringacc0:[135,136,140,145,146,148],j721e_dev_mcu_navss0_udmap_0:[135,136,137,140,146,148],j721e_dev_mcu_navss0_udmass:[135,136,148],j721e_dev_mcu_navss0_udmass_inta_0:[135,136,140,146,148],j721e_dev_mcu_pbist0:[136,148],j721e_dev_mcu_pbist1:[136,148],j721e_dev_mcu_r5fss0:[136,148],j721e_dev_mcu_r5fss0_core0:[135,136,140,148],j721e_dev_mcu_r5fss0_core1:[135,136,140,148],j721e_dev_mcu_rti0:[135,136,148],j721e_dev_mcu_rti1:[135,136,148],j721e_dev_mcu_sa2_ul0:[135,136,140,148,202],j721e_dev_mcu_timer0:[135,136,140,148],j721e_dev_mcu_timer1:[135,136,140,148],j721e_dev_mcu_timer1_clksel_vd:[135,136,148],j721e_dev_mcu_timer2:[135,136,140,148],j721e_dev_mcu_timer3:[135,136,140,148],j721e_dev_mcu_timer3_clksel_vd:[135,136,148],j721e_dev_mcu_timer4:[135,136,140,148],j721e_dev_mcu_timer5:[135,136,140,148],j721e_dev_mcu_timer5_clksel_vd:[135,136,148],j721e_dev_mcu_timer6:[135,136,140,148],j721e_dev_mcu_timer7:[135,136,140,148],j721e_dev_mcu_timer7_clksel_vd:[135,136,148],j721e_dev_mcu_timer8:[135,136,140,148],j721e_dev_mcu_timer9:[135,136,140,148],j721e_dev_mcu_timer9_clksel_vd:[135,136,148],j721e_dev_mcu_uart0:[135,136,140,148],j721e_dev_mlb0:[135,136,140,148],j721e_dev_mmcsd0:[135,136,140,148],j721e_dev_mmcsd1:[135,136,140,148],j721e_dev_mmcsd2:[135,136,140,148],j721e_dev_navss0:[135,136,140,144,148],j721e_dev_navss0_cpts_0:[135,136,140,148],j721e_dev_navss0_dti_0:[135,136,148],j721e_dev_navss0_intr_router_0:[135,136,140,146,148],j721e_dev_navss0_mailbox_0:[135,136,140,148],j721e_dev_navss0_mailbox_10:[135,136,140,148],j721e_dev_navss0_mailbox_11:[135,136,140,148],j721e_dev_navss0_mailbox_1:[135,136,140,148],j721e_dev_navss0_mailbox_2:[135,136,140,148],j721e_dev_navss0_mailbox_3:[135,136,140,148],j721e_dev_navss0_mailbox_4:[135,136,140,148],j721e_dev_navss0_mailbox_5:[135,136,140,148],j721e_dev_navss0_mailbox_6:[135,136,140,148],j721e_dev_navss0_mailbox_7:[135,136,140,148],j721e_dev_navss0_mailbox_8:[135,136,140,148],j721e_dev_navss0_mailbox_9:[135,136,140,148],j721e_dev_navss0_mcrc_0:[135,136,140,148],j721e_dev_navss0_modss:[135,136,148],j721e_dev_navss0_modss_intaggr_0:[135,136,140,146,148],j721e_dev_navss0_modss_intaggr_1:[135,136,140,146,148],j721e_dev_navss0_proxy_0:[135,136,143,146,148],j721e_dev_navss0_pvu_0:[135,136,140,148],j721e_dev_navss0_pvu_1:[135,136,140,148],j721e_dev_navss0_pvu_2:[135,136,140,148],j721e_dev_navss0_ringacc_0:[135,136,140,145,146,148],j721e_dev_navss0_spinlock_0:[135,136,148],j721e_dev_navss0_tbu_0:[135,136,140,148],j721e_dev_navss0_tcu_0:[135,136,140,148],j721e_dev_navss0_timermgr_0:[135,136,148],j721e_dev_navss0_timermgr_1:[135,136,148],j721e_dev_navss0_udmap_0:[135,136,137,140,146,148],j721e_dev_navss0_udmass:[135,136,148],j721e_dev_navss0_udmass_intaggr_0:[135,136,140,146,148],j721e_dev_navss0_virtss:[135,136,148],j721e_dev_pbist0:[136,148],j721e_dev_pbist10:[136,148],j721e_dev_pbist1:[136,148],j721e_dev_pbist2:[136,148],j721e_dev_pbist3:[136,148],j721e_dev_pbist4:[136,148],j721e_dev_pbist5:[136,148],j721e_dev_pbist6:[136,148],j721e_dev_pbist7:[136,148],j721e_dev_pbist9:[136,148],j721e_dev_pcie0:[135,136,140,148],j721e_dev_pcie1:[135,136,140,148],j721e_dev_pcie2:[135,136,140,148],j721e_dev_pcie3:[135,136,140,148],j721e_dev_pru_icssg0:[135,136,140,148],j721e_dev_pru_icssg1:[135,136,140,148],j721e_dev_psc0:[135,136,148],j721e_dev_r5fss0:[136,148],j721e_dev_r5fss0_core0:[135,136,140,148],j721e_dev_r5fss0_core1:[135,136,140,148],j721e_dev_r5fss0_introuter0:[135,136,140,146,148],j721e_dev_r5fss1:[136,148],j721e_dev_r5fss1_core0:[135,136,140,148],j721e_dev_r5fss1_core1:[135,136,140,148],j721e_dev_r5fss1_introuter0:[135,136,140,146,148],j721e_dev_rti0:[135,136,148],j721e_dev_rti15:[135,136,148],j721e_dev_rti16:[135,136,148],j721e_dev_rti1:[135,136,148],j721e_dev_rti24:[135,136,140,148],j721e_dev_rti25:[135,136,140,148],j721e_dev_rti28:[135,136,148],j721e_dev_rti29:[135,136,148],j721e_dev_rti30:[135,136,148],j721e_dev_rti31:[135,136,148],j721e_dev_sa2_ul0:[135,136,140,148,202],j721e_dev_serdes_10g0:[135,136,148],j721e_dev_serdes_16g0:[135,136,148],j721e_dev_serdes_16g1:[135,136,148],j721e_dev_serdes_16g2:[135,136,148],j721e_dev_serdes_16g3:[135,136,148],j721e_dev_stm0:[135,136,148],j721e_dev_timer0:[135,136,140,148],j721e_dev_timer10:[135,136,140,148],j721e_dev_timer11:[135,136,140,148],j721e_dev_timer11_clksel_vd:[135,136,148],j721e_dev_timer12:[135,136,140,148],j721e_dev_timer13:[135,136,140,148],j721e_dev_timer13_clksel_vd:[135,136,148],j721e_dev_timer14:[135,136,140,148],j721e_dev_timer15:[135,136,140,148],j721e_dev_timer15_clksel_vd:[135,136,148],j721e_dev_timer16:[135,136,140,148],j721e_dev_timer17:[135,136,140,148],j721e_dev_timer17_clksel_vd:[135,136,148],j721e_dev_timer18:[135,136,140,148],j721e_dev_timer19:[135,136,140,148],j721e_dev_timer19_clksel_vd:[135,136,148],j721e_dev_timer1:[135,136,140,148],j721e_dev_timer1_clksel_vd:[135,136,148],j721e_dev_timer2:[135,136,140,148],j721e_dev_timer3:[135,136,140,148],j721e_dev_timer3_clksel_vd:[135,136,148],j721e_dev_timer4:[135,136,140,148],j721e_dev_timer5:[135,136,140,148],j721e_dev_timer5_clksel_vd:[135,136,148],j721e_dev_timer6:[135,136,140,148],j721e_dev_timer7:[135,136,140,148],j721e_dev_timer7_clksel_vd:[135,136,148],j721e_dev_timer8:[135,136,140,148],j721e_dev_timer9:[135,136,140,148],j721e_dev_timer9_clksel_vd:[135,136,148],j721e_dev_timesync_intrtr0:[135,136,140,146,148],j721e_dev_uart0:[135,136,140,148],j721e_dev_uart1:[135,136,140,148],j721e_dev_uart2:[135,136,140,148],j721e_dev_uart3:[135,136,140,148],j721e_dev_uart4:[135,136,140,148],j721e_dev_uart5:[135,136,140,148],j721e_dev_uart6:[135,136,140,148],j721e_dev_uart7:[135,136,140,148],j721e_dev_uart8:[135,136,140,148],j721e_dev_uart9:[135,136,140,148],j721e_dev_ufs0:[135,136,140,148],j721e_dev_usb0:[135,136,140,148],j721e_dev_usb1:[135,136,140,148],j721e_dev_vpac0:[135,136,148],j721e_dev_vpfe0:[135,136,140,148],j721e_dev_wkup_ddpa0:[135,136,148],j721e_dev_wkup_dmsc0:[136,148],j721e_dev_wkup_esm0:[135,136,140,148],j721e_dev_wkup_gpio0:[135,136,140,148],j721e_dev_wkup_gpio1:[135,136,140,148],j721e_dev_wkup_gpiomux_intrtr0:[135,136,140,146,148],j721e_dev_wkup_i2c0:[135,136,140,148],j721e_dev_wkup_porz_sync0:[135,136,148],j721e_dev_wkup_psc0:[135,136,148],j721e_dev_wkup_uart0:[135,136,140,148],j721e_dev_wkup_vtm0:[135,136,140,148],j721e_dev_wkupmcu2main_vd:[136,148],j721s2:[14,31,202,206],j721s2_dev_a72ss0:[150,151,163],j721s2_dev_a72ss0_core0:[150,151,163],j721s2_dev_a72ss0_core0_pbist_wrap:[151,163],j721s2_dev_a72ss0_core1:[150,151,163],j721s2_dev_aggr_atb0:[150,151,163],j721s2_dev_atl0:[150,151,163],j721s2_dev_board0:[150,151,163],j721s2_dev_c71x_0_pbist_vd:[151,163],j721s2_dev_c71x_1_pbist_vd:[151,163],j721s2_dev_cmpevent_intrtr0:[150,151,155,161,163],j721s2_dev_codec0:[150,151,155,163],j721s2_dev_compute_cluster0:[151,163],j721s2_dev_compute_cluster0_c71ss0_0:[150,151,163],j721s2_dev_compute_cluster0_c71ss0_mma_0:[151,163],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[151,163],j721s2_dev_compute_cluster0_c71ss1_0:[150,151,163],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[151,163],j721s2_dev_compute_cluster0_cfg_wrap_0:[151,163],j721s2_dev_compute_cluster0_clec:[150,151,155,163],j721s2_dev_compute_cluster0_core_cor:[150,151,163],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[151,163],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[151,163],j721s2_dev_compute_cluster0_debug_wrap_0:[150,151,163],j721s2_dev_compute_cluster0_divh2_divh0_0:[151,163],j721s2_dev_compute_cluster0_divh2_divh0_1:[151,163],j721s2_dev_compute_cluster0_divp_tft0_0:[151,163],j721s2_dev_compute_cluster0_divp_tft0_1:[151,163],j721s2_dev_compute_cluster0_dmsc_wrap_0:[151,163],j721s2_dev_compute_cluster0_en_msmc_domain_0:[150,151,163],j721s2_dev_compute_cluster0_gic500ss:[150,151,155,163],j721s2_dev_compute_cluster0_pbist_wrap_0:[150,151,163],j721s2_dev_cpsw1:[150,151,155,163],j721s2_dev_cpt2_aggr0:[150,151,163],j721s2_dev_cpt2_aggr1:[150,151,163],j721s2_dev_cpt2_aggr2:[150,151,163],j721s2_dev_cpt2_aggr3:[150,151,163],j721s2_dev_cpt2_aggr4:[150,151,163],j721s2_dev_cpt2_aggr5:[150,151,163],j721s2_dev_csi_psilss0:[150,151,163],j721s2_dev_csi_rx_if0:[150,151,155,163],j721s2_dev_csi_rx_if1:[150,151,155,163],j721s2_dev_csi_tx_if_v2_0:[150,151,155,163],j721s2_dev_csi_tx_if_v2_1:[150,151,155,163],j721s2_dev_dcc0:[150,151,155,163],j721s2_dev_dcc1:[150,151,155,163],j721s2_dev_dcc2:[150,151,155,163],j721s2_dev_dcc3:[150,151,155,163],j721s2_dev_dcc4:[150,151,155,163],j721s2_dev_dcc5:[150,151,155,163],j721s2_dev_dcc6:[150,151,155,163],j721s2_dev_dcc7:[150,151,155,163],j721s2_dev_dcc8:[150,151,155,163],j721s2_dev_dcc9:[150,151,155,163],j721s2_dev_ddr0:[150,151,155,163],j721s2_dev_ddr1:[150,151,155,163],j721s2_dev_debugss_wrap0:[150,151,163],j721s2_dev_debugsuspendrtr0:[150,151,163],j721s2_dev_dmpac0:[150,151,163],j721s2_dev_dmpac0_ctset_0:[151,163],j721s2_dev_dmpac0_intd_0:[151,155,163],j721s2_dev_dmpac0_sde_0:[150,151,163],j721s2_dev_dmpac0_utc_0:[150,151,163],j721s2_dev_dmpac_vpac_psilss0:[150,151,163],j721s2_dev_dphy_rx0:[150,151,163],j721s2_dev_dphy_rx1:[150,151,163],j721s2_dev_dphy_tx0:[150,151,163],j721s2_dev_dphy_tx1:[150,151,163],j721s2_dev_dss0:[150,151,155,163],j721s2_dev_dss_dsi0:[150,151,155,163],j721s2_dev_dss_dsi1:[150,151,155,163],j721s2_dev_dss_edp0:[150,151,155,163],j721s2_dev_ecap0:[150,151,155,163],j721s2_dev_ecap1:[150,151,155,163],j721s2_dev_ecap2:[150,151,155,163],j721s2_dev_elm0:[150,151,155,163],j721s2_dev_emif_data_0_vd:[151,163],j721s2_dev_emif_data_1_vd:[151,163],j721s2_dev_epwm0:[150,151,155,163],j721s2_dev_epwm1:[150,151,155,163],j721s2_dev_epwm2:[150,151,155,163],j721s2_dev_epwm3:[150,151,155,163],j721s2_dev_epwm4:[150,151,155,163],j721s2_dev_epwm5:[150,151,155,163],j721s2_dev_eqep0:[150,151,155,163],j721s2_dev_eqep1:[150,151,155,163],j721s2_dev_eqep2:[150,151,155,163],j721s2_dev_esm0:[150,151,155,163],j721s2_dev_ffi_main_ac_cbass_vd:[151,163],j721s2_dev_ffi_main_ac_qm_cbass_vd:[151,163],j721s2_dev_ffi_main_hc_cbass_vd:[151,163],j721s2_dev_ffi_main_infra_cbass_vd:[151,163],j721s2_dev_ffi_main_ip_cbass_vd:[151,163],j721s2_dev_ffi_main_rc_cbass_vd:[151,163],j721s2_dev_gpio0:[150,151,155,163],j721s2_dev_gpio2:[150,151,155,163],j721s2_dev_gpio4:[150,151,155,163],j721s2_dev_gpio6:[150,151,155,163],j721s2_dev_gpiomux_intrtr0:[150,151,155,161,163],j721s2_dev_gpmc0:[150,151,155,163],j721s2_dev_gtc0:[150,151,155,163],j721s2_dev_i2c0:[150,151,155,163],j721s2_dev_i2c1:[150,151,155,163],j721s2_dev_i2c2:[150,151,155,163],j721s2_dev_i2c3:[150,151,155,163],j721s2_dev_i2c4:[150,151,155,163],j721s2_dev_i2c5:[150,151,155,163],j721s2_dev_i2c6:[150,151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0:[151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[151,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[151,163],j721s2_dev_j7am_32_64_atb_funnel0:[150,151,163],j721s2_dev_j7am_32_64_atb_funnel1:[150,151,163],j721s2_dev_j7am_32_64_atb_funnel2:[150,151,163],j721s2_dev_j7am_bolt_pgd0:[150,151,163],j721s2_dev_j7am_hwa_atb_funnel0:[150,151,163],j721s2_dev_j7am_main_16ff0:[150,151,163],j721s2_dev_j7am_pulsar_atb_funnel0:[150,151,163],j721s2_dev_led0:[150,151,163],j721s2_dev_main2mcu_lvl_intrtr0:[150,151,155,161,163],j721s2_dev_main2mcu_pls_intrtr0:[150,151,155,161,163],j721s2_dev_main2wkupmcu_vd:[151,163],j721s2_dev_mcan0:[150,151,155,163],j721s2_dev_mcan10:[150,151,155,163],j721s2_dev_mcan11:[150,151,155,163],j721s2_dev_mcan12:[150,151,155,163],j721s2_dev_mcan13:[150,151,155,163],j721s2_dev_mcan14:[150,151,155,163],j721s2_dev_mcan15:[150,151,155,163],j721s2_dev_mcan16:[150,151,155,163],j721s2_dev_mcan17:[150,151,155,163],j721s2_dev_mcan1:[150,151,155,163],j721s2_dev_mcan2:[150,151,155,163],j721s2_dev_mcan3:[150,151,155,163],j721s2_dev_mcan4:[150,151,155,163],j721s2_dev_mcan5:[150,151,155,163],j721s2_dev_mcan6:[150,151,155,163],j721s2_dev_mcan7:[150,151,155,163],j721s2_dev_mcan8:[150,151,155,163],j721s2_dev_mcan9:[150,151,155,163],j721s2_dev_mcasp0:[150,151,155,163],j721s2_dev_mcasp1:[150,151,155,163],j721s2_dev_mcasp2:[150,151,155,163],j721s2_dev_mcasp3:[150,151,155,163],j721s2_dev_mcasp4:[150,151,155,163],j721s2_dev_mcspi0:[150,151,155,163],j721s2_dev_mcspi1:[150,151,155,163],j721s2_dev_mcspi2:[150,151,155,163],j721s2_dev_mcspi3:[150,151,155,163],j721s2_dev_mcspi4:[150,151,155,163],j721s2_dev_mcspi5:[150,151,155,163],j721s2_dev_mcspi6:[150,151,155,163],j721s2_dev_mcspi7:[150,151,155,163],j721s2_dev_mcu_adc12fc_16ffc0:[150,151,163],j721s2_dev_mcu_adc12fc_16ffc1:[150,151,163],j721s2_dev_mcu_cpsw0:[150,151,155,163],j721s2_dev_mcu_cpt2_aggr0:[150,151,163],j721s2_dev_mcu_dcc0:[150,151,163],j721s2_dev_mcu_dcc1:[150,151,163],j721s2_dev_mcu_dcc2:[150,151,163],j721s2_dev_mcu_esm0:[150,151,163],j721s2_dev_mcu_fss0:[151,163],j721s2_dev_mcu_fss0_fsas_0:[150,151,163],j721s2_dev_mcu_fss0_hyperbus1p0_0:[150,151,163],j721s2_dev_mcu_fss0_ospi_0:[150,151,163],j721s2_dev_mcu_fss0_ospi_1:[150,151,163],j721s2_dev_mcu_i2c0:[150,151,163],j721s2_dev_mcu_i2c1:[150,151,163],j721s2_dev_mcu_i3c0:[150,151,163],j721s2_dev_mcu_i3c1:[150,151,163],j721s2_dev_mcu_mcan0:[150,151,163],j721s2_dev_mcu_mcan1:[150,151,163],j721s2_dev_mcu_mcspi0:[150,151,163],j721s2_dev_mcu_mcspi1:[150,151,163],j721s2_dev_mcu_mcspi2:[150,151,163],j721s2_dev_mcu_navss0:[151,159,163],j721s2_dev_mcu_navss0_intr_router_0:[150,151,155,161,163],j721s2_dev_mcu_navss0_mcrc_0:[150,151,155,163],j721s2_dev_mcu_navss0_modss:[150,151,163],j721s2_dev_mcu_navss0_proxy0:[150,151,158,161,163],j721s2_dev_mcu_navss0_ringacc0:[150,151,155,160,161,163],j721s2_dev_mcu_navss0_udmap_0:[150,151,152,155,161,163],j721s2_dev_mcu_navss0_udmass:[150,151,163],j721s2_dev_mcu_navss0_udmass_inta_0:[150,151,155,161,163],j721s2_dev_mcu_pbist0:[150,151,163],j721s2_dev_mcu_pbist1:[150,151,163],j721s2_dev_mcu_pbist2:[150,151,163],j721s2_dev_mcu_r5fss0:[151,163],j721s2_dev_mcu_r5fss0_core0:[150,151,155,163],j721s2_dev_mcu_r5fss0_core1:[150,151,155,163],j721s2_dev_mcu_rti0:[150,151,163],j721s2_dev_mcu_rti1:[150,151,163],j721s2_dev_mcu_timer0:[150,151,163],j721s2_dev_mcu_timer1:[150,151,163],j721s2_dev_mcu_timer2:[150,151,163],j721s2_dev_mcu_timer3:[150,151,163],j721s2_dev_mcu_timer4:[150,151,163],j721s2_dev_mcu_timer5:[150,151,163],j721s2_dev_mcu_timer6:[150,151,163],j721s2_dev_mcu_timer7:[150,151,163],j721s2_dev_mcu_timer8:[150,151,163],j721s2_dev_mcu_timer9:[150,151,163],j721s2_dev_mcu_uart0:[150,151,163],j721s2_dev_mmcsd0:[150,151,155,163],j721s2_dev_mmcsd1:[150,151,155,163],j721s2_dev_navss0:[150,151,155,159,163],j721s2_dev_navss0_bcdma_0:[150,151,152,160,161,163],j721s2_dev_navss0_cpts_0:[150,151,155,163],j721s2_dev_navss0_intr_0:[150,151,155,161,163],j721s2_dev_navss0_mailbox1_0:[150,151,155,163],j721s2_dev_navss0_mailbox1_10:[150,151,155,163],j721s2_dev_navss0_mailbox1_11:[150,151,155,163],j721s2_dev_navss0_mailbox1_1:[150,151,155,163],j721s2_dev_navss0_mailbox1_2:[150,151,155,163],j721s2_dev_navss0_mailbox1_3:[150,151,155,163],j721s2_dev_navss0_mailbox1_4:[150,151,155,163],j721s2_dev_navss0_mailbox1_5:[150,151,155,163],j721s2_dev_navss0_mailbox1_6:[150,151,155,163],j721s2_dev_navss0_mailbox1_7:[150,151,155,163],j721s2_dev_navss0_mailbox1_8:[150,151,155,163],j721s2_dev_navss0_mailbox1_9:[150,151,155,163],j721s2_dev_navss0_mailbox_0:[150,151,155,163],j721s2_dev_navss0_mailbox_10:[150,151,155,163],j721s2_dev_navss0_mailbox_11:[150,151,155,163],j721s2_dev_navss0_mailbox_1:[150,151,155,163],j721s2_dev_navss0_mailbox_2:[150,151,155,163],j721s2_dev_navss0_mailbox_3:[150,151,155,163],j721s2_dev_navss0_mailbox_4:[150,151,155,163],j721s2_dev_navss0_mailbox_5:[150,151,155,163],j721s2_dev_navss0_mailbox_6:[150,151,155,163],j721s2_dev_navss0_mailbox_7:[150,151,155,163],j721s2_dev_navss0_mailbox_8:[150,151,155,163],j721s2_dev_navss0_mailbox_9:[150,151,155,163],j721s2_dev_navss0_mcrc_0:[150,151,155,163],j721s2_dev_navss0_modss:[150,151,163],j721s2_dev_navss0_modss_inta_0:[150,151,155,161,163],j721s2_dev_navss0_modss_inta_1:[150,151,155,161,163],j721s2_dev_navss0_proxy_0:[150,151,158,161,163],j721s2_dev_navss0_pvu_0:[150,151,155,163],j721s2_dev_navss0_pvu_1:[150,151,155,163],j721s2_dev_navss0_ringacc_0:[150,151,155,160,161,163],j721s2_dev_navss0_spinlock_0:[150,151,163],j721s2_dev_navss0_timermgr_0:[150,151,163],j721s2_dev_navss0_timermgr_1:[150,151,163],j721s2_dev_navss0_udmap_0:[150,151,152,155,161,163],j721s2_dev_navss0_udmass:[150,151,163],j721s2_dev_navss0_udmass_inta_0:[150,151,155,161,163],j721s2_dev_navss0_virtss:[150,151,163],j721s2_dev_pbist0:[150,151,163],j721s2_dev_pbist10:[150,151,163],j721s2_dev_pbist11:[150,151,163],j721s2_dev_pbist1:[150,151,163],j721s2_dev_pbist2:[150,151,163],j721s2_dev_pbist3:[150,151,163],j721s2_dev_pbist4:[150,151,163],j721s2_dev_pbist5:[150,151,163],j721s2_dev_pbist7:[151,163],j721s2_dev_pbist8:[151,163],j721s2_dev_pcie1:[150,151,155,163],j721s2_dev_psc0:[150,151,163],j721s2_dev_r5fss0:[151,163],j721s2_dev_r5fss0_core0:[150,151,155,163],j721s2_dev_r5fss0_core1:[150,151,155,163],j721s2_dev_r5fss1:[151,163],j721s2_dev_r5fss1_core0:[150,151,155,163],j721s2_dev_r5fss1_core1:[150,151,155,163],j721s2_dev_rti0:[150,151,163],j721s2_dev_rti15:[150,151,163],j721s2_dev_rti16:[150,151,163],j721s2_dev_rti17:[150,151,163],j721s2_dev_rti1:[150,151,163],j721s2_dev_rti28:[150,151,163],j721s2_dev_rti29:[150,151,163],j721s2_dev_rti30:[150,151,163],j721s2_dev_rti31:[150,151,163],j721s2_dev_sa2_cpsw_psilss0:[150,151,163,202],j721s2_dev_sa2_ul0:[150,151,155,163,202],j721s2_dev_serdes_10g0:[150,151,163],j721s2_dev_stm0:[150,151,163],j721s2_dev_timer0:[150,151,155,163],j721s2_dev_timer10:[150,151,155,163],j721s2_dev_timer11:[150,151,155,163],j721s2_dev_timer12:[150,151,155,163],j721s2_dev_timer13:[150,151,155,163],j721s2_dev_timer14:[150,151,155,163],j721s2_dev_timer15:[150,151,155,163],j721s2_dev_timer16:[150,151,155,163],j721s2_dev_timer17:[150,151,155,163],j721s2_dev_timer18:[150,151,155,163],j721s2_dev_timer19:[150,151,155,163],j721s2_dev_timer1:[150,151,155,163],j721s2_dev_timer2:[150,151,155,163],j721s2_dev_timer3:[150,151,155,163],j721s2_dev_timer4:[150,151,155,163],j721s2_dev_timer5:[150,151,155,163],j721s2_dev_timer6:[150,151,155,163],j721s2_dev_timer7:[150,151,155,163],j721s2_dev_timer8:[150,151,155,163],j721s2_dev_timer9:[150,151,155,163],j721s2_dev_timesync_intrtr0:[150,151,155,161,163],j721s2_dev_uart0:[150,151,155,163],j721s2_dev_uart1:[150,151,155,163],j721s2_dev_uart2:[150,151,155,163],j721s2_dev_uart3:[150,151,155,163],j721s2_dev_uart4:[150,151,155,163],j721s2_dev_uart5:[150,151,155,163],j721s2_dev_uart6:[150,151,155,163],j721s2_dev_uart7:[150,151,155,163],j721s2_dev_uart8:[150,151,155,163],j721s2_dev_uart9:[150,151,155,163],j721s2_dev_usb0:[150,151,155,163],j721s2_dev_vpac0:[150,151,155,163],j721s2_dev_vusr_dual0:[150,151,155,163],j721s2_dev_wkup_ddpa0:[150,151,163],j721s2_dev_wkup_esm0:[150,151,155,163],j721s2_dev_wkup_gpio0:[150,151,155,163],j721s2_dev_wkup_gpio1:[150,151,155,163],j721s2_dev_wkup_gpiomux_intrtr0:[150,151,155,161,163],j721s2_dev_wkup_hsm0:[150,151,155,163],j721s2_dev_wkup_i2c0:[150,151,163],j721s2_dev_wkup_j7am_wakeup_16ff0:[150,151,163],j721s2_dev_wkup_porz_sync0:[150,151,163],j721s2_dev_wkup_psc0:[150,151,163],j721s2_dev_wkup_sms0:[151,163],j721s2_dev_wkup_uart0:[150,151,163],j721s2_dev_wkup_vtm0:[150,151,163],j721s2_dev_wkupmcu2main_vd:[151,163],j722:206,j722s_dev_a53_rs_bw_limiter0:[164,165,177],j722s_dev_a53_ws_bw_limiter1:[164,165,177],j722s_dev_a53ss0:[164,165,177],j722s_dev_a53ss0_core_0:[164,165,177],j722s_dev_a53ss0_core_1:[164,165,177],j722s_dev_a53ss0_core_2:[164,165,177],j722s_dev_a53ss0_core_3:[164,165,177],j722s_dev_atl0:[164,165,177],j722s_dev_board0:[164,165,177],j722s_dev_c7x256v0:[165,177],j722s_dev_c7x256v0_c7xv_core_0:[164,165,177],j722s_dev_c7x256v0_clec:[165,169,177],j722s_dev_c7x256v0_clk:[164,165,177],j722s_dev_c7x256v0_core0:[164,165,177],j722s_dev_c7x256v0_debug:[165,177],j722s_dev_c7x256v0_gicss:[165,177],j722s_dev_c7x256v0_pbist:[165,177],j722s_dev_c7x256v1:[165,177],j722s_dev_c7x256v1_c7xv_core_0:[164,165,177],j722s_dev_c7x256v1_clec:[165,169,177],j722s_dev_c7x256v1_clk:[164,165,177],j722s_dev_c7x256v1_core0:[164,165,177],j722s_dev_c7x256v1_debug:[165,177],j722s_dev_c7x256v1_gicss:[165,177],j722s_dev_c7x256v1_pbist:[165,177],j722s_dev_c7xv_rsws_bs_limiter11:[164,165,177],j722s_dev_c7xv_rsws_bs_limiter6:[164,165,177],j722s_dev_clk_32k_rc_sel_dev_vd:[164,165,177],j722s_dev_codec0:[164,165,177],j722s_dev_codec_rs_bw_limiter2:[164,165,177],j722s_dev_codec_ws_bw_limiter3:[164,165,177],j722s_dev_compute_cluster0:[165,177],j722s_dev_compute_cluster0_clkdiv_0:[164,165,177],j722s_dev_compute_cluster0_pbist_0:[164,165,177],j722s_dev_cpsw0:[164,165,169,177],j722s_dev_cpt2_aggr0:[164,165,177],j722s_dev_cpt2_aggr1:[164,165,177],j722s_dev_csi_rx_if0:[164,165,177],j722s_dev_csi_rx_if1:[164,165,177],j722s_dev_csi_rx_if2:[164,165,177],j722s_dev_csi_rx_if3:[164,165,177],j722s_dev_csi_tx_if0:[164,165,177],j722s_dev_cti0:[164,165,177],j722s_dev_cti1:[164,165,177],j722s_dev_dbgsuspendrouter0:[164,165,177],j722s_dev_dcc0:[164,165,177],j722s_dev_dcc1:[164,165,177],j722s_dev_dcc2:[164,165,177],j722s_dev_dcc3:[164,165,177],j722s_dev_dcc4:[164,165,177],j722s_dev_dcc5:[164,165,177],j722s_dev_dcc6:[164,165,177],j722s_dev_dcc7:[164,165,177],j722s_dev_dcc8:[164,165,177],j722s_dev_ddpa0:[164,165,177],j722s_dev_ddr32ss0:[164,165,177],j722s_dev_debugss0:[164,165,177],j722s_dev_debugss_wrap0:[164,165,177],j722s_dev_dmass0:[165,173,177],j722s_dev_dmass0_bcdma_0:[164,165,166,174,175,177],j722s_dev_dmass0_cbass_0:[164,165,177],j722s_dev_dmass0_intaggr_0:[164,165,169,175,177],j722s_dev_dmass0_ipcss_0:[164,165,177],j722s_dev_dmass0_pktdma_0:[164,165,166,174,175,177],j722s_dev_dmass0_ringacc_0:[164,165,169,174,175],j722s_dev_dmass1:[165,173,177],j722s_dev_dmass1_bcdma_0:[164,165,166,174,175,177],j722s_dev_dmass1_intaggr_0:[164,165,169,175,177],j722s_dev_dphy_rx0:[164,165,177],j722s_dev_dphy_rx1:[164,165,177],j722s_dev_dphy_rx2:[164,165,177],j722s_dev_dphy_rx3:[164,165,177],j722s_dev_dphy_tx0:[164,165,177],j722s_dev_dss0:[164,165,177],j722s_dev_dss1:[164,165,177],j722s_dev_dss1_dpi0_pclk_dev_vd:[164,165,177],j722s_dev_dss1_dpi0_pllsel_dev_vd:[164,165,177],j722s_dev_dss1_dpi1_pllsel_dev_vd:[164,165,177],j722s_dev_dss_dsi0:[164,165,177],j722s_dev_ecap0:[164,165,177],j722s_dev_ecap1:[164,165,177],j722s_dev_ecap2:[164,165,177],j722s_dev_elm0:[164,165,177],j722s_dev_epwm0:[164,165,169,177],j722s_dev_epwm1:[164,165,177],j722s_dev_epwm2:[164,165,177],j722s_dev_eqep0:[164,165,177],j722s_dev_eqep1:[164,165,177],j722s_dev_eqep2:[164,165,177],j722s_dev_esm0:[164,165,177],j722s_dev_fss0:[165,177],j722s_dev_fss0_fsas_0:[164,165,177],j722s_dev_fss0_ospi_0:[164,165,177],j722s_dev_gicss0:[164,165,169,177],j722s_dev_gpio0:[164,165,169,177],j722s_dev_gpio1:[164,165,169,177],j722s_dev_gpmc0:[164,165,177],j722s_dev_gpu0:[164,165,177],j722s_dev_gpu_rs_bw_limiter9:[164,165,177],j722s_dev_gpu_ws_bw_limiter10:[164,165,177],j722s_dev_i2c0:[164,165,177],j722s_dev_i2c1:[164,165,177],j722s_dev_i2c2:[164,165,177],j722s_dev_i2c3:[164,165,177],j722s_dev_i2c4:[164,165,169,177],j722s_dev_jpgenc0:[164,165,177],j722s_dev_jpgenc_rs_bw_limiter4:[164,165,177],j722s_dev_jpgenc_ws_bw_limiter5:[164,165,177],j722s_dev_led0:[164,165,177],j722s_dev_mailbox0:[165,177],j722s_dev_main2mcu_vd:[165,177],j722s_dev_main_emif_cfg_iso_vd:[165,177],j722s_dev_main_emif_data_iso_vd:[165,177],j722s_dev_main_gpiomux_introuter0:[164,165,169,175,177],j722s_dev_main_usb0_iso_vd:[165,177],j722s_dev_main_usb2_iso_vd:[165,177],j722s_dev_mcan0:[164,165,177],j722s_dev_mcan1:[164,165,177],j722s_dev_mcasp0:[164,165,177],j722s_dev_mcasp1:[164,165,177],j722s_dev_mcasp2:[164,165,177],j722s_dev_mcasp3:[164,165,169,177],j722s_dev_mcasp4:[164,165,169,177],j722s_dev_mcrc64_0:[164,165,177],j722s_dev_mcspi0:[164,165,177],j722s_dev_mcspi1:[164,165,177],j722s_dev_mcspi2:[164,165,177],j722s_dev_mcu_cpt2_aggr0:[164,165,177],j722s_dev_mcu_dcc0:[164,165,177],j722s_dev_mcu_dcc1:[164,165,177],j722s_dev_mcu_gpio0:[164,165,169,177],j722s_dev_mcu_i2c0:[164,165,177],j722s_dev_mcu_mcan0:[164,165,177],j722s_dev_mcu_mcan1:[164,165,177],j722s_dev_mcu_mcrc64_0:[164,165,177],j722s_dev_mcu_mcspi0:[164,165,177],j722s_dev_mcu_mcspi1:[164,165,177],j722s_dev_mcu_mcu_16ff0:[164,165,177],j722s_dev_mcu_obsclk_mux_sel_dev_vd:[164,165,177],j722s_dev_mcu_pbist0:[164,165,177],j722s_dev_mcu_r5fss0:[165,177],j722s_dev_mcu_r5fss0_core0:[164,165,169,177],j722s_dev_mcu_r5fss0_ss0:[165,177],j722s_dev_mcu_rti0:[164,165,177],j722s_dev_mcu_timer0:[164,165,169,177],j722s_dev_mcu_timer1:[164,165,169,177],j722s_dev_mcu_timer2:[164,165,169,177],j722s_dev_mcu_timer3:[164,165,169,177],j722s_dev_mcu_uart0:[164,165,177],j722s_dev_mmcsd0:[164,165,177],j722s_dev_mmcsd1:[164,165,177],j722s_dev_mmcsd2:[164,165,177],j722s_dev_msram8kx256e0:[164,165,177],j722s_dev_obsclk0_mux_sel_dev_vd:[164,165,177],j722s_dev_oldi_tx_core0:[164,165,177],j722s_dev_oldi_tx_core1:[164,165,177],j722s_dev_pbist0:[164,165,177],j722s_dev_pbist1:[164,165,177],j722s_dev_pbist2:[164,165,177],j722s_dev_pbist3:[164,165,177],j722s_dev_pcie0:[164,165,169,177],j722s_dev_psc0:[164,165,177],j722s_dev_psc0_fw_0:[164,165,177],j722s_dev_pscss0:[165,177],j722s_dev_r5fss0:[165,177],j722s_dev_r5fss0_core0:[164,165,169,177],j722s_dev_r5fss0_ss0:[165,177],j722s_dev_rti0:[164,165,177],j722s_dev_rti15:[164,165,177],j722s_dev_rti1:[164,165,177],j722s_dev_rti2:[164,165,177],j722s_dev_rti3:[164,165,177],j722s_dev_rti4:[164,165,177],j722s_dev_rti5:[164,165,177],j722s_dev_rti8:[164,165,177],j722s_dev_sam67_debug_funnel_2_32_0:[165,177],j722s_dev_sam67_debug_funnel_2_64_0:[165,177],j722s_dev_sam67_dmpac_wrap0:[164,165,169,177],j722s_dev_serdes_10g0:[164,165,177],j722s_dev_serdes_10g1:[164,165,177],j722s_dev_sms0:[165,177],j722s_dev_spinlock0:[164,165,177],j722s_dev_stm0:[164,165,177],j722s_dev_timer0:[164,165,169,177],j722s_dev_timer1:[164,165,169,177],j722s_dev_timer2:[164,165,169,177],j722s_dev_timer3:[164,165,169,177],j722s_dev_timer4:[164,165,169,177],j722s_dev_timer5:[164,165,169,177],j722s_dev_timer6:[164,165,169,177],j722s_dev_timer7:[164,165,169,177],j722s_dev_timesync_event_introuter0:[164,165,169,175,177],j722s_dev_uart0:[164,165,177],j722s_dev_uart1:[164,165,177],j722s_dev_uart2:[164,165,177],j722s_dev_uart3:[164,165,177],j722s_dev_uart4:[164,165,177],j722s_dev_uart5:[164,165,177],j722s_dev_uart6:[164,165,177],j722s_dev_usb0:[164,165,177],j722s_dev_usb1:[164,165,177],j722s_dev_vpac0:[164,165,177],j722s_dev_vpac_rsws_bw_limiter7:[164,165,177],j722s_dev_vpac_rsws_bw_limiter8:[164,165,177],j722s_dev_wkup_clkout_sel_dev_vd:[164,165,177],j722s_dev_wkup_deepsleep_sources0:[164,165,177],j722s_dev_wkup_esm0:[164,165,169,177],j722s_dev_wkup_gtc0:[164,165,169,177],j722s_dev_wkup_i2c0:[164,165,177],j722s_dev_wkup_mcu_gpiomux_introuter0:[164,165,169,175,177],j722s_dev_wkup_pbist0:[164,165,177],j722s_dev_wkup_pbist1:[165,177],j722s_dev_wkup_psc0:[164,165,177],j722s_dev_wkup_psramecc_8k0:[164,165,177],j722s_dev_wkup_r5fss0:[165,177],j722s_dev_wkup_r5fss0_core0:[164,165,169,177],j722s_dev_wkup_r5fss0_ss0:[165,177],j722s_dev_wkup_rtcss0:[164,165,177],j722s_dev_wkup_rti0:[164,165,177],j722s_dev_wkup_timer0:[164,165,169,177],j722s_dev_wkup_timer1:[164,165,169,177],j722s_dev_wkup_uart0:[164,165,177],j722s_dev_wkup_vtm0:[164,165,177],j784s2:14,j784s4:[31,202,206],j784s4_dev_a72ss0:[178,179,191],j784s4_dev_a72ss0_core0:[178,179,191],j784s4_dev_a72ss0_core1:[178,179,191],j784s4_dev_a72ss0_core2:[178,179,191],j784s4_dev_a72ss0_core3:[178,179,191],j784s4_dev_a72ss1:[178,179,191],j784s4_dev_a72ss1_core0:[178,179,191],j784s4_dev_a72ss1_core1:[178,179,191],j784s4_dev_a72ss1_core2:[178,179,191],j784s4_dev_a72ss1_core3:[178,179,191],j784s4_dev_acspcie0_bufclk_mux:[179,191],j784s4_dev_acspcie1_bufclk_mux:[179,191],j784s4_dev_aggr_atb0:[178,179,191],j784s4_dev_atl0:[178,179,191],j784s4_dev_board0:[178,179,191],j784s4_dev_c71x_0_pbist_vd:[179,191],j784s4_dev_c71x_1_pbist_vd:[179,191],j784s4_dev_cmpevent_intrtr0:[178,179,183,189,191],j784s4_dev_codec0:[178,179,183,191],j784s4_dev_codec1:[178,179,183,191],j784s4_dev_compute_cluster0:[179,191],j784s4_dev_compute_cluster0_ac71_4_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_ac71_5_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_ac71_6_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_ac71_7_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_1:[179,191],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_1:[179,191],j784s4_dev_compute_cluster0_aw4_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_aw5_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_aw6_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_aw7_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_c71ss0:[178,179,191],j784s4_dev_compute_cluster0_c71ss0_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss0_mma_0:[179,191],j784s4_dev_compute_cluster0_c71ss1:[178,179,191],j784s4_dev_compute_cluster0_c71ss1_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss1_mma_0:[179,191],j784s4_dev_compute_cluster0_c71ss2:[178,179,191],j784s4_dev_compute_cluster0_c71ss2_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss2_mma_0:[179,191],j784s4_dev_compute_cluster0_c71ss3:[178,179,191],j784s4_dev_compute_cluster0_c71ss3_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss3_mma_0:[179,191],j784s4_dev_compute_cluster0_cfg_wrap_0:[179,191],j784s4_dev_compute_cluster0_clec:[179,183,191],j784s4_dev_compute_cluster0_core_cor:[178,179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_0:[179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_1:[179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_2:[179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_3:[179,191],j784s4_dev_compute_cluster0_debug_wrap_0:[178,179,191],j784s4_dev_compute_cluster0_divh2_divh_0:[179,191],j784s4_dev_compute_cluster0_divh2_divh_1:[179,191],j784s4_dev_compute_cluster0_divh4_divh_0:[179,191],j784s4_dev_compute_cluster0_divp_tft_0:[179,191],j784s4_dev_compute_cluster0_divp_tft_1:[179,191],j784s4_dev_compute_cluster0_dmsc_wrap_0:[179,191],j784s4_dev_compute_cluster0_dru0:[179,191],j784s4_dev_compute_cluster0_dru4:[179,191],j784s4_dev_compute_cluster0_dru5:[179,191],j784s4_dev_compute_cluster0_dru6:[179,191],j784s4_dev_compute_cluster0_dru7:[179,191],j784s4_dev_compute_cluster0_en_msmc_domain_0:[179,191],j784s4_dev_compute_cluster0_gic500ss:[178,179,183,191],j784s4_dev_compute_cluster0_msmc2_wrap_0:[179,191],j784s4_dev_compute_cluster0_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_cpsw1:[178,179,183,191],j784s4_dev_cpsw_9xuss_j7am0:[178,179,183,191],j784s4_dev_cpt2_aggr0:[178,179,191],j784s4_dev_cpt2_aggr1:[178,179,191],j784s4_dev_cpt2_aggr2:[178,179,191],j784s4_dev_cpt2_aggr3:[178,179,191],j784s4_dev_cpt2_aggr4:[178,179,191],j784s4_dev_cpt2_aggr5:[178,179,191],j784s4_dev_csi_psilss0:[178,179,191],j784s4_dev_csi_rx_if0:[178,179,183,191],j784s4_dev_csi_rx_if1:[178,179,183,191],j784s4_dev_csi_rx_if2:[178,179,183,191],j784s4_dev_csi_tx_if0:[178,179,183,191],j784s4_dev_csi_tx_if1:[178,179,183,191],j784s4_dev_dcc0:[178,179,183,191],j784s4_dev_dcc1:[178,179,183,191],j784s4_dev_dcc2:[178,179,183,191],j784s4_dev_dcc3:[178,179,183,191],j784s4_dev_dcc4:[178,179,183,191],j784s4_dev_dcc5:[178,179,183,191],j784s4_dev_dcc6:[178,179,183,191],j784s4_dev_dcc7:[178,179,183,191],j784s4_dev_dcc8:[178,179,183,191],j784s4_dev_dcc9:[178,179,183,191],j784s4_dev_ddr0:[178,179,183,191],j784s4_dev_ddr1:[178,179,183,191],j784s4_dev_ddr2:[178,179,183,191],j784s4_dev_ddr3:[178,179,183,191],j784s4_dev_debugss_wrap0:[178,179,191],j784s4_dev_debugsuspendrtr0:[178,179,191],j784s4_dev_dmpac0:[178,179,191],j784s4_dev_dmpac0_ctset_0:[179,191],j784s4_dev_dmpac0_intd_0:[179,183,191],j784s4_dev_dmpac0_sde_0:[178,179,191],j784s4_dev_dmpac0_utc_0:[178,179,191],j784s4_dev_dmpac_vpac_psilss0:[178,179,191],j784s4_dev_dphy_rx0:[178,179,191],j784s4_dev_dphy_rx1:[178,179,191],j784s4_dev_dphy_rx2:[178,179,191],j784s4_dev_dphy_tx0:[178,179,191],j784s4_dev_dphy_tx1:[178,179,191],j784s4_dev_dss0:[178,179,183,191],j784s4_dev_dss_dsi0:[178,179,183,191],j784s4_dev_dss_dsi1:[178,179,183,191],j784s4_dev_dss_edp0:[178,179,183,191],j784s4_dev_ecap0:[178,179,183,191],j784s4_dev_ecap1:[178,179,183,191],j784s4_dev_ecap2:[178,179,183,191],j784s4_dev_elm0:[178,179,183,191],j784s4_dev_emif_data_0_vd:[179,191],j784s4_dev_emif_data_1_vd:[179,191],j784s4_dev_emif_data_2_vd:[179,191],j784s4_dev_emif_data_3_vd:[179,191],j784s4_dev_epwm0:[178,179,183,191],j784s4_dev_epwm1:[178,179,183,191],j784s4_dev_epwm2:[178,179,183,191],j784s4_dev_epwm3:[178,179,183,191],j784s4_dev_epwm4:[178,179,183,191],j784s4_dev_epwm5:[178,179,183,191],j784s4_dev_eqep0:[178,179,183,191],j784s4_dev_eqep1:[178,179,183,191],j784s4_dev_eqep2:[178,179,183,191],j784s4_dev_esm0:[178,179,183,191],j784s4_dev_ffi_main_ac_cbass_vd:[179,191],j784s4_dev_ffi_main_ac_qm_cbass_vd:[179,191],j784s4_dev_ffi_main_hc_cbass_vd:[179,191],j784s4_dev_ffi_main_infra_cbass_vd:[179,191],j784s4_dev_ffi_main_ip_cbass_vd:[179,191],j784s4_dev_ffi_main_rc_cbass_vd:[179,191],j784s4_dev_gluelogic_acspcie0_buff:[178,179,191],j784s4_dev_gluelogic_acspcie1_buff:[178,179,191],j784s4_dev_gpio0:[178,179,183,191],j784s4_dev_gpio2:[178,179,183,191],j784s4_dev_gpio4:[178,179,183,191],j784s4_dev_gpio6:[178,179,183,191],j784s4_dev_gpiomux_intrtr0:[178,179,183,189,191],j784s4_dev_gpmc0:[178,179,183,191],j784s4_dev_gtc0:[178,179,183,191],j784s4_dev_i2c0:[178,179,183,191],j784s4_dev_i2c1:[178,179,183,191],j784s4_dev_i2c2:[178,179,183,191],j784s4_dev_i2c3:[178,179,183,191],j784s4_dev_i2c4:[178,179,183,191],j784s4_dev_i2c5:[178,179,183,191],j784s4_dev_i2c6:[178,179,183,191],j784s4_dev_j7aep_gpu_bxs464_wrap0:[179,183,191],j784s4_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[179,191],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[178,179,183,191],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[179,191],j784s4_dev_j7am_32_64_atb_funnel0:[178,179,191],j784s4_dev_j7am_32_64_atb_funnel1:[178,179,191],j784s4_dev_j7am_32_64_atb_funnel2:[178,179,191],j784s4_dev_j7am_bolt_pgd0:[178,179,191],j784s4_dev_j7am_bolt_psc_wrap0:[178,179,191],j784s4_dev_j7am_hwa_atb_funnel0:[178,179,191],j784s4_dev_j7am_main_16ff0:[178,179,191],j784s4_dev_j7am_pulsar_atb_funnel0:[178,179,191],j784s4_dev_led0:[178,179,191],j784s4_dev_main2mcu_lvl_intrtr0:[178,179,183,189,191],j784s4_dev_main2mcu_pls_intrtr0:[178,179,183,189,191],j784s4_dev_main2wkupmcu_vd:[179,191],j784s4_dev_mcan0:[178,179,183,191],j784s4_dev_mcan10:[178,179,183,191],j784s4_dev_mcan11:[178,179,183,191],j784s4_dev_mcan12:[178,179,183,191],j784s4_dev_mcan13:[178,179,183,191],j784s4_dev_mcan14:[178,179,183,191],j784s4_dev_mcan15:[178,179,183,191],j784s4_dev_mcan16:[178,179,183,191],j784s4_dev_mcan17:[178,179,183,191],j784s4_dev_mcan1:[178,179,183,191],j784s4_dev_mcan2:[178,179,183,191],j784s4_dev_mcan3:[178,179,183,191],j784s4_dev_mcan4:[178,179,183,191],j784s4_dev_mcan5:[178,179,183,191],j784s4_dev_mcan6:[178,179,183,191],j784s4_dev_mcan7:[178,179,183,191],j784s4_dev_mcan8:[178,179,183,191],j784s4_dev_mcan9:[178,179,183,191],j784s4_dev_mcasp0:[178,179,183,191],j784s4_dev_mcasp1:[178,179,183,191],j784s4_dev_mcasp2:[178,179,183,191],j784s4_dev_mcasp3:[178,179,183,191],j784s4_dev_mcasp4:[178,179,183,191],j784s4_dev_mcspi0:[178,179,183,191],j784s4_dev_mcspi1:[178,179,183,191],j784s4_dev_mcspi2:[178,179,183,191],j784s4_dev_mcspi3:[178,179,183,191],j784s4_dev_mcspi4:[178,179,183,191],j784s4_dev_mcspi5:[178,179,183,191],j784s4_dev_mcspi6:[178,179,183,191],j784s4_dev_mcspi7:[178,179,183,191],j784s4_dev_mcu_adc12fc_16ffc0:[178,179,191],j784s4_dev_mcu_adc12fc_16ffc1:[178,179,191],j784s4_dev_mcu_cpsw0:[178,179,183,191],j784s4_dev_mcu_cpt2_aggr0:[178,179,191],j784s4_dev_mcu_dcc0:[178,179,191],j784s4_dev_mcu_dcc1:[178,179,191],j784s4_dev_mcu_dcc2:[178,179,191],j784s4_dev_mcu_esm0:[178,179,191],j784s4_dev_mcu_fss0:[179,191],j784s4_dev_mcu_fss0_fsas_0:[178,179,191],j784s4_dev_mcu_fss0_hyperbus1p0_0:[178,179,191],j784s4_dev_mcu_fss0_ospi_0:[178,179,191],j784s4_dev_mcu_fss0_ospi_1:[178,179,191],j784s4_dev_mcu_i2c0:[178,179,191],j784s4_dev_mcu_i2c1:[178,179,191],j784s4_dev_mcu_i3c0:[178,179,191],j784s4_dev_mcu_i3c1:[178,179,191],j784s4_dev_mcu_mcan0:[178,179,191],j784s4_dev_mcu_mcan1:[178,179,191],j784s4_dev_mcu_mcspi0:[178,179,191],j784s4_dev_mcu_mcspi1:[178,179,191],j784s4_dev_mcu_mcspi2:[178,179,191],j784s4_dev_mcu_navss0:[179,187,191],j784s4_dev_mcu_navss0_intr_router_0:[178,179,183,189,191],j784s4_dev_mcu_navss0_mcrc_0:[178,179,183,191],j784s4_dev_mcu_navss0_modss:[178,179,191],j784s4_dev_mcu_navss0_proxy0:[178,179,186,189,191],j784s4_dev_mcu_navss0_ringacc0:[178,179,183,188,189,191],j784s4_dev_mcu_navss0_udmap_0:[178,179,180,183,189,191],j784s4_dev_mcu_navss0_udmass:[178,179,191],j784s4_dev_mcu_navss0_udmass_inta_0:[178,179,183,189,191],j784s4_dev_mcu_pbist0:[178,179,191],j784s4_dev_mcu_pbist1:[178,179,191],j784s4_dev_mcu_pbist2:[178,179,191],j784s4_dev_mcu_r5fss0:[179,191],j784s4_dev_mcu_r5fss0_core0:[178,179,183,191],j784s4_dev_mcu_r5fss0_core1:[178,179,183,191],j784s4_dev_mcu_rti0:[178,179,191],j784s4_dev_mcu_rti1:[178,179,191],j784s4_dev_mcu_timer0:[178,179,191],j784s4_dev_mcu_timer1:[178,179,191],j784s4_dev_mcu_timer2:[178,179,191],j784s4_dev_mcu_timer3:[178,179,191],j784s4_dev_mcu_timer4:[178,179,191],j784s4_dev_mcu_timer5:[178,179,191],j784s4_dev_mcu_timer6:[178,179,191],j784s4_dev_mcu_timer7:[178,179,191],j784s4_dev_mcu_timer8:[178,179,191],j784s4_dev_mcu_timer9:[178,179,191],j784s4_dev_mcu_uart0:[178,179,191],j784s4_dev_mmcsd0:[178,179,183,191],j784s4_dev_mmcsd1:[178,179,183,191],j784s4_dev_navss0:[178,179,183,187,191],j784s4_dev_navss0_bcdma_0:[178,179,180,188,189,191],j784s4_dev_navss0_cpts_0:[178,179,183,191],j784s4_dev_navss0_intr_0:[178,179,183,189,191],j784s4_dev_navss0_mailbox1_0:[178,179,183,191],j784s4_dev_navss0_mailbox1_10:[178,179,183,191],j784s4_dev_navss0_mailbox1_11:[178,179,183,191],j784s4_dev_navss0_mailbox1_1:[178,179,183,191],j784s4_dev_navss0_mailbox1_2:[178,179,183,191],j784s4_dev_navss0_mailbox1_3:[178,179,183,191],j784s4_dev_navss0_mailbox1_4:[178,179,183,191],j784s4_dev_navss0_mailbox1_5:[178,179,183,191],j784s4_dev_navss0_mailbox1_6:[178,179,183,191],j784s4_dev_navss0_mailbox1_7:[178,179,183,191],j784s4_dev_navss0_mailbox1_8:[178,179,183,191],j784s4_dev_navss0_mailbox1_9:[178,179,183,191],j784s4_dev_navss0_mailbox_0:[178,179,183,191],j784s4_dev_navss0_mailbox_10:[178,179,183,191],j784s4_dev_navss0_mailbox_11:[178,179,183,191],j784s4_dev_navss0_mailbox_1:[178,179,183,191],j784s4_dev_navss0_mailbox_2:[178,179,183,191],j784s4_dev_navss0_mailbox_3:[178,179,183,191],j784s4_dev_navss0_mailbox_4:[178,179,183,191],j784s4_dev_navss0_mailbox_5:[178,179,183,191],j784s4_dev_navss0_mailbox_6:[178,179,183,191],j784s4_dev_navss0_mailbox_7:[178,179,183,191],j784s4_dev_navss0_mailbox_8:[178,179,183,191],j784s4_dev_navss0_mailbox_9:[178,179,183,191],j784s4_dev_navss0_mcrc_0:[178,179,183,191],j784s4_dev_navss0_modss:[178,179,191],j784s4_dev_navss0_modss_inta_0:[178,179,183,189,191],j784s4_dev_navss0_modss_inta_1:[178,179,183,189,191],j784s4_dev_navss0_proxy_0:[178,179,186,189,191],j784s4_dev_navss0_pvu_0:[178,179,183,191],j784s4_dev_navss0_pvu_1:[178,179,183,191],j784s4_dev_navss0_ringacc_0:[178,179,183,188,189,191],j784s4_dev_navss0_spinlock_0:[178,179,191],j784s4_dev_navss0_timermgr_0:[178,179,191],j784s4_dev_navss0_timermgr_1:[178,179,191],j784s4_dev_navss0_udmap_0:[178,179,180,183,189,191],j784s4_dev_navss0_udmass:[178,179,191],j784s4_dev_navss0_udmass_inta_0:[178,179,183,189,191],j784s4_dev_navss0_virtss:[178,179,191],j784s4_dev_pbist0:[178,179,191],j784s4_dev_pbist10:[178,179,191],j784s4_dev_pbist11:[178,179,191],j784s4_dev_pbist13:[179,191],j784s4_dev_pbist14:[178,179,191],j784s4_dev_pbist15:[179,191],j784s4_dev_pbist1:[178,179,191],j784s4_dev_pbist2:[178,179,191],j784s4_dev_pbist3:[178,179,191],j784s4_dev_pbist4:[178,179,191],j784s4_dev_pbist5:[178,179,191],j784s4_dev_pbist7:[179,191],j784s4_dev_pbist8:[179,191],j784s4_dev_pcie0:[178,179,183,191],j784s4_dev_pcie1:[178,179,183,191],j784s4_dev_pcie2:[178,179,183,191],j784s4_dev_pcie3:[178,179,183,191],j784s4_dev_psc0:[178,179,191],j784s4_dev_r5fss0:[179,191],j784s4_dev_r5fss0_core0:[178,179,183,191],j784s4_dev_r5fss0_core1:[178,179,183,191],j784s4_dev_r5fss1:[179,191],j784s4_dev_r5fss1_core0:[178,179,183,191],j784s4_dev_r5fss1_core1:[178,179,183,191],j784s4_dev_r5fss2:[179,191],j784s4_dev_r5fss2_core0:[178,179,183,191],j784s4_dev_r5fss2_core1:[178,179,183,191],j784s4_dev_rti0:[178,179,191],j784s4_dev_rti15:[178,179,191],j784s4_dev_rti16:[178,179,191],j784s4_dev_rti17:[178,179,191],j784s4_dev_rti18:[178,179,191],j784s4_dev_rti19:[178,179,191],j784s4_dev_rti1:[178,179,191],j784s4_dev_rti28:[178,179,191],j784s4_dev_rti29:[178,179,191],j784s4_dev_rti2:[178,179,191],j784s4_dev_rti30:[178,179,191],j784s4_dev_rti31:[178,179,191],j784s4_dev_rti32:[178,179,191],j784s4_dev_rti33:[178,179,191],j784s4_dev_rti3:[178,179,191],j784s4_dev_rti4:[178,179,191],j784s4_dev_rti5:[178,179,191],j784s4_dev_rti6:[178,179,191],j784s4_dev_rti7:[178,179,191],j784s4_dev_sa2_cpsw_psilss0:[178,179,191,202],j784s4_dev_sa2_ul0:[178,179,183,191,202],j784s4_dev_serdes_10g0:[178,179,191],j784s4_dev_serdes_10g1:[178,179,191],j784s4_dev_serdes_10g2:[178,179,191],j784s4_dev_serdes_10g4:[178,179,191],j784s4_dev_stm0:[178,179,191],j784s4_dev_timer0:[178,179,183,191],j784s4_dev_timer10:[178,179,183,191],j784s4_dev_timer11:[178,179,183,191],j784s4_dev_timer12:[178,179,183,191],j784s4_dev_timer13:[178,179,183,191],j784s4_dev_timer14:[178,179,183,191],j784s4_dev_timer15:[178,179,183,191],j784s4_dev_timer16:[178,179,183,191],j784s4_dev_timer17:[178,179,183,191],j784s4_dev_timer18:[178,179,183,191],j784s4_dev_timer19:[178,179,183,191],j784s4_dev_timer1:[178,179,183,191],j784s4_dev_timer2:[178,179,183,191],j784s4_dev_timer3:[178,179,183,191],j784s4_dev_timer4:[178,179,183,191],j784s4_dev_timer5:[178,179,183,191],j784s4_dev_timer6:[178,179,183,191],j784s4_dev_timer7:[178,179,183,191],j784s4_dev_timer8:[178,179,183,191],j784s4_dev_timer9:[178,179,183,191],j784s4_dev_timesync_intrtr0:[178,179,183,189,191],j784s4_dev_uart0:[178,179,183,191],j784s4_dev_uart1:[178,179,183,191],j784s4_dev_uart2:[178,179,183,191],j784s4_dev_uart3:[178,179,183,191],j784s4_dev_uart4:[178,179,183,191],j784s4_dev_uart5:[178,179,183,191],j784s4_dev_uart6:[178,179,183,191],j784s4_dev_uart7:[178,179,183,191],j784s4_dev_uart8:[178,179,183,191],j784s4_dev_uart9:[178,179,183,191],j784s4_dev_ufs0:[178,179,183,191],j784s4_dev_usb0:[178,179,183,191],j784s4_dev_vpac0:[178,179,183,191],j784s4_dev_vpac1:[178,179,183,191],j784s4_dev_vusr_dual0:[178,179,183,191],j784s4_dev_wkup_ddpa0:[178,179,191],j784s4_dev_wkup_esm0:[178,179,183,191],j784s4_dev_wkup_gpio0:[178,179,183,191],j784s4_dev_wkup_gpio1:[178,179,183,191],j784s4_dev_wkup_gpiomux_intrtr0:[178,179,183,189,191],j784s4_dev_wkup_hsm0:[178,179,183,191],j784s4_dev_wkup_i2c0:[178,179,191],j784s4_dev_wkup_j7am_wakeup_16ff0:[178,179,191],j784s4_dev_wkup_porz_sync0:[178,179,191],j784s4_dev_wkup_psc0:[178,179,191],j784s4_dev_wkup_sms0:[179,191],j784s4_dev_wkup_uart0:[178,179,191],j784s4_dev_wkup_vtm0:[178,179,191],j784s4_dev_wkupmcu2main_vd:[179,191],j7_main_sec_mmr_main_0:142,j7_mcu_sec_mmr_mcu_0:142,j7am_main_sec_mmr_main_0:[157,185],j7vcl_main_sec_mmr_main_0:128,j7vcl_mcu_sec_mmr_mcu_0:[128,157,185],jitter:5,job:9,json:27,jtag:[0,7,20,22,24,28,200],jtag_unlock_host:[28,204],judgement:14,judici:27,just:[14,36,50,64,78,94,109,125,139,154,182,202],kdf:15,kdf_context_len:15,kdf_label_and_context:15,kdf_label_and_context_len_max:15,kdf_label_len:15,keep:[2,3,6,27,31],kei:[0,2,14,15,20,21,24,26,27,192,196,198,199,201,202,203,204,206],kek:[4,24,199,206],kept:[0,5],key_prog_mask:18,keycnt:[19,22,200],keycount:[19,201],keyrev:[19,22,28,31,199,200,206],keyrevis:[19,22,201],keyston:204,keystor:[21,120],keywr:[22,200],keywr_aes_enc_bmek:22,keywr_aes_enc_bmpkh:22,keywr_aes_enc_ext_otp:22,keywr_aes_enc_smek:22,keywr_aes_enc_smpkh:22,keywr_enc_a:22,keywr_enc_bmpk_sign_a:22,keywr_enc_smpk_sign_a:22,keywr_err_decrypt_aes256_kei:18,keywr_err_decrypt_bmek:18,keywr_err_decrypt_bmpkh:18,keywr_err_decrypt_ext_otp:18,keywr_err_decrypt_smek:18,keywr_err_decrypt_smpkh:18,keywr_err_img_integ_smpk_cert:18,keywr_err_interal_op:18,keywr_err_invalid_ext_count:18,keywr_err_parse_cert:18,keywr_err_parse_fek:18,keywr_err_parse_smpk_cert:18,keywr_err_progr_bmek:18,keywr_err_progr_bmpkh_part_1:18,keywr_err_progr_bmpkh_part_2:18,keywr_err_progr_ext_otp:18,keywr_err_progr_fw_cfg_rev:18,keywr_err_progr_keycount:18,keywr_err_progr_keyrev:18,keywr_err_progr_msv:18,keywr_err_progr_overrid:18,keywr_err_progr_smek:18,keywr_err_progr_smpkh_part_1:18,keywr_err_progr_smpkh_part_2:18,keywr_err_progr_swrev:18,keywr_err_validation_bmpk_kei:18,keywr_err_validation_cert:18,keywr_err_validation_smpk_cert:18,keywr_err_validation_smpk_kei:18,keywr_err_write_prot_keycount:18,keywr_err_write_prot_keyrev:18,keywr_keycnt:22,keywr_keyrev:22,keywr_mek_opt:22,keywr_mpk_opt:22,keywr_msv:22,keywr_swrev_sbl:22,keywr_swrev_sec_bcfg:22,keywr_swrev_sysfw:22,keywr_vers:22,keywrit:[4,200,201],keywriter_error_cod:18,kfp5ugcgwxxcfxi:[22,200,204],kind:0,kindli:0,knob:[14,21],know:[0,3,5,25,193],knowledg:0,known:[8,11,27,91,107,123,137,152,180],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,194,205],lack:[0,5],larg:[31,193],larger:5,last:[6,14,22,26,27,204,205],latenc:[14,193],later:[3,193,198,204],latest:27,launch:204,layer:[2,30,206],layout:[2,13],lead:[8,22,201],least:[14,22],leav:[2,8,200],left:[9,13,31,201,205],legal:13,length:[2,15,21,22,27,194,198,200,203],less:5,lesser:193,let:[3,14],level:[2,14,22,25,28,168,204],levent_in:[95,110],leverag:201,levt:[37,51,65,79,169],librari:[0,25],like:[0,2,6,14,21,25,202],limit:[2,5,14,15,21,24,27,193,194,197,202,204,205],line:[6,22,204],link:[3,36,41,50,55,64,69,78,83,94,99,109,114,125,130,139,144,154,159,168,173,182,187,197],linux:[0,2,204],list:[0,2,5,10,12,13,14,15,17,19,21,22,23,24,27,31,193,194,197,200,202,203,204,205],lite:2,littl:[14,204],load:[3,6,14,25,192,198,203],loader:204,local:[6,12,27,31,204],local_rm_boardcfg:27,locat:[0,2,10,12,13,14,22,24,25,26,27,28,39,53,67,81,97,112,128,142,157,171,185,198,203,204],lock:[22,26,196,204,205],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,26,27,31],log_output_consol:27,log_output_fil:27,logic:[14,22,168,193,200],longer:14,look:[2,38,52,66,80,96,111,127,141,156,170,184,204],loop:[5,14,26],lost:6,low:[2,3,4,6,12,13,24,26,27,28,31],low_prior:[44,58,72,87,103,118,133,147,162,176,190],lower:[14,18,19,22,31,194],lpm:7,lpm_seq:31,lpsc:[14,31],lpsc_main_debug_err_intr:[95,110],lpsc_main_infra_err_intr:[95,110],lpsc_per_common_err_intr:[95,110],lrst:6,lsb:[2,12,21,27,200,201],m4_0:[63,64,72,77,78,87],machin:[31,36,50,64,78,94,109,125,139,154,182],macro:[7,24],made:[0,5,24,27,36,50,64,78,94,109,125,139,154,168,182,194],magic:[25,27,28,192],magic_word:25,mai:[2,5,6,8,13,14,22,25,26,36,50,64,78,94,109,125,139,154,182,193,195,202],main2mcu:27,main:[0,22,24,26,27,28,31,36,38,50,52,64,66,78,80,94,96,109,111,125,127,139,141,149,154,156,168,170,182,184,195],main_0_c6x_0_nonsecur:138,main_0_c6x_0_secur:138,main_0_c6x_1_nonsecur:138,main_0_c6x_1_secur:138,main_0_c7x_0_nonsecur:[35,138,153,181],main_0_c7x_0_secur:[138,153,181],main_0_icssg_0:[77,138],main_0_icssg_1:77,main_0_icssm_0:63,main_0_r5_0:[36,44,50,58,64,72,78,87,125,133,139,147,154,162,168,176,182,190],main_0_r5_0_nonsecur:[35,63,77,124,138,153,181],main_0_r5_0_secur:[35,63,77,124,138,153,181],main_0_r5_1:[36,44,50,58,64,72,78,87,125,133,139,147,154,162,168,176,182,190],main_0_r5_1_nonsecur:[35,63,77,124,138,153,181],main_0_r5_1_secur:[35,63,77,124,138,153,181],main_0_r5_2:[36,44,50,58,64,72,78,87,125,133,139,147,154,162,182,190],main_0_r5_3:[36,44,50,58,64,72,78,87,125,133,139,147,154,162,182,190],main_1_c7x_0_nonsecur:[153,181],main_1_c7x_0_secur:[153,181],main_1_r5_0:[78,87,139,147,154,162,182,190],main_1_r5_0_nonsecur:[77,138,153,181],main_1_r5_0_secur:[77,138,153,181],main_1_r5_1:[78,87,139,147,154,162,182,190],main_1_r5_1_nonsecur:[77,138,153,181],main_1_r5_1_secur:[77,138,153,181],main_1_r5_2:[78,87,139,147,154,162,182,190],main_1_r5_3:[78,87,139,147,154,162,182,190],main_2_c7x_0_nonsecur:181,main_2_c7x_0_secur:181,main_2_r5_0:[182,190],main_2_r5_0_nonsecur:181,main_2_r5_0_secur:181,main_2_r5_1:[182,190],main_2_r5_1_nonsecur:181,main_2_r5_1_secur:181,main_2_r5_2:[182,190],main_2_r5_3:[182,190],main_3_c7x_0_nonsecur:181,main_3_c7x_0_secur:181,main_io:7,main_isolation_en:24,main_isolation_hostid:24,maintain:[2,8,38,52,66,80,96,111,127,141,156,170,184,194,196,197,205],major:[2,3,24,31],make:[2,5,9,10,12,13,14,22,26,27,28,192,193,200,204],manag:[3,8,15,16,17,22,24,29,32,33,35,36,46,47,50,60,61,63,64,74,75,77,78,89,90,93,94,105,106,108,109,120,121,122,124,125,135,136,138,139,150,151,153,154,164,165,168,178,179,181,182,194,201,205,206],mandatori:[2,14,20,21,22,25,28,36,44,50,58,64,72,78,87,94,103,109,118,125,133,139,147,154,162,176,182,190,204],mani:[5,6,13,14,26,31],manipul:9,manner:[2,17,193,194,204],manual:[6,14,22,197],manufactur:[194,200],map:[9,11,12,13,25,26,27,28,31,32,37,46,51,60,65,74,79,89,105,121,135,150,155,164,169,178,183,196,197,200],mark:[2,5,14,28,32,34,37,41,42,46,48,51,55,56,60,62,65,69,70,74,76,79,83,84,89,91,95,98,99,100,105,107,110,113,114,115,121,123,126,129,130,131,135,137,140,143,144,145,150,152,155,158,159,160,164,166,169,173,174,178,180,183,186,187,188,194,196,197],mask:[16,196,200],maskabl:14,master:[14,28,35,63,77,93,108,124,138,153,181],match:[5,14,24,27,28,31,192,204],materi:194,max:[5,201],max_cpu_cor:22,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,21,24,27,43,57,71,85,101,116,132,146,161,175,189,196,200,201],mcanss_ext_ts_rollover_lvl_int:[126,140,155,183],mcanss_mcan_lvl_int:[126,140,155,183],mcu0:[96,111],mcu:[0,2,3,7,14,24,25,27,28,36,38,45,50,52,59,66,73,80,88,94,104,109,119,125,134,139,148,149,154,163,168,170,177,182,191,195],mcu_0_r5_0:[35,36,44,50,58,125,133,139,147,154,162,168,176,182,190],mcu_0_r5_1:[125,133,139,147,154,162,182,190],mcu_0_r5_2:[125,133,139,147,154,162,182,190],mcu_0_r5_3:[125,133,139,147,154,162,182,190],mcu_armss0_cpu0:[103,118],mcu_armss0_cpu1:[103,118],mcu_cpsw:[127,141,156,184],mcu_gpio0:7,mcu_io:7,mcu_m4fss0_core0:[67,81],mcu_navss0_ringacc0:[100,115,131,145,160,188],mcu_navss0_udmap0:[91,95,107,110],mcu_navss0_udmap_0:[123,126,137,140,152,155,180,183],mcu_per:[127,141,156,184],mcu_pulsar:[127,141,156,184],mcu_r5fss0_core0:[39,53,128,133,142,147,157,162,171,185,190],mcu_r5fss0_core1:[128,133,142,147,157,162,185,190],mcu_sec_mmr0:[97,112,204],mdio_pend:[126,140,155,183],mean:[3,6,14,18,22,24,27,31,192],meant:[5,14,195],meanwhil:3,mechan:[2,13,27],mek:[198,203],mem_init_di:14,member:[22,28],memori:[0,2,3,7,17,24,25,26,27,28,36,50,64,78,94,109,125,139,154,168,182,194,196,198,201,202,203,204,205],memset:5,mention:[14,192,193],messag:[0,14,25,31,32,33,34,37,38,41,42,44,46,47,48,51,52,55,56,58,60,61,62,65,66,69,70,72,74,75,76,79,80,83,84,87,89,90,91,95,96,98,99,100,103,105,106,107,110,111,113,114,115,118,121,122,123,126,127,129,130,131,133,135,136,137,140,141,143,144,145,147,150,151,152,155,156,158,159,160,162,164,165,166,169,170,173,174,176,178,179,180,183,184,186,187,188,190,194,196,197,203,204,205,206],method:[20,21,22,25,197],mevt:[37,51,65,79,95,110,126,140,155,169,183],mhz:[0,38,52,66,80,96,111,127,141,156,170,184],micro:14,might:[5,14,36,50,64,78,94,109,125,139,154,168,182],milli:14,millisecond:198,min:[5,200],min_cert_rev:[28,204],min_freq_hz:5,min_hz:5,mind:[3,6,36,50,64,78,94,109,125,139,154,168,182],minim:[0,12,25],minimum:[5,14,28,192,204],minor:[3,24,31,203],misc_lvl:[95,110],misconfigur:24,mismatch:24,mitig:[0,194],mix:193,mlbss_mlb_ahb_int:140,mlbss_mlb_int:140,mmr:[13,26,28,92,196,201,202],mmr_idx:16,mmr_val:16,mmra:202,mmu:[0,2,14],mode:[0,2,3,4,12,14,31,193,194,198,203,204],model:200,modif:196,modifi:[5,6,12,14,21,31,33,47,61,75,90,106,122,136,151,165,179,196,202,203,204],modul:[0,2,5,6,14,24,26,31,38,52,66,80,96,111,127,141,156,170,184,202],module_get:31,module_put:31,moduleclockparentchang:5,moment:[10,11],monitor:[31,95,100,110,115,126,131,140,145,155,160,183,188],monoton:6,more:[0,2,13,20,22,25,26,27,31,35,43,45,57,59,63,71,73,77,85,88,93,101,104,108,116,119,124,132,134,138,146,148,149,153,161,163,175,177,181,189,191,193,196,197,200,201,202],most:[5,12,21,27,196,201,205],motiv:193,mount:[32,46,60,74,89,105,121,135,150,164,178],move:[22,26],movement:0,mpk:[198,203],mpu:[2,24],mrst:6,msb:[2,12,21,200],msd:31,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:31,msg_param_v:31,msg_receiv:31,msmc0_rx:[99,114],msmc0_tx:[99,114],msmc:24,msmc_cache_s:[3,24],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:18,multi:5,multipl:[0,2,5,6,22,25,26,27,31,194,196,197,198,200,202,203,204,205],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,192,193,194,196,197,198,200,202,203,204,205],mutlipl:204,mutual:193,mux:[9,32,46,60,74,89,105,121,135,150,164,178],n_permission_reg:[17,22],nack:[5,11,13,17,23,26,27,43,57,71,85,101,116,132,146,161,175,189,205],nak:[2,5,6,7,8,14,24],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71,72,73,74,75,76,77,78,79,80,81,83,84,85,87,88,89,90,91,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,200,201,204,205],nativ:168,natur:2,nav:24,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[152,155,160,180,183,188],navss0_ringacc0:[100,115],navss0_ringacc_0:[131,145,160,188],navss0_udmap0:[91,95,107,110],navss0_udmap_0:[123,126,137,140,152,155,180,183],navss:[17,31,197],navss_main_cpsw2_rx:[159,187],navss_main_cpsw2_tx:[159,187],navss_main_cpsw5_rx:[130,159,187],navss_main_cpsw5_tx:[130,159,187],navss_main_cpsw9_rx:144,navss_main_cpsw9_tx:144,navss_main_csi_rx:[144,159,187],navss_main_csi_tx:[144,159,187],navss_main_dmpac_tc0_cc_rx:144,navss_main_dmpac_tc0_cc_tx:144,navss_main_icssg0_rx:144,navss_main_icssg0_tx:144,navss_main_icssg1_rx:144,navss_main_icssg1_tx:144,navss_main_msmc0_rx:[144,159,187],navss_main_msmc0_tx:[144,159,187],navss_main_pdma_main_aasrc_rx:[130,144,159,187],navss_main_pdma_main_aasrc_tx:[130,144,159,187],navss_main_pdma_main_debug_ccmcu_rx:[130,144],navss_main_pdma_main_debug_mainc66_rx:[130,144,159,187],navss_main_pdma_main_debug_rx:[159,187],navss_main_pdma_main_mcan_rx:[130,144,159,187],navss_main_pdma_main_mcan_tx:[130,144,159,187],navss_main_pdma_main_mcasp_g0_rx:[130,144],navss_main_pdma_main_mcasp_g0_tx:[130,144],navss_main_pdma_main_mcasp_g1_rx:144,navss_main_pdma_main_mcasp_g1_tx:144,navss_main_pdma_main_mcasp_rx:[159,187],navss_main_pdma_main_mcasp_tx:[159,187],navss_main_pdma_main_misc_g0_rx:144,navss_main_pdma_main_misc_g0_tx:144,navss_main_pdma_main_misc_g1_rx:[130,144,159,187],navss_main_pdma_main_misc_g1_tx:[130,144,159,187],navss_main_pdma_main_misc_g2_rx:[130,144,159,187],navss_main_pdma_main_misc_g2_tx:[130,144,159,187],navss_main_pdma_main_misc_g3_rx:[130,144,159,187],navss_main_pdma_main_misc_g3_tx:[130,144,159,187],navss_main_pdma_main_misc_rx:[159,187],navss_main_pdma_main_misc_tx:[159,187],navss_main_pdma_main_spi_g0_rx:130,navss_main_pdma_main_spi_g0_tx:130,navss_main_pdma_main_spi_g1_rx:130,navss_main_pdma_main_spi_g1_tx:130,navss_main_pdma_main_usart_g0_rx:[130,144],navss_main_pdma_main_usart_g0_tx:[130,144],navss_main_pdma_main_usart_g1_rx:[130,144,159,187],navss_main_pdma_main_usart_g1_tx:[130,144,159,187],navss_main_pdma_main_usart_g2_rx:[130,144,159,187],navss_main_pdma_main_usart_g2_tx:[130,144,159,187],navss_main_pdma_main_usart_rx:[159,187],navss_main_pdma_main_usart_tx:[159,187],navss_main_saul0_rx:[144,159,187],navss_main_saul0_tx:[144,159,187],navss_main_udmap0_rx:[130,144,159,187],navss_main_udmap0_tx:[130,144,159,187],navss_main_vpac_dmpac_rx:[159,187],navss_main_vpac_dmpac_tx:[159,187],navss_main_vpac_tc0_cc_rx:144,navss_main_vpac_tc0_cc_tx:144,navss_main_vpac_tc1_cc_rx:144,navss_main_vpac_tc1_cc_tx:144,navss_mcu_pdma_adc_rx:[130,144,159,187],navss_mcu_pdma_adc_tx:[130,144,159,187],navss_mcu_pdma_cpsw0_rx:[130,144,159,187],navss_mcu_pdma_cpsw0_tx:[130,144,159,187],navss_mcu_pdma_mcu0_rx:[130,144,159,187],navss_mcu_pdma_mcu0_tx:[130,144,159,187],navss_mcu_pdma_mcu1_rx:[130,144,159,187],navss_mcu_pdma_mcu1_tx:[130,144,159,187],navss_mcu_pdma_mcu2_rx:[130,144,159,187],navss_mcu_pdma_mcu2_tx:[130,144,159,187],navss_mcu_saul0_rx:[130,144,159,187],navss_mcu_saul0_tx:[130,144,159,187],navss_mcu_udmap0_rx:[130,144,159,187],navss_mcu_udmap0_tx:[130,144,159,187],necessari:[8,14,28,31,196,205],need:[0,2,3,10,11,12,14,21,22,24,25,26,27,192,193,198,200,203,204,205],never:196,newer:5,next:[2,26,27,196,204],nich:27,nist:194,nmfi_en:14,nobmp:[22,200,201,204],node:204,non:[0,7,11,12,13,14,16,22,25,27,28,35,36,50,63,64,77,78,93,94,104,108,109,119,124,125,134,138,139,148,153,154,163,168,181,182,191,194,196,197,200,204],none:[24,27,35,63,77,93,108,124,138,153,181,197,200,202],nonsec_a53_2_response_tx:[44,58,72,176],nonsec_a53_3_response_tx:[44,58,72,176],nonsec_a53_4_response_tx:[44,58,72,176],nonsec_a72_2_notify_tx:[133,147,162,190],nonsec_a72_2_response_tx:[133,147,162,190],nonsec_a72_3_notify_tx:[133,147,162,190],nonsec_a72_3_response_tx:[133,147,162,190],nonsec_a72_4_notify_tx:[133,147,162,190],nonsec_a72_4_response_tx:[133,147,162,190],nonsec_a72_5_notify_tx:190,nonsec_a72_5_response_tx:190,nonsec_a72_6_notify_tx:190,nonsec_a72_6_response_tx:190,nonsec_a72_7_notify_tx:190,nonsec_a72_7_response_tx:190,nonsec_c6x_0_1_notify_tx:147,nonsec_c6x_0_1_response_tx:147,nonsec_c6x_1_1_notify_tx:147,nonsec_c6x_1_1_response_tx:147,nonsec_c7x_0_0_response_tx:[44,176],nonsec_c7x_0_1_notify_tx:[162,190],nonsec_c7x_0_1_response_tx:[162,190],nonsec_c7x_1_0_response_tx:176,nonsec_c7x_1_1_notify_tx:[162,190],nonsec_c7x_1_1_response_tx:[162,190],nonsec_c7x_1_notify_tx:147,nonsec_c7x_1_response_tx:147,nonsec_c7x_2_1_notify_tx:190,nonsec_c7x_2_1_response_tx:190,nonsec_c7x_3_1_notify_tx:190,nonsec_c7x_3_1_response_tx:190,nonsec_dmsc2dm_notify_tx:[133,147],nonsec_dmsc2dm_response_tx:[133,147],nonsec_gpu_0_notify_tx:[147,162,190],nonsec_gpu_0_response_tx:[147,162,176,190],nonsec_gpu_1_response_tx:176,nonsec_gpu_response_tx:72,nonsec_high_priority_rx:[133,147,162,190],nonsec_icssg_0_notify_tx:147,nonsec_icssg_0_response_tx:147,nonsec_low_priority_rx:[44,58,72,133,147,162,176,190],nonsec_m4_0_response_tx:72,nonsec_main_0_r5_0_notify_tx:[133,147,162,190],nonsec_main_0_r5_0_response_tx:[133,147,162,190],nonsec_main_0_r5_1_response_tx:[44,58,72,176],nonsec_main_0_r5_2_notify_tx:[133,147,162,190],nonsec_main_0_r5_2_response_tx:[133,147,162,190],nonsec_main_0_r5_3_response_tx:[44,58,72],nonsec_main_1_r5_0_notify_tx:[147,162,190],nonsec_main_1_r5_0_response_tx:[147,162,190],nonsec_main_1_r5_2_notify_tx:[147,162,190],nonsec_main_1_r5_2_response_tx:[147,162,190],nonsec_main_2_r5_0_notify_tx:190,nonsec_main_2_r5_0_response_tx:190,nonsec_main_2_r5_2_notify_tx:190,nonsec_main_2_r5_2_response_tx:190,nonsec_mcu_0_r5_0_notify_tx:[133,147,162,190],nonsec_mcu_0_r5_0_response_tx:[44,58,133,147,162,176,190],nonsec_mcu_0_r5_2_notify_tx:[133,147,162,190],nonsec_mcu_0_r5_2_response_tx:[133,147,162,190],nonsec_notify_resp_rx:[133,147,162,190],nonsec_tifs2dm_notify_tx:[162,190],nonsec_tifs2dm_response_tx:[44,58,72,162,176,190],nonsec_wkup_0_r5_1_response_tx:176,normal:[3,5,6,7,8,9,10,11,12,13,14,15,17,19,20,22,23,24,26,27,28,198,204],notat:22,note:[0,5,6,7,9,14,21,28,31,32,39,46,53,60,67,74,81,89,91,97,105,107,112,121,123,128,135,137,142,150,152,157,164,171,178,180,185,197,200,204],notif:[2,3,24,25,26,27,28],notifi:[3,27,103,118,133,147,162,190],notify_resp:[103,118,133,147,162,190],now:[16,22,25,26,27,192,193,198],num:5,num_comp:25,num_elem:25,num_match_iter:14,num_par:5,num_parents32:5,num_resourc:27,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,21,22,25,26,27,28,31,43,44,57,58,71,72,85,87,92,101,103,116,118,132,133,146,147,161,162,168,175,176,189,190,192,193,196,200,201,202,204],numconfig:22,numpar:5,numpermiss:22,numpermissions0:22,numpermissions1:22,nvic:[37,65,79,95,110,155,183],nvic_217:[44,58,72,176],nvic_81:[162,190],obtain:[20,22,194,197,202,204],occup:12,occur:[13,14,21,31,197],ocmc:[24,27,28],oct:[22,200,201,204],octet:[22,200],oem:200,oes_reg_index:31,ofc:26,off:[5,6,7,14,31],offer:[2,196,198],offici:26,offset:[13,14,25,31,34,48,62,76,166,201],often:[2,196],oid:[22,201],old:5,older:[5,204],omiss:192,onc:[5,6,14,21,25,26,27,31,38,52,66,80,96,111,127,141,156,170,184,194,196,204,205],one:[0,3,5,7,12,14,15,16,21,22,24,26,27,28,32,46,60,74,89,105,121,135,150,164,178,193,194,196,197,198,200,202,204],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,192,193,194,196,197,198,200,201,202,203,204,205],onto:24,open:[22,27,200,202,204,205],openssl:204,oper:[0,2,5,6,11,13,14,16,17,18,21,22,26,27,28,31,192,193,194,196,198,203,204],opt:[22,200,204],optim:[22,25,193],option:[0,2,5,9,12,13,14,21,24,25,27,28,32,45,46,59,60,73,74,88,89,104,105,119,121,134,135,148,150,163,164,177,178,191,194,195,204],order:[2,6,12,13,14,24,25,26,27,28,31,91,107,123,137,152,180,192,193,197,200,202,203,204],order_id:12,orderid:[12,13],org:192,organ:[32,46,60,74,89,105,121,135,150,164,178,193,196,198],origin:[5,12,13,26,198],origpar:5,os_irq:[155,183],osal:31,ospi_lvl_intr:140,otfa_intr_err_pend:140,otg_lvl:[95,110],otgirq:[126,140,155,183],other:[0,2,5,6,9,12,13,14,16,18,20,21,22,24,27,28,31,192,193,194,196,197,198,201,202,203,204,205],otherwis:[2,5,7,9,13,17,27,28,204],otp:[4,24,31,120,192,199,206],otp_config:28,otp_entri:28,otp_rev_id_sbl:19,otp_rev_id_sec_brdcfg:19,otp_rev_id_sysfw:19,out:[6,14,194,197,198,200,203,204,205],outer:22,outfifo_level:140,outform:204,outgo:[32,46,60,74,89,105,121,135,150,164,178],outgroup_level:140,outl_intr:[95,110,140],outp:[126,140,155,183],output:[5,9,13,22,27,31,32,46,60,74,89,105,121,135,150,164,178,198,203,204],output_binary_fil:27,outsid:[199,206],over:[2,14,23,25,28,31,193,205],overal:[6,14,24,27],overhead:14,overlap:[27,34,37,42,48,51,56,62,65,70,76,79,84,91,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,195],overrid:[14,18,22,197],overridden:197,overview:[2,202],ovrd:22,own:[5,11,12,13,14,24,25,27,35,63,77,91,93,107,108,123,124,137,138,152,153,180,181,194,196,197,202],owner:[11,12,13,27,31,35,63,77,93,108,124,138,153,181,196,197,202],owner_index:17,owner_permission_bit:17,owner_privid:17,ownership:[14,17,28,193,202],packet:[13,31],pad:[198,203],page:0,pair:[18,28,31,202],parallel:[0,25],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,32,33,34,37,41,42,46,47,48,51,55,56,60,61,62,65,69,70,74,75,76,79,83,84,89,90,91,95,98,99,100,105,106,107,110,113,114,115,121,122,123,126,129,130,131,135,136,137,140,143,144,145,150,151,152,155,158,159,160,164,165,166,169,173,174,178,179,180,183,186,187,188,192,195,198],paramt:24,parent32:5,parent:[5,31,32,46,60,74,89,105,121,135,150,164,178],pars:[18,25,31,192],parser:22,part1:200,part:[8,12,13,18,22,25,26,31,34,37,41,42,48,51,55,56,62,65,69,70,76,79,83,84,91,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,193,200,204,205],parti:0,partial:3,particular:[14,22,32,33,46,47,60,61,74,75,89,90,105,106,121,122,135,136,150,151,164,165,178,179],partit:[31,195],pass:[5,6,8,10,12,13,22,24,26,27,28,204],patch:[3,31],patch_vers:3,path:[5,44,58,72,87,103,118,133,147,162,176,190,197,204],pattern:201,paus:[13,31],payload:[2,21,22,192,203,204],pbu:201,pcie0_pend:[95,110],pcie10_pend:[95,110],pcie11_pend:[95,110],pcie12_pend:[95,110],pcie13_pend:[95,110],pcie14_pend:[95,110],pcie1_pend:[95,110],pcie2_pend:[95,110],pcie3_pend:[95,110],pcie4_pend:[95,110],pcie5_pend:[95,110],pcie6_pend:[95,110],pcie7_pend:[95,110],pcie8_pend:[95,110],pcie9_pend:[95,110],pcie_cpts_comp:[79,95,110,126,140,155,183],pcie_cpts_genf0:[79,95,110,126,140,155,169,183],pcie_cpts_hw1_push:[79,95,110,126,140,155,169,183],pcie_cpts_hw2_push:[79,95,110,126,140,155,169,183],pcie_cpts_pend:[95,110,126,140,155,183],pcie_cpts_sync:[79,95,110,126,140,155,169,183],pcie_downstream_puls:[126,140,155,183],pcie_dpa_puls:[126,155,183],pcie_error_puls:[126,140,155,183],pcie_flr_puls:[126,140,155,183],pcie_hot_reset_puls:[126,140,155,183],pcie_legacy_puls:[126,140,155,183],pcie_link_state_puls:[126,140,155,183],pcie_local_level:[126,140,155,183],pcie_phy_level:[126,140,155,183],pcie_ptm_valid_puls:[79,126,140,155,169,183],pcie_pwr_state_puls:[126,140,155,183],pd_get:31,pd_init:31,pd_inv_dep_data:31,pd_put:31,pd_rstdne_timeout:31,pd_trans_timeout:31,pdk:18,pdma_cpsw0_rx:[99,114],pdma_cpsw0_tx:[99,114],pdma_debug_cc_rx:[99,114],pdma_debug_main_rx:[99,114],pdma_debug_mcu_rx:[99,114],pdma_main0_mcan0_rx:[41,55,69,173],pdma_main0_mcan0_tx:[41,55,69,173],pdma_main0_mcasp0_rx:[99,114],pdma_main0_mcasp0_tx:[99,114],pdma_main0_mcasp1_rx:[99,114],pdma_main0_mcasp1_tx:[99,114],pdma_main0_mcasp2_rx:[99,114],pdma_main0_mcasp2_tx:[99,114],pdma_main0_mcspi0_rx:[41,55,69,83,173],pdma_main0_mcspi0_tx:[41,55,69,83,173],pdma_main0_mcspi1_rx:[41,55,69,83,173],pdma_main0_mcspi1_tx:[41,55,69,83,173],pdma_main0_mcspi2_rx:[41,55,69,83,173],pdma_main0_mcspi2_tx:[41,55,69,83,173],pdma_main0_mcspi3_rx:83,pdma_main0_mcspi3_tx:83,pdma_main0_uart0_rx:83,pdma_main0_uart0_tx:83,pdma_main0_uart1_rx:83,pdma_main0_uart1_tx:83,pdma_main1_adc0_rx:83,pdma_main1_mcan0_rx:83,pdma_main1_mcan0_tx:83,pdma_main1_mcan1_rx:83,pdma_main1_mcan1_tx:83,pdma_main1_mcspi4_rx:83,pdma_main1_mcspi4_tx:83,pdma_main1_spi0_rx:[99,114],pdma_main1_spi0_tx:[99,114],pdma_main1_spi1_rx:[99,114],pdma_main1_spi1_tx:[99,114],pdma_main1_spi2_rx:[99,114],pdma_main1_spi2_tx:[99,114],pdma_main1_spi3_rx:[99,114],pdma_main1_spi3_tx:[99,114],pdma_main1_spi4_rx:[99,114],pdma_main1_spi4_tx:[99,114],pdma_main1_uart0_rx:[41,55,69,173],pdma_main1_uart0_tx:[41,55,69,173],pdma_main1_uart1_rx:[41,55,69,173],pdma_main1_uart1_tx:[41,55,69,173],pdma_main1_uart2_rx:[41,55,69,83,173],pdma_main1_uart2_tx:[41,55,69,83,173],pdma_main1_uart3_rx:[41,55,69,83,173],pdma_main1_uart3_tx:[41,55,69,83,173],pdma_main1_uart4_rx:[41,55,69,83,173],pdma_main1_uart4_tx:[41,55,69,83,173],pdma_main1_uart5_rx:[41,55,69,83,173],pdma_main1_uart5_tx:[41,55,69,83,173],pdma_main1_uart6_rx:[41,55,69,83,173],pdma_main1_uart6_tx:[41,55,69,83,173],pdma_main1_usart0_rx:[99,114],pdma_main1_usart0_tx:[99,114],pdma_main1_usart1_rx:[99,114],pdma_main1_usart1_tx:[99,114],pdma_main1_usart2_rx:[99,114],pdma_main1_usart2_tx:[99,114],pdma_mcasp_mcasp0_rx:[41,55,69,173],pdma_mcasp_mcasp0_tx:[41,55,69,173],pdma_mcasp_mcasp1_rx:[41,55,69,173],pdma_mcasp_mcasp1_tx:[41,55,69,173],pdma_mcasp_mcasp2_rx:[41,55,69,173],pdma_mcasp_mcasp2_tx:[41,55,69,173],pdma_mcu0_adc12_rx:[99,114],pdma_mcu0_adc12_tx:[99,114],pdma_mcu1_mcan0_rx:[99,114],pdma_mcu1_mcan0_tx:[99,114],pdma_mcu1_mcan1_rx:[99,114],pdma_mcu1_mcan1_tx:[99,114],pdma_mcu1_spi0_rx:[99,114],pdma_mcu1_spi0_tx:[99,114],pdma_mcu1_spi1_rx:[99,114],pdma_mcu1_spi1_tx:[99,114],pdma_mcu1_spi2_rx:[99,114],pdma_mcu1_spi2_tx:[99,114],pdma_mcu1_usart0_rx:[99,114],pdma_mcu1_usart0_tx:[99,114],peer:31,pem:204,pend:6,pend_intr:[95,110,126,140,155,183],per0:[38,52,66,80,96,111,127,141,156,170,184],per1:[38,52,66,80,96,111,141,156,170,184],per:[2,12,13,14,24,25,26,27,28,31,32,46,60,74,89,92,105,121,135,150,164,178,194,197,204],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,16,17,20,21,22,23,26,27,28,31,149,192,193,194,196,197,198,199,202,206],peripher:[0,9,26,27,45,59,73,88,104,119,134,148,163,177,191,193,195,200],perman:196,permiss:[12,17,22,28,35,63,77,93,108,124,138,153,181,196,202],permission00:22,permission01:22,permission02:22,permission10:22,permit:[14,24,33,36,39,43,44,45,47,50,53,57,58,59,61,64,67,71,72,73,75,78,81,85,87,88,90,94,97,101,103,104,106,109,112,116,118,119,122,125,128,132,133,134,136,139,142,146,147,148,149,151,154,157,161,162,163,165,168,171,175,176,177,179,182,185,189,190,191,193],perspect:[25,32,46,60,74,89,105,121,135,150,164,178,197],physic:[2,3,7,14,20,24,26,27,28,39,53,67,81,97,112,128,142,157,171,185,193,204],pick:22,piec:[3,22,196],pin:26,pinmux:26,pipelin:14,piyali:27,pka:[0,202],pkc:192,pkcs1:192,pkh:198,pktdma:[0,2,13],pktdma_rx:[41,55,69,83,173],pktdma_rx_chan_error:[37,51,65,79,169],pktdma_rx_flow_complet:[37,51,65,79,169],pktdma_rx_flow_firewal:[37,65,79],pktdma_rx_flow_starv:[37,51,65,79,169],pktdma_tx:[41,55,69,83,173],pktdma_tx_chan_error:[37,51,65,79,169],pktdma_tx_flow_complet:[37,51,65,79,169],place:[2,5,7,11,14,22,24,25,27,28,192,198,200,204],placement:2,plain:[14,24,27,200],plain_key_cnt:200,plain_key_rev:200,plain_keywr_min_vers:200,plain_mek_opt:200,plain_mpk_opt:200,plain_msv:200,plain_swrev_sbl:200,plain_swrev_sec_brdcfg:200,plain_swrev_sysfw:200,plaintext:200,platform:[23,195],pleas:[6,14,21,22,24,26,27,28,193,195,196,197,200,202,203,204,205],pll:[26,120],pllfrac2_ssmod_16fft_main_0:141,pllfrac2_ssmod_16fft_main_13:141,pllfrac2_ssmod_16fft_main_14:141,pllfrac2_ssmod_16fft_main_15:141,pllfrac2_ssmod_16fft_main_16:141,pllfrac2_ssmod_16fft_main_17:141,pllfrac2_ssmod_16fft_main_18:141,pllfrac2_ssmod_16fft_main_19:141,pllfrac2_ssmod_16fft_main_1:141,pllfrac2_ssmod_16fft_main_23:141,pllfrac2_ssmod_16fft_main_25:141,pllfrac2_ssmod_16fft_main_2:141,pllfrac2_ssmod_16fft_main_3:141,pllfrac2_ssmod_16fft_main_4:141,pllfrac2_ssmod_16fft_main_5:141,pllfrac2_ssmod_16fft_main_6:141,pllfrac2_ssmod_16fft_main_7:141,pllfrac2_ssmod_16fft_main_8:141,pllfrac2_ssmod_16fft_mcu_0:141,pllfrac2_ssmod_16fft_mcu_1:141,pllfrac2_ssmod_16fft_mcu_2:141,pllfracf2_ssmod_16fft_main_0:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_main_12:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_main_14:[156,184],pllfracf2_ssmod_16fft_main_15:[38,52,66,170],pllfracf2_ssmod_16fft_main_16:[52,66,156,170,184],pllfracf2_ssmod_16fft_main_17:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_main_18:[52,170],pllfracf2_ssmod_16fft_main_19:[156,184],pllfracf2_ssmod_16fft_main_1:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_main_25:[156,184],pllfracf2_ssmod_16fft_main_26:[156,184],pllfracf2_ssmod_16fft_main_27:184,pllfracf2_ssmod_16fft_main_28:184,pllfracf2_ssmod_16fft_main_2:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_main_3:[156,184],pllfracf2_ssmod_16fft_main_4:[156,184],pllfracf2_ssmod_16fft_main_5:[38,156,170,184],pllfracf2_ssmod_16fft_main_6:[52,156,170,184],pllfracf2_ssmod_16fft_main_7:[38,156,170,184],pllfracf2_ssmod_16fft_main_8:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_main_9:184,pllfracf2_ssmod_16fft_mcu_0:[38,52,66,156,170,184],pllfracf2_ssmod_16fft_mcu_1:[156,184],pllfracf2_ssmod_16fft_mcu_2:[156,184],pllfracf_ssmod_16fft_main_0:[80,127],pllfracf_ssmod_16fft_main_12:[80,127,141],pllfracf_ssmod_16fft_main_14:[80,127],pllfracf_ssmod_16fft_main_1:[80,127],pllfracf_ssmod_16fft_main_2:80,pllfracf_ssmod_16fft_main_3:127,pllfracf_ssmod_16fft_main_4:127,pllfracf_ssmod_16fft_main_8:[80,127],pllfracf_ssmod_16fft_mcu_0:[80,127],pllfracf_ssmod_16fft_mcu_1:127,pllfracf_ssmod_16fft_mcu_2:127,plu:13,pm_bcfg_hash:22,pm_dev_init:31,pm_init:31,pm_sys_reset:31,pmboardcfghash:[22,198],pme_gen_lvl:[95,110],pmmc:5,point:[3,14,18,21,25,26,27,31,193,204],pointer:[5,7,12,13,24,26,27,28,198],pointrpend:[95,110,126,140,155,169,183],polic:[2,14],polici:202,poll:[5,21],pool:14,popul:[2,20,25,26,27,28,194,198,200,201,203],por:196,port:[20,21,22,197,200,204],portion:[27,28,202,205],posit:[6,31,201],possess:194,possibl:[3,5,6,12,14,27,194],post:[27,31],potenti:31,power:[0,3,6,8,14,24,29,32,33,46,47,60,61,74,75,89,90,105,106,121,122,135,136,150,151,164,165,178,179,204,206],powerdomain:31,pppp:204,pr1_edc0_latch0_in:[65,79,95,110,140],pr1_edc0_latch1_in:[65,79,95,110,140],pr1_edc0_sync0_out:[65,79,95,110,140],pr1_edc0_sync1_out:[65,79,95,110,140],pr1_edc1_latch0_in:[79,95,110,140],pr1_edc1_latch1_in:[79,95,110,140],pr1_edc1_sync0_out:[79,95,110,140],pr1_edc1_sync1_out:[79,95,110,140],pr1_host_intr_pend:[95,110,140],pr1_host_intr_req:[65,79,95,110,140],pr1_iep0_cap_intr_req:[65,79,95,110,140],pr1_iep0_cmp_intr_req:[65,79,95,110,140],pr1_iep1_cap_intr_req:[79,95,110,140],pr1_iep1_cmp_intr_req:[79,95,110,140],pr1_rx_sof_intr_req:[95,110,140],pr1_slv_intr:[65,79,95,110,140],pr1_tx_sof_intr_req:[95,110,140],precaut:24,preclud:27,predefin:[193,195,196],prefix:2,prepar:[2,7,25],prepend:2,presenc:192,present:[2,3,5,13,21,25,28,31,194,204],preserv:22,presum:24,prevent:[6,14,16,26,27,168,193,196,197,202,204],previou:193,previous:14,prf:194,primari:[2,20,21,27,28,193,201,202],prime:25,primer:[199,206],print:[31,204],print_freq:5,printf:5,prior:[5,6,9,13,14,31],prioriti:[2,13,24,27,31],priv:[17,22,31],privat:[198,200,201,203],privid:194,priviledg:2,privileg:[2,22,35,63,77,93,108,124,138,153,181,197,204],privilig:194,probabl:14,proc_access_list:28,proc_access_mast:28,proc_access_secondari:28,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206],proc_id:[7,14],proce:204,procedur:[194,204],proceess:20,process:[0,2,3,5,6,8,9,10,12,13,14,17,20,21,22,24,25,28,36,43,44,50,57,58,64,71,72,78,85,87,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,175,176,182,189,190,195,196,200,203,204,205],processor:[0,2,4,7,9,22,24,27,36,44,50,58,64,72,78,87,94,103,109,118,120,125,133,139,147,154,162,176,182,190,204,205],processor_access_list:28,processor_acl_list:28,processor_id:[14,28],produc:194,product:[26,193,204],profil:24,program:[2,6,9,10,11,12,13,15,17,18,19,22,26,27,28,31,38,52,66,80,96,111,127,141,156,170,184,192,200,201,205],programm:[12,16,196],programmed_st:[5,6],progress:31,project:27,prompt:[22,200,201,204],proper:[2,26],properli:[26,31],protect:[0,14,18,22,26,28,192,193,194,196,197,198,200,203,205],protocol:[2,13,204],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71,72,73,74,75,76,77,78,79,80,81,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,200,204],proxi:[0,2,4,5,9,11,13,17,24,28,31,120,168,197],proxy_cfg:[10,31],proxy_cfg_respons:10,proxy_init:31,proxy_oes_get:31,proxy_oes_set:31,psc:[6,14,26,31],psc_inv_data:31,pseudo:[5,194],pseudorandom:194,psi:[0,2,4,13,31,120],psil:[11,28,202],psil_dst_thread:31,psil_host_id_bcfg:31,psil_host_id_check:31,psil_init:31,psil_msg_host_id:31,psil_pair:31,psil_read:31,psil_src_thread:31,psil_src_thread_p:31,psil_thread:31,psil_thread_cfg_reg_addr:31,psil_thread_cfg_reg_val_hi:31,psil_thread_cfg_reg_val_lo:31,psil_thread_dis:31,psil_thread_en:31,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:31,psil_writ:31,psinfo:31,psuedo:5,pub:22,pub_boardcfg_rm_tisci:27,pulsar_0:[93,108,124,138,153,181],pulsar_1:[93,108,124,138,153,181],purpos:[0,14,22,31,36,50,64,78,94,109,125,139,154,168,182,192,194,195,196,198,202,204],put:[31,200],put_actflag_aesenc_bmek:200,put_actflag_aesenc_bmpkh:200,put_actflag_aesenc_ext_otp:200,put_actflag_aesenc_smek:200,put_actflag_aesenc_smpkh:200,put_actflag_plain_key_cnt:200,put_actflag_plain_key_rev:200,put_actflag_plain_mek_opt:200,put_actflag_plain_mpk_opt:200,put_actflag_plain_msv:200,put_actflag_plain_swrev_sbl:200,put_actflag_plain_swrev_sec_brdcfg:200,put_actflag_plain_swrev_sysfw:200,put_aesenc_bmek:200,put_aesenc_bmpkh:200,put_aesenc_ext_otp:200,put_aesenc_smek:200,put_aesenc_smpkh:200,put_enc_aes_kei:200,put_enc_bmpk_signed_aes_kei:200,put_enc_smpk_signed_aes_kei:200,put_indx_aesenc_ext_otp:200,put_iv_aesenc_bmek:200,put_iv_aesenc_bmpkh:200,put_iv_aesenc_ext_otp:200,put_iv_aesenc_smek:200,put_iv_aesenc_smpkh:200,put_plain_key_cnt:200,put_plain_key_rev:200,put_plain_keywr_min_v:200,put_plain_mek_opt:200,put_plain_mpk_opt:200,put_plain_msv:200,put_plain_swrev_sbl:200,put_plain_swrev_sec_brdcfg:200,put_plain_swrev_sysfw:200,put_rs_aesenc_bmek:200,put_rs_aesenc_bmpkh:200,put_rs_aesenc_ext_otp:200,put_rs_aesenc_smek:200,put_rs_aesenc_smpkh:200,put_size_aesenc_bmek:200,put_size_aesenc_bmpkh:200,put_size_aesenc_ext_otp:200,put_size_aesenc_smek:200,put_size_aesenc_smpkh:200,put_size_enc_a:200,put_size_enc_bmpk_signed_a:200,put_size_enc_smpk_signed_a:200,put_wprp_aesenc_ext_otp:200,qmode:12,qos:13,qqqq:204,queri:[5,7,16,17,27,196],query_freq_resp:5,question:17,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,31],quick:[193,195],quietli:[12,13],quirk:0,r5_0:[36,50,64,78,94,103,109,118,125,139,154,168,182],r5_1:[78,94,103,109,118,139,154,182],r5_2:[94,103,109,118,182],r5_3:[94,103,109,118],r5_cl0_c0:[97,112,204],r5_cl0_c1:[97,112,204],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,80,127,141,156,184],r5fss0_core0:[81,87,128,133,142,147,157,162,171,176,185,190],r5fss0_core1:[81,87,128,133,142,147,157,162,185,190],r5fss1_core0:[81,87,142,147,157,162,185,190],r5fss1_core1:[81,87,142,147,157,162,185,190],r5fss2_core0:[185,190],r5fss2_core1:[185,190],ra_init:31,ra_inst:27,ram:[3,10,14],random:[22,194,198,200,203,204],randomli:[18,194],randomstr:[22,198],rang:[3,5,10,12,13,21,24,31,34,37,41,42,43,48,51,55,56,57,62,65,69,70,71,76,79,83,84,85,91,94,95,98,99,100,101,107,109,110,113,114,115,116,123,126,129,130,131,132,137,140,143,144,145,146,152,155,158,159,160,161,166,169,173,174,175,180,183,186,187,188,189],range_num:27,range_num_sec:27,range_start:27,range_start_sec:27,rapidli:5,rare:5,rat:14,rat_exp_intr:140,rate:[5,14],rather:5,rational:14,raw:198,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,18,21,22,23,26,28,31,35,38,44,52,58,63,66,72,77,80,87,93,96,103,108,111,118,124,127,133,138,141,147,153,156,162,170,176,181,184,190,193,194,197,199,200,202,204,205,206],readabl:[3,31,32,46,60,74,89,105,121,135,150,164,178],readback:197,readi:[3,14,25],real:[5,9,11,12,13,27],realli:193,reamin:28,reason:[12,14,24,26,27,193,196],reboot:[31,194,196],rec_intr_pend:[95,110,126,140,155,169,183],receipt:[26,28],receiv:[2,3,5,11,14,24,28,31,34,48,62,76,91,95,107,110,123,126,137,140,152,155,166,180,183,194,205],recept:27,reciev:[0,25],recommend:[24,26,27,193,194],reconfigur:[8,24,26,205],record:12,recov:14,recoveri:[8,14,28],reduc:[27,28,198,200,201],redund:[200,201],ref:[9,11,12,13,27],refer:[0,2,5,6,14,18,24,25,26,27,28,35,38,52,63,66,77,80,93,96,108,111,124,127,138,141,153,156,170,181,184,193,195,196,197,200,201,202,203,204,205],reflect:[22,25,26,27,204],refresh:196,regard:[0,2,6,13],regardless:[5,6],region0:22,region1:22,region:[0,7,10,11,12,13,14,22,31,195,196,202,205],regist:[2,5,9,10,12,13,14,15,16,17,21,22,26,27,28,31,38,52,66,80,96,111,127,141,156,170,184,194,196,201],regular:[24,27],reject:[13,22,24,27,34,37,42,48,51,56,62,65,70,76,79,84,91,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188],rel:5,relat:[13,194,202],relationship:3,releas:[0,2,6,27,28,31,194,202,205],release_processor:14,relev:[14,22,193],reli:198,relinquish:14,reloc:3,remain:[0,3,5,7,21,26,28,193,197,198,200,204],remot:11,remov:[24,205],render:192,reorder:204,repeat:[21,193],replac:[12,22,195,200,201],repons:0,report:[14,27,31,204],repres:[3,5,22,27,31,32,33,36,39,43,44,46,47,50,53,57,58,60,61,64,67,71,72,74,75,78,81,85,87,89,90,94,97,101,103,105,106,109,112,116,118,121,122,125,128,132,133,135,136,139,142,146,147,150,151,154,157,161,162,164,165,171,175,176,178,179,182,185,189,190,201],represent:[22,201],reprogram:197,req:[22,200,201,204],req_distinguished_nam:[22,200,201,204],request:[0,3,5,6,7,8,11,15,16,17,18,19,20,22,23,24,25,26,27,28,31,34,37,41,42,48,51,55,56,62,65,69,70,76,79,83,84,91,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,194,199,205,206],request_processor:14,requir:[0,2,5,6,9,12,14,17,20,21,22,24,26,27,28,31,34,37,41,42,48,51,55,56,62,65,69,70,76,79,83,84,91,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,192,193,194,195,197,198,200,201,202,203,204,205],requisit:5,resasg:27,resasg_entri:27,resasg_entries_s:27,resasg_firewall_cfg:31,resasg_fwl_ch:31,resasg_fwl_id:31,resasg_subtype_bcdma_block_copy_chan:[43,57,71,85,175],resasg_subtype_bcdma_ring_block_copy_chan:[43,57,71,85,175],resasg_subtype_bcdma_ring_split_tr_rx_chan:[43,57,71,85,161,175,189],resasg_subtype_bcdma_ring_split_tr_tx_chan:[43,57,71,85,161,175,189],resasg_subtype_bcdma_split_tr_rx_chan:[43,57,71,85,161,175,189],resasg_subtype_bcdma_split_tr_tx_chan:[43,57,71,85,161,175,189],resasg_subtype_global_event_sevt:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_global_event_trigg:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_ia_bcdma_chan_data_completion_o:[43,57,71,85,175],resasg_subtype_ia_bcdma_chan_error_o:[43,57,71,85,175],resasg_subtype_ia_bcdma_chan_ring_completion_o:[43,57,71,85,175],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[43,57,71,85,161,175,189],resasg_subtype_ia_bcdma_rx_chan_error_o:[43,57,71,85,161,175,189],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[43,57,71,85,161,175,189],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[43,57,71,85,161,175,189],resasg_subtype_ia_bcdma_tx_chan_error_o:[43,57,71,85,161,175,189],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[43,57,71,85,161,175,189],resasg_subtype_ia_pktdma_rx_chan_error_o:[43,57,71,85,175],resasg_subtype_ia_pktdma_rx_flow_completion_o:[43,57,71,85,175],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[43,71,85],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[43,57,71,85,175],resasg_subtype_ia_pktdma_tx_chan_error_o:[43,57,71,85,175],resasg_subtype_ia_pktdma_tx_flow_completion_o:[43,57,71,85,175],resasg_subtype_ia_timermgr_evt_o:[43,71,85],resasg_subtype_ia_vint:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_ir_output:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_pktdma_cpsw_rx_chan:[43,57,71,85,175],resasg_subtype_pktdma_cpsw_tx_chan:[43,57,71,85,175],resasg_subtype_pktdma_flow_cpsw_rx_chan:[43,57,71,85,175],resasg_subtype_pktdma_flow_icssg_0_rx_chan:85,resasg_subtype_pktdma_flow_icssg_1_rx_chan:85,resasg_subtype_pktdma_flow_saul_rx_0_chan:[43,57,71,85,175],resasg_subtype_pktdma_flow_saul_rx_1_chan:[43,57,71,85,175],resasg_subtype_pktdma_flow_saul_rx_2_chan:[43,57,71,85,175],resasg_subtype_pktdma_flow_saul_rx_3_chan:[43,57,71,85,175],resasg_subtype_pktdma_flow_unmapped_rx_chan:[43,57,71,85,175],resasg_subtype_pktdma_icssg_0_rx_chan:85,resasg_subtype_pktdma_icssg_0_tx_chan:85,resasg_subtype_pktdma_icssg_1_rx_chan:85,resasg_subtype_pktdma_icssg_1_tx_chan:85,resasg_subtype_pktdma_ring_cpsw_rx_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_cpsw_tx_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_icssg_0_rx_chan:85,resasg_subtype_pktdma_ring_icssg_0_tx_chan:85,resasg_subtype_pktdma_ring_icssg_1_rx_chan:85,resasg_subtype_pktdma_ring_icssg_1_tx_chan:85,resasg_subtype_pktdma_ring_saul_rx_0_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_saul_rx_1_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_saul_rx_2_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_saul_rx_3_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_saul_tx_0_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_saul_tx_1_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_unmapped_rx_chan:[43,57,71,85,175],resasg_subtype_pktdma_ring_unmapped_tx_chan:[43,57,71,85,175],resasg_subtype_pktdma_saul_rx_0_chan:[43,57,71,85,175],resasg_subtype_pktdma_saul_rx_1_chan:[43,57,71,85,175],resasg_subtype_pktdma_saul_rx_2_chan:[43,57,71,85,175],resasg_subtype_pktdma_saul_rx_3_chan:[43,57,71,85,175],resasg_subtype_pktdma_saul_tx_0_chan:[43,57,71,85,175],resasg_subtype_pktdma_saul_tx_1_chan:[43,57,71,85,175],resasg_subtype_pktdma_unmapped_rx_chan:[43,57,71,85,175],resasg_subtype_pktdma_unmapped_tx_chan:[43,57,71,85,175],resasg_subtype_proxy_proxi:[101,116,132,146,161,189],resasg_subtype_ra_error_o:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_ra_generic_ipc:85,resasg_subtype_ra_gp:[101,116,132,146,161,189],resasg_subtype_ra_monitor:[27,101,116,132,146,161,189],resasg_subtype_ra_udmap_rx:[101,116,132,146,161,189],resasg_subtype_ra_udmap_rx_h:[101,116,132,146,161,189],resasg_subtype_ra_udmap_rx_uh:[132,146,161,189],resasg_subtype_ra_udmap_tx:[101,116,132,146,161,189],resasg_subtype_ra_udmap_tx_ext:[101,116,146,161,189],resasg_subtype_ra_udmap_tx_h:[101,116,132,146,161,189],resasg_subtype_ra_udmap_tx_uh:[132,146,161,189],resasg_subtype_ra_virtid:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_udmap_global_config:[43,57,71,85,101,116,132,146,161,175,189],resasg_subtype_udmap_invalid_flow_o:[101,116,132,146,161,189],resasg_subtype_udmap_rx_chan:[101,116,132,146,161,189],resasg_subtype_udmap_rx_flow_common:[101,116,132,146,161,189],resasg_subtype_udmap_rx_hchan:[101,116,132,146,161,189],resasg_subtype_udmap_rx_uhchan:[132,146,161,189],resasg_subtype_udmap_tx_chan:[101,116,132,146,161,189],resasg_subtype_udmap_tx_echan:[101,116,146,161,189],resasg_subtype_udmap_tx_hchan:[101,116,132,146,161,189],resasg_subtype_udmap_tx_uhchan:[132,146,161,189],resasg_utyp:31,resasg_validate_host:31,resasg_validate_resourc:31,resend:[8,21],resent:21,reserv:[2,3,5,6,7,12,13,14,18,22,25,26,27,28,31,34,37,41,42,48,51,55,56,62,65,69,70,76,79,83,84,91,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,192,200,202,204,205],reset:[2,4,5,6,7,14,21,22,31,149,195,196,203,204],resetdon:31,resetvec:22,resid:9,resourc:[0,3,6,8,14,17,24,28,29,33,34,35,37,42,45,47,48,51,56,59,61,62,63,65,70,73,75,76,77,79,84,88,90,91,93,94,95,98,100,104,106,107,108,109,110,113,115,119,120,122,123,124,126,129,131,134,136,137,138,140,143,145,148,151,152,153,155,158,160,163,165,166,169,174,177,179,180,181,183,186,188,191,193,206],resource_get:31,resource_get_range_num:31,resource_get_range_start:31,resource_get_secondary_host:31,resource_get_subtyp:31,resource_get_typ:31,respect:[198,200],respfreq_hz:5,respon:16,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,17,18,19,20,21,23,24,25,26,27,28,31,44,58,72,87,103,118,133,147,162,176,190,193,194,195,196,201,204,205],rest:[0,2,14,197,198,204,205],restor:[5,7,14],restrict:[13,17,31,197,202],result:[2,5,9,10,12,13,14,27,31,43,57,71,85,101,116,132,146,161,175,189,192,194,197,201],resum:7,ret:5,retain:[194,205],retent:[5,6,31],retention_get:31,retention_put:31,retriev:[3,6,12,17,27,31],reus:22,rev:[18,27,200,201],revers:5,review:21,revis:[4,18,25,27,28,31,192,196,198,200,203],rfc8017:192,rfc:192,rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:139,right:[5,27],ring:[0,2,4,9,13,24,31,37,51,65,79,95,110,120,126,140,155,169,183,197,205],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:31,ring_ba_lo_lo:31,ring_configur:31,ring_control2:12,ring_count_hi:31,ring_count_lo:31,ring_get_cfg:31,ring_mod:31,ring_mon_cfg:[12,31],ring_mon_cfg_respons:12,ring_monitor_mod:31,ring_monitor_queu:31,ring_monitor_sourc:31,ring_oes_get:31,ring_oes_set:31,ring_orderid:[12,31],ring_siz:[12,31],ring_validate_index:31,ring_virtid:31,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:22,rm_boardcfg:27,rm_core_init:31,rm_init:31,rma:200,rmboardcfghash:[22,198],role:24,rollback:[0,22,28,198,203],rom:[20,22,26,29,38,52,66,80,96,111,127,141,156,170,184,198,200,204,206],rom_msg_cert_auth_fail:25,rom_msg_cert_auth_pass:25,rom_msg_m3_to_r5_m3fw_result:25,rom_msg_r5_to_m3_m3fw:25,root:[0,2,14,19,20,24,27,192,196,197,198,200,204],round:24,rout:[13,27,31],router:[0,2,9,27],routin:194,row:[18,22,92,196,200,201],row_idx:16,row_mask:16,row_soft_lock:16,row_val:16,rsa:[0,192,200],rsassa:192,rsdv2:22,rsdv3:22,rsvd1:22,rsvd2:22,rsvd3:22,rsvd:[2,28],rto:[0,2],rule:[22,27,192,197],rules_fil:27,run:[0,2,3,5,14,21,25,27,31,168,193,194,196,197,199,204,205,206],runtim:[4,21,27,28,31,45,59,73,88,104,119,120,134,148,163,177,191,203,204],rwcd:[35,63,77,93,108,124,138,153,181],rwd:[35,63,77,93,108,124,138,153,181],rx_atyp:13,rx_burst_siz:13,rx_chan:[91,107,123,137,152,180],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[91,107,123,137,152,180],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[123,137,152,180],rxcq_qnum:13,sa2:2,sa2ul:[15,205],sa2ul_config:28,sa2ul_dkek_key_len:15,sa2ul_inst:15,sa_ul_pka:[95,110,140,155,183],sa_ul_trng:[95,110,140,155,183],safeti:[0,195],salt:[22,198],same:[0,2,5,6,12,21,22,27,28,31,36,50,64,78,94,109,125,139,149,154,182,192,194,196,198,201,204],sane:14,satisfi:5,saul0_rx:[41,55,69,83,99,114,173],saul0_tx:[41,55,69,83,99,114,173],saul:[28,199,206],saul_rx_0_chan:[34,42,48,56,62,70,76,84,166,174],saul_rx_1_chan:[34,42,48,56,62,70,76,84,166,174],saul_rx_2_chan:[34,42,48,56,62,70,76,84,166,174],saul_rx_3_chan:[34,42,48,56,62,70,76,84,166,174],saul_tx_0_chan:[34,42,48,56,62,70,76,84,166,174],saul_tx_1_chan:[34,42,48,56,62,70,76,84,166,174],save:[7,12],sbl:[19,25,200],sbl_data:25,scalabl:27,scale:24,scaling_factor:24,scaling_profil:24,scan:14,scenario:[0,14],schedul:[13,27,31],scheme:193,sci:[2,16,17,20,24,25,26,28,31],sciserv:0,script:27,sdbg_debug_ctrl:22,sdk:2,search:5,sec:[21,200,204],sec_bcfg_enc_iv:22,sec_bcfg_enc_r:22,sec_bcfg_hash:22,sec_bcfg_key_derive_index:22,sec_bcfg_key_derive_salt:22,sec_bcfg_ver:22,sec_boot_ctrl:22,sec_dbg_config:28,sec_debug_core_sel:22,sec_handover_cfg:28,sec_hsm_response_tx:[44,58,72,162,176,190],sec_low_priority_rx:[44,58,72,162,176,190],secboardcfghash:[22,198],secboardcfgv:[22,198],secmgr_swrv_status_reg_i:201,second:[14,27],secondari:[9,27,31,200,201],secondary_host:[9,27],secondarybootload:25,secproxi:24,secreci:194,secret:[26,28,192,205],section:[2,12,13,14,22,25,27,28,32,34,35,37,41,42,46,48,51,55,56,60,62,63,65,69,70,74,76,77,79,83,84,89,91,93,95,98,99,100,105,107,108,110,113,114,115,121,123,124,126,129,130,131,135,137,138,140,143,144,145,150,152,153,155,158,159,160,164,166,169,173,174,178,180,181,183,186,187,188,192,193,194,197,203,204],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,24,25,26,27,29,30,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,155,156,157,158,159,160,161,163,164,165,166,167,168,169,170,171,172,173,174,175,177,178,179,180,181,182,183,184,185,186,187,188,189,191,192,193,194,195,196,197,199,201,202,206],see:[3,5,6,13,14,15,20,21,22,27,28,31,44,58,72,87,103,118,133,147,162,176,190,192,194,196,197,198,200,204],seen:31,select:[5,12,24,31,168,204],selector:[13,31],self:14,send:[2,3,5,12,24,25,26,27,28,31,43,57,71,85,101,116,132,146,161,175,189,197],send_receive_with_timeout:5,sender:[2,205],sensit:[193,202],sent:[2,3,5,7,19,23,24,25,26,27,28,31,38,52,66,80,96,111,127,141,156,170,184,197,198,205],separ:[0,2,12,14,24,27,28,194,198],seq:2,sequenc:[2,3,5,7,22,25,26,27,31,45,59,73,88,104,119,134,148,163,177,191,193,198,200,201,204,205],serv:[22,24,27,192],server:25,servic:[0,2,25,27,28,192,193,202],set:[0,2,3,5,6,7,10,11,12,13,16,19,21,22,24,26,27,28,31,38,45,52,59,66,73,80,88,96,104,111,119,127,134,141,148,156,163,168,170,177,184,191,192,193,194,196,197,198,200,201,202,204,205],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:31,set_module_reset:31,set_processor_config:[14,22],set_processor_control:14,set_processor_suspend_readi:14,sete:19,setup:[5,10,14,196],sever:3,sevt:[37,51,65,79,95,110,126,140,155,169,183],sfals:9,sgx544:[94,109],sha2:[0,22,192,198,203],sha512:[201,204],sha:[22,200],shall:[14,192,193],share:[3,6,7,27,91,107,123,137,152,180,194,204],shatyp:[22,201],shavalu:[22,201],she:0,shift:[13,201],should:[2,5,7,14,18,20,21,22,25,27,31,39,53,67,81,97,112,128,142,157,168,171,185,193,200,204],show:[22,27,31,192,198,204,205],shown:[2,22,27,197,198,203,204],shutdown:14,side:[15,23,193,194,196,200,205],sigend:200,sign:[18,19,20,21,24,26,27,28,31,199,200,204,206],signatur:[21,192,204],signific:[22,201],significand:31,signing_config:204,silicon:[14,26],similar:[2,14,193,197,204],similarli:5,simpl:17,simplest:193,simplifi:5,simutan:24,sinc:[0,2,6,14,22,24,25,26,193],singl:[14,25,27,31,194,196,198,204],single_cor:14,singlecore_onli:14,situat:[25,194],size:[3,12,14,15,21,22,24,25,26,27,28,31,194,200,201],size_byt:12,sizeof:[5,24,201],skip:[14,22,204],slave:[2,197],sleep:[3,7],slight:0,slightli:6,slot:[35,63,77,93,108,124,138,153,181],small:5,smaller:196,smek:[18,200],smpk:[18,200,201,204],smpkh:[18,200],sms_main_0_secctrl_0:[39,67],sms_wkup_0_secctrl_0:[157,185],snapshot:5,snippet:[5,201],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,21,22,24,25,26,27,28,31,33,34,36,37,38,39,41,42,43,44,45,47,48,50,51,52,53,55,56,57,58,59,61,62,64,65,66,67,69,70,71,72,73,75,76,78,79,80,81,83,84,85,86,87,88,90,91,92,94,95,96,97,98,99,100,101,102,103,104,106,107,109,110,111,112,113,114,115,116,117,118,119,122,123,125,126,127,128,129,130,131,132,133,134,136,137,139,140,141,142,143,144,145,146,147,148,149,151,152,154,155,156,157,158,159,160,161,162,163,165,166,168,169,170,171,173,174,175,176,177,179,180,182,183,184,185,186,187,188,189,190,191,193,195,196,197,200,202,205,206],soc_doc_am6_public_host_desc_host_list:24,soc_events_in:[37,140,155,169,183],soc_events_in_64:[147,162,190],soc_events_in_65:[147,162,190],soc_events_in_66:[147,162,190],soc_events_in_67:[147,162,190],soc_events_in_68:[147,162,190],soc_events_in_69:[147,162,190],soc_events_in_70:[147,162,190],soc_events_in_71:[147,162,190],soc_events_in_720:190,soc_events_in_721:190,soc_events_in_722:190,soc_events_in_723:190,soc_events_in_724:190,soc_events_in_725:190,soc_events_in_726:190,soc_events_in_727:190,soc_events_in_728:[162,190],soc_events_in_729:[162,190],soc_events_in_72:[147,162,190],soc_events_in_730:[162,190],soc_events_in_731:[162,190],soc_events_in_732:[147,162,190],soc_events_in_733:[147,162,190],soc_events_in_734:[147,162,190],soc_events_in_735:[147,162,190],soc_events_in_73:[147,162,190],soc_events_in_74:190,soc_events_in_75:190,soc_events_in_76:190,soc_events_in_77:190,soc_events_in_78:190,soc_events_in_79:190,soc_events_out_level:140,soc_phys_addr_t:17,soc_uid:[20,204],soft:196,softwar:[2,3,7,8,21,24,25,26,27,168,192,193,194,196,197,198,200,201,202,203,204],sofwar:19,some:[5,6,9,10,12,13,14,24,33,34,36,37,41,42,47,48,50,51,55,56,61,62,64,65,69,70,75,76,78,79,83,84,90,91,94,95,98,99,100,106,107,109,110,113,114,115,122,123,125,126,129,130,131,136,137,139,140,143,144,145,151,152,154,155,158,159,160,165,166,168,169,173,174,179,180,182,183,186,187,188,197,203,205],soon:194,sop:31,sort:27,sound:193,sourc:[3,5,6,9,11,12,13,31,32,46,60,74,89,105,121,135,150,164,178,198],space:5,span:[193,197],special:[6,14,22,32,46,60,74,89,105,121,135,150,164,178,204],specif:[0,2,3,5,6,13,15,16,20,22,23,24,25,26,27,31,34,37,41,42,45,48,51,55,56,59,62,65,69,70,73,76,79,83,84,88,91,95,98,99,100,104,107,110,113,114,115,119,123,126,129,130,131,134,137,140,143,144,145,148,149,152,155,158,159,160,163,166,169,173,174,177,180,183,186,187,188,191,192,193,194,195,196,197,200,204,205,206],specifi:[7,9,11,12,13,14,16,17,18,20,21,22,23,24,25,26,27,28,31,32,33,36,46,47,50,60,61,64,74,75,78,89,90,94,105,106,109,121,122,125,135,136,139,150,151,154,164,165,168,178,179,182,192,196,198,200,204,205],spectrum:5,speed:193,spi:[37,51,65,79,95,110,126,140,155,169,183],spi_64:[44,58,72,87,133,147,162,176,190],spi_65:[44,58,72,87,133,147,162,176,190],spi_66:[44,58,72,87,133,147,162,176,190],spi_67:[44,58,72,87,133,147,162,176,190],spi_68:[44,58,72,87,133,147,162,176,190],spi_69:[133,147,162,190],spi_70:[133,147,162,190],spi_71:[133,147,162,190],spi_720:190,spi_721:190,spi_722:190,spi_723:190,spi_724:190,spi_725:190,spi_726:190,spi_727:190,spi_728:[162,190],spi_729:[162,190],spi_72:[133,147,162,190],spi_730:[162,190],spi_731:[162,190],spi_732:[147,162,190],spi_733:[147,162,190],spi_734:[147,162,190],spi_735:[147,162,190],spi_73:[133,147,162,190],spi_74:190,spi_75:190,spi_76:190,spi_77:190,spi_78:190,spi_79:190,spl:[22,25],split:[0,13,14,200],split_tr_rx_chan:[34,42,48,56,62,70,76,84,152,160,166,174,180,188],split_tr_tx_chan:[34,42,48,56,62,70,76,84,152,160,166,174,180,188],spmkh:200,spoof:168,spread:5,sproxi:[44,58,72,87,103,118,133,147,162,176,190],sproxy_priv:[35,63,77,93,108,124,138,153,181],sr1:[197,206],sr2:206,sram:[3,14,24,25,27,28],src_id:9,src_index:9,src_thread:11,ss_device_id:31,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,45,59,73,88,104,119,134,148,163,177,191,193],stai:6,standalon:[28,196],standard:[0,2,6,9,10,11,12,13,14,18,19,26,27,28,31,197],standbi:3,standbywfil2:14,start:[3,6,11,13,14,16,17,22,26,27,31,35,43,57,63,71,77,85,93,101,108,116,124,132,138,146,153,161,175,181,189,193,200,201,204,205],start_address:[17,22],start_resourc:27,startaddress0:22,startaddress1:22,startaddress:22,startup:[3,14,17,193],stat_pend:[126,140,155,183],state:[0,3,5,6,7,8,12,14,26,27,31,193,196,200,201,205],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,25,31,36,50,64,78,94,109,125,139,154,168,182,196,202,204],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:205,steer:[9,27],step:[7,12,14,15,21,25,26,27,192,193,198,200,203,204,205],still:[2,5,25,26,27,204],stop:14,storag:27,store:[2,5,13,15,26,28,194,196,201],str:3,stream:0,stricter:202,string:[3,22,31,194,198,203,204],strongli:[26,193],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28],structur:[14,22,25,198,204],structutr:25,strucutr:25,strue:9,studio:204,sub:3,sub_vers:3,subhdr:[24,27,28],subject:9,subordin:[12,13],subpath:204,subsect:[2,25,197],subsequ:[21,27,28,200],subset:[13,22,23,193],substructur:[26,27],subsystem:[0,2,9,10,11,12,13,14,31,32,33,46,47,60,61,74,75,89,90,105,106,121,122,135,136,150,151,164,165,178,179,202],subtyp:[27,31,43,57,71,85,101,116,132,146,161,175,189],subvers:31,succe:[5,22,24],succeed:2,succes:17,success:[2,5,6,11,14,15,18,21,22,23,192,198,203],successfulli:[17,204],suffic:[5,204],suggest:192,summar:22,summari:0,superset:198,superstructur:24,supervisor:[11,12,13,24,28],supervisor_host_id:28,supervisori:28,suppli:[13,22,32,46,60,74,89,105,121,135,150,164,178,197,198,204],support:[0,2,5,12,13,14,15,19,20,21,22,24,25,26,27,28,31,43,57,71,85,101,116,132,146,161,175,189,196,198,201,202,203,204,205],suppress:[13,31],sure:[9,13,14,26,27,193],suspend:[7,14],sw_main_warmrst:149,sw_mcu_warmrst:149,sw_rev:25,swrev:[18,19,22,25,28,31,199,206],swrev_sbl:201,swrev_sysfw:201,swrstdisabl:6,swrv:[22,204],symmetr:[0,194],synchron:12,syncreset:6,syntax:22,sysfw:[0,14,19,25,27,193,195,198,199,200,206],sysfw_boardcfg_rul:27,sysfw_boardcfg_valid:27,sysfw_boot_seq:22,sysfw_data:25,sysfw_fwl_ext:22,sysfw_hs_boardcfg:22,sysfw_image_integr:22,sysfw_image_load:22,sysfw_vers:31,sysreset:195,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,194,195,196,197,199,200,201,202,203,205,206],system_intr_level:[155,183],systemresetwhileconnect:204,sz0:31,sz1:31,sz2:31,sz3:31,tabl:[0,2,6,9,12,13,14,22,24,25,26,31,32,35,38,46,52,60,63,66,74,77,80,89,93,96,105,108,111,121,124,127,135,138,141,150,153,156,164,168,170,178,181,184,198,202,204,205],taddr:11,tag:[13,31],take:[0,11,12,22,24,25,27,28,31,34,35,37,41,42,48,51,55,56,62,63,65,69,70,76,77,79,83,84,91,93,95,98,99,100,107,108,110,113,114,115,123,124,126,129,130,131,137,138,140,143,144,145,152,153,155,158,159,160,166,169,173,174,180,181,183,186,187,188,192,193,196,197,204,205],taken:[2,26,192],tamper:7,target:[0,5,10,20,21,22,31,198,200,203,204,205],target_err:[95,110],target_freq_hz:5,task:[12,24],tbd:192,tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:140,tcu_cmd_sync_s_intr:140,tcu_event_q_ns_intr:140,tcu_event_q_s_intr:140,tcu_global_ns_intr:140,tcu_global_s_intr:140,tcu_ras_intr:140,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,31],technic:[6,14,22,197],technolog:22,templat:201,term:[0,193],termin:[5,27],test_image_enc_iv:22,test_image_enc_r:22,test_image_key_derive_index:22,test_image_key_derive_salt:22,test_image_length:22,test_image_s:201,test_image_sha512:[22,201],tester:194,texa:[0,4,201,204,206],text:[24,27,204],than:[5,11,12,13,22,27,43,57,71,85,101,116,132,146,161,175,189,193,204,205],thei:[2,5,12,13,27,31,196,197,198,200,204,205],them:[25,31,32,46,60,74,89,91,105,107,121,123,135,137,150,152,164,178,180,204],themselv:14,theorit:21,therefor:[7,11,12,24,27,196],therm_lvl_gt_th1_intr:140,therm_lvl_gt_th2_intr:140,therm_lvl_lt_th0_intr:140,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,69,70,71,72,73,74,75,76,77,78,79,80,81,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,200,201,202,203,204,205],thing:[36,50,64,78,94,109,125,139,154,182],those:[3,14,22],though:[28,36,50,64,78,94,109,125,139,154,168,182,193,204],thrd_id:11,thread:[2,27,28,31,202],three:17,threshold:[12,31,44,58,72,87,103,118,133,147,162,176,190],through:[2,9,11,12,13,14,19,20,21,22,26,27,28,194,196,197,202,204],throughout:31,throughput:194,thu:[9,24,25,27,200],thumb:14,ti_bcfg_info:22,ti_enc_info:22,ti_load_info:22,tiboot3:22,tied:[19,20,196],tif:[0,2,3,14,18,22,25,31,34,35,36,37,41,42,48,50,51,55,56,62,63,64,65,69,70,152,153,154,155,158,159,160,166,168,169,173,174,180,181,182,183,186,187,188],tifek:22,tifs0:[44,58,72,176],tifs2dm:[36,44,50,58,64,72,154,162,168,176,182,190],tifs_hsm:[44,58,72,162,176,190],till:26,time:[6,9,11,12,13,14,16,21,25,26,27,28,31,35,63,77,93,108,124,138,153,181,193,194,196,199,200,206],timedout:14,timeout:[13,14,31],timer_pwm:[37,51,65,79,126,140,155,169,183],timermgr_evt:[37,65,79],timestamp:7,timpk:200,tisci:[0,21,22,25,31,32,33,34,35,37,41,42,46,47,48,51,55,56,60,61,62,63,65,69,70,74,75,76,77,79,83,84,89,90,91,93,95,98,99,100,105,106,107,108,110,113,114,115,121,122,123,124,126,129,130,131,135,136,137,138,140,143,144,145,150,151,152,153,155,158,159,160,164,165,166,169,173,174,178,179,180,181,183,186,187,188,196,197,200,203,205],tisci_get_trace_config_req:3,tisci_get_trace_config_resp:3,tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],tisci_msg_:2,tisci_msg_board_config:[24,25,27,31,193],tisci_msg_board_config_pm:[24,25,26,193],tisci_msg_board_config_pm_handl:26,tisci_msg_board_config_pm_req:26,tisci_msg_board_config_pm_resp:26,tisci_msg_board_config_req:24,tisci_msg_board_config_resp:24,tisci_msg_board_config_rm:[25,27,193],tisci_msg_board_config_rm_handl:27,tisci_msg_board_config_rm_req:27,tisci_msg_board_config_rm_resp:27,tisci_msg_board_config_secur:[25,28,193,198],tisci_msg_board_config_security_req:28,tisci_msg_board_config_security_resp:28,tisci_msg_boot_notif:25,tisci_msg_boot_notification_req:[3,25],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[197,202],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:17,tisci_msg_fwl_change_owner_info_resp:17,tisci_msg_fwl_get_firewall_region_req:17,tisci_msg_fwl_get_firewall_region_resp:17,tisci_msg_fwl_set_firewall_region_req:17,tisci_msg_fwl_set_firewall_region_resp:17,tisci_msg_get_clock:26,tisci_msg_get_clock_par:26,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,26],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:26,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:197,tisci_msg_get_keycnt_keyrev_req:19,tisci_msg_get_keycnt_keyrev_resp:19,tisci_msg_get_num_clock_par:26,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:196,tisci_msg_get_otp_row_lock_status_req:16,tisci_msg_get_otp_row_lock_status_resp:16,tisci_msg_get_soc_uid:204,tisci_msg_get_soc_uid_req:20,tisci_msg_get_soc_uid_resp:20,tisci_msg_get_swrev_req:19,tisci_msg_get_swrev_resp:19,tisci_msg_keywriter_req:18,tisci_msg_keywriter_resp:18,tisci_msg_lock_otp_row:196,tisci_msg_lock_otp_row_req:16,tisci_msg_lock_otp_row_resp:16,tisci_msg_lpm_wake_reason_req:7,tisci_msg_lpm_wake_reason_resp:7,tisci_msg_open_debug_fwl:204,tisci_msg_open_debug_fwls_req:20,tisci_msg_open_debug_fwls_resp:20,tisci_msg_pm_board_config_pm:26,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[22,31,192,203,205],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:205,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:205,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:205,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:205,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:[192,205],tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:205,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:205,tisci_msg_query_freq:[26,38,52,66,80,96,111,127,141,156,170,184],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:201,tisci_msg_read_otp_mmr:196,tisci_msg_read_otp_mmr_req:16,tisci_msg_read_otp_mmr_resp:16,tisci_msg_read_swrev:201,tisci_msg_receiv:31,tisci_msg_rm_board_config_rm:27,tisci_msg_rm_get_resource_rang:27,tisci_msg_rm_get_resource_range_req:27,tisci_msg_rm_get_resource_range_resp:27,tisci_msg_rm_irq_releas:27,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:27,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:27,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[27,202],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:27,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:27,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[27,202],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:27,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:27,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:27,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[91,107,123,137,152,180],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:27,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:27,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:27,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:27,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:194,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_release_dkek:194,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_set_dkek:194,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sec_handov:205,tisci_msg_security_handover_req:23,tisci_msg_security_handover_resp:23,tisci_msg_sender_host_id:31,tisci_msg_set_clock:26,tisci_msg_set_clock_par:26,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:26,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:26,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[26,38,52,66,80,96,111,127,141,156,170,184],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[22,197,202],tisci_msg_set_io_isolation_req:7,tisci_msg_set_io_isolation_resp:7,tisci_msg_set_keyrev_req:[19,201],tisci_msg_set_keyrev_resp:19,tisci_msg_set_swrev_req:19,tisci_msg_set_swrev_resp:19,tisci_msg_soft_lock_otp_write_glob:196,tisci_msg_soft_lock_otp_write_global_req:16,tisci_msg_soft_lock_otp_write_global_resp:16,tisci_msg_sys_reset:[26,195],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:27,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[28,201],tisci_msg_write_otp_row:196,tisci_msg_write_otp_row_req:16,tisci_msg_write_otp_row_resp:16,tisci_msg_write_swrev:[28,201],tisci_otp_revision_identifi:19,tisci_query_fw_caps_req:3,tisci_query_fw_caps_resp:3,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todai:14,todo:198,togeth:[13,22,201],toler:[5,22,24],too:31,tool:[27,204],top:[14,25,28],topic:[0,206],total:[12,14,15,92,194,202],toward:205,trace:[0,3,9,24,197,206],trace_data_vers:31,trace_dst:24,trace_dst_en:[3,24],trace_dst_itm:24,trace_dst_mem:24,trace_dst_uart0:24,trace_src:24,trace_src_bas:24,trace_src_en:[3,24],trace_src_pm:24,trace_src_rm:24,trace_src_sec:24,trace_src_supr:24,trace_src_us:24,track:[2,193],tradit:0,transact:[21,194,197],transfer:[2,13,14,17,22,28,197,204],transit:[6,31,201,202],translat:[9,201],transmit:[2,11,31,95,110,126,140,155,183],transmitt:2,travers:197,treatment:13,tree:[26,28],tremend:0,tri:14,tricki:194,trigger:[7,9,18,37,51,65,79,95,110,126,140,155,169,183],tripl:24,trivial:14,trm:[13,14,17,25,35,37,51,63,65,77,79,93,108,110,124,126,138,140,153,155,169,181,183,197,202],trng:202,trust:[0,2,14,19,20,21,24,192,196,198,200,204],tune:28,turn:[6,7,14,31],tweak:[26,38,52,66,80,96,111,127,141,156,170,184],two:[2,14,21,22,24,27,193,196,197,198,200,204,205],tx_atyp:13,tx_burst_siz:13,tx_chan:[91,107,123,137,152,180],tx_chan_typ:13,tx_credit_count:13,tx_echan:[91,107,137,152,180],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[91,107,123,137,152,180],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[123,137,152,180],txcq_qnum:13,txt:204,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28,31,34,41,42,48,55,56,62,69,70,76,83,84,91,99,100,107,114,115,120,123,130,131,137,144,145,152,159,160,166,173,174,180,187,188,192,193,195,198],typic:[0,5,6,12,14,36,50,64,78,94,109,125,139,154,182,193,200,204],u16:[2,3,9,10,11,12,13,17,22,24,25,26,27,28],u32:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,20,22,24,25,26,27,28,31],u64:[3,5,7,20,22,25],uart0:31,uart1:31,uart:[24,26,193],udma:[0,13,95,110,126,140,155,183,197],udma_ch_atyp:31,udma_ch_burst_s:31,udma_ch_cq_qnum:31,udma_ch_fetch_s:31,udma_ch_orderid:31,udma_ch_pause_on_err:31,udma_ch_prior:31,udma_ch_qo:31,udma_ch_sched_prior:31,udma_ch_thread_id:31,udma_ch_typ:31,udma_flow_desc_typ:31,udma_flow_dest_tag_sel:31,udma_flow_rx_dest_qnum:31,udma_flow_rx_einfo_pres:31,udma_flow_rx_error_handl:31,udma_flow_rx_fdq0_sz0_qnum:31,udma_flow_rx_fdq0_sz1_qnum:31,udma_flow_rx_fdq0_sz2_qnum:31,udma_flow_rx_fdq0_sz3_qnum:31,udma_flow_rx_fdq1_qnum:31,udma_flow_rx_fdq2_qnum:31,udma_flow_rx_fdq3_qnum:31,udma_flow_rx_ps_loc:31,udma_flow_rx_psinfo_pres:31,udma_flow_rx_size_thresh_en:31,udma_flow_rx_sop_offset:31,udma_flow_src_tag_sel:31,udma_rx_ch_flow_id_count:31,udma_rx_ch_flow_id_start:31,udma_rx_ch_ignore_long:31,udma_rx_ch_ignore_short:31,udma_tx_ch_credit_count:31,udma_tx_ch_fdepth:31,udma_tx_ch_filt_einfo:31,udma_tx_ch_filt_psword:31,udma_tx_ch_supr_tdpkt:31,udma_tx_ch_tdtyp:31,udma_utc_ctrl:27,udmap0_cfgstrm_tx:[99,114,130,144,159,187],udmap0_rx:[99,114],udmap0_trstrm_tx:[99,114,130,144,159,187],udmap0_tx:[99,114],udmap:[2,4,9,11,12,27,31],udmap_flow_cfg:31,udmap_flow_get_cfg:31,udmap_flow_sz_cfg:31,udmap_flow_sz_get_cfg:31,udmap_gcfg_cfg:[13,31],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:31,udmap_init:31,udmap_oes_get:31,udmap_oes_set:31,udmap_rx:[99,100,114,115,131,145,160,188],udmap_rx_ch_cfg:31,udmap_rx_ch_get_cfg:31,udmap_rx_ch_set_thrd_id:31,udmap_rx_h:[100,115,131,145,160,188],udmap_rx_uh:[131,145,160,188],udmap_tx:[99,100,114,115,131,145,160,188],udmap_tx_ch_cfg:31,udmap_tx_ch_get_cfg:31,udmap_tx_ch_set_thrd_id:31,udmap_tx_ext:[100,115,145,160,188],udmap_tx_h:[100,115,131,145,160,188],udmap_tx_uh:[131,145,160,188],ufs_intr:[140,183],uid:[22,28],uid_len_word:20,uint32_t:[5,201],unabl:204,unavail:205,unawar:2,uncondit:15,undefin:[27,197],under:[2,26,27,197],underli:[5,196,197],understand:[2,3,28,193],understood:[38,52,66,80,96,111,127,141,156,170,184],unencrypt:200,unifi:0,uniqu:[0,20,21,22,24,26,27,31,35,43,57,63,71,77,85,93,101,108,116,124,132,138,146,153,161,168,175,181,189,194],unit:[0,13,24],unknown:13,unless:[5,14,204],unlock:[0,20,21,22,26],unmap:[9,31],unmapped_rx_chan:[34,42,48,56,62,70,76,84,166,174],unmapped_tx_chan:[34,42,48,56,62,70,76,84,166,174],unown:[14,197,202],unpair:[31,202],unprivileg:197,unrel:197,unsign:[24,27,198],unsuccess:21,unsupport:28,until:[3,14,21,26,27,28,31,194,196,198,201,203],unus:[5,10,11,17,27,28,31],updat:[14,22,26,27,198,202,204],upfront:193,upon:[7,27,28,192,193],upper:[12,22,31],upto:14,url:27,usag:[2,15,17,19,20,23,25,31,194,195],usart_irq:[95,110,126,140,155,183],usb0:7,usb1:7,uscif:204,use:[0,2,3,6,7,8,10,11,12,13,14,18,22,24,27,28,31,34,36,37,41,42,45,48,50,51,55,56,59,62,64,65,69,70,73,76,78,79,83,84,88,91,94,95,98,99,100,104,107,109,110,113,114,115,119,123,125,126,129,130,131,134,137,139,140,143,144,145,148,152,154,155,158,159,160,163,166,168,169,173,174,177,180,182,183,186,187,188,191,192,193,194,195,196,197,198,200,202,204,205],use_dkek:194,useabl:[94,109],usecas:[3,5,14,22,24,26,38,52,66,80,96,111,127,141,156,170,184,203,205],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,18,19,20,21,22,24,25,26,27,28,31,32,36,37,41,42,45,46,50,51,55,56,59,60,64,65,69,70,73,74,78,79,83,84,88,89,94,95,98,99,100,104,105,109,110,113,114,115,119,121,125,126,129,130,131,134,135,139,140,143,144,145,148,149,150,154,155,158,159,160,163,164,168,169,173,174,177,178,182,183,186,187,188,191,192,193,194,195,196,198,200,201,202,203,204,205],useful:31,user:[0,2,5,8,13,14,22,24,26,27,31,32,33,35,38,46,47,52,60,61,63,66,74,75,77,80,89,90,93,96,105,106,108,111,121,122,124,127,135,136,138,141,150,151,153,156,164,165,170,178,179,181,184,192,193,194,195,200,201,205],uses:[2,3,9,22,194,200,205],using:[0,11,13,14,17,20,21,22,24,25,26,27,28,31,91,107,123,137,152,180,192,193,194,196,197,198,200,203,204],usual:[2,5],utc_chan_start:13,util:[0,9,11,31,104,119,134,148,163,191],v0_mcp_hi_intlvl:[155,183],v0_mcp_lo_intlvl:[155,183],v0_vusr_in_int:[155,183],v0_vusr_intlvl:[155,183],v1_5:192,v1_mcp_hi_intlvl:[155,183],v1_mcp_lo_intlvl:[155,183],v1_vusr_in_int:[155,183],v1_vusr_intlvl:[155,183],v2020:0,v3_ca:[22,200,201,204],val:[22,200],valid:[2,3,5,7,11,14,18,22,24,25,31,34,37,41,42,48,51,55,56,62,65,69,70,76,79,83,84,91,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,192,193,201,205],valid_param:[9,10,11,12,13,31],valid_param_hi:31,valid_param_lo:31,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,18,19,21,22,24,25,26,27,28,31,34,37,38,41,42,45,48,51,52,55,56,59,62,65,66,69,70,73,76,79,80,83,84,88,91,92,95,96,98,99,100,104,107,110,111,113,114,115,119,123,126,127,129,130,131,134,137,140,141,143,144,145,148,149,152,155,156,158,159,160,163,166,169,170,173,174,177,180,183,184,186,187,188,191,192,194,196,197,200,201,202,203,204],vari:[6,8,14,27,193,196],variabl:27,variant:[22,204],variat:0,variou:[0,2,5,6,14,21,22,28,31,192,193,197,198,202,203],vector:[7,14,22,192,198,203],ver:200,veri:[5,14],verif:[192,201],verifi:[2,11,13,21,22,26,27,31,192,198,201,203,204],version:[3,5,24,27,28,31,192,198,200,204],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,20,21,24,27,28,32,33,46,47,60,61,74,75,89,90,105,106,121,122,135,136,150,151,164,165,178,179,197,205],video:[38,141,156,170,184],view:[0,5,6,204],vint:[9,37,51,65,79,95,110,126,140,155,169,183],vint_status_bit_index:9,virt:[12,31],virtid:12,virtual:[0,9,27,31,36,50,64,78,94,109,125,139,154,168,182],vision:[141,156,184],voltag:193,vpac_level:[155,183],vpu_wave521cl_intr:[155,183],vshs9c9qqwgrb:[22,200,204],wai:[2,22,31,194,198,204],wait:[21,25,31],wake:[6,195],wake_arm:31,wake_handl:31,wake_sourc:7,wake_timestamp:7,wakeup:[7,14,31,104,119,134,148,163,191],want:22,warm:[8,196],warn:[2,14,43,57,71,85,101,116,132,146,161,175,189],well:[2,5,12,21,24,26,27,28,31,198,201,204],were:200,wfe:14,wfi:14,what:[0,5,7,9,11,24,27,38,52,66,80,96,111,127,141,156,170,184,193,195],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,21,22,24,25,27,28,31,38,52,66,80,96,111,127,141,156,170,184,192,193,194,195,197,198,203,204,205],whenev:27,where:[0,5,9,10,12,13,14,21,22,26,27,28,35,63,77,93,108,124,138,153,181,193,194,201,202,203,204],wherev:194,whether:[0,2,10,12,13,22,27,28,192],which:[0,2,5,6,7,9,11,12,13,14,18,22,24,25,26,27,28,31,32,36,38,44,46,50,52,58,60,64,66,72,74,78,80,87,89,94,96,103,105,109,111,118,121,125,127,133,135,139,141,147,150,154,156,162,164,168,170,176,178,182,184,190,192,193,194,196,198,200,202,204,205],who:[12,13,27,28,194,205],whole:[26,27],whose:[11,27,201],wide:[5,6,8,12,26,28,31,204],wider:193,width:[11,196],wild:204,wildcard:[28,197,202,204],window:204,wipe:205,wise:25,wish:28,within:[5,6,9,10,11,12,13,14,21,25,27,28,31,34,37,42,48,51,56,62,65,70,76,79,84,91,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188],without:[2,18,22,200],wkup:[26,31,149,168,195],wkup_0_r5_0:[168,176],wkup_0_r5_1:[168,176],wkup_hsm0:[157,185],wkup_i2c0:7,wkup_icemelter0:7,wkup_r5fss0_core0:[39,44,53,58,67,72,171,176],wkup_rtc0:7,wkup_tifs0:[162,190],wkup_timer0:7,wkup_timer1:7,wkup_uart0:7,woke:7,won:22,wont:22,word:[11,13,20,21,25,27,31,197,204],work:[13,27,28,196],workaround:[0,12],worst:14,would:[5,8,14,18,22,24,25,26,27,32,46,60,74,89,105,121,135,150,164,178,200,201,202,204],wprp:[22,200],wrap:[2,12],writabl:197,write:[2,3,4,10,12,13,14,18,21,22,28,31,35,44,58,63,72,77,87,93,103,108,118,124,133,138,147,153,162,176,181,190,194,199,200,202,204,206],write_host:[28,196],writeback:[24,27],writer:[196,199,206],written:[11,12,16,21,31,194,196],x0fsqgtpwbgpuiv:[22,200,204],x509:[4,14,18,20,21,25,28,198,203,204],x509_extens:[22,200,201,204],xds110:204,xmit_intr_pend:[95,110,126,140,155,169,183],xyz:[32,46,60,74,89,105,121,135,150,164,178],yes:14,yet:[5,9,21,22,49,167],you:[2,13,14,28,193,204],your:[5,6,14],zero:[2,5,9,12,13,14,16,17,21,22,26,27,198,200,201,203,204]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62AX Clock Identifiers","AM62AX Devices Descriptions","AM62AX DMA Device Descriptions","AM62AX Firewall Descriptions","AM62AX Host Descriptions","AM62AX Interrupt Management Device Descriptions","AM62AX PLL Defaults","AM62AX Processor Descriptions","AM62A Proxy Device Descriptions","AM62AX PSI-L Device Descriptions","AM62AX Ring Accelerator Device Descriptions","AM62AX Board Configuration Resource Assignment Type Descriptions","AM62AX Secure Proxy Descriptions","AM62AX Device Group descriptions","AM62PX Clock Identifiers","AM62PX Devices Descriptions","AM62PX DMA Device Descriptions","AM62PX Firewall Descriptions","AM62PX Host Descriptions","AM62PX Interrupt Management Device Descriptions","AM62PX PLL Defaults","AM62PX Processor Descriptions","AM62PX Proxy Device Descriptions","AM62PX PSI-L Device Descriptions","AM62PX Ring Accelerator Device Descriptions","AM62PX Board Configuration Resource Assignment Type Descriptions","AM62PX Secure Proxy Descriptions","AM62PX Device Group descriptions","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Firewall Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","J722S Clock Identifiers","J722S Devices Descriptions","J722S DMA Device Descriptions","J722S Firewall Descriptions","J722S Host Descriptions","J722S Interrupt Management Device Descriptions","J722S PLL Defaults","J722S Processor Descriptions","J722S Proxy Device Descriptions","J722S PSI-L Device Descriptions","J722S Ring Accelerator Device Descriptions","J722S Board Configuration Resource Assignment Type Descriptions","J722S Secure Proxy Descriptions","J722S Device Group descriptions","J784S4 Clock Identifiers","J784S4 Devices Descriptions","J784S4 DMA Device Descriptions","J784S4 Firewall Descriptions","J784S4 Host Descriptions","J784S4 Interrupt Management Device Descriptions","J784S4 PLL Defaults","J784S4 Processor Descriptions","J784S4 Proxy Device Descriptions","J784S4 PSI-L Device Descriptions","J784S4 Ring Accelerator Device Descriptions","J784S4 Board Configuration Resource Assignment Type Descriptions","J784S4 Secure Proxy Descriptions","J784S4 Device Group descriptions","System Firmware Authentication and Decryption Requests","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SAUL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[38,52,66,80,96,111,127,141,156,170,184,204],"function":24,"static":27,AES:22,Are:197,IDs:[31,33,34,36,37,39,41,42,45,47,48,50,51,53,55,56,59,61,62,64,65,67,69,70,73,75,76,78,79,81,83,84,88,90,91,94,95,97,98,99,100,104,106,107,109,110,112,113,114,115,119,122,123,125,126,128,129,130,131,134,136,137,139,140,142,143,144,145,148,149,151,152,154,155,157,158,159,160,163,165,166,168,169,171,173,174,177,179,180,182,183,185,186,187,188,191],Used:[5,6,8],Using:[194,196,204],a53_rs_bw_limiter0:[32,46,60,164],a53_ws_bw_limiter1:[32,46,60,164],a53ss0:[32,46,60,74,164],a53ss0_core_0:[32,46,60,74,164],a53ss0_core_1:[32,46,60,74,164],a53ss0_core_2:[32,46,60,164],a53ss0_core_3:[32,46,60,164],a72ss0:[135,150,178],a72ss0_core0:[121,135,150,178],a72ss0_core0_0:121,a72ss0_core0_1:121,a72ss0_core0_pbist_wrap:150,a72ss0_core1:[135,150,178],a72ss0_core2:178,a72ss0_core3:178,a72ss1:178,a72ss1_core0:178,a72ss1_core1:178,a72ss1_core2:178,a72ss1_core3:178,aasrc0:135,abi:24,acceler:[12,27,42,56,70,84,100,115,131,145,160,174,188],access:[14,28,45,59,73,88,104,119,134,148,163,177,191,202],action:[22,31],adc0:74,after:[26,27,205],aggr_atb0:[150,178],aggreg:[37,51,65,79,95,110,126,140,155,169,183],all:[193,197],alloc:[31,44,58,72,87,103,118,133,147,162,176,190],am62a:40,am62ax:[32,33,34,35,36,37,38,39,41,42,43,44,45,120],am62px:[46,47,48,49,50,51,52,53,54,55,56,57,58,59,120],am62x:[60,61,62,63,64,65,66,67,68,69,70,71,72,73,120],am64x:[74,75,76,77,78,79,80,81,82,83,84,85,87,88,120],am65x:[92,120],am65x_sr2:[107,110,113,114,115,116],am6:[86,89,90,91,93,94,95,96,97,98,99,100,101,102,103,104,105,106,108,109,111,112,117,118,119],ani:197,api:[3,5,6,7,8,14,15,16,17,18,19,20,23,24,26,27,28,196,204],applic:22,approach:194,architectur:0,arm:14,armv8:14,arrai:28,ascpcie_buffer0:135,ascpcie_buffer1:135,assign:[27,43,57,71,85,101,116,132,146,161,175,189],atl0:[121,135,150,164,178],authent:[14,192],avail:202,background:[17,197],bank:205,base:[27,35,37,51,63,65,77,79,93,95,108,110,124,126,138,140,153,155,169,181,183],baseport:31,bch:200,between:[0,197],binari:203,bmek:22,bmpk:22,bmpkh:22,board0:[32,46,60,74,89,105,121,135,150,164,178],board:[22,24,25,26,27,28,29,43,57,71,85,101,116,132,146,161,175,189,198,204,205],boardcfg:24,boardcfg_control:24,boardcfg_dbg_cfg:24,boardcfg_dbg_dst_port:24,boardcfg_dbg_src:24,boardcfg_host_hierarchi:28,boardcfg_msmc:24,boardcfg_pm:26,boardcfg_proc:28,boardcfg_rm:27,boardcfg_rm_host_cfg:27,boardcfg_rm_host_cfg_entri:27,boardcfg_rm_resasg:27,boardcfg_rm_resasg_entri:27,boardcfg_secproxi:24,boardconfig:[22,25],book:14,boot:[14,22,25,198,203],buffer:31,c66ss0:135,c66ss0_core0:135,c66ss0_introuter0:[135,140],c66ss0_pbist0:135,c66ss1:135,c66ss1_core0:135,c66ss1_introuter0:[135,140],c66ss1_pbist0:135,c6x:14,c71ss0:135,c71ss0_mma:135,c71x_0_pbist_vd:[135,150,178],c71x_1_pbist_vd:[150,178],c7x256v0:[32,164],c7x256v0_c7xv_core_0:[32,164],c7x256v0_clec:[32,164],c7x256v0_clk:[32,164],c7x256v0_core0:[32,164],c7x256v0_debug:[32,164],c7x256v0_gicss:[32,164],c7x256v0_pbist:[32,164],c7x256v1:164,c7x256v1_c7xv_core_0:164,c7x256v1_clec:164,c7x256v1_clk:164,c7x256v1_core0:164,c7x256v1_debug:164,c7x256v1_gicss:164,c7x256v1_pbist:164,c7x:14,c7xv_rsws_bs_limiter11:164,c7xv_rsws_bs_limiter6:[32,164],cal0:[89,105],calcul:2,can:197,caveat:194,cbass0:[89,105],cbass_debug0:[89,105],cbass_fw0:[89,105],cbass_infra0:[89,105],ccdebugss0:[89,105],central:0,certif:[22,192,198,201,204],chang:[0,17],channel:[13,34,35,48,62,63,76,77,91,93,107,108,123,124,137,138,152,153,166,180,181],chapter:[1,4,29,30,120,199],check:2,clk_32k_rc_sel_dev_vd:[32,46,60,164],clock:[2,5,26,32,46,60,74,89,105,121,135,150,164,178],cmp_event_introuter0:[32,37,60,65,74,79],cmpevent_intrtr0:[89,95,105,110,121,126,135,140,150,155,178,183],code:[18,200],codec0:[32,46,150,164,178],codec1:178,codec_rs_bw_limiter2:[32,46,164],codec_ws_bw_limiter3:[32,46,164],combin:25,command:21,commun:2,compar:194,comparison:194,compat:5,compil:24,compute_cluster0:[32,46,60,74,121,135,150,164,178],compute_cluster0_ac71_4_dft_embed_pbist_0:178,compute_cluster0_ac71_5_dft_embed_pbist_0:178,compute_cluster0_ac71_6_dft_embed_pbist_0:178,compute_cluster0_ac71_7_dft_embed_pbist_0:178,compute_cluster0_arm0_dft_embed_pbist_0:178,compute_cluster0_arm0_dft_embed_pbist_1:178,compute_cluster0_arm1_dft_embed_pbist_0:178,compute_cluster0_arm1_dft_embed_pbist_1:178,compute_cluster0_aw4_msmc_dft_embed_pbist_0:178,compute_cluster0_aw5_msmc_dft_embed_pbist_0:178,compute_cluster0_aw6_msmc_dft_embed_pbist_0:178,compute_cluster0_aw7_msmc_dft_embed_pbist_0:178,compute_cluster0_c71ss0:178,compute_cluster0_c71ss0_0:150,compute_cluster0_c71ss0_core0:178,compute_cluster0_c71ss0_mma_0:[150,178],compute_cluster0_c71ss0_pbist_wrap_0:150,compute_cluster0_c71ss1:178,compute_cluster0_c71ss1_0:150,compute_cluster0_c71ss1_core0:178,compute_cluster0_c71ss1_mma_0:178,compute_cluster0_c71ss1_pbist_wrap_0:150,compute_cluster0_c71ss2:178,compute_cluster0_c71ss2_core0:178,compute_cluster0_c71ss2_mma_0:178,compute_cluster0_c71ss3:178,compute_cluster0_c71ss3_core0:178,compute_cluster0_c71ss3_mma_0:178,compute_cluster0_cfg_wrap:[121,135],compute_cluster0_cfg_wrap_0:[150,178],compute_cluster0_clec:[121,135,150,178],compute_cluster0_clkdiv_0:164,compute_cluster0_core_cor:[121,135,150,178],compute_cluster0_ddr32ss_emif0_ew:135,compute_cluster0_ddr32ss_emif0_ew_0:150,compute_cluster0_ddr32ss_emif1_ew_0:150,compute_cluster0_ddr32ss_emif_0:178,compute_cluster0_ddr32ss_emif_1:178,compute_cluster0_ddr32ss_emif_2:178,compute_cluster0_ddr32ss_emif_3:178,compute_cluster0_debug_wrap:[121,135],compute_cluster0_debug_wrap_0:[150,178],compute_cluster0_dmsc_wrap:[121,135],compute_cluster0_dmsc_wrap_0:[150,178],compute_cluster0_dru0:178,compute_cluster0_dru4:178,compute_cluster0_dru5:178,compute_cluster0_dru6:178,compute_cluster0_dru7:178,compute_cluster0_en_msmc_domain:[121,135],compute_cluster0_en_msmc_domain_0:[150,178],compute_cluster0_gic500ss:[121,135,150,178],compute_cluster0_msmc2_wrap_0:178,compute_cluster0_msmc_dft_embed_pbist_0:178,compute_cluster0_pbist_0:[32,46,60,74,164],compute_cluster0_pbist_wrap:[121,135],compute_cluster0_pbist_wrap_0:150,compute_cluster_a53_0:[89,105],compute_cluster_a53_1:[89,105],compute_cluster_a53_2:[89,105],compute_cluster_a53_3:[89,105],compute_cluster_cpac0:[89,105],compute_cluster_cpac1:[89,105],compute_cluster_cpac_pbist0:[89,105],compute_cluster_cpac_pbist1:[89,105],compute_cluster_msmc0:[89,105],compute_cluster_pbist0:[89,105],config:[24,26,27,28],configur:[5,6,7,10,11,12,13,14,17,22,24,25,26,27,28,29,31,43,57,71,85,101,116,132,146,161,175,189,192,196,197,198,200,204,205],consol:24,control:[2,5,6,7,14,204],convers:200,core:[26,27,198],count:[19,22],cpsw0:[32,46,60,74,121,135,164],cpsw1:[150,178],cpsw_9xuss_j7am0:178,cpsw_tx_rgmii0:121,cpt2_aggr0:[32,46,60,74,89,105,121,135,150,164,178],cpt2_aggr1:[32,46,60,121,135,150,164,178],cpt2_aggr2:[121,135,150,178],cpt2_aggr3:[121,150,178],cpt2_aggr4:[150,178],cpt2_aggr5:[150,178],cpt2_probe_vbusm_main_cal0_0:[89,105],cpt2_probe_vbusm_main_dss_2:[89,105],cpt2_probe_vbusm_main_navddrhi_5:[89,105],cpt2_probe_vbusm_main_navddrlo_6:[89,105],cpt2_probe_vbusm_main_navsramhi_3:[89,105],cpt2_probe_vbusm_main_navsramlo_4:[89,105],cpt2_probe_vbusm_mcu_export_slv_0:[89,105],cpt2_probe_vbusm_mcu_fss_s0_2:[89,105],cpt2_probe_vbusm_mcu_fss_s1_3:[89,105],cpt2_probe_vbusm_mcu_sram_slv_1:[89,105],cpts0:74,creat:204,csi_psilss0:[135,150,178],csi_rx_if0:[32,46,60,135,150,164,178],csi_rx_if1:[135,150,164,178],csi_rx_if2:[164,178],csi_rx_if3:164,csi_tx_if0:[135,164,178],csi_tx_if1:178,csi_tx_if_v2_0:150,csi_tx_if_v2_1:150,cti0:164,cti1:164,ctrl_mmr0:[89,105],data:[3,5,6,7,8,11,21,24,25,26,27,28,30,31],dbgsuspendrouter0:[32,46,60,74,164],dcc0:[32,46,60,74,89,105,121,135,150,164,178],dcc10:135,dcc11:135,dcc12:135,dcc1:[32,46,60,74,89,105,121,135,150,164,178],dcc2:[32,46,60,74,89,105,121,135,150,164,178],dcc3:[32,46,60,74,89,105,121,135,150,164,178],dcc4:[32,46,60,74,89,105,121,135,150,164,178],dcc5:[32,46,60,74,89,105,121,135,150,164,178],dcc6:[32,46,60,89,105,121,135,150,164,178],dcc7:[46,89,105,135,150,164,178],dcc8:[46,135,150,164,178],dcc9:[135,150,178],ddpa0:[32,46,60,74,164],ddr0:[121,135,150,178],ddr16ss0:[60,74],ddr1:[150,178],ddr2:178,ddr32ss0:[32,46,164],ddr3:178,ddrss0:[89,105],debug:[20,22,24,28,31,197,204],debugss0:[32,46,60,89,105,164],debugss_wrap0:[32,46,60,74,89,105,121,135,150,164,178],debugsuspendrtr0:[89,105,150,178],decod:201,decoder0:135,decrypt:192,definit:[14,193,195],deleg:13,deriv:[15,28,194],descript:[9,10,11,12,13,14,15,16,17,18,19,20,23,33,34,35,36,37,39,40,41,42,43,44,45,47,48,49,50,51,53,54,55,56,57,58,59,61,62,63,64,65,67,68,69,70,71,72,73,75,76,77,78,79,81,82,83,84,85,87,88,90,91,93,94,95,97,98,99,100,101,103,104,106,107,108,109,110,112,113,114,115,116,118,119,122,123,124,125,126,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,165,166,167,168,169,171,172,173,174,175,176,177,179,180,181,182,183,185,186,187,188,189,190,191],design:[24,27],destin:[37,41,51,55,65,69,79,83,95,99,110,114,126,130,140,144,155,159,169,173,183,187],detail:[24,27],develop:198,devgrp:[45,59,73,88,104,119,134,148,163,177,191,193],devic:[0,2,6,7,26,27,32,33,34,37,38,40,41,42,45,46,47,48,51,52,54,55,56,59,60,61,62,65,66,68,69,70,73,74,75,76,79,80,82,83,84,88,89,90,91,95,96,98,99,100,104,105,106,107,110,111,113,114,115,119,121,122,123,126,127,129,130,131,134,135,136,137,140,141,143,144,145,148,150,151,152,155,156,158,159,160,163,164,165,166,169,170,172,173,174,177,178,179,180,183,184,186,187,188,191,193,194,196,198,200,203,204],dftss0:[89,105],directli:197,dkek:[15,194],dma:[27,34,48,62,76,91,107,123,137,152,166,180],dmass0:[32,46,60,74,164],dmass0_bcdma_0:[32,46,60,74,164],dmass0_cbass_0:[32,46,60,74,164],dmass0_intaggr_0:[32,37,46,51,60,65,74,79,164,169],dmass0_ipcss_0:[32,46,60,74,164],dmass0_pktdma_0:[32,46,60,74,164],dmass0_ringacc_0:[32,46,60,74,164],dmass0_sec_proxy_0:[44,58,72,87,176],dmass1:[32,46,164],dmass1_bcdma_0:[32,46,164],dmass1_intaggr_0:[32,37,46,51,164,169],dmpac0:[135,150,178],dmpac0_ctset_0:[150,178],dmpac0_intd_0:[150,178],dmpac0_sde_0:[135,150,178],dmpac0_utc_0:[150,178],dmpac_vpac_psilss0:[150,178],dmsc0:74,dmsc:[26,197],document:[3,4,5,6,7,8,22,120],domain:[31,149,195],domgrp:195,done:204,dphy_rx0:[32,46,60,135,150,164,178],dphy_rx1:[135,150,164,178],dphy_rx2:[164,178],dphy_rx3:164,dphy_tx0:[46,135,150,164,178],dphy_tx1:[150,178],dsp:14,dss0:[32,46,60,89,105,135,150,164,178],dss1:[46,164],dss1_dpi0_pclk_dev_vd:164,dss1_dpi0_pllsel_dev_vd:164,dss1_dpi1_pllsel_dev_vd:164,dss_dsi0:[46,135,150,164,178],dss_dsi1:[150,178],dss_edp0:[135,150,178],dual:201,dummy_ip_lpsc_debug2dmsc_vd:[89,105],dummy_ip_lpsc_dmsc_vd:[89,105],dummy_ip_lpsc_emif_data_vd:[89,105],dummy_ip_lpsc_main2mcu_vd:[89,105],dummy_ip_lpsc_mcu2main_infra_vd:[89,105],dummy_ip_lpsc_mcu2main_vd:[89,105],dummy_ip_lpsc_mcu2wkup_vd:[89,105],dummy_ip_lpsc_wkup2main_infra_vd:[89,105],dummy_ip_lpsc_wkup2mcu_vd:[89,105],dure:[21,198],ecap0:[32,46,60,74,89,105,121,135,150,164,178],ecap1:[32,46,60,74,121,135,150,164,178],ecap2:[32,46,60,74,121,135,150,164,178],ecc_aggr0:[89,105],ecc_aggr1:[89,105],ecc_aggr2:[89,105],efuse0:[89,105],ehrpwm0:[89,105,121,135],ehrpwm1:[89,105,121,135],ehrpwm2:[89,105,121,135],ehrpwm3:[89,105,121,135],ehrpwm4:[89,105,121,135],ehrpwm5:[89,105,121,135],elig:2,elm0:[32,46,60,74,89,105,121,135,150,164,178],emif_cfg_iso_vd:[32,60],emif_data_0_vd:[74,121,135,150,178],emif_data_1_vd:[150,178],emif_data_2_vd:178,emif_data_3_vd:178,emif_data_iso_vd:[32,60],enabl:193,encoder0:135,encrypt:[22,192,198,203],entiti:2,entri:28,enumer:[24,28,33,36,39,44,45,47,50,53,58,59,61,64,67,72,73,75,78,81,87,88,90,94,97,103,104,106,109,112,118,119,122,125,128,133,134,136,139,142,147,148,149,151,154,157,162,163,165,168,171,176,177,179,182,185,190,191],epwm0:[32,46,60,74,150,164,178],epwm1:[32,46,60,74,150,164,178],epwm2:[32,46,60,74,150,164,178],epwm3:[74,150,178],epwm4:[74,150,178],epwm5:[74,150,178],epwm6:74,epwm7:74,epwm8:74,eqep0:[32,46,60,74,89,105,121,135,150,164,178],eqep1:[32,46,60,74,89,105,121,135,150,164,178],eqep2:[32,46,60,74,89,105,121,135,150,164,178],error:18,esm0:[32,46,60,74,89,105,121,135,150,164,178],event:[37,51,65,79,95,110,126,140,155,169,183],exampl:[5,14,200,204],extend:[16,22,28,92,196,200],extens:[22,192,204],famili:120,faq:197,ffi_main_ac_cbass_vd:[150,178],ffi_main_ac_qm_cbass_vd:[150,178],ffi_main_hc_cbass_vd:[150,178],ffi_main_infra_cbass_vd:[121,150,178],ffi_main_ip_cbass_vd:[121,150,178],ffi_main_rc_cbass_vd:[121,150,178],field:[10,12,13,22,200,204],firewal:[17,20,22,35,49,63,77,93,108,124,138,153,167,181,197],firmwar:[22,24,28,192,198,204],flag:[2,14,22],flow:[13,25,34,48,62,76,91,107,123,137,152,166,180],foreground:197,format:[25,31,198],foundat:[0,2],frequenc:5,fsirx0:74,fsirx1:74,fsirx2:74,fsirx3:74,fsirx4:74,fsirx5:74,fsitx0:74,fsitx1:74,fss0:[32,46,60,74,164],fss0_fsas_0:[32,46,60,74,164],fss0_ospi_0:[32,46,60,74,164],fss_mcu_0:105,further:0,gener:[2,3,4,14],get:[14,15,16,17,20,21,27],gic0:[89,105],gicss0:[32,46,60,74,164],global:[13,16,37,51,65,79,95,110,126,140,155,169,183],glossari:0,gluelogic_acspcie0_buff:178,gluelogic_acspcie1_buff:178,goal:24,gpio0:[32,46,60,74,89,105,121,135,150,164,178],gpio1:[32,46,60,74,89,105,135,164],gpio2:[121,135,150,178],gpio3:135,gpio4:[121,135,150,178],gpio5:135,gpio6:[121,135,150,178],gpio7:135,gpiomux_intrtr0:[89,95,105,110,121,126,135,140,150,155,178,183],gpmc0:[32,46,60,74,89,105,121,135,150,164,178],gpu0:[46,60,89,105,135,164],gpu0_dft_pbist_0:135,gpu0_gpu_0:135,gpu0_gpucore_0:135,gpu_rs_bw_limiter2:60,gpu_rs_bw_limiter9:[46,164],gpu_ws_bw_limiter10:[46,164],gpu_ws_bw_limiter3:60,group:[26,27,45,59,73,88,104,119,134,148,149,163,177,191,193,195],gs80prg_mcu_wrap_wkup_0:[89,105],gs80prg_soc_wrap_wkup_0:[89,105],gtc0:[74,89,105,121,135,150,178],guid:[199,204,206],handov:[14,23,28,205],hardwar:196,header:[2,24],hierarchi:28,high:[27,200],host:[28,36,50,64,78,94,109,125,139,154,168,182,197],how:197,hsm0:[32,60],i2c0:[32,46,60,74,89,105,121,135,150,164,178],i2c1:[32,46,60,74,89,105,121,135,150,164,178],i2c2:[32,46,60,74,89,105,121,135,150,164,178],i2c3:[32,46,60,74,89,105,121,135,150,164,178],i2c4:[121,135,150,164,178],i2c5:[121,135,150,178],i2c6:[121,135,150,178],i3c0:[121,135],icemelter_wkup_0:[89,105],icssm0:60,identifi:[19,32,46,60,74,89,105,121,135,150,164,178],ids:[35,63,77,93,108,124,138,153,181],imag:[14,22,25],includ:198,increment:193,index:5,indic:[34,42,48,56,62,70,76,84,91,98,100,107,113,115,123,129,131,137,143,145,152,158,160,166,174,180,186,188],inform:[17,92,198],init:[26,27],initi:[17,26,27,193],input:[37,51,65,79,95,110,126,140,155,169,183],instrument:2,integr:[2,22],interfac:[2,21,204],interpret:30,interrupt:[27,37,51,65,79,95,110,126,140,155,169,183],introduct:[0,1,5,6,7,9,10,11,12,13,14,20,21,22,25,26,27,33,34,35,36,37,39,41,42,43,44,45,47,48,50,51,53,55,56,57,58,59,61,62,63,64,65,67,69,70,71,72,73,75,76,77,78,79,81,83,84,85,86,87,88,90,91,92,93,94,95,97,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,122,123,124,125,126,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,165,166,168,169,171,173,174,175,176,177,179,180,181,182,183,185,186,187,188,189,190,191,192,193,195,202,204],irq:[9,27],issu:197,j7200:[120,121,122,123,124,125,126,127,128,129,130,131,132,133,134],j721e:[120,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],j721s2:[120,150,151,152,153,154,155,156,157,158,159,160,161,162,163],j722:[120,164,165,166,167,168,169,170,171,172,173,174,175,176,177],j784s4:[120,178,179,180,181,182,183,184,185,186,187,188,189,190,191],j7aep_gpu_bxs464_wrap0:[150,178],j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[150,178],j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,178],j7aep_gpu_bxs464_wrap0_gpucore_0:[150,178],j7am_32_64_atb_funnel0:[150,178],j7am_32_64_atb_funnel1:[150,178],j7am_32_64_atb_funnel2:[150,178],j7am_bolt_pgd0:[150,178],j7am_bolt_psc_wrap0:178,j7am_hwa_atb_funnel0:[150,178],j7am_main_16ff0:[150,178],j7am_pulsar_atb_funnel0:[150,178],jpgenc0:[32,164],jpgenc_rs_bw_limiter4:[32,164],jpgenc_ws_bw_limiter5:[32,164],jtag:[21,204],k3_arm_atb_funnel_3_32_mcu_0:[89,105],k3_led_main_0:[89,105],keep:14,kei:[18,19,22,194,200],kek:[15,28,194],keyrev:201,keystor:[86,102,117],keywrit:[18,22],know:197,larg:5,layer:31,led0:[32,46,60,74,121,135,150,164,178],level:27,list:[28,32,35,46,60,63,74,77,89,93,105,108,121,124,135,138,150,153,164,178,181],load:22,locat:31,lock:16,logic:201,low:7,m4f:14,macro:[5,6,8],magic:24,mailbox0:[32,46,60,74,164],main0:121,main2mcu_lvl_intrtr0:[89,95,105,110,121,126,135,140,150,155,178,183],main2mcu_pls_intrtr0:[89,95,105,110,121,126,135,140,150,155,178,183],main2mcu_vd:[32,46,60,74,164],main2wkupmcu_vd:[121,135,150,178],main:[45,59,73,88,104,119,134,148,163,177,191],main_emif_cfg_iso_vd:[46,164],main_emif_data_iso_vd:[46,164],main_gpiomux_introuter0:[32,37,46,51,60,65,74,79,164,169],main_pll8_sel_extwave_vd:[121,135],main_sec_proxy0:[103,118],main_usb0_iso_vd:[32,46,60,164],main_usb1_iso_vd:[32,60],main_usb2_iso_vd:[46,164],manag:[0,2,4,5,9,10,11,12,13,14,26,27,28,31,37,51,65,79,95,110,126,140,155,169,183,197],mandatori:192,map:0,mcan0:[32,46,60,74,121,135,150,164,178],mcan10:[121,135,150,178],mcan11:[121,135,150,178],mcan12:[121,135,150,178],mcan13:[121,135,150,178],mcan14:[121,150,178],mcan15:[121,150,178],mcan16:[121,150,178],mcan17:[121,150,178],mcan1:[46,74,121,135,150,164,178],mcan2:[121,135,150,178],mcan3:[121,135,150,178],mcan4:[121,135,150,178],mcan5:[121,135,150,178],mcan6:[121,135,150,178],mcan7:[121,135,150,178],mcan8:[121,135,150,178],mcan9:[121,135,150,178],mcasp0:[32,46,60,89,105,121,135,150,164,178],mcasp10:135,mcasp11:135,mcasp1:[32,46,60,89,105,121,135,150,164,178],mcasp2:[32,46,60,89,105,121,135,150,164,178],mcasp3:[135,150,164,178],mcasp4:[135,150,164,178],mcasp5:135,mcasp6:135,mcasp7:135,mcasp8:135,mcasp9:135,mcrc64_0:[32,46,60,164],mcspi0:[32,46,60,74,89,105,121,135,150,164,178],mcspi1:[32,46,60,74,89,105,121,135,150,164,178],mcspi2:[32,46,60,74,89,105,121,135,150,164,178],mcspi3:[74,89,105,121,135,150,178],mcspi4:[74,89,105,121,135,150,178],mcspi5:[121,135,150,178],mcspi6:[121,135,150,178],mcspi7:[121,135,150,178],mcu2main_vd:[60,74],mcu_adc0:[89,105,121],mcu_adc12_16ffc0:135,mcu_adc12_16ffc1:135,mcu_adc12fc_16ffc0:[150,178],mcu_adc12fc_16ffc1:[150,178],mcu_adc1:[89,105,121],mcu_armss0:[89,105],mcu_armss0_cpu0:[89,105],mcu_armss0_cpu1:[89,105],mcu_cbass0:[89,105],mcu_cbass_debug0:[89,105],mcu_cbass_fw0:[89,105],mcu_cpsw0:[89,105,121,135,150,178],mcu_cpt2_aggr0:[32,46,89,105,121,135,150,164,178],mcu_ctrl_mmr0:[89,105],mcu_dcc0:[32,46,60,74,89,105,121,135,150,164,178],mcu_dcc1:[32,46,89,105,121,135,150,164,178],mcu_dcc2:[89,105,121,135,150,178],mcu_debugss0:[89,105],mcu_ecc_aggr0:[89,105],mcu_ecc_aggr1:[89,105],mcu_efuse0:[89,105],mcu_esm0:[74,89,105,121,135,150,178],mcu_fss0:[121,135,150,178],mcu_fss0_fsas_0:[89,105,121,135,150,178],mcu_fss0_hyperbus0:[89,105],mcu_fss0_hyperbus1p0_0:[121,135,150,178],mcu_fss0_ospi_0:[89,105,121,135,150,178],mcu_fss0_ospi_1:[89,105,121,135,150,178],mcu_gpio0:[32,46,60,74,164],mcu_i2c0:[32,46,60,74,89,105,121,135,150,164,178],mcu_i2c1:[74,121,135,150,178],mcu_i3c0:[121,135,150,178],mcu_i3c1:[121,135,150,178],mcu_m4fss0:[60,74],mcu_m4fss0_cbass_0:[60,74],mcu_m4fss0_core0:[60,74],mcu_mcan0:[32,46,60,89,105,121,135,150,164,178],mcu_mcan1:[32,46,60,89,105,121,135,150,164,178],mcu_mcrc64_0:[32,46,60,74,164],mcu_mcspi0:[32,46,60,74,89,105,121,135,150,164,178],mcu_mcspi1:[32,46,60,74,89,105,121,135,150,164,178],mcu_mcspi2:[89,105,121,135,150,178],mcu_mcu_16ff0:[32,46,60,164],mcu_mcu_gpiomux_introuter0:[74,79],mcu_msram0:[89,105],mcu_navss0:[89,105,121,135,150,178],mcu_navss0_intr_0:[121,126,135,140],mcu_navss0_intr_aggr_0:[89,95,105,110],mcu_navss0_intr_router_0:[89,95,105,110,150,155,178,183],mcu_navss0_mcrc0:[89,105],mcu_navss0_mcrc_0:[121,135,150,178],mcu_navss0_modss:[121,135,150,178],mcu_navss0_proxy0:[89,105,121,135,150,178],mcu_navss0_ringacc0:[89,105,121,135,150,178],mcu_navss0_sec_proxy0:[133,147,162,190],mcu_navss0_udmap0:[89,105],mcu_navss0_udmap_0:[121,135,150,178],mcu_navss0_udmass:[121,135,150,178],mcu_navss0_udmass_inta_0:[121,126,135,140,150,155,178,183],mcu_obsclk_mux_sel_dev_vd:[32,46,60,164],mcu_pbist0:[32,46,89,105,121,135,150,164,178],mcu_pbist1:[121,135,150,178],mcu_pbist2:[121,150,178],mcu_pdma0:[89,105],mcu_pdma1:[89,105],mcu_pll_mmr0:[89,105],mcu_psc0:74,mcu_psram0:[89,105],mcu_r5fss0:[32,46,121,135,150,164,178],mcu_r5fss0_core0:[32,46,121,135,150,164,178],mcu_r5fss0_core1:[121,135,150,178],mcu_r5fss0_ss0:164,mcu_rom0:[89,105],mcu_rti0:[32,46,60,74,89,105,121,135,150,164,178],mcu_rti1:[89,105,121,135,150,178],mcu_sa2_ul0:[121,135],mcu_sa3_ss0_sec_proxy_0:[162,190],mcu_sec_mmr0:[89,105],mcu_sec_proxy0:[103,118],mcu_timer0:[32,46,60,74,89,105,121,135,150,164,178],mcu_timer1:[32,46,60,74,89,105,121,135,150,164,178],mcu_timer1_clksel_vd:[121,135],mcu_timer2:[32,46,60,74,89,105,121,135,150,164,178],mcu_timer3:[32,46,60,74,89,105,121,135,150,164,178],mcu_timer3_clksel_vd:[121,135],mcu_timer4:[121,135,150,178],mcu_timer5:[121,135,150,178],mcu_timer5_clksel_vd:[121,135],mcu_timer6:[121,135,150,178],mcu_timer7:[121,135,150,178],mcu_timer7_clksel_vd:[121,135],mcu_timer8:[121,135,150,178],mcu_timer9:[121,135,150,178],mcu_timer9_clksel_vd:[121,135],mcu_uart0:[32,46,60,74,89,105,121,135,150,164,178],mcu_uart1:74,mcu_wakeup:[45,59,73,88,104,119,134,148,163,177,191],mcusram:205,mek:[22,200],memori:31,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,23,24,26,27,28,198,201],method:[192,194],mlb0:135,mmcsd0:[32,46,60,74,89,105,121,135,150,164,178],mmcsd1:[32,46,60,74,89,105,121,135,150,164,178],mmcsd2:[32,46,60,135,164],mmr:16,mode:7,model:193,monitor:12,mpk:[22,200],msmc:3,msram8kx256e0:164,msv:[22,200],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[89,105],mx_efuse_mcu_chain_mcu_0:[89,105],mx_wakeup_reset_sync_wkup_0:[89,105],navss0:[89,105,121,135,150,178],navss0_bcdma_0:[150,178],navss0_cpts0:[89,105],navss0_cpts_0:[121,135,150,178],navss0_dti_0:[121,135],navss0_intr_0:[150,155,178,183],navss0_intr_router_0:[89,95,105,110,121,126,135,140],navss0_mailbox0_cluster0:[89,105],navss0_mailbox0_cluster10:[89,105],navss0_mailbox0_cluster11:[89,105],navss0_mailbox0_cluster1:[89,105],navss0_mailbox0_cluster2:[89,105],navss0_mailbox0_cluster3:[89,105],navss0_mailbox0_cluster4:[89,105],navss0_mailbox0_cluster5:[89,105],navss0_mailbox0_cluster6:[89,105],navss0_mailbox0_cluster7:[89,105],navss0_mailbox0_cluster8:[89,105],navss0_mailbox0_cluster9:[89,105],navss0_mailbox1_0:[150,178],navss0_mailbox1_10:[150,178],navss0_mailbox1_11:[150,178],navss0_mailbox1_1:[150,178],navss0_mailbox1_2:[150,178],navss0_mailbox1_3:[150,178],navss0_mailbox1_4:[150,178],navss0_mailbox1_5:[150,178],navss0_mailbox1_6:[150,178],navss0_mailbox1_7:[150,178],navss0_mailbox1_8:[150,178],navss0_mailbox1_9:[150,178],navss0_mailbox_0:[121,135,150,178],navss0_mailbox_10:[121,135,150,178],navss0_mailbox_11:[121,135,150,178],navss0_mailbox_1:[121,135,150,178],navss0_mailbox_2:[121,135,150,178],navss0_mailbox_3:[121,135,150,178],navss0_mailbox_4:[121,135,150,178],navss0_mailbox_5:[121,135,150,178],navss0_mailbox_6:[121,135,150,178],navss0_mailbox_7:[121,135,150,178],navss0_mailbox_8:[121,135,150,178],navss0_mailbox_9:[121,135,150,178],navss0_mcrc0:[89,105],navss0_mcrc_0:[121,135,150,178],navss0_modss:[121,135,150,178],navss0_modss_inta0:[89,95,105,110],navss0_modss_inta1:[89,95,105,110],navss0_modss_inta_0:[121,126,150,155,178,183],navss0_modss_inta_1:[121,126,150,155,178,183],navss0_modss_intaggr_0:[135,140],navss0_modss_intaggr_1:[135,140],navss0_proxy0:[89,105],navss0_proxy_0:[121,135,150,178],navss0_pvu0:[89,105],navss0_pvu1:[89,105],navss0_pvu_0:[135,150,178],navss0_pvu_1:[135,150,178],navss0_pvu_2:135,navss0_ringacc0:[89,105],navss0_ringacc_0:[121,135,150,178],navss0_sec_proxy_0:[133,147,162,190],navss0_spinlock_0:[121,135,150,178],navss0_tbu_0:[121,135],navss0_tcu_0:135,navss0_timer_mgr0:[89,105],navss0_timer_mgr1:[89,105],navss0_timermgr_0:[121,135,150,178],navss0_timermgr_1:[121,135,150,178],navss0_udmap0:[89,105],navss0_udmap_0:[121,135,150,178],navss0_udmass:[121,135,150,178],navss0_udmass_inta0:[89,95,105,110],navss0_udmass_inta_0:[121,126,150,155,178,183],navss0_udmass_intaggr_0:[135,140],navss0_virtss:[121,135,150,178],non:2,normal:205,note:15,number:24,object:[3,5,6,7,8],obsclk0_mux_sel_dev_vd:[32,46,164],oldi_tx_core0:[46,164],oldi_tx_core1:[46,164],oldi_tx_core_main_0:[89,105],open:[20,21],oper:205,optim:198,option:[22,31,192,200],osal:[26,27],otp:[16,18,19,22,28,92,196,200,201],outer:198,output:[37,51,65,79,95,110,126,140,155,169,183],outsid:202,over:204,overlap:197,overview:31,owner:17,ownership:197,pair:11,paramet:[9,10,11,12,13,92],part:27,pass:25,path:2,payload:198,pbist0:[32,46,60,74,89,105,121,135,150,164,178],pbist10:[135,150,178],pbist11:[150,178],pbist13:178,pbist14:178,pbist15:178,pbist1:[46,60,74,89,105,121,135,150,164,178],pbist2:[74,121,135,150,164,178],pbist3:[32,46,74,135,150,164,178],pbist4:[135,150,178],pbist5:[135,150,178],pbist6:135,pbist7:[135,150,178],pbist8:[150,178],pbist9:135,pcie0:[74,89,105,135,164,178],pcie1:[89,105,121,135,150,178],pcie2:[135,178],pcie3:[135,178],pdma0:[89,105],pdma1:[89,105],pdma_debug0:[89,105],per:[44,58,72,87,103,118,133,147,162,176,190],perform:[204,205],permiss:197,pll:[38,52,66,80,96,111,127,141,156,170,184],pll_mmr0:[89,105],pllctrl0:[89,105],popul:[22,204],post:205,power:[2,4,5,7,26,31],pre:27,primer:[193,195],priv:[35,63,77,93,108,124,138,153,181,197],procedur:[12,198,200],process:27,processor:[14,28,39,53,67,81,97,112,128,142,157,171,185,192],program:[5,194,196,197],programm:197,protocol:21,proxi:[10,27,40,41,44,54,55,58,68,69,72,82,83,87,98,99,103,113,114,118,129,130,133,143,144,147,158,159,162,172,173,176,186,187,190],pru_icssg0:[74,89,105,135],pru_icssg1:[74,89,105,135],pru_icssg2:[89,105],psc0:[32,46,60,74,89,105,121,135,150,164,178],psc0_fw_0:[32,46,60,164],pscss0:[32,46,60,164],psi:[11,41,55,69,83,99,114,130,144,159,173,187],psil:27,psramecc0:[89,105],queri:3,r5fss0:[74,121,135,150,164,178],r5fss0_core0:[74,121,135,150,164,178],r5fss0_core1:[74,121,135,150,178],r5fss0_introuter0:[135,140],r5fss0_ss0:164,r5fss1:[74,135,150,178],r5fss1_core0:[74,135,150,178],r5fss1_core1:[74,135,150,178],r5fss1_introuter0:[135,140],r5fss2:178,r5fss2_core0:178,r5fss2_core1:178,rang:27,read:[0,11,16,19,196,201],receiv:[13,21,26,27],refer:[22,192],region:[17,35,63,77,93,108,124,138,153,181,197],regist:[11,197],relat:201,relationship:197,releas:[9,14,15],request:[2,10,12,13,14,192],reset:[8,12],resourc:[2,4,9,10,11,12,13,27,31,43,57,71,85,101,116,132,146,161,175,189,197,202,205],respons:[2,9,10,12,13],retriev:204,revis:[19,22,24,201,204],ring:[12,27,42,56,70,84,100,115,131,145,160,174,188],rom:25,rout:9,router:[37,51,65,79,95,110,126,140,155,169,183],row:[16,28],rti0:[32,46,60,74,89,105,121,135,150,164,178],rti10:74,rti11:74,rti15:[46,60,135,150,164,178],rti16:[135,150,178],rti17:[150,178],rti18:178,rti19:178,rti1:[32,46,60,74,89,105,121,135,150,164,178],rti24:135,rti25:135,rti28:[121,135,150,178],rti29:[121,135,150,178],rti2:[32,46,60,89,105,164,178],rti30:[135,150,178],rti31:[135,150,178],rti32:178,rti33:178,rti3:[32,46,60,89,105,164,178],rti4:[32,164,178],rti5:[164,178],rti6:178,rti7:178,rti8:[74,164],rti9:74,run:201,runtim:[20,86,102,117,205],sa2_cpsw_psilss0:[150,178],sa2_ul0:[74,89,105,135,150,178],sa2ul:[28,194,202],sa3_ss0_sec_proxy_0:[44,58,72,176],sa3ul:202,sam67_debug_funnel_2_32_0:164,sam67_debug_funnel_2_64_0:[46,164],sam67_dmpac_wrap0:164,same:197,sampl:22,saul:202,sbl:[22,201],sci:[0,27],sdk:0,sec:22,secur:[0,2,4,21,22,23,28,31,44,58,72,87,103,118,133,147,162,176,190,198,200,203,204,205],send:204,sequenc:[14,192],serdes0:[89,105],serdes1:[89,105],serdes_10g0:[74,135,150,164,178],serdes_10g1:[121,164,178],serdes_10g2:178,serdes_10g4:178,serdes_16g0:135,serdes_16g1:135,serdes_16g2:135,serdes_16g3:135,server:0,set:[9,14,15,17],sign:[22,192,198,201,203],size:[13,86,102,117],smek:22,smpk:22,smpkh:22,sms0:[32,46,60,164],soc:[20,32,46,60,74,89,105,120,121,135,150,164,178,204],soft:16,softwar:[0,19,22],sourc:[7,37,41,51,55,65,69,79,83,95,99,110,114,126,130,140,144,155,159,169,173,183,187],specif:[14,120],specifi:197,spinlock0:[32,46,60,74,164],sr1:120,sr2:120,state:204,statu:[14,16],stm0:[32,46,60,74,89,105,121,135,150,164,178],structur:[3,5,6,7,8,11,24,26,27,28,201],sub:[31,200],substructur:[24,28],subsystem:[26,27],suppli:194,support:[7,192,197,200],swrev:[200,201],sysfw:[22,201,202],system:[2,8,22,24,28,192,198,204],templat:[22,200],texa:2,thi:[5,6,8],thread:[11,41,44,55,58,69,72,83,87,99,103,114,118,130,133,144,147,159,162,173,176,187,190],threshold:13,time:[24,198,201],timeout:21,timer0:[32,46,60,74,89,105,121,135,150,164,178],timer10:[74,89,105,121,135,150,178],timer11:[74,89,105,121,135,150,178],timer11_clksel_vd:[121,135],timer12:[121,135,150,178],timer13:[121,135,150,178],timer13_clksel_vd:[121,135],timer14:[121,135,150,178],timer15:[121,135,150,178],timer15_clksel_vd:[121,135],timer16:[121,135,150,178],timer17:[121,135,150,178],timer17_clksel_vd:[121,135],timer18:[121,135,150,178],timer19:[121,135,150,178],timer19_clksel_vd:[121,135],timer1:[32,46,60,74,89,105,121,135,150,164,178],timer1_clksel_vd:[121,135],timer2:[32,46,60,74,89,105,121,135,150,164,178],timer3:[32,46,60,74,89,105,121,135,150,164,178],timer3_clksel_vd:[121,135],timer4:[32,46,60,74,89,105,121,135,150,164,178],timer5:[32,46,60,74,89,105,121,135,150,164,178],timer5_clksel_vd:[121,135],timer6:[32,46,60,74,89,105,121,135,150,164,178],timer7:[32,46,60,74,89,105,121,135,150,164,178],timer7_clksel_vd:[121,135],timer8:[74,89,105,121,135,150,178],timer9:[74,89,105,121,135,150,178],timer9_clksel_vd:[121,135],timermgr0:74,timesync_event_introuter0:[46,51,74,79,164,169],timesync_event_router0:[32,37,60,65],timesync_intrtr0:[89,95,105,110,121,126,135,140,150,155,178,183],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,194,198,201,204,206],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:17,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:17,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:16,tisci_msg_get_soc_uid:20,tisci_msg_get_trace_config:3,tisci_msg_key_writ:18,tisci_msg_lock_otp_row:16,tisci_msg_lpm_wake_reason:7,tisci_msg_open_debug_fwl:20,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_fw_cap:3,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:19,tisci_msg_read_otp_mmr:16,tisci_msg_read_swrev:19,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sec_handov:23,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:17,tisci_msg_set_io_isol:7,tisci_msg_soft_lock_otp_write_glob:16,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:19,tisci_msg_write_otp_row:16,tisci_msg_write_swrev:19,topic:199,trace:[30,31],transfer:21,transmit:[13,21],transport:2,trigger:205,two:194,type:[22,43,57,71,85,101,116,132,146,161,175,189,200,204],uart0:[32,46,60,74,89,105,121,135,150,164,178],uart1:[32,46,60,74,89,105,121,135,150,164,178],uart2:[32,46,60,74,89,105,121,135,150,164,178],uart3:[32,46,60,74,121,135,150,164,178],uart4:[32,46,60,74,121,135,150,164,178],uart5:[32,46,60,74,121,135,150,164,178],uart6:[32,46,60,74,121,135,150,164,178],uart7:[121,135,150,178],uart8:[121,135,150,178],uart9:[121,135,150,178],uart:[31,204],udmap:13,ufs0:[135,178],uid:[20,21,204],unencrypt:203,unlock:[28,204],unpair:11,usag:[3,5,6,7,8,9,10,11,12,13,14,16,18,24,26,27,28,193,205],usb0:[32,46,60,74,121,135,150,164,178],usb1:[32,46,60,135,164],usb3ss0:[89,105],usb3ss1:[89,105],user:[197,199,204,206],valid:[9,10,12,13,26,27,204],valu:[193,195],variou:204,vdc_data_vbusm_32b_ref_mcu2wkup:[89,105],vdc_data_vbusm_32b_ref_wkup2mcu:[89,105],vdc_data_vbusm_64b_ref_main2mcu:[89,105],vdc_data_vbusm_64b_ref_mcu2main:[89,105],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[89,105],vdc_infra_vbusp_32b_ref_mcu2main_infra:[89,105],vdc_infra_vbusp_32b_ref_wkup2main_infra:[89,105],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[89,105],vdc_nav_psil_128b_ref_main2mcu:[89,105],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[89,105],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[89,105],version:22,via:[194,204],virtual:[37,51,65,79,95,110,126,140,155,169,183],vpac0:[32,135,150,164,178],vpac1:178,vpac_rsws_bw_limiter7:[32,164],vpac_rsws_bw_limiter8:[32,164],vpfe0:135,vtm0:74,vusr_dual0:[150,178],wait:14,wake:7,what:197,which:197,wise:[32,46,60,74,89,105,121,135,150,164,178],without:[5,25],wkup_cbass0:[89,105],wkup_cbass_fw0:[89,105],wkup_clkout_sel_dev_vd:[32,46,164],wkup_ctrl_mmr0:[89,105],wkup_ddpa0:[121,135,150,178],wkup_deepsleep_sources0:[32,46,60,164],wkup_dmsc0:[89,105,121,135],wkup_dmsc0_cortex_m3_0:[89,105],wkup_ecc_aggr0:[89,105],wkup_esm0:[32,46,60,89,105,121,135,150,164,178],wkup_gpio0:[89,105,121,135,150,178],wkup_gpio1:[121,135,150,178],wkup_gpiomux_intrtr0:[89,95,105,110,121,126,135,140,150,155,178,183],wkup_gtc0:[32,46,60,164],wkup_hsm0:[150,178],wkup_i2c0:[32,46,60,89,105,121,135,150,164,178],wkup_j7am_wakeup_16ff0:[150,178],wkup_mcu_gpiomux_introuter0:[32,37,46,51,60,65,164,169],wkup_pbist0:[32,46,60,164],wkup_pbist1:[32,46,164],wkup_pllctrl0:[89,105],wkup_porz_sync0:[121,135,150,178],wkup_psc0:[32,46,60,89,105,121,135,150,164,178],wkup_psramecc_8k0:164,wkup_r5fss0:[32,46,60,164],wkup_r5fss0_core0:[32,46,60,164],wkup_r5fss0_ss0:[32,46,60,164],wkup_rtcss0:[32,46,60,164],wkup_rti0:[32,46,60,164],wkup_sms0:[150,178],wkup_timer0:[32,46,60,164],wkup_timer1:[32,46,60,164],wkup_uart0:[32,46,60,89,105,121,135,150,164,178],wkup_vtm0:[32,46,60,89,105,121,135,150,164,178],wkup_wakeup0:121,wkupmcu2main_vd:[121,135,150,178],write:[11,16,19,196,197,201],writer:[18,200],x509:[22,200]}})