example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk or negedge reset)
begin
  if (reset) next_state <= 0;
  else if (next_state == 0)
    if (in) next_state <= 1;
  else next_state <= 0;
  else next_state <= 1;
  out <= next_state;
end

================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
        next_state <= 0;
    else
        next_state <= in;
    present_state <= next_state;
end

================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk or negedge reset)
begin
  if (reset)
    next_state <= 0;
  else if (next_state == 0 and in)
    next_state <= 1;
  else if (next_state == 1 and in)
    next_state <= 0;
  else
    next_state <= next_state;
  out <= next_state;
end

================================================================
example-3: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
        next_state <= 0;
    else if (in)
        next_state <= 1;
    else
        next_state <= 0;
    present_state <= next_state;
end

================================================================
example-4: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
        next_state <= 0;
    else if (next_state == 0)
        if (in)
            next_state <= 1;
    else if (next_state == 1)
        if (in)
            next_state <= 0;
    else
        next_state <= 0;
end

================================================================
example-5: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
        next_state <= 0;
    else if (next_state == 0)
        next_state <= in;
    else if (next_state == 1)
        next_state <= in;
    else if (next_state == 2)
        next_state <= in;
    else if (next_state == 3)
        next_state <= in;
    else if (next_state == 4)
        next_state <= in;
    else if (next_state == 5)
        next_state <= in;
    else if (next_state == 6)
        next_state <= in;
    else if (next_state == 7)
        next_state <= in;
    else if (next_state == 8)
        next_state <= in;
    else if (
================================================================
example-6: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
    begin
        present_state = 0;
        next_state = 0;
    end
    else if (present_state == 0)
    begin
        if (in)
        begin
            next_state = 1;
        end
    end
    else if (present_state == 1)
    begin
        if (in)
        begin
            next_state = 0;
        end
    end
    out = next_state;
end

// Design a state machine with multiple states, multiple inputs, and multiple outputs.
// Reset state is 0.
module complex_fsm(clk, reset, in0, in1, out0, out1, out2, out3, out4, out5);
input clk;
input reset;
input in0;
input in
================================================================
example-7: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset) begin
        next_state <= 0;
    end
    else begin
        if (next_state == 0) begin
            if (in) next_state <= 1;
            else next_state <= 0;
        end
        else begin
            if (in) next_state <= 0;
            else next_state <= 1;
        end
    end
end

================================================================
example-8: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
  if (reset)
  begin
    next_state <= 0;
    present_state <= 0;
  end
  else if (next_state)
  begin
    next_state <= 0;
    present_state <= 1;
  end
  else if (!next_state)
  begin
    next_state <= 1;
    present_state <= 0;
  end
end

// The design above is a state machine. The following is a simple
// implementation of a finite state machine.

// Design a finite state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
// The input is a boolean.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out
================================================================
example-9: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
  if (reset) begin
    next_state <= 0;
    present_state <= 0;
  end
  else begin
    if (next_state) begin
      present_state <= 1;
    end
    else begin
      present_state <= 0;
    end
  end
end

================================================================
example-10: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
  if (reset) next_state <= 0;
  else next_state <= in;
  present_state <= next_state;
end

================================================================
example-11: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
  if (reset) begin
    next_state <= 0;
    present_state <= 0;
  end
  else begin
    if (next_state) begin
      present_state <= 1;
      next_state <= 0;
    end
    else begin
      present_state <= 0;
      next_state <= 1;
    end
  end
end
end

// Design a state machine with multiple inputs, multiple outputs, and multiple states.
// The state machine has multiple inputs and multiple outputs.
// The state machine has multiple states.
// The state machine has multiple inputs.
// The state machine has multiple outputs.
// The state machine has multiple states.
// The state machine has multiple inputs.
// The state machine has multiple outputs.
// The state machine has multiple states.
// The state machine has multiple inputs.
================================================================
example-12: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk or negedge reset)
begin
  if (reset) begin
    next_state <= 0;
    present_state <= 0;
  end
  else if (next_state == 0) begin
    if (in) begin
      next_state <= 1;
    end
  end
  else if (next_state == 1) begin
    if (in) begin
      next_state <= 0;
    end
  end
  out <= next_state;
end

// Design a state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go
================================================================
example-13: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset) begin
        next_state <= 0;
    end
    else begin
        if (in) next_state <= 1;
        else next_state <= 0;
    end
end

================================================================
example-14: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
    begin
        next_state <= 0;
    end
    else if (next_state)
    begin
        next_state <= 0;
    end
    else if (in)
    begin
        next_state <= 1;
    end
    else
    begin
        next_state <= 0;
    end
end

================================================================
example-15: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
  if (reset)
    next_state <= 0;
  else if (next_state == 0)
    if (in)
      next_state <= 1;
  else if (in)
    next_state <= 0;
  else
    next_state <= 1;
  out <= next_state;
end

================================================================
example-16: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset)
        next_state <= 0;
    else if (in)
        next_state <= present_state;
    else
        next_state <= 1 - present_state;
    present_state <= next_state;
end

================================================================
example-17: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
  if (reset)
    next_state <= 0;
  else if (in)
    next_state <= 1;
  else
    next_state <= 0;
  present_state <= next_state;
end

================================================================
example-18: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
  if (reset)
    next_state <= 0;
  else if (in)
    next_state <= present_state;
  else
    next_state <= present_state ^ 1;


================================================================
example-19: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
    if (reset) begin
        next_state <= 0;
    end
    else begin
        if (next_state == 0) begin
            if (in) next_state <= 1;
        end
        else begin
            if (in) next_state <= 0;
        end
    end
end

================================================================
