// Seed: 3158480889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial assume (1);
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    output wire id_5
);
  always disable id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
  wire id_8;
endmodule
module module_2 (
    input supply1 id_0,
    output logic id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4
    , id_8,
    input tri id_5,
    output tri0 id_6
);
  tri1 id_9;
  task id_10;
    forever $display(id_9, id_0);
  endtask
  tri0 id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
  logic id_12;
  assign id_1  = id_12;
  assign id_11 = 1'd0 && 1;
  wire id_13;
  always id_12 = #1 1;
endmodule
