@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC\.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":441:17:441:34|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un25_read_reg_en appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT532 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":2262:0:2262:13|Found signal identified as System clock which controls 52 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 599 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 572 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\manchesencoder.vhd":150:4:150:5|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 2 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd":49:4:49:5|Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 301 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 110 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":2262:0:2262:13|Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 0 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":2262:0:2262:13|Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 0 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 
