EDA Netlist Writer report for DE2_Default
Mon Dec 19 09:41:48 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                       ;
+---------------------------+------------------------------------------------------+
; EDA Netlist Writer Status ; No Output Files Generated - Mon Dec 19 09:41:48 2011 ;
; Revision Name             ; DE2_Default                                          ;
; Top-level Entity Name     ; DE2_Default                                          ;
; Family                    ; Cyclone II                                           ;
+---------------------------+------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Dec 19 09:41:46 2011
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default
Info: Selected device EP2C35F672C6 for design "DE2_Default"
Info: Implemented PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" as Cyclone II PLL type
    Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 port
    Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1|altpll:altpll_component|_clk2 port
Warning: Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script.
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Mon Dec 19 09:41:48 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


