{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 19:17:51 2014 " "Info: Processing started: Fri Mar 21 19:17:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g20_lab3 -c g20_lab3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g20_lab3 -c g20_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_Basic_Timer-Behavior " "Info: Found design unit 1: g20_Basic_Timer-Behavior" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_Basic_Timer.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_Basic_Timer " "Info: Found entity 1: g20_Basic_Timer" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_Basic_Timer.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_test_bed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_Test_Bed-behavior " "Info: Found design unit 1: g20_Test_Bed-behavior" {  } { { "g20_Test_Bed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_Test_Bed.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_Test_Bed " "Info: Found entity 1: g20_Test_Bed" {  } { { "g20_Test_Bed.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_Test_Bed.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_lab2_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_lab2_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_lab2_7_segment_decoder-behavior " "Info: Found design unit 1: g20_lab2_7_segment_decoder-behavior" {  } { { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_lab2_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_lab2_7_segment_decoder " "Info: Found entity 1: g20_lab2_7_segment_decoder" {  } { { "g20_lab2_7_segment_decoder.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_lab2_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_timer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file basic_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Timer " "Info: Found entity 1: Basic_Timer" {  } { { "Basic_Timer.bdf" "" { Schematic "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/Basic_Timer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bed.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_bed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Bed " "Info: Found entity 1: Test_Bed" {  } { { "Test_Bed.bdf" "" { Schematic "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/Test_Bed.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_HMS_Counter-Behavior " "Info: Found design unit 1: g20_HMS_Counter-Behavior" {  } { { "g20_HMS_Counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_HMS_Counter.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_HMS_Counter " "Info: Found entity 1: g20_HMS_Counter" {  } { { "g20_HMS_Counter.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_HMS_Counter.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hms_counter_g20.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hms_counter_g20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HMS_Counter_g20 " "Info: Found entity 1: HMS_Counter_g20" {  } { { "HMS_Counter_g20.bdf" "" { Schematic "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/HMS_Counter_g20.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hms_counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hms_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HMS_Counter " "Info: Found entity 1: HMS_Counter" {  } { { "HMS_Counter.bdf" "" { Schematic "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/HMS_Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g20_Basic_Timer " "Info: Elaborating entity \"g20_Basic_Timer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "26 11 g20_Basic_Timer.vhd(69) " "Error (10344): VHDL expression error at g20_Basic_Timer.vhd(69): expression has 26 elements, but must have 11 elements" {  } { { "g20_Basic_Timer.vhd" "" { Text "C:/altera/91sp2/quartus/g20_lab3/g20_lab3/Lab 3/g20_Basic_Timer.vhd" 69 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Error: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 21 19:17:53 2014 " "Error: Processing ended: Fri Mar 21 19:17:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
