###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =          230   # Number of REF commands
num_ondemand_pres              =            2   # Number of ondemend PRE commands
num_cycles                     =      1000000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4061   # Number of read row buffer hits
num_reads_done                 =         4096   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4096   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           35   # Number of ACT commands
num_pre_cmds                   =           35   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        20834   # Cyles of rank active rank.0
rank_active_cycles.1           =        12909   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       979166   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       987091   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4078   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            2   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            4   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =          126   # Read request latency (cycles)
read_latency[40-59]            =          138   # Read request latency (cycles)
read_latency[60-79]            =          114   # Read request latency (cycles)
read_latency[80-99]            =          195   # Read request latency (cycles)
read_latency[100-119]          =          330   # Read request latency (cycles)
read_latency[120-139]          =          401   # Read request latency (cycles)
read_latency[140-159]          =          464   # Read request latency (cycles)
read_latency[160-179]          =          631   # Read request latency (cycles)
read_latency[180-199]          =          459   # Read request latency (cycles)
read_latency[200-]             =         1238   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  1.00835e+08   # Refresh energy
read_energy                    =  1.54141e+07   # Read energy
act_energy                     =       670320   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.598e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.61093e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  4.70015e+06   # Active standby energy rank.0
act_stb_energy.1               =  2.91227e+06   # Active standby energy rank.1
average_read_latency           =       261.24   # Average read request latency (cycles)
average_power                  =      445.425   # Average power (mW)
total_energy                   =  4.45425e+08   # Total energy (pJ)
average_interarrival           =      3.98071   # Average request interarrival latency (cycles)
average_bandwidth              =     0.315836   # Average bandwidth
