\hypertarget{structconfRegData}{}\section{conf\+Reg\+Data Struct Reference}
\label{structconfRegData}\index{conf\+Reg\+Data@{conf\+Reg\+Data}}


{\ttfamily \#include $<$L\+S\+Delay\+Chip\+V1.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvds\+Out\+En}
\item 
bool \hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{n\+V\+Control\+En}
\item 
bool \hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{pad\+Debug}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phase\+Int}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phase\+Ta\+H\+Adc}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 45 of file L\+S\+Delay\+Chip\+V1.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}\label{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}} 
\index{conf\+Reg\+Data@{conf\+Reg\+Data}!locus@{locus}}
\index{locus@{locus}!conf\+Reg\+Data@{conf\+Reg\+Data}}
\subsubsection{\texorpdfstring{locus}{locus}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Data\+::locus}



Definition at line 51 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::\+L\+S\+Delay\+Chip\+V1(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+L\+O\+C\+U\+S(), and L\+S\+Delay\+Chip\+V1\+::show\+Config().

\mbox{\Hypertarget{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}\label{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}} 
\index{conf\+Reg\+Data@{conf\+Reg\+Data}!lvds\+Out\+En@{lvds\+Out\+En}}
\index{lvds\+Out\+En@{lvds\+Out\+En}!conf\+Reg\+Data@{conf\+Reg\+Data}}
\subsubsection{\texorpdfstring{lvds\+Out\+En}{lvdsOutEn}}
{\footnotesize\ttfamily bool conf\+Reg\+Data\+::lvds\+Out\+En}



Definition at line 46 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), and L\+S\+Delay\+Chip\+V1\+::show\+Config().

\mbox{\Hypertarget{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}\label{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}} 
\index{conf\+Reg\+Data@{conf\+Reg\+Data}!n\+V\+Control\+En@{n\+V\+Control\+En}}
\index{n\+V\+Control\+En@{n\+V\+Control\+En}!conf\+Reg\+Data@{conf\+Reg\+Data}}
\subsubsection{\texorpdfstring{n\+V\+Control\+En}{nVControlEn}}
{\footnotesize\ttfamily bool conf\+Reg\+Data\+::n\+V\+Control\+En}



Definition at line 47 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+V\+Control\+Out\+En(), and L\+S\+Delay\+Chip\+V1\+::show\+Config().

\mbox{\Hypertarget{structconfRegData_a4e98d082c44e34995224bd242da493d0}\label{structconfRegData_a4e98d082c44e34995224bd242da493d0}} 
\index{conf\+Reg\+Data@{conf\+Reg\+Data}!pad\+Debug@{pad\+Debug}}
\index{pad\+Debug@{pad\+Debug}!conf\+Reg\+Data@{conf\+Reg\+Data}}
\subsubsection{\texorpdfstring{pad\+Debug}{padDebug}}
{\footnotesize\ttfamily bool conf\+Reg\+Data\+::pad\+Debug}



Definition at line 48 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Debug\+Mode(), and L\+S\+Delay\+Chip\+V1\+::show\+Config().

\mbox{\Hypertarget{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}\label{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}} 
\index{conf\+Reg\+Data@{conf\+Reg\+Data}!phase\+Int@{phase\+Int}}
\index{phase\+Int@{phase\+Int}!conf\+Reg\+Data@{conf\+Reg\+Data}}
\subsubsection{\texorpdfstring{phase\+Int}{phaseInt}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Data\+::phase\+Int}



Definition at line 49 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+I\+N\+T(), and L\+S\+Delay\+Chip\+V1\+::show\+Config().

\mbox{\Hypertarget{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}\label{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}} 
\index{conf\+Reg\+Data@{conf\+Reg\+Data}!phase\+Ta\+H\+Adc@{phase\+Ta\+H\+Adc}}
\index{phase\+Ta\+H\+Adc@{phase\+Ta\+H\+Adc}!conf\+Reg\+Data@{conf\+Reg\+Data}}
\subsubsection{\texorpdfstring{phase\+Ta\+H\+Adc}{phaseTaHAdc}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Data\+::phase\+Ta\+H\+Adc}



Definition at line 50 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+A\+D\+C(), L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+T\+H(), and L\+S\+Delay\+Chip\+V1\+::show\+Config().



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Bcn/inc/\hyperlink{LSDelayChipV1_8h}{L\+S\+Delay\+Chip\+V1.\+h}\end{DoxyCompactItemize}
