{
  "name": "Verilog-Hdl-Format",
  "displayName": "Verilog Hdl Format",
  "description": "[公开版]verilog代码格式化,例化,TB,ucf转XDC,verilog语法检测,verilog文件树。verilog,ucf,高云cst,xdc,tcl,modelsim-do语法高亮;定义悬停,跳转;modelsim do 文件转换快速仿真,",
  "version": "1.9.20240413",
  "publisher": "Jiang-Percy",
  "engines": {
    "vscode": "^1.82.0"
  },
  "homepage": "https://github.com/1391074994/Verilog-Hdl-Format",
  "repository": {
    "type": "git",
    "url": "https://github.com/1391074994/Verilog-Hdl-Format.git"
  },
  "categories": [
    "Programming Languages"
  ],
  "icon": "images/duck.png",
  "README": "docs/README.md",
  "changelogPath": "docs/CHANGELOG.md",   
  "activationEvents": [],
  "main": "./dist/extension.js",
  "contributes": {
    "themes": [
      {
          "label": "jiang percy verilog themes",
          "uiTheme": "vs-dark",
          "path": "./themes/jiang_percy_verilog_themes.json"
      }
    ],
    "snippets": [
      {
        "language": "verilog",
        "path": "./snippets/verilog.json"
      }
    ],
    "keybindings": [
      {
        "command": "verilog-simplealign.simple_align",
        "key": "ctrl+l",
        "when": "editorTextFocus"
      },
      {
        "command": "verilog-simplealign.always_valuation_func",
        "key": "ctrl+U",
        "when": "editorTextFocus"
      },
      {
        "command": "extension.incrementSelection",
        "key": "ctrl+alt+i",
        "mac": "cmd+alt+i",
        "when": "editorTextFocus"
      }
    ],
    "viewsContainers": {
      "activitybar": [
        {
          "id": "verilogContainer",
          "title": "Verilog-Hdl-Format:TreeView",
          "icon": "images/container.png"
        }
      ]
    },
    "views": {
      "verilogContainer": [
        {
          "id": "verilogModuleTree",
          "name": "VERILOG MODULE TREE",
          "title": "Refresh Verilog Modules"
        },
        {
          "id": "feedback",
          "name": "BUG反馈/修改建议→联系qq群:819816965",
          "visibility": "collapsed"
        }
      ]
    },

    "menus": {
      "editor/context": [
        {
          "command": "extension.findVerilogModules",
          "group": "navigation",
          "when": "editorTextFocus"
        },
        {
          "when": "resourceLangId == verilog",
          "command": "extension.gotoDefinitionModule",
          "group": "navigation"
        },
        {
          "when": "resourceLangId == verilog",
          "command": "extension.gotoDefinitionPin",
          "group": "navigation"
        },
        {
          "when": "resourceLangId == verilog",
          "command": "extension.gotoDefinitionreg",
          "group": "navigation"
        }
      ],
      "view/title": [
        {
          "command": "extension.findVerilogModules",
          "when": "view == verilogModuleTree",
          "group": "navigation"
        }
      ],
      "view/item/context": [
        {
          "command": "verilogModuleTree.openFileInExplorer",
          "when": "view == verilogModuleTree && viewItem == verilogModuleNode",
          "group": "navigation"
        },
        {
          "command": "verilogModuleTree.openFileInVSCodeExplorer",
          "when": "view == verilogModuleTree && viewItem == verilogModuleNode",
          "group": "navigation"
        },
        {
          "command": "verilogModuleTree.openFileInNewEditor",
          "when": "view == verilogModuleTree && viewItem == verilogModuleNode",
          "group": "navigation"
        },
        {
          "command": "verilogModuleTree.openFileInMainEditor",
          "when": "view == verilogModuleTree && viewItem == verilogModuleNode",
          "group": "navigation"
        }
    ]
    },
    "commands": [
      {
        "command": "verilog-simplealign.simple_align",
        "title": "verilog"
      },
      {
        "command": "verilog-simplealign.always_valuation_func",
        "title": "always_valuation_func"
      },
      {
        "command": "extension.createModule",
        "title": "Create_Module"
      },
      {
        "command": "extension.createTB",
        "title": "Create_Testbench"
      },
      {
        "command": "extension.convertCode",
        "title": "Convert_instance"
      },
      {
        "command": "extension.testbench",
        "title": "Convert_testbench"
      },
      {
        "command": "extension.ucf_to_xdc_normal_order",
        "title": "Convert UCF to XDC NORMAL ORDER"
      },
      {
        "command": "extension.ucf_to_xdc_sort_order",
        "title": "Convert UCF to XDC SORT ORDER"
      },
      {
        "command": "FPGA_verilog.lint",
        "title": "Verilog: Rerun lint tool"
      },
      {
        "command": "extension.extractData",
        "title": "Conver Modelsim do"
      },
      {
        "command": "extension.incrementSelection",
        "title": "Increment Selection"
      },
      {
        "command": "extension.decrementSelection",
        "title": "Decrement Selection"
      },
      {
        "command": "extension.reverseSelection",
        "title": "Reverse Selection"
      },
      {
        "command": "extension.findVerilogModules",
        "title": "%Find Verilog Modules%",
        "icon": "$(refresh)"
      },
      {
        "command": "verilogModuleTree.openFileInNewEditor",
        "title": "%openFileInNewEditor%"
      },
      {
        "command": "verilogModuleTree.openFileInMainEditor",
        "title": "%openFileInMainEditor%"
      },
      {
        "command": "extension.gotoDefinitionModule",
        "title": "%gotoDefinitionModule%"
      },
      {
        "command": "extension.gotoDefinitionPin",
        "title": "%GoTogotoDefinitionPin%"
      },
      {
        "command": "extension.gotoDefinitionreg",
        "title": "%gotoDefinitionreg%"
      },
      {
        "command": "verilogModuleTree.openFileInExplorer",
        "title": "%Open File in Explorer%"
      },
      {
        "command": "verilogModuleTree.openFileInVSCodeExplorer",
        "title": "%Open File in VSCode Explorer%"
      }
    ],
    "grammars": [
      {
        "language": "verilog",
        "scopeName": "source.verilog",
        "path": "./syntaxes/verilog.tmLanguage.json"
      },
      {
        "language": "xdc",
        "scopeName": "source.xdc",
        "path": "./syntaxes/xdc.tmLanguage.json"
      },
      {
        "language": "cst",
        "scopeName": "source.cst",
        "path": "./syntaxes/cst.tmLanguage.json"
      },
      {
        "language": "ucf",
        "scopeName": "source.ucf",
        "path": "./syntaxes/ucf.tmLanguage.json"
      },
      {
        "language": "tcl",
        "scopeName": "source.tcl",
        "path": "./syntaxes/tcl.tmLanguage.json"
      },
      {
        "language": "do",
        "scopeName": "source.do",
        "path": "./syntaxes/do.tmLanguage.json"
      }
    ],
    "languages": [
      {
        "id": "verilog",
        "aliases": [
          "Verilog",
          "verilog"
        ],
        "extensions": [
          ".v",
          ".vh",
          ".sv",
          ".svh"
        ],
        "configuration": "./config/language-configuration.json"
      },
      {
        "id": "xdc",
        "aliases": [
          "Xilinx Constraints Language"
        ],
        "extensions": [
          ".xdc"
        ],
        "configuration": "./config/language-configuration_tcl.json"
      },
      {
        "id": "cst",
        "aliases": [
          "CST"
        ],
        "extensions": [
          ".cst"
        ],
        "configuration": "./config/language-configuration_tcl.json"
      },
      {
        "id": "ucf",
        "aliases": [
          "UCF",
          "ucf"
        ],
        "extensions": [
          ".ucf"
        ],
        "configuration": "./config/language-configuration_tcl.json"
      },
      {
        "id": "tcl",
        "aliases": [
          "TCL",
          "tcl"
        ],
        "extensions": [
          ".tcl"
        ],
        "configuration": "./config/language-configuration_tcl.json"
      },
      {
        "id": "do",
        "aliases": [
          "modelsim-do"
        ],
        "extensions": [
          ".do"
        ],
        "configuration": "./config/language-configuration_tcl.json"
      }
    ],
    "configuration": {
      "title": "%verilog-hdl-format-setting.title%",
      "properties": {
        "extractData.customOptions": {
          "type": "array",
          "description": "Custom options for data extraction",
          "default": [
            "#log 全部波形数据",
            "log -r /*       ",
            "#设置数值显示的方式  eage: radix [-binary | -octal | -decimal | -unsigned | -ascii | time] | -showbase | -symbolic]",
            "radix hex ",
            "#打开wave窗口",
            "view wave",
            "#显示结构",
            "view structure",
            "#显示信号",
            "view signals",
            "# 运行保存的波形文件",
            "do wave.do",
            "#运行时间",
            "run 10ms"
          ],
          "items": {
            "type": "string"
          }
        },
        "extension.userName": {
          "type": "string",
          "title": "User name",
          "default": [
            "Please Write You Name "
          ],
          "description": "Your Organization  or username, which will be included in the output file."
        },
        "extension.companyName": {
          "type": "string",
          "title": "Company name",
          "default": [
            "Please Write Company name"
          ],
          "description": "Your Organization or company,which will be included in the output file."
        },
        "verilogModuleFinder.excludeFolders": {
          "type": "array",
          "default": [
            "ip",
            "core"
          ],
          "description": "Exclude folders with specific names",
          "items": {
            "type": "string"
          }
        },
        "simpleAlign.num1": {
          "type": "number",
          "title": "simpleAlign.num1",
          "default": 4,
          "description": "Your simpleAlign.num1."
        },
        "simpleAlign.num2": {
          "type": "number",
          "title": "simpleAlign.num2",
          "default": 6,
          "description": "Your simpleAlign.num2."
        },
        "simpleAlign.num3": {
          "type": "number",
          "title": "simpleAlign.num3",
          "default": 17,
          "description": "Your simpleAlign.num3."
        },
        "simpleAlign.num4": {
          "type": "number",
          "title": "simpleAlign.num4",
          "default": 27,
          "description": "Your simpleAlign.num4."
        },
        "simpleAlign.num5.upbound": {
          "type": "number",
          "title": "upbound.width",
          "default": 4,
          "description": "Your simpleAlign.upbound."
        },
        "simpleAlign.num6.lowbound": {
          "type": "number",
          "title": "lowbound.width",
          "default": 2,
          "description": "Your simpleAlign.lowbound."
        },
        "simpleAlign.width_always": {
          "type": "number",
          "title": "simpleAlign.width_always",
          "default": 4,
          "description": "Your simpleAlign.width_always."
        },
        "simpleAlign.width_begin_end": {
          "type": "number",
          "title": "simpleAlign.width_begin_end",
          "default": 8,
          "description": "Your simpleAlign.width_begin_end."
        },
        "simpleAlign.width_if": {
          "type": "number",
          "title": "simpleAlign.width_if",
          "default": 12,
          "description": "Your simpleAlign.width_if."
        },
        "simpleAlign.width_else": {
          "type": "number",
          "title": "simpleAlign.width_else",
          "default": 12,
          "description": "Your simpleAlign.width_else."
        },
        "simpleAlign.width_else_if": {
          "type": "number",
          "title": "simpleAlign.width_else_if",
          "default": 12,
          "description": "Your simpleAlign.width_else_if."
        },
        "simpleAlign.width_always_valuation": {
          "type": "number",
          "title": "simpleAlign.width_always_valuation",
          "default": 16,
          "description": "Your simpleAlign.width_always_valuation."
        },
        "FPGA_verilog.linting.path": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "A path to the installation of linter."
        },
        "FPGA_verilog.linting.linter": {
          "scope": "window",
          "type": "string",
          "enum": [
            "xvlog",
            "iverilog",
            "verilator",
            "modelsim",
            "slang",
            "none"
          ],
          "default": "none",
          "description": "Select the verilog linter. Possible values are 'iverilog', 'verilator', 'modelsim', 'xvlog', 'slang' or 'none'."
        },
        "FPGA_verilog.linting.iverilog.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Icarus Verilog arguments here (like macros). They will be added to Icarus Verilog while linting (The command \"-t null\" will be added by the linter by default)."
        },
        "FPGA_verilog.linting.iverilog.includePath": {
          "scope": "window",
          "type": "array",
          "items": {
            "type": "string"
          },
          "uniqueItems": true,
          "description": "A list of directory paths to use while Icarus Verilog linting."
        },
        "FPGA_verilog.linting.iverilog.verilogHDL.standard": {
          "scope": "window",
          "type": "string",
          "enum": [
            "Verilog-95",
            "Verilog-2001",
            "Verilog-2005"
          ],
          "enumDescriptions": [
            "IEEE1364-1995, specified by -g1995 option in Icarus Verilog",
            "IEEE1364-2001, specified by -g2001 option in Icarus Verilog",
            "IEEE1364-2005, specified by -g2005 option in Icarus Verilog"
          ],
          "default": "Verilog-2005",
          "description": "Select the standard rule to be used when Icarus Verilog linting for Verilog-HDL files."
        },
        "FPGA_verilog.linting.iverilog.systemVerilog.standard": {
          "scope": "window",
          "type": "string",
          "enum": [
            "SystemVerilog2005",
            "SystemVerilog2009",
            "SystemVerilog2012"
          ],
          "enumDescriptions": [
            "IEEE1800-2005, specified by -g2005-sv option in Icarus Verilog",
            "IEEE1800-2009, specified by -g2009 option in Icarus Verilog",
            "IEEE1800-2012, specified by -g2012 option in Icarus Verilog"
          ],
          "default": "SystemVerilog2012",
          "description": "Select the standard rule to be used when Icarus Verilog linting for SystemVerilog files."
        },
        "FPGA_verilog.linting.iverilog.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Icarus Verilog will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "FPGA_verilog.linting.modelsim.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Modelsim will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "FPGA_verilog.linting.modelsim.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Modelsim arguments here. They will be added to Modelsim while linting."
        },
        "FPGA_verilog.linting.modelsim.work": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Modelsim work library here."
        },
        "FPGA_verilog.linting.slang.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Slang arguments here (like macros). They will be added to Slang while linting (The command \"-I=<document folder>\" will be added by the linter by default)."
        },
        "FPGA_verilog.linting.slang.includePath": {
          "scope": "window",
          "type": "array",
          "items": {
            "type": "string"
          },
          "uniqueItems": true,
          "description": "A list of directory paths to use while Slang linting."
        },
        "FPGA_verilog.linting.slang.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Slang will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "FPGA_verilog.linting.slang.useWSL": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, run slang in WSL."
        },
        "FPGA_verilog.linting.verilator.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Verilator arguments here (like macros). They will be added to Verilator while linting (The command \"--lint-only -I<document folder>\" will be added by the linter by default)."
        },
        "FPGA_verilog.linting.verilator.includePath": {
          "scope": "window",
          "type": "array",
          "items": {
            "type": "string"
          },
          "uniqueItems": true,
          "description": "A list of directory paths to use while Verilator linting."
        },
        "FPGA_verilog.linting.verilator.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Verilator will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "FPGA_verilog.linting.verilator.useWSL": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, run verilator in WSL."
        },
        "FPGA_verilog.linting.xvlog.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add xvlog arguments here. They will be added to xvlog while linting."
        },
        "FPGA_verilog.linting.xvlog.includePath": {
          "scope": "window",
          "type": "array",
          "items": {
            "type": "string"
          },
          "uniqueItems": true,
          "description": "A list of directory paths to use while xvlog linting."
        },
        "FPGA_verilog.ctags.path": {
          "scope": "window",
          "type": "string",
          "default": "none",
          "description": "A path to the installation of Universal Ctags."
        }
      }
    }
  },
  "scripts": {
    "compile": "webpack",
    "lint": "eslint src --ext ts",
    "vscode:prepublish": "npm run esbuild-base -- --minify",
    "esbuild-base": "esbuild ./src/extension.ts --bundle --outfile=dist/main.js --external:vscode --format=cjs --platform=node",
    "esbuild": "npm run esbuild-base -- --sourcemap",
    "esbuild-watch": "npm run esbuild-base -- --sourcemap --watch",
    "package": "vsce package",
    "watch": "webpack --watch",
    "makeBsv": "antlr4ts -visitor syntaxes/bsv.g4 -o src/bsvjs",
    "pretest": "npm run compile-tests && npm run compile && npm run lint",
    "test": "node ./out/src/test/bsv.js"
  },
  "devDependencies": {
    "@types/mocha": "^10.0.1",
    "@types/node": "16.x",
    "@types/vscode": "^1.82.0",
    "@typescript-eslint/eslint-plugin": "^6.4.1",
    "@typescript-eslint/parser": "^6.4.1",
    "@vscode/test-electron": "^2.3.4",
    "eslint": "^8.47.0",
    "glob": "^10.3.3",
    "mocha": "^10.2.0",
    "ts-loader": "^9.4.4",
    "typescript": "^5.1.6",
    "webpack": "^5.88.2",
    "webpack-cli": "^5.1.4"
  },
  "dependencies": {
    "antlr4ts": "^0.5.0-alpha.4",
    "graceful-fs": "^4.2.11"
  }
}
