<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug  3 09:18:24 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1975</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>975</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>48.320(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.971</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.648</td>
</tr>
<tr>
<td>2</td>
<td>21.422</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>20.197</td>
</tr>
<tr>
<td>3</td>
<td>22.408</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>19.211</td>
</tr>
<tr>
<td>4</td>
<td>23.028</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.591</td>
</tr>
<tr>
<td>5</td>
<td>23.291</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.936</td>
</tr>
<tr>
<td>6</td>
<td>23.372</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.855</td>
</tr>
<tr>
<td>7</td>
<td>23.441</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.786</td>
</tr>
<tr>
<td>8</td>
<td>23.522</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.705</td>
</tr>
<tr>
<td>9</td>
<td>23.624</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_1_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.995</td>
</tr>
<tr>
<td>10</td>
<td>23.624</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_2_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.995</td>
</tr>
<tr>
<td>11</td>
<td>23.624</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_3_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.995</td>
</tr>
<tr>
<td>12</td>
<td>23.820</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.406</td>
</tr>
<tr>
<td>13</td>
<td>23.961</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initState_1_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.658</td>
</tr>
<tr>
<td>14</td>
<td>23.961</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initState_2_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.658</td>
</tr>
<tr>
<td>15</td>
<td>24.082</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_4_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.537</td>
</tr>
<tr>
<td>16</td>
<td>24.082</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_6_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.537</td>
</tr>
<tr>
<td>17</td>
<td>24.091</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_0_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.528</td>
</tr>
<tr>
<td>18</td>
<td>24.154</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[5]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.465</td>
</tr>
<tr>
<td>19</td>
<td>24.206</td>
<td>uvga/rowDMARdCol_1_s1/Q</td>
<td>uvga/scrollRow_1_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.413</td>
</tr>
<tr>
<td>20</td>
<td>24.206</td>
<td>uvga/rowDMARdCol_1_s1/Q</td>
<td>uvga/scrollRow_2_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.413</td>
</tr>
<tr>
<td>21</td>
<td>24.319</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[4]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.300</td>
</tr>
<tr>
<td>22</td>
<td>24.495</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initData_5_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.124</td>
</tr>
<tr>
<td>23</td>
<td>24.499</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initState_0_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.120</td>
</tr>
<tr>
<td>24</td>
<td>24.540</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[13]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.079</td>
</tr>
<tr>
<td>25</td>
<td>25.033</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[4]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.586</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.627</td>
<td>uvga/scanningCurrentCursorCell_r1_s0/Q</td>
<td>uvga/scanningCurrentCursorCell_r2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>2</td>
<td>0.627</td>
<td>uvga/charWidthCounter_r0_2_s0/Q</td>
<td>uvga/charWidthCounter_r1_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>3</td>
<td>0.634</td>
<td>uansiesc/rxANSIDataOutValid_s0/Q</td>
<td>uvga/inputCmdValid_r0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.634</td>
</tr>
<tr>
<td>4</td>
<td>0.648</td>
<td>uvga/charHeightCounter_r0_3_s0/Q</td>
<td>uvga/charHeightCounter_r1_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.648</td>
</tr>
<tr>
<td>5</td>
<td>0.664</td>
<td>uvga/charHeightCounter_r0_0_s0/Q</td>
<td>uvga/charHeightCounter_r1_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.664</td>
</tr>
<tr>
<td>6</td>
<td>0.778</td>
<td>uvga/ucharbufinit/initData_6_s1/Q</td>
<td>uvga/ucharbufinit/initData_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/Q</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>uvga/cursorInvisible_s1/Q</td>
<td>uvga/cursorInvisible_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>uvga/frozenBottomRowMode_s1/Q</td>
<td>uvga/frozenBottomRowMode_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>uvga/currentScanCharRow_4_s0/Q</td>
<td>uvga/currentScanCharRow_4_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.778</td>
<td>uvga/currentScanCharCol_0_s0/Q</td>
<td>uvga/currentScanCharCol_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>14</td>
<td>0.778</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>15</td>
<td>0.778</td>
<td>uansiesc/ansiEscDebug_s2/Q</td>
<td>uansiesc/ansiEscDebug_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>16</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_4_s1/Q</td>
<td>uuart0/rxClockDividerReg_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>17</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_17_s1/Q</td>
<td>uuart0/rxClockDividerReg_17_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>18</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_3_s1/Q</td>
<td>uuart0/txClockDividerReg_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>19</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_9_s1/Q</td>
<td>uuart0/txClockDividerReg_9_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>20</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_10_s1/Q</td>
<td>uuart0/txClockDividerReg_10_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>21</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_15_s1/Q</td>
<td>uuart0/txClockDividerReg_15_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>22</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_8_s1/Q</td>
<td>uuart0/rxClockDividerReg_8_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>23</td>
<td>0.778</td>
<td>uuart0/rxBitCount_1_s0/Q</td>
<td>uuart0/rxBitCount_1_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>24</td>
<td>0.780</td>
<td>uvga/uhvsync/counterX_0_s0/Q</td>
<td>uvga/uhvsync/counterX_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>25</td>
<td>0.780</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/Q</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>2</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>3</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>4</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>5</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>6</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>7</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>8</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>9</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>10</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>11</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>12</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>13</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>14</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>15</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>16</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>17</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>18</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>19</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>20</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>21</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>22</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>23</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>24</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
<tr>
<td>25</td>
<td>39.099</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.520</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>2</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>3</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>4</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>5</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>6</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>7</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>8</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>9</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>10</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>11</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>12</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>13</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>14</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>15</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>16</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>17</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>18</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>19</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>20</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>21</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>22</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>23</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>24</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
<tr>
<td>25</td>
<td>1.685</td>
<td>uvga/uheartbeat/userResetn_s1/Q</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.699</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdA/keyOut_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdB/keyOut_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/inputCmdMemWrData_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.291</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>uvga/n1209_s0/I2</td>
</tr>
<tr>
<td>16.426</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1209_s0/F</td>
</tr>
<tr>
<td>23.363</td>
<td>6.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.552, 22.045%; route: 15.592, 75.513%; tC2Q: 0.504, 2.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.654</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n1208_s0/I2</td>
</tr>
<tr>
<td>16.343</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1208_s0/F</td>
</tr>
<tr>
<td>22.912</td>
<td>6.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.105, 20.326%; route: 15.588, 77.178%; tC2Q: 0.504, 2.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.291</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>uvga/n1209_s0/I2</td>
</tr>
<tr>
<td>16.426</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1209_s0/F</td>
</tr>
<tr>
<td>21.926</td>
<td>5.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.552, 23.694%; route: 14.155, 73.682%; tC2Q: 0.504, 2.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>15.654</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n1208_s0/I2</td>
</tr>
<tr>
<td>16.343</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1208_s0/F</td>
</tr>
<tr>
<td>21.307</td>
<td>4.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.105, 22.081%; route: 13.982, 75.207%; tC2Q: 0.504, 2.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.301</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>uvga/ucharbufinit/n251_s4/I3</td>
</tr>
<tr>
<td>19.510</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n251_s4/F</td>
</tr>
<tr>
<td>19.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>uvga/ucharbufinit/n251_s2/I1</td>
</tr>
<tr>
<td>20.651</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n251_s2/F</td>
</tr>
<tr>
<td>20.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.798, 49.052%; route: 8.634, 48.137%; tC2Q: 0.504, 2.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.374</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>17.846</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[3][A]</td>
<td>uvga/ucharbufinit/n252_s3/I3</td>
</tr>
<tr>
<td>18.974</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C5[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n252_s3/F</td>
</tr>
<tr>
<td>19.435</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uvga/ucharbufinit/n252_s2/I1</td>
</tr>
<tr>
<td>20.570</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n252_s2/F</td>
</tr>
<tr>
<td>20.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.711, 48.788%; route: 8.640, 48.388%; tC2Q: 0.504, 2.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.374</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>17.837</td>
<td>0.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>uvga/ucharbufinit/n249_s3/I3</td>
</tr>
<tr>
<td>18.525</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n249_s3/F</td>
</tr>
<tr>
<td>19.597</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>uvga/ucharbufinit/n249_s2/I1</td>
</tr>
<tr>
<td>20.502</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n249_s2/F</td>
</tr>
<tr>
<td>20.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.040, 45.203%; route: 9.242, 51.962%; tC2Q: 0.504, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.301</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>uvga/ucharbufinit/n250_s5/I3</td>
</tr>
<tr>
<td>19.510</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n250_s5/F</td>
</tr>
<tr>
<td>19.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/ucharbufinit/n250_s3/I1</td>
</tr>
<tr>
<td>20.420</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n250_s3/F</td>
</tr>
<tr>
<td>20.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.567, 48.387%; route: 8.634, 48.766%; tC2Q: 0.504, 2.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>20.711</td>
<td>1.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>uvga/ucharbufinit/initData_1_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>uvga/ucharbufinit/initData_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 42.349%; route: 9.870, 54.849%; tC2Q: 0.504, 2.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>20.711</td>
<td>1.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>uvga/ucharbufinit/initData_2_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>uvga/ucharbufinit/initData_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 42.349%; route: 9.870, 54.849%; tC2Q: 0.504, 2.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>20.711</td>
<td>1.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uvga/ucharbufinit/initData_3_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 42.349%; route: 9.870, 54.849%; tC2Q: 0.504, 2.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.374</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>17.846</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>uvga/ucharbufinit/n253_s5/I0</td>
</tr>
<tr>
<td>18.981</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n253_s5/F</td>
</tr>
<tr>
<td>18.987</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/n253_s7/I3</td>
</tr>
<tr>
<td>20.122</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n253_s7/F</td>
</tr>
<tr>
<td>20.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.718, 50.082%; route: 8.185, 47.021%; tC2Q: 0.504, 2.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.787</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/initState_2_s6/I1</td>
</tr>
<tr>
<td>17.378</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s6/F</td>
</tr>
<tr>
<td>18.626</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>uvga/ucharbufinit/initState_2_s3/I3</td>
</tr>
<tr>
<td>19.508</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s3/F</td>
</tr>
<tr>
<td>20.374</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/ucharbufinit/initState_1_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>uvga/ucharbufinit/initState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.896, 39.052%; route: 10.258, 58.092%; tC2Q: 0.504, 2.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.787</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/initState_2_s6/I1</td>
</tr>
<tr>
<td>17.378</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s6/F</td>
</tr>
<tr>
<td>18.626</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>uvga/ucharbufinit/initState_2_s3/I3</td>
</tr>
<tr>
<td>19.508</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s3/F</td>
</tr>
<tr>
<td>20.374</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/ucharbufinit/initState_2_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>uvga/ucharbufinit/initState_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.896, 39.052%; route: 10.258, 58.092%; tC2Q: 0.504, 2.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>20.252</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>uvga/ucharbufinit/initData_4_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>uvga/ucharbufinit/initData_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 43.457%; route: 9.412, 53.668%; tC2Q: 0.504, 2.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>20.252</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 43.457%; route: 9.412, 53.668%; tC2Q: 0.504, 2.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>20.244</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 43.477%; route: 9.403, 53.647%; tC2Q: 0.504, 2.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.908</td>
<td>3.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][B]</td>
<td>uvga/n1206_s0/I2</td>
</tr>
<tr>
<td>18.043</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1206_s0/F</td>
</tr>
<tr>
<td>20.181</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.552, 26.062%; route: 12.409, 71.051%; tC2Q: 0.504, 2.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R10C10[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/Q</td>
</tr>
<tr>
<td>5.050</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>uvga/nextRowDMAState_1_s37/I2</td>
</tr>
<tr>
<td>5.954</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_1_s37/F</td>
</tr>
<tr>
<td>8.112</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td>uvga/n243_s10/I1</td>
</tr>
<tr>
<td>9.279</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C12[2][A]</td>
<td style=" background: #97FFFF;">uvga/n243_s10/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>uvga/n243_s6/I1</td>
</tr>
<tr>
<td>10.432</td>
<td>0.688</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">uvga/n243_s6/F</td>
</tr>
<tr>
<td>10.893</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>uvga/n243_s2/I1</td>
</tr>
<tr>
<td>12.102</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">uvga/n243_s2/F</td>
</tr>
<tr>
<td>14.071</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>uvga/n1685_s1/I1</td>
</tr>
<tr>
<td>14.975</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1685_s1/F</td>
</tr>
<tr>
<td>16.415</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>uvga/n924_s2/I2</td>
</tr>
<tr>
<td>17.582</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n924_s2/F</td>
</tr>
<tr>
<td>20.129</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>uvga/scrollRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.039, 34.681%; route: 10.870, 62.424%; tC2Q: 0.504, 2.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R10C10[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/Q</td>
</tr>
<tr>
<td>5.050</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>uvga/nextRowDMAState_1_s37/I2</td>
</tr>
<tr>
<td>5.954</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_1_s37/F</td>
</tr>
<tr>
<td>8.112</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td>uvga/n243_s10/I1</td>
</tr>
<tr>
<td>9.279</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R10C12[2][A]</td>
<td style=" background: #97FFFF;">uvga/n243_s10/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>uvga/n243_s6/I1</td>
</tr>
<tr>
<td>10.432</td>
<td>0.688</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">uvga/n243_s6/F</td>
</tr>
<tr>
<td>10.893</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>uvga/n243_s2/I1</td>
</tr>
<tr>
<td>12.102</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">uvga/n243_s2/F</td>
</tr>
<tr>
<td>14.071</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>uvga/n1685_s1/I1</td>
</tr>
<tr>
<td>14.975</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1685_s1/F</td>
</tr>
<tr>
<td>16.415</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>uvga/n924_s2/I2</td>
</tr>
<tr>
<td>17.582</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n924_s2/F</td>
</tr>
<tr>
<td>20.129</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.039, 34.681%; route: 10.870, 62.424%; tC2Q: 0.504, 2.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.908</td>
<td>3.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>uvga/n1207_s0/I2</td>
</tr>
<tr>
<td>18.043</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1207_s0/F</td>
</tr>
<tr>
<td>20.016</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.552, 26.310%; route: 12.244, 70.775%; tC2Q: 0.504, 2.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.780</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.245</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>uvga/ucharbufinit/initData_6_s4/I2</td>
</tr>
<tr>
<td>17.380</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s4/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>19.463</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>19.840</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>uvga/ucharbufinit/initData_5_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>uvga/ucharbufinit/initData_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.621, 44.503%; route: 8.999, 52.552%; tC2Q: 0.504, 2.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.802</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[2][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.952</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.571</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>9.462</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>uvga/n221_s0/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">uvga/n221_s0/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>uvga/n222_s0/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">uvga/n222_s0/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>uvga/ucharbufinit/n339_s5/I1</td>
</tr>
<tr>
<td>13.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s5/F</td>
</tr>
<tr>
<td>14.652</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>uvga/ucharbufinit/n339_s2/I3</td>
</tr>
<tr>
<td>15.787</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n339_s2/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/initState_2_s6/I1</td>
</tr>
<tr>
<td>17.376</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_2_s6/F</td>
</tr>
<tr>
<td>17.842</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>uvga/ucharbufinit/initState_0_s3/I3</td>
</tr>
<tr>
<td>18.970</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initState_0_s3/F</td>
</tr>
<tr>
<td>19.835</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.141, 41.713%; route: 9.474, 55.342%; tC2Q: 0.504, 2.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>uvga/n1198_s2/I2</td>
</tr>
<tr>
<td>15.542</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">uvga/n1198_s2/F</td>
</tr>
<tr>
<td>15.548</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>uvga/n1198_s0/I2</td>
</tr>
<tr>
<td>16.757</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">uvga/n1198_s0/F</td>
</tr>
<tr>
<td>19.795</td>
<td>3.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.761, 33.729%; route: 10.815, 63.319%; tC2Q: 0.504, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>5.729</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>uvga/nextRowDMARdCol_5_s39/I0</td>
</tr>
<tr>
<td>6.864</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s39/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>uvga/inputCmdScrollUp_s11/I0</td>
</tr>
<tr>
<td>8.474</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">uvga/inputCmdScrollUp_s11/F</td>
</tr>
<tr>
<td>11.158</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>uvga/charBufferWrEn_s2/I0</td>
</tr>
<tr>
<td>11.846</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s2/F</td>
</tr>
<tr>
<td>12.940</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>uvga/charBufferWrEn_s0/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s0/F</td>
</tr>
<tr>
<td>16.908</td>
<td>3.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>uvga/n1207_s0/I2</td>
</tr>
<tr>
<td>18.043</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1207_s0/F</td>
</tr>
<tr>
<td>19.302</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.552, 27.443%; route: 11.530, 69.517%; tC2Q: 0.504, 3.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scanningCurrentCursorCell_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scanningCurrentCursorCell_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>uvga/scanningCurrentCursorCell_r1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" font-weight:bold;">uvga/scanningCurrentCursorCell_r1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" font-weight:bold;">uvga/scanningCurrentCursorCell_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>uvga/scanningCurrentCursorCell_r2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>uvga/scanningCurrentCursorCell_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_r0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_r1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>uvga/charWidthCounter_r0_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_r0_2_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_r1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>uvga/charWidthCounter_r1_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[1][B]</td>
<td>uvga/charWidthCounter_r1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 41.492%; tC2Q: 0.367, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/rxANSIDataOutValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/inputCmdValid_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uansiesc/rxANSIDataOutValid_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">uansiesc/rxANSIDataOutValid_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">uvga/inputCmdValid_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uvga/inputCmdValid_r0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>uvga/inputCmdValid_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 42.123%; tC2Q: 0.367, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_r0_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_r1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>uvga/charHeightCounter_r0_3_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_r0_3_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_r1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>uvga/charHeightCounter_r1_3_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>uvga/charHeightCounter_r1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 43.459%; tC2Q: 0.367, 56.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_r0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_r1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>uvga/charHeightCounter_r0_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_r0_0_s0/Q</td>
</tr>
<tr>
<td>3.314</td>
<td>0.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_r1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>uvga/charHeightCounter_r1_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>uvga/charHeightCounter_r1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.297, 44.739%; tC2Q: 0.367, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_6_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>uvga/ucharbufinit/n261_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n261_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/n253_s7/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n253_s7/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/uheartbeat/n15_s3/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n15_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>uvga/uheartbeat/n12_s0/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n12_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>uvga/n574_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">uvga/n574_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/frozenBottomRowMode_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/frozenBottomRowMode_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>uvga/frozenBottomRowMode_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">uvga/frozenBottomRowMode_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>uvga/n578_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n578_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">uvga/frozenBottomRowMode_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>uvga/frozenBottomRowMode_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>uvga/frozenBottomRowMode_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharRow_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharRow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uvga/currentScanCharRow_4_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_4_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uvga/nextCurrentScanCharRow_4_s0/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharRow_4_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uvga/currentScanCharRow_4_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uvga/currentScanCharRow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/currentScanCharCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharCol_0_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/nextCurrentScanCharCol_0_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharCol_0_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharCol_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/currentScanCharCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/ansiEscDebug_s2/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ansiEscDebug_s2/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/n28_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">uansiesc/n28_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ansiEscDebug_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/ansiEscDebug_s2/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>uansiesc/ansiEscDebug_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/rxClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_4_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/n226_s3/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n226_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/rxClockDividerReg_4_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uuart0/n213_s2/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n213_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_3_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/n481_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n481_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/txClockDividerReg_9_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_9_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/n475_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n475_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/txClockDividerReg_9_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/txClockDividerReg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/txClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_10_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/n474_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n474_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/txClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/txClockDividerReg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/txClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_15_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/n469_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n469_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/txClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>uuart0/txClockDividerReg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/rxClockDividerReg_8_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_8_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/n156_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n156_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/rxClockDividerReg_8_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>uuart0/rxClockDividerReg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxBitCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxBitCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/rxBitCount_1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxBitCount_1_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/n179_s4/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n179_s4/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxBitCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/rxBitCount_1_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>uuart0/rxBitCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterX_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uhvsync/counterX_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>uvga/uhvsync/counterX_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C11[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterX_0_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>uvga/uhvsync/n25_s2/I0</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n25_s2/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterX_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>uvga/uhvsync/counterX_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>uvga/uhvsync/counterX_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/ucharbufinit/n222_s2/I0</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n222_s2/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.016, 79.993%; tC2Q: 0.504, 20.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>uansiesc/ufifo/fifo_sc_inst/Q_r2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Q_r2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/Q</td>
</tr>
<tr>
<td>4.349</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>384</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>ukbd/ufifo/fifo_sc_inst/rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.332, 78.420%; tC2Q: 0.367, 21.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdA/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdB/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ufifo/fifo_sc_inst/wbin_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ufifo/fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/inputCmdMemWrData_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/inputCmdMemWrData_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/inputCmdMemWrData_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/inputCmdMemWrData_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/inputCmdMemWrData_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>384</td>
<td>clk</td>
<td>20.971</td>
<td>0.289</td>
</tr>
<tr>
<td>162</td>
<td>userResetn</td>
<td>31.393</td>
<td>2.549</td>
</tr>
<tr>
<td>40</td>
<td>uvga/rowDMAState[3]</td>
<td>22.977</td>
<td>4.037</td>
</tr>
<tr>
<td>34</td>
<td>uvga/rowDMAState[2]</td>
<td>23.357</td>
<td>4.156</td>
</tr>
<tr>
<td>31</td>
<td>uvga/rowDMAState[0]</td>
<td>23.218</td>
<td>3.260</td>
</tr>
<tr>
<td>29</td>
<td>uvga/n544_4</td>
<td>26.186</td>
<td>3.249</td>
</tr>
<tr>
<td>29</td>
<td>uvga/inputCmdMemWrData[2]</td>
<td>28.413</td>
<td>2.862</td>
</tr>
<tr>
<td>28</td>
<td>uvga/rowDMAState[1]</td>
<td>23.431</td>
<td>3.637</td>
</tr>
<tr>
<td>25</td>
<td>uvga/inputCmdMemWrData[0]</td>
<td>26.963</td>
<td>2.730</td>
</tr>
<tr>
<td>24</td>
<td>uvga/inputCmdMemWrData[3]</td>
<td>27.965</td>
<td>3.779</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C6</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
