// Seed: 3390376843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1;
  wire  id_1;
  logic id_2;
  ;
  wire id_3, id_4;
  wire [1 : -1 'd0] id_5;
  assign id_3 = (id_5);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_16 = 32'd87,
    parameter id_5  = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_18(_id_5),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13[id_16 : 1],
    id_14,
    id_15,
    _id_16[-1 : id_5],
    id_17
);
  inout wire id_17;
  input logic [7:0] _id_16;
  output wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_18,
      id_2,
      id_4,
      id_2,
      id_12
  );
  input wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_19, id_20;
  assign id_18 = -1;
endmodule
