<html><head></head><body>
<ul>
<li><b></b><a href=preface.html#preface>Preface</a></li>
<li><b>1</b><a href=intro.html#introduction>Introduction</a><ul>
  <li><b>1.1</b><a href=intro.html#risc-v-isa-overview>RISC-V ISA Overview</a></li>
  <li><b>1.2</b><a href=intro.html#instruction-length-encoding>Instruction Length Encoding</a></li>
  <li><b>1.3</b><a href=intro.html#exceptions-traps-and-interrupts>Exceptions, Traps, and Interrupts</a></li>
</ul>
</li>
<li><b>2</b><a href=rv32.html#rv32>RV32I Base Integer Instruction Set, Version 2.0</a><ul>
  <li><b>2.1</b><a href=rv32.html#programmers-model-for-base-integer-subset>Programmers Model for Base Integer Subset</a></li>
  <li><b>2.2</b><a href=rv32.html#base-instruction-formats>Base Instruction Formats</a></li>
  <li><b>2.3</b><a href=rv32.html#immediate-encoding-variants>Immediate Encoding Variants</a></li>
  <li><b>2.4</b><a href=rv32.html#integer-computational-instructions>Integer Computational Instructions</a></li>
  <li><b>2.5</b><a href=rv32.html#control-transfer-instructions>Control Transfer Instructions</a></li>
  <li><b>2.6</b><a href=rv32.html#load-and-store-instructions>Load and Store Instructions</a></li>
  <li><b>2.7</b><a href=rv32.html#memory-model>Memory Model</a></li>
  <li><b>2.8</b><a href=rv32.html#sec:csrinsts>Control and Status Register Instructions</a></li>
  <li><b>2.9</b><a href=rv32.html#environment-call-and-breakpoints>Environment Call and Breakpoints</a></li>
</ul>
</li>
<li><b>5</b><a href=rv32e.html#rv32e>RV32E Base Integer Instruction Set, Version 1.9</a><ul>
  <li><b>5.1</b><a href=rv32e.html#rv32e-programmers-model>RV32E Programmers Model</a></li>
  <li><b>5.2</b><a href=rv32e.html#rv32e-instruction-set>RV32E Instruction Set</a></li>
  <li><b>5.3</b><a href=rv32e.html#rv32e-extensions>RV32E Extensions</a></li>
</ul>
</li>
<li><b>6</b><a href=rv64.html#rv64>RV64I Base Integer Instruction Set, Version 2.0</a><ul>
  <li><b>6.1</b><a href=rv64.html#register-state>Register State</a></li>
  <li><b>6.2</b><a href=rv64.html#integer-computational-instructions>Integer Computational Instructions</a></li>
  <li><b>6.3</b><a href=rv64.html#load-and-store-instructions>Load and Store Instructions</a></li>
  <li><b>6.4</b><a href=rv64.html#system-instructions>System Instructions</a></li>
</ul>
</li>
<li><b>7</b><a href=rv128.html#rv128>RV128I Base Integer Instruction Set, Version 1.7</a></li>
<li><b>8</b><a href=m.html#m-standard-extension-for-integer-multiplication-and-division-version-2.0>M Standard Extension for Integer Multiplication and</a><ul>
  <li><b>8.1</b><a href=m.html#multiplication-operations>Multiplication Operations</a></li>
  <li><b>8.2</b><a href=m.html#division-operations>Division Operations</a></li>
</ul>
</li>
<li><b>9</b><a href=a.html#atomics>A Standard Extension for Atomic Instructions, Version 2.0</a><ul>
  <li><b>9.1</b><a href=a.html#specifying-ordering-of-atomic-instructions>Specifying Ordering of Atomic Instructions</a></li>
  <li><b>9.2</b><a href=a.html#load-reservedstore-conditional-instructions>Load-Reserved/Store-Conditional Instructions</a></li>
  <li><b>9.3</b><a href=a.html#atomic-memory-operations>Atomic Memory Operations</a></li>
</ul>
</li>
<li><b>12</b><a href=f.html#sec:single-float>F Standard Extension for Single-Precision Floating-Point,</a><ul>
  <li><b>12.1</b><a href=f.html#f-register-state>F Register State</a></li>
  <li><b>12.2</b><a href=f.html#floating-point-control-and-status-register>Floating-Point Control and Status Register</a></li>
  <li><b>12.3</b><a href=f.html#nan-generation-and-propagation>NaN Generation and Propagation</a></li>
  <li><b>12.4</b><a href=f.html#subnormal-arithmetic>Subnormal Arithmetic</a></li>
  <li><b>12.5</b><a href=f.html#single-precision-load-and-store-instructions>Single-Precision Load and Store Instructions</a></li>
  <li><b>12.6</b><a href=f.html#sec:single-float-compute>Single-Precision Floating-Point Computational Instructions</a></li>
  <li><b>12.7</b><a href=f.html#single-precision-floating-point-conversion-and-move-instructions>Single-Precision Floating-Point Conversion and Move <span>Instructions</span></a></li>
  <li><b>12.8</b><a href=f.html#single-precision-floating-point-compare-instructions>Single-Precision Floating-Point Compare Instructions</a></li>
  <li><b>12.9</b><a href=f.html#single-precision-floating-point-classify-instruction>Single-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
<li><b>13</b><a href=d.html#d-standard-extension-for-double-precision-floating-point-version-2.0>D Standard Extension for Double-Precision Floating-Point,</a><ul>
  <li><b>13.1</b><a href=d.html#d-register-state>D Register State</a></li>
  <li><b>13.2</b><a href=d.html#nanboxing>NaN Boxing of Narrower Values</a></li>
  <li><b>13.3</b><a href=d.html#double-precision-load-and-store-instructions>Double-Precision Load and Store Instructions</a></li>
  <li><b>13.4</b><a href=d.html#double-precision-floating-point-computational-instructions>Double-Precision Floating-Point Computational Instructions</a></li>
  <li><b>13.5</b><a href=d.html#double-precision-floating-point-conversion-and-move-instructions>Double-Precision Floating-Point Conversion and Move Instructions</a></li>
  <li><b>13.6</b><a href=d.html#double-precision-floating-point-compare-instructions>Double-Precision Floating-Point Compare Instructions</a></li>
  <li><b>13.7</b><a href=d.html#double-precision-floating-point-classify-instruction>Double-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
<li><b>14</b><a href=q.html#q-standard-extension-for-quad-precision-floating-point-version-2.0>Q Standard Extension for Quad-Precision Floating-Point,</a><ul>
  <li><b>14.1</b><a href=q.html#quad-precision-load-and-store-instructions>Quad-Precision Load and Store Instructions</a></li>
  <li><b>14.2</b><a href=q.html#quad-precision-computational-instructions>Quad-Precision Computational Instructions</a></li>
  <li><b>14.3</b><a href=q.html#quad-precision-convert-and-move-instructions>Quad-Precision Convert and Move Instructions</a></li>
  <li><b>14.4</b><a href=q.html#quad-precision-floating-point-compare-instructions>Quad-Precision Floating-Point Compare Instructions</a></li>
  <li><b>14.5</b><a href=q.html#quad-precision-floating-point-classify-instruction>Quad-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
<li><b>17</b><a href=c.html#compressed>C Standard Extension for Compressed Instructions, Version</a><ul>
  <li><b>17.1</b><a href=c.html#overview>Overview</a></li>
  <li><b>17.2</b><a href=c.html#compressed-instruction-formats>Compressed Instruction Formats</a></li>
  <li><b>17.3</b><a href=c.html#load-and-store-instructions>Load and Store Instructions</a></li>
  <li><b>17.4</b><a href=c.html#control-transfer-instructions>Control Transfer Instructions</a></li>
  <li><b>17.5</b><a href=c.html#integer-computational-instructions>Integer Computational Instructions</a></li>
  <li><b>17.6</b><a href=c.html#usage-of-c-instructions-in-lrsc-sequences>Usage of C Instructions in LR/SC Sequences</a></li>
  <li><b>17.7</b><a href=c.html#rvc-instruction-set-listings>RVC Instruction Set Listings</a></li>
</ul>
</li>
<li><b>18</b><a href=b.html#sec:bits>B Standard Extension for Bit Manipulation, Version 0.0</a></li>
<li><b>19</b><a href=j.html#sec:j>J Standard Extension for Dynamically Translated Languages, Version 0.0</a></li>
<li><b>20</b><a href=p.html#sec:packedsimd>P Standard Extension for Packed-SIMD Instructions,</a></li>
<li><b>21</b><a href=v.html#sec:bits>V Standard Extension for Vector Operations, Version 0.2</a><ul>
  <li><b>21.1</b><a href=v.html#vector-unit-state>Vector Unit State</a></li>
  <li><b>21.2</b><a href=v.html#element-datatypes-and-width>Element Datatypes and Width</a></li>
  <li><b>21.3</b><a href=v.html#vector-configuration-registers-vcmaxw-vctype-vcp>Vector Configuration Registers (<span><code>vcmaxw</code></span>, <span><code> vctype</code></span>, <span><code>vcp</code></span>)</a></li>
  <li><b>21.4</b><a href=v.html#vector-length>Vector Length</a></li>
  <li><b>21.5</b><a href=v.html#rapid-configuration-instructions>Rapid Configuration Instructions</a></li>
</ul>
</li>
<li><b>25</b><a href=gmaps.html#rv3264g-instruction-set-listings>RV32/64G Instruction Set Listings</a></li>
<li><b>26</b><a href=extensions.html#extensions>Extending RISC-V</a><ul>
  <li><b>26.1</b><a href=extensions.html#extension-terminology>Extension Terminology</a></li>
  <li><b>26.2</b><a href=extensions.html#risc-v-extension-design-philosophy>RISC-V Extension Design Philosophy</a></li>
  <li><b>26.3</b><a href=extensions.html#fix32b>Extensions within fixed-width 32-bit instruction format</a></li>
  <li><b>26.4</b><a href=extensions.html#adding-aligned-64-bit-instruction-extensions>Adding aligned 64-bit instruction extensions</a></li>
  <li><b>26.5</b><a href=extensions.html#supporting-vliw-encodings>Supporting VLIW encodings</a></li>
</ul>
</li>
<li><b>27</b><a href=naming.html#naming>ISA Subset Naming Conventions</a><ul>
  <li><b>27.1</b><a href=naming.html#case-sensitivity>Case Sensitivity</a></li>
  <li><b>27.2</b><a href=naming.html#base-integer-isa>Base Integer ISA</a></li>
  <li><b>27.3</b><a href=naming.html#instruction-extensions-names>Instruction Extensions Names</a></li>
  <li><b>27.4</b><a href=naming.html#version-numbers>Version Numbers</a></li>
  <li><b>27.5</b><a href=naming.html#non-standard-extension-names>Non-Standard Extension Names</a></li>
  <li><b>27.6</b><a href=naming.html#supervisor-level-instruction-subsets>Supervisor-level Instruction Subsets</a></li>
  <li><b>27.7</b><a href=naming.html#supervisor-level-extensions>Supervisor-level Extensions</a></li>
  <li><b>27.8</b><a href=naming.html#subset-naming-convention>Subset Naming Convention</a></li>
</ul>
</li>
<li><b>28</b><a href=history.html#history>History and Acknowledgments</a><ul>
  <li><b>28.1</b><a href=history.html#history-from-revision-1.0-of-isa-manual>History from Revision 1.0 of ISA manual</a></li>
  <li><b>28.2</b><a href=history.html#history-from-revision-2.0-of-isa-manual>History from Revision 2.0 of ISA manual</a></li>
  <li><b>28.3</b><a href=history.html#history-for-revision-2.1>History for Revision 2.1</a></li>
  <li><b>28.4</b><a href=history.html#history-for-revision-2.2>History for Revision 2.2</a></li>
  <li><b>28.5</b><a href=history.html#funding>Funding</a></li>
</ul>
</li>
</ul>
</body></html>
