// Seed: 2618407257
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    input supply1 id_8
);
  reg id_10;
  tri id_11;
  wor id_12, id_13, id_14, id_15, id_16;
  assign id_14 = id_11;
  assign id_12 = id_8;
  initial id_10 <= 1'b0;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4
);
  assign id_3 = 1;
  module_0(
      id_3, id_2, id_3, id_4, id_3, id_1, id_2, id_4, id_4
  );
  assign id_0 = 1 * id_4;
endmodule
