LIBRARY IEEE;
USE ieee.std_logic_1164.all;
---------------------------------------------------------------------------------------------------------------

ENTITY mux9_1gates IS 
	PORT(		x0		:	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --0+0
			x1		:	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --b+0
			x2		: 	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --b+b
			x3		:	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --b+b+b
			x4		:	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --4*b
			x5		: 	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --5*b
			x6		:	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --6*b
			x7		:	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --7*b
			x8		: 	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --8*b
			x9		: 	IN		STD_LOGIC_VECTOR (7 DOWNTO 0);  --9*b
			sel 		:	IN 		STD_LOGIC_VECTOR (3 DOWNTO 0);  --NÃšMERO 1 "a"
			y		:	OUT 		STD_LOGIC_VECTOR (7 DOWNTO 0)); --resultado elegido
			
END ENTITY mux9_1gates;
----------------------------------------------------------------------------------------------------------------
ARCHITECTURE functional OF mux9_1gates IS 
	
----------------------------------------------------------------------------------------------------------------
BEGIN

	y	<=	x0	WHEN sel="0000"	ELSE
			x1	WHEN sel="0001"	ELSE
			x2	WHEN sel="0010"	ELSE
			x3	WHEN sel="0011"	ELSE
			x4	WHEN sel="0100"	ELSE
			x5	WHEN sel="0101"	ELSE
			x6	WHEN sel="0110"	ELSE
			x7	WHEN sel="0111"	ELSE
			x8	WHEN sel="1000"	ELSE
			x9	WHEN sel="1001";	
	
END ARCHITECTURE functional;
