Rectnet: instantiated net with 20 neurons and 35 edges
,,,,,,,,...........................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:21:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(51): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 51
Warning (10229): Verilog HDL Expression warning at top.v(74): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 74
Warning (10229): Verilog HDL Expression warning at top.v(90): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 90
Warning (10229): Verilog HDL Expression warning at top.v(113): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 113
Warning (10229): Verilog HDL Expression warning at top.v(136): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 136
Warning (10229): Verilog HDL Expression warning at top.v(173): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 173
Warning (10229): Verilog HDL Expression warning at top.v(196): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 196
Warning (10229): Verilog HDL Expression warning at top.v(212): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 212
Warning (10229): Verilog HDL Expression warning at top.v(228): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 228
Warning (10229): Verilog HDL Expression warning at top.v(244): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 244
Warning (10229): Verilog HDL Expression warning at top.v(267): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 267
Warning (10229): Verilog HDL Expression warning at top.v(290): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 290
Warning (10229): Verilog HDL Expression warning at top.v(306): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 306
Warning (10229): Verilog HDL Expression warning at top.v(322): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 322
Warning (10229): Verilog HDL Expression warning at top.v(352): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 352
Warning (10229): Verilog HDL Expression warning at top.v(368): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 368
Warning (10229): Verilog HDL Expression warning at top.v(384): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 384
Warning (10229): Verilog HDL Expression warning at top.v(414): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 414
Warning (10229): Verilog HDL Expression warning at top.v(444): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 444
Warning (10229): Verilog HDL Expression warning at top.v(460): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 460
Warning (10229): Verilog HDL Expression warning at top.v(561): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 561
Warning (10259): Verilog HDL error at top.v(565): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 565
Warning (10259): Verilog HDL error at top.v(566): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 566
Warning (10229): Verilog HDL Expression warning at top.v(600): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 600
Warning (10259): Verilog HDL error at top.v(604): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 604
Warning (10259): Verilog HDL error at top.v(605): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 605
Warning (10229): Verilog HDL Expression warning at top.v(633): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 633
Warning (10259): Verilog HDL error at top.v(637): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 637
Warning (10259): Verilog HDL error at top.v(638): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 638
Warning (10259): Verilog HDL error at top.v(650): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 650
Warning (10259): Verilog HDL error at top.v(651): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 651
Warning (10229): Verilog HDL Expression warning at top.v(672): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 672
Warning (10259): Verilog HDL error at top.v(676): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 676
Warning (10259): Verilog HDL error at top.v(677): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 677
Warning (10259): Verilog HDL error at top.v(688): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 688
Warning (10259): Verilog HDL error at top.v(689): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 689
Warning (10259): Verilog HDL error at top.v(690): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 690
Warning (10229): Verilog HDL Expression warning at top.v(711): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 711
Warning (10259): Verilog HDL error at top.v(715): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 715
Warning (10259): Verilog HDL error at top.v(716): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 716
Warning (10229): Verilog HDL Expression warning at top.v(762): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 762
Warning (10259): Verilog HDL error at top.v(766): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 766
Warning (10259): Verilog HDL error at top.v(767): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 767
Warning (10259): Verilog HDL error at top.v(778): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 778
Warning (10229): Verilog HDL Expression warning at top.v(801): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 801
Warning (10259): Verilog HDL error at top.v(805): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 805
Warning (10259): Verilog HDL error at top.v(806): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 806
Warning (10259): Verilog HDL error at top.v(818): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 818
Warning (10229): Verilog HDL Expression warning at top.v(834): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 834
Warning (10259): Verilog HDL error at top.v(838): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 838
Warning (10259): Verilog HDL error at top.v(839): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 839
Warning (10259): Verilog HDL error at top.v(850): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 850
Warning (10259): Verilog HDL error at top.v(851): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 851
Warning (10229): Verilog HDL Expression warning at top.v(867): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 867
Warning (10259): Verilog HDL error at top.v(871): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 871
Warning (10259): Verilog HDL error at top.v(872): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 872
Warning (10259): Verilog HDL error at top.v(883): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 883
Warning (10259): Verilog HDL error at top.v(884): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 884
Warning (10229): Verilog HDL Expression warning at top.v(900): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 900
Warning (10259): Verilog HDL error at top.v(904): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 904
Warning (10259): Verilog HDL error at top.v(905): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 905
Warning (10259): Verilog HDL error at top.v(917): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 917
Warning (10229): Verilog HDL Expression warning at top.v(939): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 939
Warning (10259): Verilog HDL error at top.v(943): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 943
Warning (10259): Verilog HDL error at top.v(944): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 944
Warning (10259): Verilog HDL error at top.v(956): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 956
Warning (10229): Verilog HDL Expression warning at top.v(978): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 978
Warning (10259): Verilog HDL error at top.v(982): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 982
Warning (10259): Verilog HDL error at top.v(983): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 983
Warning (10259): Verilog HDL error at top.v(994): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 994
Warning (10229): Verilog HDL Expression warning at top.v(1011): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1011
Warning (10259): Verilog HDL error at top.v(1015): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1015
Warning (10259): Verilog HDL error at top.v(1016): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1016
Warning (10229): Verilog HDL Expression warning at top.v(1044): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1044
Warning (10259): Verilog HDL error at top.v(1048): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1048
Warning (10259): Verilog HDL error at top.v(1049): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1049
Warning (10259): Verilog HDL error at top.v(1060): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1060
Warning (10259): Verilog HDL error at top.v(1061): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1061
Warning (10259): Verilog HDL error at top.v(1062): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1062
Warning (10259): Verilog HDL error at top.v(1063): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1063
Warning (10229): Verilog HDL Expression warning at top.v(1089): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1089
Warning (10259): Verilog HDL error at top.v(1093): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1093
Warning (10259): Verilog HDL error at top.v(1094): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1094
Warning (10259): Verilog HDL error at top.v(1105): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1105
Warning (10229): Verilog HDL Expression warning at top.v(1122): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1122
Warning (10259): Verilog HDL error at top.v(1126): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1126
Warning (10259): Verilog HDL error at top.v(1127): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1127
Warning (10229): Verilog HDL Expression warning at top.v(1155): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1155
Warning (10259): Verilog HDL error at top.v(1159): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1159
Warning (10259): Verilog HDL error at top.v(1160): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1160
Warning (10259): Verilog HDL error at top.v(1171): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1171
Warning (10259): Verilog HDL error at top.v(1172): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1172
Warning (10259): Verilog HDL error at top.v(1174): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1174
Warning (10229): Verilog HDL Expression warning at top.v(1200): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1200
Warning (10259): Verilog HDL error at top.v(1204): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1204
Warning (10259): Verilog HDL error at top.v(1205): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1205
Warning (10259): Verilog HDL error at top.v(1216): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1216
Warning (10229): Verilog HDL Expression warning at top.v(1245): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1245
Warning (10259): Verilog HDL error at top.v(1249): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1249
Warning (10259): Verilog HDL error at top.v(1250): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1250
Warning (10259): Verilog HDL error at top.v(1262): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1262
Warning (10229): Verilog HDL Expression warning at top.v(1278): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1278
Warning (10259): Verilog HDL error at top.v(1282): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1282
Warning (10259): Verilog HDL error at top.v(1283): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1283
Warning (10229): Verilog HDL Expression warning at top.v(1335): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1335
Warning (10229): Verilog HDL Expression warning at top.v(1336): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1336
Warning (10229): Verilog HDL Expression warning at top.v(1337): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1337
Warning (10229): Verilog HDL Expression warning at top.v(1338): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1338
Warning (10229): Verilog HDL Expression warning at top.v(1339): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1339
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(503): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 503
Warning (10230): Verilog HDL assignment warning at top.v(546): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 546
Warning (10230): Verilog HDL assignment warning at top.v(555): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 555
Warning (10230): Verilog HDL assignment warning at top.v(580): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 580
Warning (10230): Verilog HDL assignment warning at top.v(594): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 594
Warning (10230): Verilog HDL assignment warning at top.v(618): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 618
Warning (10230): Verilog HDL assignment warning at top.v(627): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 627
Warning (10230): Verilog HDL assignment warning at top.v(652): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 652
Warning (10230): Verilog HDL assignment warning at top.v(666): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 666
Warning (10230): Verilog HDL assignment warning at top.v(691): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 691
Warning (10230): Verilog HDL assignment warning at top.v(705): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 705
Warning (10230): Verilog HDL assignment warning at top.v(732): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 732
Warning (10230): Verilog HDL assignment warning at top.v(756): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 756
Warning (10230): Verilog HDL assignment warning at top.v(781): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 781
Warning (10230): Verilog HDL assignment warning at top.v(795): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 795
Warning (10230): Verilog HDL assignment warning at top.v(819): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 819
Warning (10230): Verilog HDL assignment warning at top.v(828): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 828
Warning (10230): Verilog HDL assignment warning at top.v(852): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 852
Warning (10230): Verilog HDL assignment warning at top.v(861): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 861
Warning (10230): Verilog HDL assignment warning at top.v(885): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 885
Warning (10230): Verilog HDL assignment warning at top.v(894): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 894
Warning (10230): Verilog HDL assignment warning at top.v(919): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 919
Warning (10230): Verilog HDL assignment warning at top.v(933): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 933
Warning (10230): Verilog HDL assignment warning at top.v(958): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 958
Warning (10230): Verilog HDL assignment warning at top.v(972): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 972
Warning (10230): Verilog HDL assignment warning at top.v(996): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 996
Warning (10230): Verilog HDL assignment warning at top.v(1005): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1005
Warning (10230): Verilog HDL assignment warning at top.v(1029): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1029
Warning (10230): Verilog HDL assignment warning at top.v(1038): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1038
Warning (10230): Verilog HDL assignment warning at top.v(1064): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1064
Warning (10230): Verilog HDL assignment warning at top.v(1083): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1083
Warning (10230): Verilog HDL assignment warning at top.v(1107): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1107
Warning (10230): Verilog HDL assignment warning at top.v(1116): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1116
Warning (10230): Verilog HDL assignment warning at top.v(1140): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1140
Warning (10230): Verilog HDL assignment warning at top.v(1149): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1149
Warning (10230): Verilog HDL assignment warning at top.v(1175): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1175
Warning (10230): Verilog HDL assignment warning at top.v(1194): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1194
Warning (10230): Verilog HDL assignment warning at top.v(1220): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1220
Warning (10230): Verilog HDL assignment warning at top.v(1239): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1239
Warning (10230): Verilog HDL assignment warning at top.v(1263): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1263
Warning (10230): Verilog HDL assignment warning at top.v(1272): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1272
Warning (10230): Verilog HDL assignment warning at top.v(1353): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1353
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 804 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 682 logic cells
    Info (21062): Implemented 55 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 214 warnings
    Info: Peak virtual memory: 1231 megabytes
    Info: Processing ended: Tue Apr 25 19:22:19 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:02:09
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:22:36 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 128 registers into blocks of type DSP block
    Extra Info (176220): Created 48 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during the Fitter is 2.14 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:42
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1943 megabytes
    Info: Processing ended: Tue Apr 25 19:25:06 2017
    Info: Elapsed time: 00:02:30
    Info: Total CPU time (on all processors): 00:03:05
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:25:25 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1139 megabytes
    Info: Processing ended: Tue Apr 25 19:25:46 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:26:03 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.112            -379.851 clk50 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -439.264 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.969            -345.500 clk50 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -428.078 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.745             -73.047 clk50 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.176               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -321.970 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.526             -37.244 clk50 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -339.586 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1336 megabytes
    Info: Processing ended: Tue Apr 25 19:26:49 2017
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:46
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:27:07 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Apr 25 19:27:10 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
