library ieee;
use iee.std_logic_1164.all;
entity ffjk is

port(clk: in std_logic;
sq1,sq0: out std_logic);
end entity;

architecture arqffk of ffjk is
signal k0,j0,k1,j1,q0,q1: std_logic;
begin 
j0<='1';
k0<='1';
j1<=q0;
k1<=q0;
u1: entity work.miflipjk(arqmiflipjk) port map(clk,j0,k0,q0,'0');
u2: entity work.miflipjk(arqmiflipjk) port map(clk,j1,k1,q1,'0');
sq1<=q1;
sq0<=q0;

end architecture;