
AVRASM ver. 2.1.30  C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm Mon Oct 08 15:01:03 2018

C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1086): warning: Register r4 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1088): warning: Register r6 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1090): warning: Register r8 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1091): warning: Register r9 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1092): warning: Register r10 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1093): warning: Register r11 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1094): warning: Register r12 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave1\Debug\List\Sine_Wave1.asm(1095): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _Freq_1=R4
                 	.DEF _Freq_1_msb=R5
                 	.DEF _Tick_freq1=R6
                 	.DEF _Tick_freq1_msb=R7
                 	.DEF _signal_time1=R8
                 	.DEF _signal_time1_msb=R9
                 	.DEF _Freq_2_duty=R10
                 	.DEF _Freq_2_duty_msb=R11
                 	.DEF _T_delay=R12
                 	.DEF _T_delay_msb=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01b      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 c043      	RJMP _timer2_ovf_isr
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c04d      	RJMP _timer1_ovf_isr
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000013 0000
000014 0000      	.DB  0x0,0x0,0x0,0x0
000015 0000
000016 0046      	.DB  0x0,0x0,0x46,0x0
000017 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000018 000a      	.DW  0x0A
000019 0004      	.DW  0x04
00001a 0026      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00001b 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00001c 94f8      	CLI
00001d 27ee      	CLR  R30
00001e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00001f e0f1      	LDI  R31,1
000020 bffb      	OUT  GICR,R31
000021 bfeb      	OUT  GICR,R30
000022 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000023 e08d      	LDI  R24,(14-2)+1
000024 e0a2      	LDI  R26,2
000025 27bb      	CLR  R27
                 __CLEAR_REG:
000026 93ed      	ST   X+,R30
000027 958a      	DEC  R24
000028 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000029 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002a e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00002b e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00002c 93ed      	ST   X+,R30
00002d 9701      	SBIW R24,1
00002e f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00002f e3e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000030 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000031 9185      	LPM  R24,Z+
000032 9195      	LPM  R25,Z+
000033 9700      	SBIW R24,0
000034 f061      	BREQ __GLOBAL_INI_END
000035 91a5      	LPM  R26,Z+
000036 91b5      	LPM  R27,Z+
000037 9005      	LPM  R0,Z+
000038 9015      	LPM  R1,Z+
000039 01bf      	MOVW R22,R30
00003a 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00003b 9005      	LPM  R0,Z+
00003c 920d      	ST   X+,R0
00003d 9701      	SBIW R24,1
00003e f7e1      	BRNE __GLOBAL_INI_LOOP
00003f 01fb      	MOVW R30,R22
000040 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000041 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000042 bfed      	OUT  SPL,R30
000043 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000044 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000045 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000046 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000047 c020      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : Sine_Wave1
                 ;Version : v1.0
                 ;Date    : 10/6/2018
                 ;Author  : Tran Minh Thuan
                 ;Supported by: Nguyen Duc Quyen
                 ;Company : Viet Mold Machine
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;//#include <alcd.h>
                 ;#define F_CPU 8000000
                 ;#define PB0 PORTB.0
                 ;#define PB2 PORTB.2
                 ;unsigned int Freq_1=0;                //Default frequency is 400Hz
                 ;unsigned int Tick_freq1=0;            //Variable to create signal 1
                 ;unsigned int signal_time1=0;
                 ;unsigned int Freq_2_duty=70;          //Default duty cycle is 50%
                 ;unsigned int T_delay=0;
                 ;unsigned long Freq_load,Freq_2;
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 0026 {
                 
                 	.CSEG
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
000048 93ea      	ST   -Y,R30
000049 93fa      	ST   -Y,R31
00004a b7ef      	IN   R30,SREG
00004b 93ea      	ST   -Y,R30
                 ; 0000 0027   Tick_freq1++;
00004c 01f3      	MOVW R30,R6
00004d 9631      	ADIW R30,1
00004e 013f      	MOVW R6,R30
                 ; 0000 0028   TCNT2=195;        //255-(176) =80 10us, but calib to 195 for accuracy
00004f ece3      	LDI  R30,LOW(195)
000050 bde4      	OUT  0x24,R30
                 ; 0000 0029 }
000051 91e9      	LD   R30,Y+
000052 bfef      	OUT  SREG,R30
000053 91f9      	LD   R31,Y+
000054 91e9      	LD   R30,Y+
000055 9518      	RETI
                 ; .FEND
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 002B {
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
000056 93aa      	ST   -Y,R26
000057 93ea      	ST   -Y,R30
000058 b7ef      	IN   R30,SREG
000059 93ea      	ST   -Y,R30
                 ; 0000 002C   PB2^=0x01;
00005a e0a0      	LDI  R26,0
00005b 99c2      	SBIC 0x18,2
00005c e0a1      	LDI  R26,1
00005d e0e1      	LDI  R30,LOW(1)
00005e 27ea      	EOR  R30,R26
00005f f411      	BRNE _0x3
000060 98c2      	CBI  0x18,2
000061 c001      	RJMP _0x4
                 _0x3:
000062 9ac2      	SBI  0x18,2
                 _0x4:
                 ; 0000 002D }
000063 91e9      	LD   R30,Y+
000064 bfef      	OUT  SREG,R30
000065 91e9      	LD   R30,Y+
000066 91a9      	LD   R26,Y+
000067 9518      	RETI
                 ; .FEND
                 ;void Timer1_Init(void);
                 ;void Timer2_Init(void);
                 ;void GPIOB_Init(void);
                 ;void Signal_freq1(void);
                 ;void ADC_Init(void);
                 ;unsigned int ADC_Read(unsigned int channel);
                 ;void Update_signals(void);
                 ;void Interrupt_Enable(void);
                 ;void Display(void);
                 ;void main(void)
                 ; 0000 0038 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0039 GPIOB_Init();
000068 d00d      	RCALL _GPIOB_Init
                 ; 0000 003A Timer1_Init();
000069 d015      	RCALL _Timer1_Init
                 ; 0000 003B Timer2_Init();
00006a d03c      	RCALL _Timer2_Init
                 ; 0000 003C ADC_Init();
00006b d052      	RCALL _ADC_Init
                 ; 0000 003D Interrupt_Enable();
00006c d005      	RCALL _Interrupt_Enable
                 ; 0000 003E 
                 ; 0000 003F #asm("sei") // Global enable interrupts
00006d 9478      	sei
                 ; 0000 0040 while (1)
                 _0x5:
                 ; 0000 0041       {
                 ; 0000 0042         Update_signals();
00006e d076      	RCALL _Update_signals
                 ; 0000 0043         Signal_freq1();
00006f d03f      	RCALL _Signal_freq1
                 ; 0000 0044 //        Display();
                 ; 0000 0045       }
000070 cffd      	RJMP _0x5
                 ; 0000 0046 }
                 _0x8:
000071 cfff      	RJMP _0x8
                 ; .FEND
                 ;/*  Interrupt enable
                 ; *  Enable overflow interrupt for timer1,2
                 ; */
                 ;void Interrupt_Enable(void){
                 ; 0000 004A void Interrupt_Enable(void){
                 _Interrupt_Enable:
                 ; .FSTART _Interrupt_Enable
                 ; 0000 004B     TIMSK|=(1<<TOIE2)|(1<<TOIE1) | (0<<TOIE0);
000072 b7e9      	IN   R30,0x39
000073 64e4      	ORI  R30,LOW(0x44)
000074 bfe9      	OUT  0x39,R30
                 ; 0000 004C }
000075 9508      	RET
                 ; .FEND
                 ;void GPIOB_Init(void){
                 ; 0000 004D void GPIOB_Init(void){
                 _GPIOB_Init:
                 ; .FSTART _GPIOB_Init
                 ; 0000 004E     DDRB|=0xFF;         //PB1 output
000076 b3e7      	IN   R30,0x17
000077 6fef      	ORI  R30,LOW(0xFF)
000078 bbe7      	OUT  0x17,R30
                 ; 0000 004F     DDRD|=0xFF;
000079 b3e1      	IN   R30,0x11
00007a 6fef      	ORI  R30,LOW(0xFF)
00007b bbe1      	OUT  0x11,R30
                 ; 0000 0050     DDRC=0;
00007c e0e0      	LDI  R30,LOW(0)
00007d bbe4      	OUT  0x14,R30
                 ; 0000 0051 }
00007e 9508      	RET
                 ; .FEND
                 ;/*  Timer/Counter 1 initialization
                 ; *  ICR1 contains top value (control frequency, but timer1_freq = 2*signal2 frequency)
                 ; *  OCA1 create signal 2
                 ; *  Clock source: System Clock
                 ; *  Mode 14: Fast PWM go from 0 to value in ICR1
                 ; *  Prescaler:1
                 ; *  Change the function by
                 ; *          +Change: Freq_load (ISR1), 2*signal frequency
                 ;            +TCCR1A WGM: Operation mode
                 ;            +Freq_2:     Duty cycle of signal frequency
                 ; */
                 ;void Timer1_Init(void){
                 ; 0000 005D void Timer1_Init(void){
                 _Timer1_Init:
                 ; .FSTART _Timer1_Init
                 ; 0000 005E     Freq_load=800;                    //10Khz, F_timer2 = 2*F_signal2  (Timer1 OVR -> 50Khz)
                +
00007f e2e0     +LDI R30 , LOW ( 0x320 )
000080 e0f3     +LDI R31 , HIGH ( 0x320 )
000081 e060     +LDI R22 , BYTE3 ( 0x320 )
000082 e070     +LDI R23 , BYTE4 ( 0x320 )
                 	__GETD1N 0x320
000083 93e0 0160 	STS  _Freq_load,R30
000085 93f0 0161 	STS  _Freq_load+1,R31
000087 9360 0162 	STS  _Freq_load+2,R22
000089 9370 0163 	STS  _Freq_load+3,R23
                 ; 0000 005F     Freq_2=Freq_load*Freq_2_duty/100;          //Calculate new compare value (Channel A)
00008b 01f5      	MOVW R30,R10
00008c d07e      	RCALL SUBOPT_0x0
00008d 2766      	CLR  R22
00008e 2777      	CLR  R23
00008f d0c0      	RCALL __MULD12U
000090 01df      	MOVW R26,R30
000091 01cb      	MOVW R24,R22
                +
000092 e6e4     +LDI R30 , LOW ( 0x64 )
000093 e0f0     +LDI R31 , HIGH ( 0x64 )
000094 e060     +LDI R22 , BYTE3 ( 0x64 )
000095 e070     +LDI R23 , BYTE4 ( 0x64 )
                 	__GETD1N 0x64
000096 d0ec      	RCALL __DIVD21U
000097 d07c      	RCALL SUBOPT_0x1
                 ; 0000 0060     TCCR1A =(1<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0);
000098 e8e0      	LDI  R30,LOW(128)
000099 bdef      	OUT  0x2F,R30
                 ; 0000 0061     TCCR1A|=(1<<WGM11)|(0<<WGM10); TCCR1B|=(1<<WGM13) | (1<<WGM12); //Mode 14
00009a b5ef      	IN   R30,0x2F
00009b 60e2      	ORI  R30,2
00009c bdef      	OUT  0x2F,R30
00009d b5ee      	IN   R30,0x2E
00009e 61e8      	ORI  R30,LOW(0x18)
00009f bdee      	OUT  0x2E,R30
                 ; 0000 0062     TCCR1B|=(0<<CS12) | (0<<CS11) | (1<<CS10);                      //Prescaler 1
0000a0 b5ee      	IN   R30,0x2E
0000a1 60e1      	ORI  R30,1
0000a2 bdee      	OUT  0x2E,R30
                 ; 0000 0063     OCR1AH=Freq_2>> 8;   OCR1AL=Freq_2& 0xff;   //Load new compare value (control Duty A)
0000a3 d079      	RCALL SUBOPT_0x2
                 ; 0000 0064     ICR1H=(Freq_load)>> 8;      ICR1L=(Freq_load)& 0xff;                                      ICR1H=(Freq_load)>> 8;     ...
0000a4 d087      	RCALL SUBOPT_0x3
0000a5 d086      	RCALL SUBOPT_0x3
                 ; 0000 0065 }
0000a6 9508      	RET
                 ; .FEND
                 ;/*  Timer/Counter 2 initialization
                 ; *  Mode: Normal top=0xFF
                 ; *  Interrupt every 10us, change frequency by changing value of TCNT2 in Init function and Timer2 ISR
                 ; */
                 ;void Timer2_Init(void){
                 ; 0000 006A void Timer2_Init(void){
                 _Timer2_Init:
                 ; .FSTART _Timer2_Init
                 ; 0000 006B     ASSR=0<<AS2;                                          //Use clock from system clock
0000a7 e0e0      	LDI  R30,LOW(0)
0000a8 bde2      	OUT  0x22,R30
                 ; 0000 006C     OCR2=0x00;
0000a9 bde3      	OUT  0x23,R30
                 ; 0000 006D     TCCR2=(0<<COM21) | (0<<COM20)| (0<<CS22) | (0<<CS21) | (1<<CS20);  //No prescaler
0000aa e0e1      	LDI  R30,LOW(1)
0000ab bde5      	OUT  0x25,R30
                 ; 0000 006E     TCNT2=195;        //255-(176) =80 10us, but calib to 195 for accuracy
0000ac ece3      	LDI  R30,LOW(195)
0000ad bde4      	OUT  0x24,R30
                 ; 0000 006F }
0000ae 9508      	RET
                 ; .FEND
                 ;/*  Signal_freq1
                 ; *  Change freq1 by change Freq_1
                 ; */
                 ;void Signal_freq1(void){
                 ; 0000 0073 void Signal_freq1(void){
                 _Signal_freq1:
                 ; .FSTART _Signal_freq1
                 ; 0000 0074     if(Tick_freq1>=signal_time1){
                +
0000af 1468     +CP R6 , R8
0000b0 0479     +CPC R7 , R9
                 	__CPWRR 6,7,8,9
0000b1 f058      	BRLO _0x9
                 ; 0000 0075         PB0^=0x01;
0000b2 e0a0      	LDI  R26,0
0000b3 99c0      	SBIC 0x18,0
0000b4 e0a1      	LDI  R26,1
0000b5 e0e1      	LDI  R30,LOW(1)
0000b6 27ea      	EOR  R30,R26
0000b7 f411      	BRNE _0xA
0000b8 98c0      	CBI  0x18,0
0000b9 c001      	RJMP _0xB
                 _0xA:
0000ba 9ac0      	SBI  0x18,0
                 _0xB:
                 ; 0000 0076         Tick_freq1=0;
0000bb 2466      	CLR  R6
0000bc 2477      	CLR  R7
                 ; 0000 0077     }
                 ; 0000 0078 }
                 _0x9:
0000bd 9508      	RET
                 ; .FEND
                 ;/* ADC Inititilization
                 ; * ADC 10 bit
                 ; * Prescaler 128
                 ; * Vref is VCC
                 ;*/
                 ;void ADC_Init(void){
                 ; 0000 007E void ADC_Init(void){
                 _ADC_Init:
                 ; .FSTART _ADC_Init
                 ; 0000 007F     ADMUX = (1<<REFS0); //V_ref is VCC, left adjust
0000be e4e0      	LDI  R30,LOW(64)
0000bf b9e7      	OUT  0x7,R30
                 ; 0000 0080     ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);    // prescaler = 128
0000c0 e8e7      	LDI  R30,LOW(135)
0000c1 b9e6      	OUT  0x6,R30
                 ; 0000 0081 }
0000c2 9508      	RET
                 ; .FEND
                 ;/* Read value from ADC channel
                 ; * Input: Input channel (0-7)
                 ; * Output: 0-1024 corresponding to the value
                 ;*/
                 ;unsigned int ADC_Read(unsigned int channel)
                 ; 0000 0087 {
                 _ADC_Read:
                 ; .FSTART _ADC_Read
                 ; 0000 0088   unsigned int ADCval;
                 ; 0000 0089   channel &= 0b00000111;  // AND operation with 7
0000c3 93ba      	ST   -Y,R27
0000c4 93aa      	ST   -Y,R26
0000c5 d0fa      	RCALL __SAVELOCR2
                 ;	channel -> Y+2
                 ;	ADCval -> R16,R17
0000c6 81ea      	LDD  R30,Y+2
0000c7 81fb      	LDD  R31,Y+2+1
0000c8 70e7      	ANDI R30,LOW(0x7)
0000c9 70f0      	ANDI R31,HIGH(0x7)
0000ca 83ea      	STD  Y+2,R30
0000cb 83fb      	STD  Y+2+1,R31
                 ; 0000 008A   ADMUX = (ADMUX & 0xF8)|channel; // clears the bottom 3 bits for choosing channel
0000cc b1e7      	IN   R30,0x7
0000cd 7fe8      	ANDI R30,LOW(0xF8)
0000ce 81aa      	LDD  R26,Y+2
0000cf 2bea      	OR   R30,R26
0000d0 b9e7      	OUT  0x7,R30
                 ; 0000 008B   // start single convertion by writing 1' to ADSC
                 ; 0000 008C   ADCSRA |= (1<<ADSC);
0000d1 9a36      	SBI  0x6,6
                 ; 0000 008D   // wait for conversion to complete, ADSC becomes 0' again
                 ; 0000 008E   while(ADCSRA & (1<<ADSC));
                 _0xC:
0000d2 9936      	SBIC 0x6,6
0000d3 cffe      	RJMP _0xC
                 ; 0000 008F   ADCval = ADCL;
0000d4 b104      	IN   R16,4
0000d5 2711      	CLR  R17
                 ; 0000 0090   ADCval = (ADCH << 8) + ADCval;    // ADCH is read so ADC can be updated again
0000d6 b1e5      	IN   R30,0x5
0000d7 2ffe      	MOV  R31,R30
0000d8 e0e0      	LDI  R30,0
                +
0000d9 0f0e     +ADD R16 , R30
0000da 1f1f     +ADC R17 , R31
                 	__ADDWRR 16,17,30,31
                 ; 0000 0091   if(ADCval>=1000) ADCval=1000;
                +
0000db 3e08     +CPI R16 , LOW ( 1000 )
0000dc e0e3     +LDI R30 , HIGH ( 1000 )
0000dd 071e     +CPC R17 , R30
                 	__CPWRN 16,17,1000
0000de f010      	BRLO _0xF
                +
0000df ee08     +LDI R16 , LOW ( 1000 )
0000e0 e013     +LDI R17 , HIGH ( 1000 )
                 	__GETWRN 16,17,1000
                 ; 0000 0092   return (ADCval);
                 _0xF:
0000e1 01f8      	MOVW R30,R16
0000e2 d0e0      	RCALL __LOADLOCR2
0000e3 9624      	ADIW R28,4
0000e4 9508      	RET
                 ; 0000 0093 }
                 ; .FEND
                 ;void Update_signals(void){
                 ; 0000 0094 void Update_signals(void){
                 _Update_signals:
                 ; .FSTART _Update_signals
                 ; 0000 0095     Freq_1=ADC_Read(0)/2;
0000e5 e0a0      	LDI  R26,LOW(0)
0000e6 e0b0      	LDI  R27,0
0000e7 dfdb      	RCALL _ADC_Read
0000e8 95f6      	LSR  R31
0000e9 95e7      	ROR  R30
0000ea 012f      	MOVW R4,R30
                 ; 0000 0096     Freq_2_duty=ADC_Read(1)/10;
0000eb e0a1      	LDI  R26,LOW(1)
0000ec e0b0      	LDI  R27,0
0000ed dfd5      	RCALL _ADC_Read
0000ee 01df      	MOVW R26,R30
0000ef e0ea      	LDI  R30,LOW(10)
0000f0 e0f0      	LDI  R31,HIGH(10)
0000f1 d07e      	RCALL __DIVW21U
0000f2 015f      	MOVW R10,R30
                 ; 0000 0097     signal_time1=100000/(2*Freq_1);
0000f3 01f2      	MOVW R30,R4
0000f4 0fee      	LSL  R30
0000f5 1fff      	ROL  R31
0000f6 2766      	CLR  R22
0000f7 2777      	CLR  R23
                +
0000f8 eaa0     +LDI R26 , LOW ( 0x186A0 )
0000f9 e8b6     +LDI R27 , HIGH ( 0x186A0 )
0000fa e081     +LDI R24 , BYTE3 ( 0x186A0 )
0000fb e090     +LDI R25 , BYTE4 ( 0x186A0 )
                 	__GETD2N 0x186A0
0000fc d0ab      	RCALL __DIVD21
0000fd 014f      	MOVW R8,R30
                 ; 0000 0098     Freq_2=800*Freq_2_duty/100;                 //Calculate new compare value (Channel A)
0000fe 01f5      	MOVW R30,R10
0000ff e2a0      	LDI  R26,LOW(800)
000100 e0b3      	LDI  R27,HIGH(800)
000101 d046      	RCALL __MULW12U
000102 01df      	MOVW R26,R30
000103 e6e4      	LDI  R30,LOW(100)
000104 e0f0      	LDI  R31,HIGH(100)
000105 d06a      	RCALL __DIVW21U
000106 2766      	CLR  R22
000107 2777      	CLR  R23
000108 d00b      	RCALL SUBOPT_0x1
                 ; 0000 0099     OCR1AH=Freq_2>> 8;   OCR1AL=Freq_2& 0xff;   //Load new compare value (control Duty A)
000109 d013      	RCALL SUBOPT_0x2
                 ; 0000 009A }
00010a 9508      	RET
                 ; .FEND
                 ;//void Display(void){
                 ;//    lcd_gotoxy(0,0);
                 ;//    lcd_puts((Freq_1);
                 ;//    lcd_gotoxy(0,1);
                 ;//    lcd_puts(Freq_2_duty);
                 ;//}
                 ;
                 
                 	.DSEG
                 _Freq_load:
000160           	.BYTE 0x4
                 _Freq_2:
000164           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x0:
00010b 91a0 0160 	LDS  R26,_Freq_load
00010d 91b0 0161 	LDS  R27,_Freq_load+1
00010f 9180 0162 	LDS  R24,_Freq_load+2
000111 9190 0163 	LDS  R25,_Freq_load+3
000113 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
000114 93e0 0164 	STS  _Freq_2,R30
000116 93f0 0165 	STS  _Freq_2+1,R31
000118 9360 0166 	STS  _Freq_2+2,R22
00011a 9370 0167 	STS  _Freq_2+3,R23
00011c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:11 WORDS
                 SUBOPT_0x2:
00011d 91a0 0164 	LDS  R26,_Freq_2
00011f 91b0 0165 	LDS  R27,_Freq_2+1
000121 9180 0166 	LDS  R24,_Freq_2+2
000123 9190 0167 	LDS  R25,_Freq_2+3
000125 e0e8      	LDI  R30,LOW(8)
000126 d015      	RCALL __LSRD12
000127 bdeb      	OUT  0x2B,R30
000128 91e0 0164 	LDS  R30,_Freq_2
00012a bdea      	OUT  0x2A,R30
00012b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
00012c dfde      	RCALL SUBOPT_0x0
00012d e0e8      	LDI  R30,LOW(8)
00012e d00d      	RCALL __LSRD12
00012f bde7      	OUT  0x27,R30
000130 91e0 0160 	LDS  R30,_Freq_load
000132 bde6      	OUT  0x26,R30
000133 9508      	RET
                 
                 
                 	.CSEG
                 __ANEGD1:
000134 95f0      	COM  R31
000135 9560      	COM  R22
000136 9570      	COM  R23
000137 95e1      	NEG  R30
000138 4fff      	SBCI R31,-1
000139 4f6f      	SBCI R22,-1
00013a 4f7f      	SBCI R23,-1
00013b 9508      	RET
                 
                 __LSRD12:
00013c 23ee      	TST  R30
00013d 2e0e      	MOV  R0,R30
00013e 01fd      	MOVW R30,R26
00013f 01bc      	MOVW R22,R24
000140 f031      	BREQ __LSRD12R
                 __LSRD12L:
000141 9576      	LSR  R23
000142 9567      	ROR  R22
000143 95f7      	ROR  R31
000144 95e7      	ROR  R30
000145 940a      	DEC  R0
000146 f7d1      	BRNE __LSRD12L
                 __LSRD12R:
000147 9508      	RET
                 
                 __MULW12U:
000148 9ffa      	MUL  R31,R26
000149 2df0      	MOV  R31,R0
00014a 9feb      	MUL  R30,R27
00014b 0df0      	ADD  R31,R0
00014c 9fea      	MUL  R30,R26
00014d 2de0      	MOV  R30,R0
00014e 0df1      	ADD  R31,R1
00014f 9508      	RET
                 
                 __MULD12U:
000150 9f7a      	MUL  R23,R26
000151 2d70      	MOV  R23,R0
000152 9f6b      	MUL  R22,R27
000153 0d70      	ADD  R23,R0
000154 9ff8      	MUL  R31,R24
000155 0d70      	ADD  R23,R0
000156 9fe9      	MUL  R30,R25
000157 0d70      	ADD  R23,R0
000158 9f6a      	MUL  R22,R26
000159 2d60      	MOV  R22,R0
00015a 0d71      	ADD  R23,R1
00015b 9ffb      	MUL  R31,R27
00015c 0d60      	ADD  R22,R0
00015d 1d71      	ADC  R23,R1
00015e 9fe8      	MUL  R30,R24
00015f 0d60      	ADD  R22,R0
000160 1d71      	ADC  R23,R1
000161 2788      	CLR  R24
000162 9ffa      	MUL  R31,R26
000163 2df0      	MOV  R31,R0
000164 0d61      	ADD  R22,R1
000165 1f78      	ADC  R23,R24
000166 9feb      	MUL  R30,R27
000167 0df0      	ADD  R31,R0
000168 1d61      	ADC  R22,R1
000169 1f78      	ADC  R23,R24
00016a 9fea      	MUL  R30,R26
00016b 2de0      	MOV  R30,R0
00016c 0df1      	ADD  R31,R1
00016d 1f68      	ADC  R22,R24
00016e 1f78      	ADC  R23,R24
00016f 9508      	RET
                 
                 __DIVW21U:
000170 2400      	CLR  R0
000171 2411      	CLR  R1
000172 e190      	LDI  R25,16
                 __DIVW21U1:
000173 0faa      	LSL  R26
000174 1fbb      	ROL  R27
000175 1c00      	ROL  R0
000176 1c11      	ROL  R1
000177 1a0e      	SUB  R0,R30
000178 0a1f      	SBC  R1,R31
000179 f418      	BRCC __DIVW21U2
00017a 0e0e      	ADD  R0,R30
00017b 1e1f      	ADC  R1,R31
00017c c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00017d 60a1      	SBR  R26,1
                 __DIVW21U3:
00017e 959a      	DEC  R25
00017f f799      	BRNE __DIVW21U1
000180 01fd      	MOVW R30,R26
000181 01d0      	MOVW R26,R0
000182 9508      	RET
                 
                 __DIVD21U:
000183 933f      	PUSH R19
000184 934f      	PUSH R20
000185 935f      	PUSH R21
000186 2400      	CLR  R0
000187 2411      	CLR  R1
000188 2744      	CLR  R20
000189 2755      	CLR  R21
00018a e230      	LDI  R19,32
                 __DIVD21U1:
00018b 0faa      	LSL  R26
00018c 1fbb      	ROL  R27
00018d 1f88      	ROL  R24
00018e 1f99      	ROL  R25
00018f 1c00      	ROL  R0
000190 1c11      	ROL  R1
000191 1f44      	ROL  R20
000192 1f55      	ROL  R21
000193 1a0e      	SUB  R0,R30
000194 0a1f      	SBC  R1,R31
000195 0b46      	SBC  R20,R22
000196 0b57      	SBC  R21,R23
000197 f428      	BRCC __DIVD21U2
000198 0e0e      	ADD  R0,R30
000199 1e1f      	ADC  R1,R31
00019a 1f46      	ADC  R20,R22
00019b 1f57      	ADC  R21,R23
00019c c001      	RJMP __DIVD21U3
                 __DIVD21U2:
00019d 60a1      	SBR  R26,1
                 __DIVD21U3:
00019e 953a      	DEC  R19
00019f f759      	BRNE __DIVD21U1
0001a0 01fd      	MOVW R30,R26
0001a1 01bc      	MOVW R22,R24
0001a2 01d0      	MOVW R26,R0
0001a3 01ca      	MOVW R24,R20
0001a4 915f      	POP  R21
0001a5 914f      	POP  R20
0001a6 913f      	POP  R19
0001a7 9508      	RET
                 
                 __DIVD21:
0001a8 d004      	RCALL __CHKSIGND
0001a9 dfd9      	RCALL __DIVD21U
0001aa f40e      	BRTC __DIVD211
0001ab df88      	RCALL __ANEGD1
                 __DIVD211:
0001ac 9508      	RET
                 
                 __CHKSIGND:
0001ad 94e8      	CLT
0001ae ff77      	SBRS R23,7
0001af c002      	RJMP __CHKSD1
0001b0 df83      	RCALL __ANEGD1
0001b1 9468      	SET
                 __CHKSD1:
0001b2 ff97      	SBRS R25,7
0001b3 c00b      	RJMP __CHKSD2
0001b4 2400      	CLR  R0
0001b5 95a0      	COM  R26
0001b6 95b0      	COM  R27
0001b7 9580      	COM  R24
0001b8 9590      	COM  R25
0001b9 9611      	ADIW R26,1
0001ba 1d80      	ADC  R24,R0
0001bb 1d90      	ADC  R25,R0
0001bc f800      	BLD  R0,0
0001bd 9403      	INC  R0
0001be fa00      	BST  R0,0
                 __CHKSD2:
0001bf 9508      	RET
                 
                 __SAVELOCR2:
0001c0 931a      	ST   -Y,R17
0001c1 930a      	ST   -Y,R16
0001c2 9508      	RET
                 
                 __LOADLOCR2:
0001c3 8119      	LDD  R17,Y+1
0001c4 8108      	LD   R16,Y
0001c5 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  35 r1 :  16 r2 :   0 r3 :   0 r4 :   2 r5 :   0 r6 :   4 r7 :   2 
r8 :   2 r9 :   1 r10:   3 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   7 r17:   6 r18:   0 r19:   4 r20:   7 r21:   6 r22:  25 r23:  24 
r24:  24 r25:  12 r26:  40 r27:  16 r28:   2 r29:   1 r30: 126 r31:  35 
x  :   3 y  :  23 z  :   7 
Registers used: 26 out of 35 (74.3%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  14 add   :  14 
adiw  :   3 and   :   0 andi  :   3 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :   8 brpl  :   0 brsh  :   0 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 cbi   :   2 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  19 
cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   7 cp    :   1 
cpc   :   2 cpi   :   1 cpse  :   0 dec   :   4 des   :   0 eor   :   2 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 
inc   :   1 ld    :   7 ldd   :   4 ldi   :  56 lds   :  10 lpm   :   7 
lsl   :   3 lsr   :   2 mov   :   8 movw  :  24 mul   :  13 muls  :   0 
mulsu :   0 neg   :   1 nop   :   0 or    :   1 ori   :   6 out   :  28 
pop   :   3 push  :   3 rcall :  31 ret   :  22 reti  :   2 rjmp  :  30 
rol   :  11 ror   :   4 sbc   :   4 sbci  :   3 sbi   :   3 sbic  :   3 
sbis  :   0 sbiw  :   3 sbr   :   2 sbrc  :   0 sbrs  :   2 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  13 std   :   2 
sts   :   8 sub   :   2 subi  :   0 swap  :   0 tst   :   1 wdr   :   0 

Instructions used: 59 out of 114 (51.8%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00038c    890     18    908    8192  11.1%
[.dseg] 0x000060 0x000168      0      8      8    1024   0.8%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
