{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 02:26:37 2013 " "Info: Processing started: Sun Nov 10 02:26:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project6 -c project5 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project6 -c project5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst32 " "Warning: Node \"design4TJN:inst\|inst32\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst29 " "Warning: Node \"design4TJN:inst\|inst29\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 440 800 880 504 "inst29" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst30 " "Warning: Node \"design4TJN:inst\|inst30\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 440 552 632 504 "inst30" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst31 " "Warning: Node \"design4TJN:inst\|inst31\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 448 304 384 512 "inst31" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst33 " "Warning: Node \"design4TJN:inst\|inst33\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 88 168 824 "inst33" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst37 " "Warning: Node \"design4TJN:inst\|inst37\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 808 888 824 "inst37" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst34 " "Warning: Node \"design4TJN:inst\|inst34\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 568 648 824 "inst34" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst36 " "Warning: Node \"design4TJN:inst\|inst36\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Sim_CLK " "Info: Assuming node \"Sim_CLK\" is an undefined clock" {  } { { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sim_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Rst_UART " "Info: Assuming node \"Rst_UART\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -8 -144 24 8 "Rst_UART" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "UART_Recieve " "Info: Assuming node \"UART_Recieve\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { 80 -264 -96 96 "UART_Recieve" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst23\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst23\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst23\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst25\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst25\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst25\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst27\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst27\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst27\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst16\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst16\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst16\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst6\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst6\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst6\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst8\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst8\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst8\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst10\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst10\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst10\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst28\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst28\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst28\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "design4TJN:inst\|inst53 " "Info: Detected gated clock \"design4TJN:inst\|inst53\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sim_CLK register design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] register design4TJN:inst\|inst9 29.94 MHz 33.4 ns Internal " "Info: Clock \"Sim_CLK\" has Internal fmax of 29.94 MHz between source register \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" and destination register \"design4TJN:inst\|inst9\" (period= 33.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LC7_B27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B27; Fanout = 8; REG Node = 'design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 2.200 ns design4TJN:inst\|inst9 2 REG LC5_B27 3 " "Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC5_B27; Fanout = 3; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 77.27 % ) " "Info: Total cell delay = 1.700 ns ( 77.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 22.73 % ) " "Info: Total interconnect delay = 0.500 ns ( 22.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} design4TJN:inst|inst9 {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.900 ns - Smallest " "Info: - Smallest clock skew is -11.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"Sim_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 332 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 332; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns design4TJN:inst\|inst9 2 REG LC5_B27 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_B27; Fanout = 3; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK source 18.900 ns - Longest register " "Info: - Longest clock path from clock \"Sim_CLK\" to source register is 18.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 332 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 332; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns design4TJN:inst\|Delay_Function:inst28\|inst47 2 REG LC1_C34 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C34; Fanout = 3; REG Node = 'design4TJN:inst\|Delay_Function:inst28\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.600 ns design4TJN:inst\|inst53 3 COMB LC2_C34 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 11.600 ns; Loc. = LC2_C34; Fanout = 8; COMB Node = 'design4TJN:inst\|inst53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.400 ns) 18.900 ns design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LC7_B27 8 " "Info: 4: + IC(4.900 ns) + CELL(2.400 ns) = 18.900 ns; Loc. = LC7_B27; Fanout = 8; REG Node = 'design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.400 ns ( 49.74 % ) " "Info: Total cell delay = 9.400 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 50.26 % ) " "Info: Total interconnect delay = 9.500 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst28|inst47 {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 0.500ns 4.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst28|inst47 {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 0.500ns 4.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} design4TJN:inst|inst9 {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst28|inst47 {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 0.500ns 4.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Sim_CLK 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"Sim_CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "design4TJN:inst\|inst34 design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] Sim_CLK 4.4 ns " "Info: Found hold time violation between source  pin or register \"design4TJN:inst\|inst34\" and destination pin or register \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"Sim_CLK\" (Hold time is 4.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.600 ns + Largest " "Info: + Largest clock skew is 7.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 18.900 ns + Longest register " "Info: + Longest clock path from clock \"Sim_CLK\" to destination register is 18.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 332 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 332; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns design4TJN:inst\|Delay_Function:inst28\|inst47 2 REG LC1_C34 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C34; Fanout = 3; REG Node = 'design4TJN:inst\|Delay_Function:inst28\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.600 ns design4TJN:inst\|inst53 3 COMB LC2_C34 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 11.600 ns; Loc. = LC2_C34; Fanout = 8; COMB Node = 'design4TJN:inst\|inst53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.400 ns) 18.900 ns design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 4 REG LC7_B27 8 " "Info: 4: + IC(4.900 ns) + CELL(2.400 ns) = 18.900 ns; Loc. = LC7_B27; Fanout = 8; REG Node = 'design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.400 ns ( 49.74 % ) " "Info: Total cell delay = 9.400 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 50.26 % ) " "Info: Total interconnect delay = 9.500 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst28|inst47 {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 0.500ns 4.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK source 11.300 ns - Shortest register " "Info: - Shortest clock path from clock \"Sim_CLK\" to source register is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 332 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 332; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns design4TJN:inst\|Delay_Function:inst25\|inst47 2 REG LC4_B27 2 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_B27; Fanout = 2; REG Node = 'design4TJN:inst\|Delay_Function:inst25\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst25|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 11.300 ns design4TJN:inst\|inst34 3 REG LC6_B27 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 11.300 ns; Loc. = LC6_B27; Fanout = 1; REG Node = 'design4TJN:inst\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { design4TJN:inst|Delay_Function:inst25|inst47 design4TJN:inst|inst34 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 568 648 824 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 59.29 % ) " "Info: Total cell delay = 6.700 ns ( 59.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 40.71 % ) " "Info: Total interconnect delay = 4.600 ns ( 40.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst25|inst47 design4TJN:inst|inst34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst25|inst47 {} design4TJN:inst|inst34 {} } { 0.000ns 0.000ns 4.100ns 0.500ns } { 0.000ns 2.900ns 1.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst28|inst47 {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 0.500ns 4.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst25|inst47 design4TJN:inst|inst34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst25|inst47 {} design4TJN:inst|inst34 {} } { 0.000ns 0.000ns 4.100ns 0.500ns } { 0.000ns 2.900ns 1.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 568 648 824 "inst34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns - Shortest register register " "Info: - Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns design4TJN:inst\|inst34 1 REG LC6_B27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B27; Fanout = 1; REG Node = 'design4TJN:inst\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { design4TJN:inst|inst34 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 760 568 648 824 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 2 REG LC7_B27 8 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC7_B27; Fanout = 8; REG Node = 'design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { design4TJN:inst|inst34 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 84.38 % ) " "Info: Total cell delay = 2.700 ns ( 84.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 15.63 % ) " "Info: Total interconnect delay = 0.500 ns ( 15.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { design4TJN:inst|inst34 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { design4TJN:inst|inst34 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.500ns } { 0.000ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst28|inst47 design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst28|inst47 {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 0.500ns 4.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst25|inst47 design4TJN:inst|inst34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst25|inst47 {} design4TJN:inst|inst34 {} } { 0.000ns 0.000ns 4.100ns 0.500ns } { 0.000ns 2.900ns 1.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { design4TJN:inst|inst34 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { design4TJN:inst|inst34 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.500ns } { 0.000ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "design4TJN:inst\|inst42 Rst_UART Sim_CLK 12.300 ns register " "Info: tsu for register \"design4TJN:inst\|inst42\" (data pin = \"Rst_UART\", clock pin = \"Sim_CLK\") is 12.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.700 ns + Longest pin register " "Info: + Longest pin to register delay is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Rst_UART 1 CLK PIN_212 11 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 11; CLK Node = 'Rst_UART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst_UART } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -8 -144 24 8 "Rst_UART" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 12.100 ns design4TJN:inst\|inst45 2 COMB LC3_C7 1 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC3_C7; Fanout = 1; COMB Node = 'design4TJN:inst\|inst45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { Rst_UART design4TJN:inst|inst45 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 288 704 768 336 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.000 ns design4TJN:inst\|inst43 3 COMB LC8_C7 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.000 ns; Loc. = LC8_C7; Fanout = 1; COMB Node = 'design4TJN:inst\|inst43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { design4TJN:inst|inst45 design4TJN:inst|inst43 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 984 1168 1232 1032 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 16.700 ns design4TJN:inst\|inst42 4 REG LC6_C7 3 " "Info: 4: + IC(0.500 ns) + CELL(1.200 ns) = 16.700 ns; Loc. = LC6_C7; Fanout = 3; REG Node = 'design4TJN:inst\|inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { design4TJN:inst|inst43 design4TJN:inst|inst42 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 984 1256 1320 1064 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 55.09 % ) " "Info: Total cell delay = 9.200 ns ( 55.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 44.91 % ) " "Info: Total interconnect delay = 7.500 ns ( 44.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { Rst_UART design4TJN:inst|inst45 design4TJN:inst|inst43 design4TJN:inst|inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { Rst_UART {} Rst_UART~out {} design4TJN:inst|inst45 {} design4TJN:inst|inst43 {} design4TJN:inst|inst42 {} } { 0.000ns 0.000ns 6.500ns 0.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 984 1256 1320 1064 "inst42" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"Sim_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 332 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 332; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns design4TJN:inst\|inst42 2 REG LC6_C7 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_C7; Fanout = 3; REG Node = 'design4TJN:inst\|inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK design4TJN:inst|inst42 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 984 1256 1320 1064 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst42 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { Rst_UART design4TJN:inst|inst45 design4TJN:inst|inst43 design4TJN:inst|inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { Rst_UART {} Rst_UART~out {} design4TJN:inst|inst45 {} design4TJN:inst|inst43 {} design4TJN:inst|inst42 {} } { 0.000ns 0.000ns 6.500ns 0.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst42 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "UART_Recieve lE design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 34.400 ns register " "Info: tco from clock \"UART_Recieve\" to destination pin \"lE\" through register \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" is 34.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UART_Recieve source 19.900 ns + Longest register " "Info: + Longest clock path from clock \"UART_Recieve\" to source register is 19.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns UART_Recieve 1 CLK PIN_210 7 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 7; CLK Node = 'UART_Recieve'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_Recieve } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { 80 -264 -96 96 "UART_Recieve" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns design4TJN:inst\|inst53 2 COMB LC2_C34 8 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC2_C34; Fanout = 8; COMB Node = 'design4TJN:inst\|inst53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { UART_Recieve design4TJN:inst|inst53 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.400 ns) 19.900 ns design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 3 REG LC7_B27 8 " "Info: 3: + IC(4.900 ns) + CELL(2.400 ns) = 19.900 ns; Loc. = LC7_B27; Fanout = 8; REG Node = 'design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 40.20 % ) " "Info: Total cell delay = 8.000 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 59.80 % ) " "Info: Total interconnect delay = 11.900 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.900 ns" { UART_Recieve design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.900 ns" { UART_Recieve {} UART_Recieve~out {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 7.000ns 4.900ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.500 ns + Longest register pin " "Info: + Longest register to pin delay is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LC7_B27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B27; Fanout = 8; REG Node = 'design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.700 ns) 6.900 ns design4TJN:inst\|7_Segment_Decoder:inst26\|inst18~0 2 COMB LC8_A39 1 " "Info: 2: + IC(4.200 ns) + CELL(2.700 ns) = 6.900 ns; Loc. = LC8_A39; Fanout = 1; COMB Node = 'design4TJN:inst\|7_Segment_Decoder:inst26\|inst18~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] design4TJN:inst|7_Segment_Decoder:inst26|inst18~0 } "NODE_NAME" } } { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/7_Segment_Decoder.bdf" { { 168 464 528 216 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 14.500 ns lE 3 PIN PIN_11 0 " "Info: 3: + IC(2.600 ns) + CELL(5.000 ns) = 14.500 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'lE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { design4TJN:inst|7_Segment_Decoder:inst26|inst18~0 lE } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { 64 1744 1920 80 "lE" "" } { 304 240 256 320 "le" "" } { 56 1720 1744 72 "le" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 53.10 % ) " "Info: Total cell delay = 7.700 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 46.90 % ) " "Info: Total interconnect delay = 6.800 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] design4TJN:inst|7_Segment_Decoder:inst26|inst18~0 lE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} design4TJN:inst|7_Segment_Decoder:inst26|inst18~0 {} lE {} } { 0.000ns 4.200ns 2.600ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.900 ns" { UART_Recieve design4TJN:inst|inst53 design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.900 ns" { UART_Recieve {} UART_Recieve~out {} design4TJN:inst|inst53 {} design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 7.000ns 4.900ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] design4TJN:inst|7_Segment_Decoder:inst26|inst18~0 lE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] {} design4TJN:inst|7_Segment_Decoder:inst26|inst18~0 {} lE {} } { 0.000ns 4.200ns 2.600ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "design4TJN:inst\|Delay_Function:inst\|inst UART_Recieve Sim_CLK -0.900 ns register " "Info: th for register \"design4TJN:inst\|Delay_Function:inst\|inst\" (data pin = \"UART_Recieve\", clock pin = \"Sim_CLK\") is -0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"Sim_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 332 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 332; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { -136 1384 1552 -120 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns design4TJN:inst\|Delay_Function:inst\|inst 2 REG LC2_C7 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C7; Fanout = 1; REG Node = 'design4TJN:inst\|Delay_Function:inst\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst|inst } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst|inst {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns UART_Recieve 1 CLK PIN_210 7 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 7; CLK Node = 'UART_Recieve'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_Recieve } "NODE_NAME" } } { "project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/project6.bdf" { { 80 -264 -96 96 "UART_Recieve" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(1.700 ns) 11.000 ns design4TJN:inst\|Delay_Function:inst\|inst 2 REG LC2_C7 1 " "Info: 2: + IC(6.400 ns) + CELL(1.700 ns) = 11.000 ns; Loc. = LC2_C7; Fanout = 1; REG Node = 'design4TJN:inst\|Delay_Function:inst\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { UART_Recieve design4TJN:inst|Delay_Function:inst|inst } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project6/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 41.82 % ) " "Info: Total cell delay = 4.600 ns ( 41.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 58.18 % ) " "Info: Total interconnect delay = 6.400 ns ( 58.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { UART_Recieve design4TJN:inst|Delay_Function:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { UART_Recieve {} UART_Recieve~out {} design4TJN:inst|Delay_Function:inst|inst {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 2.900ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|Delay_Function:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|Delay_Function:inst|inst {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { UART_Recieve design4TJN:inst|Delay_Function:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { UART_Recieve {} UART_Recieve~out {} design4TJN:inst|Delay_Function:inst|inst {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 2.900ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 02:26:37 2013 " "Info: Processing ended: Sun Nov 10 02:26:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
