Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
Elapsed process time [H:MM:SS (secs)]: 0:00:05 (5)
engine_0 (aiger suprove) returned FAIL
counterexample trace: engine_0/trace.vcd
  failed assertion tb_counter.dut.tb._witness_.assert_auto_verificsva_cc_1732_import_1299 at tb_counter.sv:78.6-78.35 in step 23
  failed assertion tb_counter.dut.tb._witness_.assert_auto_verificsva_cc_1732_import_1365 at tb_counter.sv:47.4-47.25 in step 23
