#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr  3 18:14:18 2024
# Process ID: 4452
# Current directory: D:/schemotechnika/circuit_practica_3/circuit_practica_3.runs/synth_1
# Command line: vivado.exe -log via_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source via_test_top.tcl
# Log file: D:/schemotechnika/circuit_practica_3/circuit_practica_3.runs/synth_1/via_test_top.vds
# Journal file: D:/schemotechnika/circuit_practica_3/circuit_practica_3.runs/synth_1\vivado.jou
# Running On: Magic, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
source via_test_top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 376.734 ; gain = 62.605
Command: read_checkpoint -auto_incremental -incremental D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/utils_1/imports/synth_1/via_test_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/utils_1/imports/synth_1/via_test_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top via_test_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4508
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'btn_c_in', assumed default net type 'wire' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:34]
INFO: [Synth 8-11241] undeclared symbol 'shift_register', assumed default net type 'wire' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:53]
INFO: [Synth 8-11241] undeclared symbol 'an_mask', assumed default net type 'wire' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:54]
INFO: [Synth 8-11241] undeclared symbol 'AN', assumed default net type 'wire' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:55]
INFO: [Synth 8-11241] undeclared symbol 'SEG', assumed default net type 'wire' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.723 ; gain = 408.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'via_test_top' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/via_test_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.runs/synth_1/.Xil/Vivado-4452-Magic/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [D:/schemotechnika/circuit_practica_3/circuit_practica_3.runs/synth_1/.Xil/Vivado-4452-Magic/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'filter' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/filter.v:4]
	Parameter size bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/filter.v:4]
ERROR: [Synth 8-439] module 'FILTER' not found [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:31]
	Parameter positional_param_0 bound to: 32'sb00000000000000000000000000000100 
ERROR: [Synth 8-6156] failed synthesizing module 'top' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/top.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'via_test_top' [D:/schemotechnika/circuit_practica_3/circuit_practica_3.srcs/sources_1/new/via_test_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.355 ; gain = 498.035
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 18:14:37 2024...
