
---------- Begin Simulation Statistics ----------
final_tick                               9760742082618                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 171493                       # Simulator instruction rate (inst/s)
host_mem_usage                               17076660                       # Number of bytes of host memory used
host_op_rate                                   316853                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.31                       # Real time elapsed on the host
host_tick_rate                               29222491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000017                       # Number of instructions simulated
sim_ops                                      18476232                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001704                       # Number of seconds simulated
sim_ticks                                  1704013618                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          17                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          24                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               37                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         37                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  19                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    30                       # Number of integer alu accesses
system.cpu.num_int_insts                           30                       # number of integer instructions
system.cpu.num_int_register_reads                  52                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 27                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        26     86.67%     86.67% # Class of executed instruction
system.cpu.op_class::IntMult                        1      3.33%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2      6.67%     96.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      3.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1925429                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       170025                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2099815                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1343002                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1925429                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       582427                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2194152                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40558                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        69901                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8062852                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11784817                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       170126                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1448073                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1325788                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3897878                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18476202                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5514087                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.350727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.143482                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1399752     25.39%     25.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       860346     15.60%     40.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       697612     12.65%     53.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       295077      5.35%     58.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       442918      8.03%     67.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       197434      3.58%     70.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        95865      1.74%     72.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       199295      3.61%     75.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1325788     24.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5514087                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             174306                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        15594                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18277222                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2553855                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       163829                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass       110210      0.60%      0.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14420094     78.05%     78.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       874444      4.73%     83.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          399      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        13168      0.07%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     83.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         2888      0.02%     83.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     83.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     83.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        22205      0.12%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     83.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        11897      0.06%     83.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        13416      0.07%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         2348      0.01%     83.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     83.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        13245      0.07%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt           14      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2539499     13.74%     97.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       376980      2.04%     99.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        14356      0.08%     99.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        61039      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18476202                       # Class of committed instruction
system.switch_cpus.commit.refs                2991874                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18476202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.612951                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.612951                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        760586                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       25257524                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1323900                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3481291                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         170284                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        355637                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2849742                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2035                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              477657                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   577                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2194152                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1262249                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4553479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         24259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               14644258                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          720                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          340568                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.357965                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1367121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1383560                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.389141                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      6091705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.427697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.493681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1762711     28.94%     28.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           527144      8.65%     37.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            84278      1.38%     38.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148120      2.43%     41.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            93060      1.53%     42.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           229332      3.76%     46.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           747914     12.28%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           167389      2.75%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2331757     38.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6091705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            274739                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           121943                       # number of floating regfile writes
system.switch_cpus.idleCycles                   37803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts       223679                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1586350                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.334740                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3327399                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             477657                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 574245.696000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles          415034                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3005237                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           14                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       151861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       595261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     22374114                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2849742                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       408363                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20440315                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             62                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          6549                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         170284                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          6651                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        27196                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5         2020                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       451378                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       157240                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       119555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       104124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          24750870                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20257464                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.664328                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          16442694                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.304909                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20324181                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29233756                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        18853853                       # number of integer regfile writes
system.switch_cpus.ipc                       1.631452                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.631452                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       158852      0.76%      0.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16308919     78.23%     78.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       875321      4.20%     83.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           399      0.00%     83.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        22051      0.11%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         3182      0.02%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        26462      0.13%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        11987      0.06%     83.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        16394      0.08%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         2366      0.01%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        14663      0.07%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt           27      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2894305     13.88%     97.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       423797      2.03%     99.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        21372      0.10%     99.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        68585      0.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20848682                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          214738                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       424237                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       197824                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       287576                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              312996                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015013                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          274536     87.71%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv           25      0.01%     87.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult           43      0.01%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          31638     10.11%     97.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1082      0.35%     98.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          156      0.05%     98.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5516      1.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20788088                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     47717723                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20059640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     25984638                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           22374100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20848682                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           14                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3897878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        39899                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5542681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6091705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.422471                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.491237                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1058185     17.37%     17.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       744243     12.22%     29.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       562375      9.23%     38.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       825147     13.55%     52.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       643018     10.56%     62.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       782058     12.84%     75.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       633327     10.40%     86.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       524892      8.62%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       318460      5.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6091705                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.401363                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1262381                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   146                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        39466                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        68585                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3005237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       595261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6612454                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  6129508                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          425566                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      28371491                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         189734                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1566575                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            48                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      53703437                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       24338347                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     36623498                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3543732                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          56920                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         170284                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        385512                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          8251959                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       352256                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     35666100                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           29                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           28                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1577865                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             26562379                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45329129                       # The number of ROB writes
system.switch_cpus.timesIdled                     210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           44                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          901                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                436                       # Transaction distribution
system.membus.trans_dist::ReadExReq               409                       # Transaction distribution
system.membus.trans_dist::ReadExResp              409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        54080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        54080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 845                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1224706                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4376550                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   1704013618                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           312                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          132                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        36800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  56768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              857                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    857    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                857                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             266324                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            452862                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            259374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data           12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       12                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           12                       # number of overall hits
system.l2.overall_hits::total                      12                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          311                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          531                       # number of demand (read+write) misses
system.l2.demand_misses::total                    845                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          311                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          531                       # number of overall misses
system.l2.overall_misses::total                   845                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20858062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     35925106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         56783168                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20858062                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     35925106                       # number of overall miss cycles
system.l2.overall_miss_latency::total        56783168                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.977901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.977901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 67067.723473                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 67655.566855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 67199.015385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 67067.723473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 67655.566855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 67199.015385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               842                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              842                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     19084772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     32891572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51976344                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     19084772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     32891572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51976344                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.977901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.977901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982497                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 61365.826367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 61942.696798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61729.624703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 61365.826367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 61942.696798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61729.624703                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks           30                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               30                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           30                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           30                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 409                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     26701622                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26701622                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.990291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 65445.151961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65285.139364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     24370364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24370364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.990291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 59731.284314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59731.284314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20858062                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20858062                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 67067.723473                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 66852.762821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     19084772                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19084772                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 61365.826367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61365.826367                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      9223484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9223484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.938931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.939394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74987.674797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74382.935484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      8521208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8521208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.938931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69278.113821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69278.113821                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   617.254141                       # Cycle average of tags in use
system.l2.tags.total_refs                         901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.066272                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9759038069386                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   297.436490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   316.817659                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.072616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.077348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.150697                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           845                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206299                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8053                       # Number of tag accesses
system.l2.tags.data_accesses                     8053                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        33984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        19904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 845                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             37558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             75117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11680658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19943503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31736836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        37558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11680658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11718216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            37558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            75117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11680658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     19943503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31736836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584440                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2103                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6892046                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3159184                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21073010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8185.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25027.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      683                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   842                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.918239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.097488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.248244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           58     36.48%     36.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           34     21.38%     57.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     13.21%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.14%     74.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.52%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      4.40%     81.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.89%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.26%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25     15.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          159                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  53888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   53888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1695924544                       # Total gap between requests
system.mem_ctrls.avgGap                    2014162.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        19904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        33984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11680657.824414171278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 19943502.587665352970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7647846                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     13425164                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     24591.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25282.79                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         126427.392000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         62403.264000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        251504.064000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     140524676.544000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     52105734.912000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     712555271.903998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       905626018.080002                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.466421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1602517908                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     56680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     44805316                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1548735.552000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         764439.984000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        5321296.512000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     140524676.544000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101608362.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     671130884.423998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       920898395.256001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.429012                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1508497916                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     56680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    138825308                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9759038069000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10394                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1704003224                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1261783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1261806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1261783                       # number of overall hits
system.cpu.icache.overall_hits::total         1261806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          466                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            467                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          466                       # number of overall misses
system.cpu.icache.overall_misses::total           467                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     32560194                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32560194                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     32560194                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32560194                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1262249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1262273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1262249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1262273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69871.660944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69722.042827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69871.660944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69722.042827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     21117436                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21117436                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     21117436                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21117436                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000246                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 67901.723473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67901.723473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 67901.723473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67901.723473                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1261783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1261806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          466                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           467                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     32560194                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32560194                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1262249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1262273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69871.660944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69722.042827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     21117436                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21117436                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 67901.723473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67901.723473                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.052100                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1262118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               312                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4045.250000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9759038069386                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.051926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10098496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10098496                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3257663                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3257664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3257663                       # number of overall hits
system.cpu.dcache.overall_hits::total         3257664                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          801                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          801                       # number of overall misses
system.cpu.dcache.overall_misses::total           803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     55508816                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55508816                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     55508816                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55508816                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3258464                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3258467                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3258464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3258467                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000246                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000246                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69299.395755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69126.794521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69299.395755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69126.794521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.dcache.writebacks::total                30                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          543                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     36449970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36449970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     36449970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36449970                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000167                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67127.016575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67127.016575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67127.016575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67127.016575                       # average overall mshr miss latency
system.cpu.dcache.replacements                     44                       # number of replacements
system.cpu.dcache.csize                      22450011                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2820062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2820063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     28078556                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28078556                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2820448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2820450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72742.373057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72554.408269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          254                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          254                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      9388060                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9388060                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71121.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71121.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       437601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     27430260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27430260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       438016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       438017                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66097.012048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65938.125000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     27061910                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27061910                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65844.063260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65844.063260                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9760742082618                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.053784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3258209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               545                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5978.365138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9759038071888                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.053435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26068281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26068281                       # Number of data accesses

---------- End Simulation Statistics   ----------
