/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 504 312 616 408)
	(text "LPM_MUX" (rect 23 0 94 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 3 84 20 96)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "data[LPM_SIZE-1..0][LPM_WIDTH-1..0]" (rect 6 33 221 47)(font "Arial" (font_size 8)))
		(text "data[][]" (rect 6 33 44 47)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 44 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock" (rect 6 51 35 65)(font "Arial" (font_size 8)))
		(text "clock" (rect 6 51 35 65)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 44 64))
	)
	(port
		(pt 0 32)
		(input)
		(text "aclr" (rect 6 19 27 33)(font "Arial" (font_size 8)))
		(text "aclr" (rect 6 19 27 33)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 44 32))
	)
	(port
		(pt 56 96)
		(input)
		(text "sel[LPM_WIDTHS-1..0]" (rect 59 80 185 94)(font "Arial" (font_size 8)))
		(text "sel[]" (rect 59 80 82 94)(font "Arial" (font_size 8)))
		(line (pt 56 96)(pt 56 80)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "clken" (rect 6 67 35 81)(font "Arial" (font_size 8)))
		(text "clken" (rect 6 67 35 81)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 44 80))
	)
	(port
		(pt 112 56)
		(output)
		(text "result[LPM_WIDTH-1..0]" (rect 75 41 208 55)(font "Arial" (font_size 8)))
		(text "result[]" (rect 75 41 113 55)(font "Arial" (font_size 8)))
		(line (pt 68 56)(pt 112 56)(line_width 3))
	)
	(parameter
		"LPM_PIPELINE"
		""
		"Output latency in clock cycles - requires use of optional clock"
		"0" "1" "2" "3" "4" 
	)
	(parameter
		"LPM_SIZE"
		""
		"Number of inputs per MUX, any integer > 1"
		" 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" "13" "14" "15" "16" "20" "24" "28" "32" "40" "48" "56" "64" 
	)
	(parameter
		"LPM_WIDTH"
		""
		"Number of MUXes, any integer > 0"
		" 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" "13" "14" "15" "16" "20" "24" "28" "32" "40" "48" "56" "64" 
	)
	(parameter
		"LPM_WIDTHS"
		"CEIL(LOG2(LPM_SIZE))"
		"Width of sel[] port"
		"CEIL(LOG2(LPM_SIZE))" 
	)
	(drawing
		(line (pt 44 88)(pt 44 16))
		(line (pt 68 72)(pt 68 32))
		(line (pt 44 16)(pt 68 32))
		(line (pt 44 88)(pt 68 72))
	)
	(annotation_block (parameter)(rect 616 216 856 312))
)
