|inert_intf_test
clk => clk.IN2
RST_n => RST_n.IN1
LED[0] << inert_intf:i_inert_intf.ptch
LED[1] << inert_intf:i_inert_intf.ptch
LED[2] << inert_intf:i_inert_intf.ptch
LED[3] << inert_intf:i_inert_intf.ptch
LED[4] << inert_intf:i_inert_intf.ptch
LED[5] << inert_intf:i_inert_intf.ptch
LED[6] << inert_intf:i_inert_intf.ptch
LED[7] << inert_intf:i_inert_intf.ptch
MISO => MISO.IN1
MOSI << inert_intf:i_inert_intf.MOSI
SS_n << inert_intf:i_inert_intf.SS_n
SCLK << inert_intf:i_inert_intf.SCLK
INT => INT.IN1


|inert_intf_test|inert_intf:i_inert_intf
clk => clk.IN2
rst_n => rst_n.IN2
vld <= vldw.DB_MAX_OUTPUT_PORT_TYPE
ptch[0] <= inertial_integrator:inst_inert_integrator.ptch
ptch[1] <= inertial_integrator:inst_inert_integrator.ptch
ptch[2] <= inertial_integrator:inst_inert_integrator.ptch
ptch[3] <= inertial_integrator:inst_inert_integrator.ptch
ptch[4] <= inertial_integrator:inst_inert_integrator.ptch
ptch[5] <= inertial_integrator:inst_inert_integrator.ptch
ptch[6] <= inertial_integrator:inst_inert_integrator.ptch
ptch[7] <= inertial_integrator:inst_inert_integrator.ptch
ptch[8] <= inertial_integrator:inst_inert_integrator.ptch
ptch[9] <= inertial_integrator:inst_inert_integrator.ptch
ptch[10] <= inertial_integrator:inst_inert_integrator.ptch
ptch[11] <= inertial_integrator:inst_inert_integrator.ptch
ptch[12] <= inertial_integrator:inst_inert_integrator.ptch
ptch[13] <= inertial_integrator:inst_inert_integrator.ptch
ptch[14] <= inertial_integrator:inst_inert_integrator.ptch
ptch[15] <= inertial_integrator:inst_inert_integrator.ptch
SS_n <= SPI_mstr16:inst_SPI.SS_n
MOSI <= SPI_mstr16:inst_SPI.MOSI
SCLK <= SPI_mstr16:inst_SPI.SCLK
MISO => MISO.IN1
INT => int_ff1.DATAIN


|inert_intf_test|inert_intf:i_inert_intf|SPI_mstr16:inst_SPI
clk => bit_cnt_reg[0].CLK
clk => bit_cnt_reg[1].CLK
clk => bit_cnt_reg[2].CLK
clk => bit_cnt_reg[3].CLK
clk => MISO_smpl.CLK
clk => shft_reg[0].CLK
clk => shft_reg[1].CLK
clk => shft_reg[2].CLK
clk => shft_reg[3].CLK
clk => shft_reg[4].CLK
clk => shft_reg[5].CLK
clk => shft_reg[6].CLK
clk => shft_reg[7].CLK
clk => shft_reg[8].CLK
clk => shft_reg[9].CLK
clk => shft_reg[10].CLK
clk => shft_reg[11].CLK
clk => shft_reg[12].CLK
clk => shft_reg[13].CLK
clk => shft_reg[14].CLK
clk => shft_reg[15].CLK
clk => SS_n~reg0.CLK
clk => done~reg0.CLK
clk => SCLK_ff1.CLK
clk => sclk_reg[0].CLK
clk => sclk_reg[1].CLK
clk => sclk_reg[2].CLK
clk => sclk_reg[3].CLK
clk => sclk_reg[4].CLK
clk => state~1.DATAIN
rst_n => shft_reg[0].ACLR
rst_n => shft_reg[1].ACLR
rst_n => shft_reg[2].ACLR
rst_n => shft_reg[3].ACLR
rst_n => shft_reg[4].ACLR
rst_n => shft_reg[5].ACLR
rst_n => shft_reg[6].ACLR
rst_n => shft_reg[7].ACLR
rst_n => shft_reg[8].ACLR
rst_n => shft_reg[9].ACLR
rst_n => shft_reg[10].ACLR
rst_n => shft_reg[11].ACLR
rst_n => shft_reg[12].ACLR
rst_n => shft_reg[13].ACLR
rst_n => shft_reg[14].ACLR
rst_n => shft_reg[15].ACLR
rst_n => SS_n~reg0.PRESET
rst_n => done~reg0.PRESET
rst_n => SCLK_ff1.PRESET
rst_n => MISO_smpl.ACLR
rst_n => bit_cnt_reg[0].ACLR
rst_n => bit_cnt_reg[1].ACLR
rst_n => bit_cnt_reg[2].ACLR
rst_n => bit_cnt_reg[3].ACLR
rst_n => state~3.DATAIN
SS_n <= SS_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= sclk_reg[4].DB_MAX_OUTPUT_PORT_TYPE
MISO => MISO_smpl.DATAIN
MOSI <= MOSI.DB_MAX_OUTPUT_PORT_TYPE
wrt => Mux0.IN2
wrt => Mux1.IN2
wrt => Mux2.IN2
wrt => Mux3.IN2
wrt => Mux4.IN2
wrt => Mux5.IN2
wrt => Mux6.IN2
wrt => Mux7.IN2
wrt => Mux8.IN2
wrt => Mux9.IN2
wrt => Mux10.IN2
wrt => Mux11.IN2
wrt => Mux12.IN2
wrt => Mux13.IN2
wrt => Mux14.IN2
wrt => Mux15.IN2
wrt => Selector1.IN3
wrt => Selector4.IN3
wrt => Selector2.IN1
wrt => Selector3.IN1
cmd[0] => Mux15.IN0
cmd[0] => Mux15.IN1
cmd[1] => Mux14.IN0
cmd[1] => Mux14.IN1
cmd[2] => Mux13.IN0
cmd[2] => Mux13.IN1
cmd[3] => Mux12.IN0
cmd[3] => Mux12.IN1
cmd[4] => Mux11.IN0
cmd[4] => Mux11.IN1
cmd[5] => Mux10.IN0
cmd[5] => Mux10.IN1
cmd[6] => Mux9.IN0
cmd[6] => Mux9.IN1
cmd[7] => Mux8.IN0
cmd[7] => Mux8.IN1
cmd[8] => Mux7.IN0
cmd[8] => Mux7.IN1
cmd[9] => Mux6.IN0
cmd[9] => Mux6.IN1
cmd[10] => Mux5.IN0
cmd[10] => Mux5.IN1
cmd[11] => Mux4.IN0
cmd[11] => Mux4.IN1
cmd[12] => Mux3.IN0
cmd[12] => Mux3.IN1
cmd[13] => Mux2.IN0
cmd[13] => Mux2.IN1
cmd[14] => Mux1.IN0
cmd[14] => Mux1.IN1
cmd[15] => Mux0.IN0
cmd[15] => Mux0.IN1
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= shft_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= shft_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= shft_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= shft_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= shft_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= shft_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= shft_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= shft_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= shft_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= shft_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= shft_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= shft_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= shft_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= shft_reg[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= shft_reg[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= shft_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|inert_intf_test|inert_intf:i_inert_intf|inertial_integrator:inst_inert_integrator
clk => ptch_int[0].CLK
clk => ptch_int[1].CLK
clk => ptch_int[2].CLK
clk => ptch_int[3].CLK
clk => ptch_int[4].CLK
clk => ptch_int[5].CLK
clk => ptch_int[6].CLK
clk => ptch_int[7].CLK
clk => ptch_int[8].CLK
clk => ptch_int[9].CLK
clk => ptch_int[10].CLK
clk => ptch_int[11].CLK
clk => ptch_int[12].CLK
clk => ptch_int[13].CLK
clk => ptch_int[14].CLK
clk => ptch_int[15].CLK
clk => ptch_int[16].CLK
clk => ptch_int[17].CLK
clk => ptch_int[18].CLK
clk => ptch_int[19].CLK
clk => ptch_int[20].CLK
clk => ptch_int[21].CLK
clk => ptch_int[22].CLK
clk => ptch_int[23].CLK
clk => ptch_int[24].CLK
clk => ptch_int[25].CLK
clk => ptch_int[26].CLK
rst_n => ptch_int[0].ACLR
rst_n => ptch_int[1].ACLR
rst_n => ptch_int[2].ACLR
rst_n => ptch_int[3].ACLR
rst_n => ptch_int[4].ACLR
rst_n => ptch_int[5].ACLR
rst_n => ptch_int[6].ACLR
rst_n => ptch_int[7].ACLR
rst_n => ptch_int[8].ACLR
rst_n => ptch_int[9].ACLR
rst_n => ptch_int[10].ACLR
rst_n => ptch_int[11].ACLR
rst_n => ptch_int[12].ACLR
rst_n => ptch_int[13].ACLR
rst_n => ptch_int[14].ACLR
rst_n => ptch_int[15].ACLR
rst_n => ptch_int[16].ACLR
rst_n => ptch_int[17].ACLR
rst_n => ptch_int[18].ACLR
rst_n => ptch_int[19].ACLR
rst_n => ptch_int[20].ACLR
rst_n => ptch_int[21].ACLR
rst_n => ptch_int[22].ACLR
rst_n => ptch_int[23].ACLR
rst_n => ptch_int[24].ACLR
rst_n => ptch_int[25].ACLR
rst_n => ptch_int[26].ACLR
vld => ptch_int[0].ENA
vld => ptch_int[26].ENA
vld => ptch_int[25].ENA
vld => ptch_int[24].ENA
vld => ptch_int[23].ENA
vld => ptch_int[22].ENA
vld => ptch_int[21].ENA
vld => ptch_int[20].ENA
vld => ptch_int[19].ENA
vld => ptch_int[18].ENA
vld => ptch_int[17].ENA
vld => ptch_int[16].ENA
vld => ptch_int[15].ENA
vld => ptch_int[14].ENA
vld => ptch_int[13].ENA
vld => ptch_int[12].ENA
vld => ptch_int[11].ENA
vld => ptch_int[10].ENA
vld => ptch_int[9].ENA
vld => ptch_int[8].ENA
vld => ptch_int[7].ENA
vld => ptch_int[6].ENA
vld => ptch_int[5].ENA
vld => ptch_int[4].ENA
vld => ptch_int[3].ENA
vld => ptch_int[2].ENA
vld => ptch_int[1].ENA
ptch_rt[0] => Add1.IN27
ptch_rt[1] => Add0.IN30
ptch_rt[2] => Add0.IN29
ptch_rt[3] => Add0.IN28
ptch_rt[4] => Add0.IN27
ptch_rt[5] => Add0.IN26
ptch_rt[6] => Add0.IN25
ptch_rt[7] => Add0.IN24
ptch_rt[8] => Add0.IN23
ptch_rt[9] => Add0.IN22
ptch_rt[10] => Add0.IN21
ptch_rt[11] => Add0.IN20
ptch_rt[12] => Add0.IN19
ptch_rt[13] => Add0.IN18
ptch_rt[14] => Add0.IN17
ptch_rt[15] => Add0.IN16
AZ[0] => Mult0.IN25
AZ[1] => Mult0.IN24
AZ[2] => Mult0.IN23
AZ[3] => Mult0.IN22
AZ[4] => Mult0.IN21
AZ[5] => Mult0.IN20
AZ[6] => Mult0.IN19
AZ[7] => Add3.IN18
AZ[8] => Add3.IN17
AZ[9] => Add3.IN16
AZ[10] => Add3.IN15
AZ[11] => Add3.IN14
AZ[12] => Add3.IN13
AZ[13] => Add3.IN12
AZ[14] => Add3.IN11
AZ[15] => Add3.IN10
ptch[0] <= ptch_int[11].DB_MAX_OUTPUT_PORT_TYPE
ptch[1] <= ptch_int[12].DB_MAX_OUTPUT_PORT_TYPE
ptch[2] <= ptch_int[13].DB_MAX_OUTPUT_PORT_TYPE
ptch[3] <= ptch_int[14].DB_MAX_OUTPUT_PORT_TYPE
ptch[4] <= ptch_int[15].DB_MAX_OUTPUT_PORT_TYPE
ptch[5] <= ptch_int[16].DB_MAX_OUTPUT_PORT_TYPE
ptch[6] <= ptch_int[17].DB_MAX_OUTPUT_PORT_TYPE
ptch[7] <= ptch_int[18].DB_MAX_OUTPUT_PORT_TYPE
ptch[8] <= ptch_int[19].DB_MAX_OUTPUT_PORT_TYPE
ptch[9] <= ptch_int[20].DB_MAX_OUTPUT_PORT_TYPE
ptch[10] <= ptch_int[21].DB_MAX_OUTPUT_PORT_TYPE
ptch[11] <= ptch_int[22].DB_MAX_OUTPUT_PORT_TYPE
ptch[12] <= ptch_int[23].DB_MAX_OUTPUT_PORT_TYPE
ptch[13] <= ptch_int[24].DB_MAX_OUTPUT_PORT_TYPE
ptch[14] <= ptch_int[25].DB_MAX_OUTPUT_PORT_TYPE
ptch[15] <= ptch_int[26].DB_MAX_OUTPUT_PORT_TYPE


|inert_intf_test|reset_synch:i_reset_synch
RST_n => rst_n~reg0.ACLR
RST_n => q1.ACLR
rst_n <= rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => rst_n~reg0.CLK
clk => q1.CLK


