Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : top
Version: R-2020.09-SP5
Date   : Mon Jan 17 09:29:53 2022
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    140000            saed32hvt_ss0p95v125c
control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22
                       8000              saed32hvt_ss0p95v125c
control_de_SRAM_ADDR_W22_IMG_SIZE11
                       8000              saed32hvt_ss0p95v125c
reg8x8_IN_WIDTH8_mydesign_1
                       35000             saed32hvt_ss0p95v125c
reg8x8_IN_WIDTH8_mydesign_0
                       16000             saed32hvt_ss0p95v125c
rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8
                       8000              saed32hvt_ss0p95v125c
dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8
                       16000             saed32hvt_ss0p95v125c
idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8
                       35000             saed32hvt_ss0p95v125c
quan_DCT2D_IN_WIDTH12  8000              saed32hvt_ss0p95v125c
dequan_IN_WIDTH12      8000              saed32hvt_ss0p95v125c
encoder_IN_WIDTH8      8000              saed32hvt_ss0p95v125c
decoder_SRAM_ADDR_R20_REG_WIDTH12
                       8000              saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
top                                     776.629 1.26e+04 1.42e+09 1.48e+04 100.0
  decoder (decoder_SRAM_ADDR_R20_REG_WIDTH12)
                                         24.657  249.119 4.31e+07  316.909   2.1
  encoder (encoder_IN_WIDTH8)             4.996  222.020 3.76e+07  264.614   1.8
  dequan (dequan_IN_WIDTH12)             36.221  693.131 9.34e+07  822.737   5.6
  quan_DCT2D (quan_DCT2D_IN_WIDTH12)     53.892  845.195 9.46e+07  993.713   6.7
  idct1D (idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8)
                                        276.572 2.81e+03 2.95e+08 3.38e+03  22.9
  dct1D_U0 (dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8)
                                        244.401 1.79e+03 1.80e+08 2.22e+03  15.0
  rgb2yuv (rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8)
                                         34.419  430.475 4.26e+07  507.478   3.4
  reg_U1 (reg8x8_IN_WIDTH8_mydesign_0)   25.787 2.07e+03 2.19e+08 2.31e+03  15.7
  reg_U0 (reg8x8_IN_WIDTH8_mydesign_1)   40.633 2.13e+03 2.31e+08 2.41e+03  16.3
  control_de (control_de_SRAM_ADDR_W22_IMG_SIZE11)
                                         10.160  380.863 8.16e+07  472.656   3.2
  control_en (control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22)
                                         10.100  294.443 5.08e+07  355.339   2.4
1
