

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s'
================================================================
* Date:           Mon Feb 23 22:37:18 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        convSNN_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      310|     1103|    -|
|Memory               |        0|     -|        8|       10|    0|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|       44|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      362|     1162|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2  |        0|   0|  310|  1083|    0|
    |mul_32ns_8ns_39_1_1_U8                                                          |mul_32ns_8ns_39_1_1                                                   |        0|   2|    0|    20|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                           |                                                                      |        0|   2|  310|  1103|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inputBuf_U    |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb  |        0|  4|   5|    0|    10|    3|     1|           30|
    |inputBuf_1_U  |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb  |        0|  4|   5|    0|    10|    3|     1|           30|
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        0|  8|  10|    0|    20|    6|     2|           60|
    +--------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |ap_done          |   9|          2|    1|          2|
    |convInp_i_write  |   9|          2|    1|          2|
    |in_r_read        |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  47|         10|    4|         10|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                                                  |   1|   0|    1|          0|
    |bound_reg_74                                                                                 |  39|   0|   39|          0|
    |grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        |  44|   0|   44|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>|  return value|
|in_r_dout                 |   in|    3|     ap_fifo|                                                                       in_r|       pointer|
|in_r_empty_n              |   in|    1|     ap_fifo|                                                                       in_r|       pointer|
|in_r_read                 |  out|    1|     ap_fifo|                                                                       in_r|       pointer|
|convInp_i_din             |  out|    3|     ap_fifo|                                                                  convInp_i|       pointer|
|convInp_i_num_data_valid  |   in|    2|     ap_fifo|                                                                  convInp_i|       pointer|
|convInp_i_fifo_cap        |   in|    2|     ap_fifo|                                                                  convInp_i|       pointer|
|convInp_i_full_n          |   in|    1|     ap_fifo|                                                                  convInp_i|       pointer|
|convInp_i_write           |  out|    1|     ap_fifo|                                                                  convInp_i|       pointer|
|numReps                   |   in|   32|     ap_none|                                                                    numReps|        scalar|
+--------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

