vhdl xil_defaultlib  \
"../../../bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/sim/TDC_OVERLAY_rst_ps7_0_100M_0.vhd" \
"../../../bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/sim/TDC_OVERLAY_axi_gpio_0_0.vhd" \
"../../../bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_1_0/sim/TDC_OVERLAY_axi_gpio_1_0.vhd" \
"../../../bd/TDC_OVERLAY/sim/TDC_OVERLAY.vhd" \
"../../../bd/TDC_OVERLAY/ip/TDC_OVERLAY_TCH_TDC_OV_wrapper_0_0/src/TCH_TDC_OV_c_counter_binary_0_0/sim/TCH_TDC_OV_c_counter_binary_0_0.vhd" \
"../../../bd/TDC_OVERLAY/ipshared/ca44/sim/TCH_TDC_OV_S_EDGE_DET_0_0.vhd" \
"../../../bd/TDC_OVERLAY/ipshared/ca44/src/S_EDGE_DET.vhd" \
"../../../bd/TDC_OVERLAY/ipshared/ca44/sim/TCH_TDC_OV.vhd" \
"../../../bd/TDC_OVERLAY/ipshared/ca44/src/TCH_TDC_OV_wrapper.vhd" \
"../../../bd/TDC_OVERLAY/ip/TDC_OVERLAY_TCH_TDC_OV_wrapper_0_0/sim/TDC_OVERLAY_TCH_TDC_OV_wrapper_0_0.vhd" \

nosort
