design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/ALU,ALU,RUN_2025.05.03_14.04.36,flow completed,0h1m44s0ms,0h1m19s0ms,46444.444444444445,0.01,20900.0,-1,26.258300000000002,512.42,178,0,0,0,0,0,0,0,2,2,0,0,18782,2256,0.0,-1,0.0,0.0,-1.15,0.0,-1,0.0,0.0,-4.19,-1,0.0,49.58,53.91,33.31,22.28,17.95,272,302,5,35,0,0,0,275,11,0,22,17,40,38,11,7,19,8,10,457,90,4,143,209,903,6761.484800000001,3.8e-05,0.0001,1.01e-06,4.74e-05,0.000127,1.59e-09,5.21e-05,0.000149,2.64e-09,2.3,11.15,89.68609865470852,10,1,45,25,25,0.3,1,10,0.4,0,sky130_fd_sc_hd,AREA 0
