
fm_synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f54  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08002060  08002060  00012060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800238c  0800238c  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  0800238c  0800238c  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800238c  0800238c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800238c  0800238c  0001238c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002390  08002390  00012390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  20000018  080023ac  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  080023ac  000203b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000146e1  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d5e  00000000  00000000  00034722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00011aa2  00000000  00000000  00037480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b58  00000000  00000000  00048f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002208  00000000  00000000  00049a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000177c2  00000000  00000000  0004bc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016efd  00000000  00000000  0006344a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000882a4  00000000  00000000  0007a347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001025eb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000028ac  00000000  00000000  00102640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002048 	.word	0x08002048

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002048 	.word	0x08002048

0800014c <init_audio_out>:
 */

#include "audio_out.h"

void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
	SPI1->CR1 |= SPI_CR1_SPE;
 800014c:	4a06      	ldr	r2, [pc, #24]	; (8000168 <init_audio_out+0x1c>)
void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
 800014e:	b508      	push	{r3, lr}
	SPI1->CR1 |= SPI_CR1_SPE;
 8000150:	6813      	ldr	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(htim);
 8000152:	4608      	mov	r0, r1
	SPI1->CR1 |= SPI_CR1_SPE;
 8000154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000158:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015a:	f001 fc23 	bl	80019a4 <HAL_TIM_Base_Start_IT>
	output_volume = 0x3800;
 800015e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000162:	4b02      	ldr	r3, [pc, #8]	; (800016c <init_audio_out+0x20>)
 8000164:	801a      	strh	r2, [r3, #0]
}
 8000166:	bd08      	pop	{r3, pc}
 8000168:	40013000 	.word	0x40013000
 800016c:	200002bc 	.word	0x200002bc

08000170 <update_volume>:

void update_volume() {
	GPIOA->BSRR = GPIO_BSRR_BR4;					//pull CS pin low
 8000170:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
void update_volume() {
 8000174:	b510      	push	{r4, lr}
	GPIOA->BSRR = GPIO_BSRR_BR4;					//pull CS pin low
 8000176:	4b0c      	ldr	r3, [pc, #48]	; (80001a8 <update_volume+0x38>)
	SPI1->DR = output_volume;						//write out data to SPI (assume SPI is not busy)
 8000178:	4c0c      	ldr	r4, [pc, #48]	; (80001ac <update_volume+0x3c>)
	GPIOA->BSRR = GPIO_BSRR_BR4;					//pull CS pin low
 800017a:	611a      	str	r2, [r3, #16]
	SPI1->DR = output_volume;						//write out data to SPI (assume SPI is not busy)
 800017c:	8822      	ldrh	r2, [r4, #0]
 800017e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8000182:	60da      	str	r2, [r3, #12]
	output_volume = synth_sample();
 8000184:	f000 fc20 	bl	80009c8 <synth_sample>
 8000188:	b280      	uxth	r0, r0
	if (output_volume > 0x0FFF) {					//max possible volume with 12-bit dac
 800018a:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800018e:	bf28      	it	cs
 8000190:	f643 70ff 	movwcs	r0, #16383	; 0x3fff
		output_volume = 0x0FFF;
	}
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
	GPIOA->BSRR = GPIO_BSRR_BS4;					//pull CS pin high
 8000194:	f04f 0210 	mov.w	r2, #16
 8000198:	4b03      	ldr	r3, [pc, #12]	; (80001a8 <update_volume+0x38>)
 800019a:	bf38      	it	cc
 800019c:	f440 5040 	orrcc.w	r0, r0, #12288	; 0x3000
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
 80001a0:	8020      	strh	r0, [r4, #0]
	GPIOA->BSRR = GPIO_BSRR_BS4;					//pull CS pin high
 80001a2:	611a      	str	r2, [r3, #16]
}
 80001a4:	bd10      	pop	{r4, pc}
 80001a6:	bf00      	nop
 80001a8:	40010800 	.word	0x40010800
 80001ac:	200002bc 	.word	0x200002bc

080001b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b0:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b4:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001b6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001b8:	2601      	movs	r6, #1
 80001ba:	2710      	movs	r7, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001bc:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
{
 80001c0:	b090      	sub	sp, #64	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c2:	a806      	add	r0, sp, #24
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c4:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80001cc:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d0:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001d4:	9307      	str	r3, [sp, #28]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d6:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001d8:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001da:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001dc:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001de:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001e0:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e2:	f001 f833 	bl	800124c <HAL_RCC_OscConfig>
 80001e6:	b108      	cbz	r0, 80001ec <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001e8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001ea:	e7fe      	b.n	80001ea <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001ec:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ee:	f04f 080f 	mov.w	r8, #15
 80001f2:	f04f 0902 	mov.w	r9, #2
 80001f6:	2600      	movs	r6, #0
 80001f8:	f44f 6780 	mov.w	r7, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001fc:	4621      	mov	r1, r4
 80001fe:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000200:	e9cd 8900 	strd	r8, r9, [sp]
 8000204:	e9cd 6702 	strd	r6, r7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000208:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800020a:	f001 fa1f 	bl	800164c <HAL_RCC_ClockConfig>
 800020e:	b108      	cbz	r0, 8000214 <SystemClock_Config+0x64>
 8000210:	b672      	cpsid	i
  while (1)
 8000212:	e7fe      	b.n	8000212 <SystemClock_Config+0x62>
}
 8000214:	b010      	add	sp, #64	; 0x40
 8000216:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800021a:	bf00      	nop

0800021c <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800021c:	2400      	movs	r4, #0
{
 800021e:	b580      	push	{r7, lr}
 8000220:	b088      	sub	sp, #32
  HAL_Init();
 8000222:	f000 fdf9 	bl	8000e18 <HAL_Init>
  SystemClock_Config();
 8000226:	f7ff ffc3 	bl	80001b0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800022a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800022e:	e9cd 4406 	strd	r4, r4, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000232:	4b45      	ldr	r3, [pc, #276]	; (8000348 <main+0x12c>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000234:	2201      	movs	r2, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000236:	6999      	ldr	r1, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000238:	4844      	ldr	r0, [pc, #272]	; (800034c <main+0x130>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	f041 0104 	orr.w	r1, r1, #4
 800023e:	6199      	str	r1, [r3, #24]
 8000240:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000242:	2110      	movs	r1, #16
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000244:	f003 0304 	and.w	r3, r3, #4
 8000248:	9301      	str	r3, [sp, #4]
 800024a:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800024c:	f000 fff0 	bl	8001230 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000250:	4622      	mov	r2, r4
 8000252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000256:	483d      	ldr	r0, [pc, #244]	; (800034c <main+0x130>)
 8000258:	f000 ffea 	bl	8001230 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8;
 800025c:	f44f 7688 	mov.w	r6, #272	; 0x110
 8000260:	2200      	movs	r2, #0
 8000262:	2302      	movs	r3, #2
 8000264:	2701      	movs	r7, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000266:	4839      	ldr	r0, [pc, #228]	; (800034c <main+0x130>)
 8000268:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8;
 800026a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800026e:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000272:	f000 fed1 	bl	8001018 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 31250;
 8000276:	f647 2212 	movw	r2, #31250	; 0x7a12
  huart1.Init.Mode = UART_MODE_RX;
 800027a:	2304      	movs	r3, #4
  huart1.Instance = USART1;
 800027c:	4834      	ldr	r0, [pc, #208]	; (8000350 <main+0x134>)
 800027e:	4935      	ldr	r1, [pc, #212]	; (8000354 <main+0x138>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000280:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000284:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart1.Init.BaudRate = 31250;
 8000288:	e9c0 1200 	strd	r1, r2, [r0]
  huart1.Init.Parity = UART_PARITY_NONE;
 800028c:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_RX;
 800028e:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000290:	f001 fc8a 	bl	8001ba8 <HAL_UART_Init>
 8000294:	b108      	cbz	r0, 800029a <main+0x7e>
 8000296:	b672      	cpsid	i
  while (1)
 8000298:	e7fe      	b.n	8000298 <main+0x7c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800029a:	4603      	mov	r3, r0
  htim2.Instance = TIM2;
 800029c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 1333-1;
 80002a0:	f240 5234 	movw	r2, #1332	; 0x534
  htim2.Instance = TIM2;
 80002a4:	4c2c      	ldr	r4, [pc, #176]	; (8000358 <main+0x13c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002a6:	e9cd 0004 	strd	r0, r0, [sp, #16]
 80002aa:	e9cd 0006 	strd	r0, r0, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002ae:	9002      	str	r0, [sp, #8]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80002b0:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002b2:	e9c4 3301 	strd	r3, r3, [r4, #4]
  htim2.Instance = TIM2;
 80002b6:	6021      	str	r1, [r4, #0]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002b8:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002ba:	61a3      	str	r3, [r4, #24]
  htim2.Init.Period = 1333-1;
 80002bc:	60e2      	str	r2, [r4, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002be:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80002c0:	f001 fb0c 	bl	80018dc <HAL_TIM_Base_Init>
 80002c4:	b108      	cbz	r0, 80002ca <main+0xae>
 80002c6:	b672      	cpsid	i
  while (1)
 80002c8:	e7fe      	b.n	80002c8 <main+0xac>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80002ce:	4620      	mov	r0, r4
 80002d0:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002d2:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80002d4:	f001 fb92 	bl	80019fc <HAL_TIM_ConfigClockSource>
 80002d8:	b108      	cbz	r0, 80002de <main+0xc2>
 80002da:	b672      	cpsid	i
  while (1)
 80002dc:	e7fe      	b.n	80002dc <main+0xc0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002de:	2300      	movs	r3, #0
 80002e0:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002e2:	4620      	mov	r0, r4
 80002e4:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002ea:	f001 fc2b 	bl	8001b44 <HAL_TIMEx_MasterConfigSynchronization>
 80002ee:	4603      	mov	r3, r0
 80002f0:	b9d0      	cbnz	r0, 8000328 <main+0x10c>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002f2:	f44f 7782 	mov.w	r7, #260	; 0x104
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80002f6:	f44f 6500 	mov.w	r5, #2048	; 0x800
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002fa:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80002fe:	2108      	movs	r1, #8
  hspi1.Init.CRCPolynomial = 10;
 8000300:	220a      	movs	r2, #10
  hspi1.Instance = SPI1;
 8000302:	4816      	ldr	r0, [pc, #88]	; (800035c <main+0x140>)
 8000304:	4e16      	ldr	r6, [pc, #88]	; (8000360 <main+0x144>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000306:	e9c0 7301 	strd	r7, r3, [r0, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800030a:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800030e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000312:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000316:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Instance = SPI1;
 8000318:	6006      	str	r6, [r0, #0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800031a:	60c5      	str	r5, [r0, #12]
  hspi1.Init.CRCPolynomial = 10;
 800031c:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800031e:	f001 fa83 	bl	8001828 <HAL_SPI_Init>
 8000322:	b118      	cbz	r0, 800032c <main+0x110>
 8000324:	b672      	cpsid	i
  while (1)
 8000326:	e7fe      	b.n	8000326 <main+0x10a>
 8000328:	b672      	cpsid	i
 800032a:	e7fe      	b.n	800032a <main+0x10e>
  init_midi(midi_uart);
 800032c:	4b0d      	ldr	r3, [pc, #52]	; (8000364 <main+0x148>)
 800032e:	6818      	ldr	r0, [r3, #0]
 8000330:	f000 f830 	bl	8000394 <init_midi>
  init_synth();
 8000334:	f000 f970 	bl	8000618 <init_synth>
  init_audio_out(audio_spi, audio_tim);
 8000338:	4a0b      	ldr	r2, [pc, #44]	; (8000368 <main+0x14c>)
 800033a:	4b0c      	ldr	r3, [pc, #48]	; (800036c <main+0x150>)
 800033c:	6811      	ldr	r1, [r2, #0]
 800033e:	6818      	ldr	r0, [r3, #0]
 8000340:	f7ff ff04 	bl	800014c <init_audio_out>
	__NOP();
 8000344:	bf00      	nop
  while (1)
 8000346:	e7fd      	b.n	8000344 <main+0x128>
 8000348:	40021000 	.word	0x40021000
 800034c:	40010800 	.word	0x40010800
 8000350:	200002c4 	.word	0x200002c4
 8000354:	40013800 	.word	0x40013800
 8000358:	20000364 	.word	0x20000364
 800035c:	2000030c 	.word	0x2000030c
 8000360:	40013000 	.word	0x40013000
 8000364:	20000008 	.word	0x20000008
 8000368:	20000004 	.word	0x20000004
 800036c:	20000000 	.word	0x20000000

08000370 <HAL_UART_RxCpltCallback>:
	process_midi_byte(huart);
 8000370:	f000 b81e 	b.w	80003b0 <process_midi_byte>

08000374 <sample>:
void sample() {
 8000374:	b508      	push	{r3, lr}
	TIM2->SR = 0;
 8000376:	2200      	movs	r2, #0
 8000378:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800037c:	f44f 7180 	mov.w	r1, #256	; 0x100
	TIM2->SR = 0;
 8000380:	611a      	str	r2, [r3, #16]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000382:	4803      	ldr	r0, [pc, #12]	; (8000390 <sample+0x1c>)
 8000384:	f000 ff58 	bl	8001238 <HAL_GPIO_TogglePin>
}
 8000388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_volume();
 800038c:	f7ff bef0 	b.w	8000170 <update_volume>
 8000390:	40010800 	.word	0x40010800

08000394 <init_midi>:
 *      Author: Tennyson Cheng
 */

#include "midi.h"

void init_midi(UART_HandleTypeDef* huart) {
 8000394:	b410      	push	{r4}
	data[0] = -1;
 8000396:	24ff      	movs	r4, #255	; 0xff
 8000398:	4b03      	ldr	r3, [pc, #12]	; (80003a8 <init_midi+0x14>)
	data[1] = -1;
	HAL_UART_Receive_IT(huart, &midi_in, 1);
 800039a:	2201      	movs	r2, #1
	data[0] = -1;
 800039c:	701c      	strb	r4, [r3, #0]
	data[1] = -1;
 800039e:	705c      	strb	r4, [r3, #1]
	HAL_UART_Receive_IT(huart, &midi_in, 1);
 80003a0:	4902      	ldr	r1, [pc, #8]	; (80003ac <init_midi+0x18>)
}
 80003a2:	bc10      	pop	{r4}
	HAL_UART_Receive_IT(huart, &midi_in, 1);
 80003a4:	f001 bc6a 	b.w	8001c7c <HAL_UART_Receive_IT>
 80003a8:	20000308 	.word	0x20000308
 80003ac:	200003ac 	.word	0x200003ac

080003b0 <process_midi_byte>:

void process_midi_byte(UART_HandleTypeDef* huart) {
 80003b0:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(huart, &midi_in, 1);	//re-enable interrupt for next byte
 80003b2:	4c24      	ldr	r4, [pc, #144]	; (8000444 <process_midi_byte+0x94>)
 80003b4:	2201      	movs	r2, #1
 80003b6:	4621      	mov	r1, r4
 80003b8:	f001 fc60 	bl	8001c7c <HAL_UART_Receive_IT>
	if ((midi_in & 0x80) == 0x80) {				//if byte received was status byte
 80003bc:	f994 3000 	ldrsb.w	r3, [r4]
 80003c0:	7822      	ldrb	r2, [r4, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db26      	blt.n	8000414 <process_midi_byte+0x64>
		status = midi_in;
		data[0] = -1;
		data[1] = -1;
	}
	else {										//if byte received was data byte
		switch (status) {
 80003c6:	4b20      	ldr	r3, [pc, #128]	; (8000448 <process_midi_byte+0x98>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	2bc0      	cmp	r3, #192	; 0xc0
 80003cc:	d01f      	beq.n	800040e <process_midi_byte+0x5e>
 80003ce:	d818      	bhi.n	8000402 <process_midi_byte+0x52>
 80003d0:	2ba0      	cmp	r3, #160	; 0xa0
 80003d2:	d002      	beq.n	80003da <process_midi_byte+0x2a>
 80003d4:	d907      	bls.n	80003e6 <process_midi_byte+0x36>
 80003d6:	2bb0      	cmp	r3, #176	; 0xb0
 80003d8:	d129      	bne.n	800042e <process_midi_byte+0x7e>
		case 0xD0:									//channel pressure (unimplemented)
			data[0] = midi_in;
			channel_pressure();
			break;
		case 0xE0:									//pitch bend
			if (data[0] == (uint8_t)-1) {
 80003da:	4b1c      	ldr	r3, [pc, #112]	; (800044c <process_midi_byte+0x9c>)
 80003dc:	7819      	ldrb	r1, [r3, #0]
 80003de:	29ff      	cmp	r1, #255	; 0xff
 80003e0:	d023      	beq.n	800042a <process_midi_byte+0x7a>
				data[0] = midi_in;
			}
			else {
				data[1] = midi_in;
 80003e2:	705a      	strb	r2, [r3, #1]
			break;
		default:
			__NOP();
		}
	}
}
 80003e4:	bd10      	pop	{r4, pc}
		switch (status) {
 80003e6:	2b80      	cmp	r3, #128	; 0x80
 80003e8:	d01b      	beq.n	8000422 <process_midi_byte+0x72>
 80003ea:	2b90      	cmp	r3, #144	; 0x90
 80003ec:	d11f      	bne.n	800042e <process_midi_byte+0x7e>
			if (data[0] == (uint8_t)-1) {
 80003ee:	4b17      	ldr	r3, [pc, #92]	; (800044c <process_midi_byte+0x9c>)
 80003f0:	7818      	ldrb	r0, [r3, #0]
 80003f2:	28ff      	cmp	r0, #255	; 0xff
 80003f4:	d019      	beq.n	800042a <process_midi_byte+0x7a>
				data[1] = midi_in;
 80003f6:	705a      	strb	r2, [r3, #1]
				if (data[1] == 0) {					//some midi devices send velocity 0 to turn off notes
 80003f8:	bb02      	cbnz	r2, 800043c <process_midi_byte+0x8c>
}
 80003fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void note_off() {
	delete_voice(data[0]);
 80003fe:	f000 ba77 	b.w	80008f0 <delete_voice>
		switch (status) {
 8000402:	2be0      	cmp	r3, #224	; 0xe0
 8000404:	d0e9      	beq.n	80003da <process_midi_byte+0x2a>
 8000406:	2bf0      	cmp	r3, #240	; 0xf0
 8000408:	d0ec      	beq.n	80003e4 <process_midi_byte+0x34>
 800040a:	2bd0      	cmp	r3, #208	; 0xd0
 800040c:	d10f      	bne.n	800042e <process_midi_byte+0x7e>
			data[0] = midi_in;
 800040e:	4b0f      	ldr	r3, [pc, #60]	; (800044c <process_midi_byte+0x9c>)
 8000410:	701a      	strb	r2, [r3, #0]
}
 8000412:	bd10      	pop	{r4, pc}
		data[0] = -1;
 8000414:	21ff      	movs	r1, #255	; 0xff
 8000416:	4b0d      	ldr	r3, [pc, #52]	; (800044c <process_midi_byte+0x9c>)
		status = midi_in;
 8000418:	480b      	ldr	r0, [pc, #44]	; (8000448 <process_midi_byte+0x98>)
		data[0] = -1;
 800041a:	7019      	strb	r1, [r3, #0]
		data[1] = -1;
 800041c:	7059      	strb	r1, [r3, #1]
		status = midi_in;
 800041e:	7002      	strb	r2, [r0, #0]
}
 8000420:	bd10      	pop	{r4, pc}
			if (data[0] == (uint8_t)-1) {
 8000422:	4b0a      	ldr	r3, [pc, #40]	; (800044c <process_midi_byte+0x9c>)
 8000424:	7818      	ldrb	r0, [r3, #0]
 8000426:	28ff      	cmp	r0, #255	; 0xff
 8000428:	d103      	bne.n	8000432 <process_midi_byte+0x82>
				data[0] = midi_in;
 800042a:	701a      	strb	r2, [r3, #0]
}
 800042c:	bd10      	pop	{r4, pc}
			__NOP();
 800042e:	bf00      	nop
}
 8000430:	bd10      	pop	{r4, pc}
				data[1] = midi_in;
 8000432:	705a      	strb	r2, [r3, #1]
}
 8000434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delete_voice(data[0]);
 8000438:	f000 ba5a 	b.w	80008f0 <delete_voice>
}
 800043c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void note_on() {
	add_voice(data[0]);
 8000440:	f000 b9c6 	b.w	80007d0 <add_voice>
 8000444:	200003ac 	.word	0x200003ac
 8000448:	200003ad 	.word	0x200003ad
 800044c:	20000308 	.word	0x20000308

08000450 <note_to_freq>:
 */

#include "phase.h"

uint16_t note_to_freq(uint8_t note_value) {
	return NOTE_FREQ_TABLE[note_value];
 8000450:	4b01      	ldr	r3, [pc, #4]	; (8000458 <note_to_freq+0x8>)
}
 8000452:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8000456:	4770      	bx	lr
 8000458:	08002060 	.word	0x08002060

0800045c <calculate_delta>:

uint16_t calculate_delta(uint16_t freq) {
	uint32_t total_samples = TABLE_SAMPLE_SIZE * freq;		//# of samples to map one second of the target frequency
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <calculate_delta+0x10>)
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
 800045e:	0400      	lsls	r0, r0, #16
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 8000460:	fba3 3000 	umull	r3, r0, r3, r0
	return delta;
}
 8000464:	f3c0 208f 	ubfx	r0, r0, #10, #16
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	057619f1 	.word	0x057619f1

08000470 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000470:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <HAL_MspInit+0x3c>)
{
 8000472:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000474:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000476:	490e      	ldr	r1, [pc, #56]	; (80004b0 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000478:	f042 0201 	orr.w	r2, r2, #1
 800047c:	619a      	str	r2, [r3, #24]
 800047e:	699a      	ldr	r2, [r3, #24]
 8000480:	f002 0201 	and.w	r2, r2, #1
 8000484:	9200      	str	r2, [sp, #0]
 8000486:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000488:	69da      	ldr	r2, [r3, #28]
 800048a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800048e:	61da      	str	r2, [r3, #28]
 8000490:	69db      	ldr	r3, [r3, #28]
 8000492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000496:	9301      	str	r3, [sp, #4]
 8000498:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800049a:	684b      	ldr	r3, [r1, #4]
 800049c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004a4:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a6:	b002      	add	sp, #8
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40021000 	.word	0x40021000
 80004b0:	40010000 	.word	0x40010000

080004b4 <HAL_SPI_MspInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b4:	2300      	movs	r3, #0
{
 80004b6:	b570      	push	{r4, r5, r6, lr}
  if(hspi->Instance==SPI1)
 80004b8:	6801      	ldr	r1, [r0, #0]
 80004ba:	4a16      	ldr	r2, [pc, #88]	; (8000514 <HAL_SPI_MspInit+0x60>)
{
 80004bc:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 80004be:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80004c4:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if(hspi->Instance==SPI1)
 80004c8:	d001      	beq.n	80004ce <HAL_SPI_MspInit+0x1a>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80004ca:	b006      	add	sp, #24
 80004cc:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80004ce:	24a0      	movs	r4, #160	; 0xa0
 80004d0:	2502      	movs	r5, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d2:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80004d8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80004dc:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	480e      	ldr	r0, [pc, #56]	; (8000518 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80004e4:	619a      	str	r2, [r3, #24]
 80004e6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004ea:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80004ee:	9200      	str	r2, [sp, #0]
 80004f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f2:	699a      	ldr	r2, [r3, #24]
 80004f4:	f042 0204 	orr.w	r2, r2, #4
 80004f8:	619a      	str	r2, [r3, #24]
 80004fa:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80004fc:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000500:	f003 0304 	and.w	r3, r3, #4
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000508:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050a:	f000 fd85 	bl	8001018 <HAL_GPIO_Init>
}
 800050e:	b006      	add	sp, #24
 8000510:	bd70      	pop	{r4, r5, r6, pc}
 8000512:	bf00      	nop
 8000514:	40013000 	.word	0x40013000
 8000518:	40010800 	.word	0x40010800

0800051c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 800051c:	6803      	ldr	r3, [r0, #0]
 800051e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000522:	d000      	beq.n	8000526 <HAL_TIM_Base_MspInit+0xa>
 8000524:	4770      	bx	lr

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000526:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000528:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800052c:	69d8      	ldr	r0, [r3, #28]
{
 800052e:	b500      	push	{lr}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000530:	4308      	orrs	r0, r1
 8000532:	61d8      	str	r0, [r3, #28]
 8000534:	69db      	ldr	r3, [r3, #28]
{
 8000536:	b083      	sub	sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000538:	400b      	ands	r3, r1
 800053a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800053c:	2200      	movs	r2, #0
 800053e:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000540:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000542:	f000 fc9f 	bl	8000e84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000546:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000548:	b003      	add	sp, #12
 800054a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800054e:	f000 bcd1 	b.w	8000ef4 <HAL_NVIC_EnableIRQ>
 8000552:	bf00      	nop

08000554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000554:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8000558:	6802      	ldr	r2, [r0, #0]
 800055a:	4b20      	ldr	r3, [pc, #128]	; (80005dc <HAL_UART_MspInit+0x88>)
{
 800055c:	b087      	sub	sp, #28
  if(huart->Instance==USART1)
 800055e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000560:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000564:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(huart->Instance==USART1)
 8000568:	d001      	beq.n	800056e <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800056a:	b007      	add	sp, #28
 800056c:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800056e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000572:	2102      	movs	r1, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000574:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000576:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800057a:	699a      	ldr	r2, [r3, #24]
 800057c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000580:	619a      	str	r2, [r3, #24]
 8000582:	699a      	ldr	r2, [r3, #24]
 8000584:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000588:	9200      	str	r2, [sp, #0]
 800058a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	699a      	ldr	r2, [r3, #24]
 800058e:	f042 0204 	orr.w	r2, r2, #4
 8000592:	619a      	str	r2, [r3, #24]
 8000594:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000596:	e9cd 0102 	strd	r0, r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800059a:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a2:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	a902      	add	r1, sp, #8
 80005a6:	f500 3083 	add.w	r0, r0, #67072	; 0x10600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ac:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ae:	f000 fd33 	bl	8001018 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005b2:	2300      	movs	r3, #0
 80005b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b8:	a902      	add	r1, sp, #8
 80005ba:	4809      	ldr	r0, [pc, #36]	; (80005e0 <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c2:	f000 fd29 	bl	8001018 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80005c6:	4622      	mov	r2, r4
 80005c8:	4621      	mov	r1, r4
 80005ca:	2025      	movs	r0, #37	; 0x25
 80005cc:	f000 fc5a 	bl	8000e84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80005d0:	2025      	movs	r0, #37	; 0x25
 80005d2:	f000 fc8f 	bl	8000ef4 <HAL_NVIC_EnableIRQ>
}
 80005d6:	b007      	add	sp, #28
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	bf00      	nop
 80005dc:	40013800 	.word	0x40013800
 80005e0:	40010800 	.word	0x40010800

080005e4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005e4:	e7fe      	b.n	80005e4 <NMI_Handler>
 80005e6:	bf00      	nop

080005e8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <HardFault_Handler>
 80005ea:	bf00      	nop

080005ec <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005ec:	e7fe      	b.n	80005ec <MemManage_Handler>
 80005ee:	bf00      	nop

080005f0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <BusFault_Handler>
 80005f2:	bf00      	nop

080005f4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005f4:	e7fe      	b.n	80005f4 <UsageFault_Handler>
 80005f6:	bf00      	nop

080005f8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <DebugMon_Handler>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <PendSV_Handler>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000604:	f000 bc1a 	b.w	8000e3c <HAL_IncTick>

08000608 <TIM2_IRQHandler>:
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */
	sample();
 8000608:	f7ff beb4 	b.w	8000374 <sample>

0800060c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800060c:	4801      	ldr	r0, [pc, #4]	; (8000614 <USART1_IRQHandler+0x8>)
 800060e:	f001 bbc9 	b.w	8001da4 <HAL_UART_IRQHandler>
 8000612:	bf00      	nop
 8000614:	200002c4 	.word	0x200002c4

08000618 <init_synth>:

#include "synth.h"

//inline int16_t modulate(uint8_t voice_index);

void init_synth() {
 8000618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800061c:	2500      	movs	r5, #0
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
		algo = 0x00;								//default algorithm 0
		op_amp[i] = 0x80;							//default amplitude 128
 800061e:	f04f 0b80 	mov.w	fp, #128	; 0x80
		algo = 0x00;								//default algorithm 0
 8000622:	462a      	mov	r2, r5
		op_ratio[i] = 0x10;							//default multiplier 1.0 (4 MSB integer, 4 LSB decimal)
 8000624:	f04f 0a10 	mov.w	sl, #16
		for (uint8_t o = 0; o < MAX_VOICES; o++) {
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 8000628:	24ff      	movs	r4, #255	; 0xff
 800062a:	f04f 30ff 	mov.w	r0, #4294967295
 800062e:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8000632:	4b63      	ldr	r3, [pc, #396]	; (80007c0 <init_synth+0x1a8>)
 8000634:	f8df e190 	ldr.w	lr, [pc, #400]	; 80007c8 <init_synth+0x1b0>
 8000638:	f8df c190 	ldr.w	ip, [pc, #400]	; 80007cc <init_synth+0x1b4>
void init_synth() {
 800063c:	b083      	sub	sp, #12
 800063e:	1e9f      	subs	r7, r3, #2
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 8000640:	eb05 0685 	add.w	r6, r5, r5, lsl #2
 8000644:	eb07 1146 	add.w	r1, r7, r6, lsl #5
 8000648:	0176      	lsls	r6, r6, #5
 800064a:	9601      	str	r6, [sp, #4]
		algo = 0x00;								//default algorithm 0
 800064c:	4e5d      	ldr	r6, [pc, #372]	; (80007c4 <init_synth+0x1ac>)
 800064e:	3501      	adds	r5, #1
 8000650:	7032      	strb	r2, [r6, #0]
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 8000652:	9e01      	ldr	r6, [sp, #4]
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
 8000654:	2d04      	cmp	r5, #4
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 8000656:	51ba      	str	r2, [r7, r6]
		op_amp[i] = 0x80;							//default amplitude 128
 8000658:	f80e bb01 	strb.w	fp, [lr], #1
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 800065c:	604a      	str	r2, [r1, #4]
 800065e:	810a      	strh	r2, [r1, #8]
		op_ratio[i] = 0x10;							//default multiplier 1.0 (4 MSB integer, 4 LSB decimal)
 8000660:	f80c ab01 	strb.w	sl, [ip], #1
			op[i][o] = (OPERATOR) {-1, -1, -1, -1};
 8000664:	f803 4c02 	strb.w	r4, [r3, #-2]
 8000668:	6018      	str	r0, [r3, #0]
 800066a:	8098      	strh	r0, [r3, #4]
 800066c:	f8c1 200a 	str.w	r2, [r1, #10]
 8000670:	f8c1 200e 	str.w	r2, [r1, #14]
 8000674:	824a      	strh	r2, [r1, #18]
 8000676:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800067a:	f803 0c98 	strb.w	r0, [r3, #-152]
 800067e:	f843 0c96 	str.w	r0, [r3, #-150]
 8000682:	f823 8c92 	strh.w	r8, [r3, #-146]
 8000686:	614a      	str	r2, [r1, #20]
 8000688:	618a      	str	r2, [r1, #24]
 800068a:	838a      	strh	r2, [r1, #28]
 800068c:	f803 8c8e 	strb.w	r8, [r3, #-142]
 8000690:	f843 0c8c 	str.w	r0, [r3, #-140]
 8000694:	f823 0c88 	strh.w	r0, [r3, #-136]
 8000698:	f8c1 201e 	str.w	r2, [r1, #30]
 800069c:	f8c1 2022 	str.w	r2, [r1, #34]	; 0x22
 80006a0:	84ca      	strh	r2, [r1, #38]	; 0x26
 80006a2:	f803 4c84 	strb.w	r4, [r3, #-132]
 80006a6:	f843 0c82 	str.w	r0, [r3, #-130]
 80006aa:	f823 0c7e 	strh.w	r0, [r3, #-126]
 80006ae:	628a      	str	r2, [r1, #40]	; 0x28
 80006b0:	62ca      	str	r2, [r1, #44]	; 0x2c
 80006b2:	860a      	strh	r2, [r1, #48]	; 0x30
 80006b4:	f803 4c7a 	strb.w	r4, [r3, #-122]
 80006b8:	f843 0c78 	str.w	r0, [r3, #-120]
 80006bc:	f823 0c74 	strh.w	r0, [r3, #-116]
 80006c0:	f8c1 2032 	str.w	r2, [r1, #50]	; 0x32
 80006c4:	f8c1 2036 	str.w	r2, [r1, #54]	; 0x36
 80006c8:	874a      	strh	r2, [r1, #58]	; 0x3a
 80006ca:	f803 4c70 	strb.w	r4, [r3, #-112]
 80006ce:	f843 0c6e 	str.w	r0, [r3, #-110]
 80006d2:	f823 0c6a 	strh.w	r0, [r3, #-106]
 80006d6:	63ca      	str	r2, [r1, #60]	; 0x3c
 80006d8:	640a      	str	r2, [r1, #64]	; 0x40
 80006da:	f8a1 2044 	strh.w	r2, [r1, #68]	; 0x44
 80006de:	f803 4c66 	strb.w	r4, [r3, #-102]
 80006e2:	f843 0c64 	str.w	r0, [r3, #-100]
 80006e6:	f823 0c60 	strh.w	r0, [r3, #-96]
 80006ea:	f8c1 2046 	str.w	r2, [r1, #70]	; 0x46
 80006ee:	f8c1 204a 	str.w	r2, [r1, #74]	; 0x4a
 80006f2:	f8a1 204e 	strh.w	r2, [r1, #78]	; 0x4e
 80006f6:	f803 4c5c 	strb.w	r4, [r3, #-92]
 80006fa:	f843 0c5a 	str.w	r0, [r3, #-90]
 80006fe:	f823 0c56 	strh.w	r0, [r3, #-86]
 8000702:	650a      	str	r2, [r1, #80]	; 0x50
 8000704:	654a      	str	r2, [r1, #84]	; 0x54
 8000706:	f8a1 2058 	strh.w	r2, [r1, #88]	; 0x58
 800070a:	f803 4c52 	strb.w	r4, [r3, #-82]
 800070e:	f843 0c50 	str.w	r0, [r3, #-80]
 8000712:	f823 0c4c 	strh.w	r0, [r3, #-76]
 8000716:	f8c1 205a 	str.w	r2, [r1, #90]	; 0x5a
 800071a:	f8c1 205e 	str.w	r2, [r1, #94]	; 0x5e
 800071e:	f8a1 2062 	strh.w	r2, [r1, #98]	; 0x62
 8000722:	f803 4c48 	strb.w	r4, [r3, #-72]
 8000726:	f843 0c46 	str.w	r0, [r3, #-70]
 800072a:	f823 0c42 	strh.w	r0, [r3, #-66]
 800072e:	664a      	str	r2, [r1, #100]	; 0x64
 8000730:	668a      	str	r2, [r1, #104]	; 0x68
 8000732:	f8a1 206c 	strh.w	r2, [r1, #108]	; 0x6c
 8000736:	f803 4c3e 	strb.w	r4, [r3, #-62]
 800073a:	f843 0c3c 	str.w	r0, [r3, #-60]
 800073e:	f823 0c38 	strh.w	r0, [r3, #-56]
 8000742:	f8c1 206e 	str.w	r2, [r1, #110]	; 0x6e
 8000746:	f8c1 2072 	str.w	r2, [r1, #114]	; 0x72
 800074a:	f8a1 2076 	strh.w	r2, [r1, #118]	; 0x76
 800074e:	f803 4c34 	strb.w	r4, [r3, #-52]
 8000752:	f843 0c32 	str.w	r0, [r3, #-50]
 8000756:	f823 0c2e 	strh.w	r0, [r3, #-46]
 800075a:	678a      	str	r2, [r1, #120]	; 0x78
 800075c:	67ca      	str	r2, [r1, #124]	; 0x7c
 800075e:	f8a1 2080 	strh.w	r2, [r1, #128]	; 0x80
 8000762:	f803 4c2a 	strb.w	r4, [r3, #-42]
 8000766:	f843 0c28 	str.w	r0, [r3, #-40]
 800076a:	f823 0c24 	strh.w	r0, [r3, #-36]
 800076e:	f8c1 2082 	str.w	r2, [r1, #130]	; 0x82
 8000772:	f8c1 2086 	str.w	r2, [r1, #134]	; 0x86
 8000776:	f8a1 208a 	strh.w	r2, [r1, #138]	; 0x8a
 800077a:	f803 4c20 	strb.w	r4, [r3, #-32]
 800077e:	f843 0c1e 	str.w	r0, [r3, #-30]
 8000782:	f823 0c1a 	strh.w	r0, [r3, #-26]
 8000786:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
 800078a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
 800078e:	f8a1 2094 	strh.w	r2, [r1, #148]	; 0x94
 8000792:	f803 4c16 	strb.w	r4, [r3, #-22]
 8000796:	f843 0c14 	str.w	r0, [r3, #-20]
 800079a:	f823 0c10 	strh.w	r0, [r3, #-16]
 800079e:	f8c1 2096 	str.w	r2, [r1, #150]	; 0x96
 80007a2:	f8c1 209a 	str.w	r2, [r1, #154]	; 0x9a
 80007a6:	f8a1 209e 	strh.w	r2, [r1, #158]	; 0x9e
 80007aa:	f803 4c0c 	strb.w	r4, [r3, #-12]
 80007ae:	f843 0c0a 	str.w	r0, [r3, #-10]
 80007b2:	f823 0c06 	strh.w	r0, [r3, #-6]
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
 80007b6:	f47f af43 	bne.w	8000640 <init_synth+0x28>
		}
	}
}
 80007ba:	b003      	add	sp, #12
 80007bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007c0:	20000036 	.word	0x20000036
 80007c4:	200002b4 	.word	0x200002b4
 80007c8:	200002b8 	.word	0x200002b8
 80007cc:	200002c0 	.word	0x200002c0

080007d0 <add_voice>:

void add_voice(uint8_t note_value) {
 80007d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
//		if (op[0][voice_index].note_value == note_value) {
//			return;
//		}
//	}
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 80007d4:	4c44      	ldr	r4, [pc, #272]	; (80008e8 <add_voice+0x118>)
void add_voice(uint8_t note_value) {
 80007d6:	4607      	mov	r7, r0
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 80007d8:	7823      	ldrb	r3, [r4, #0]
 80007da:	2bff      	cmp	r3, #255	; 0xff
 80007dc:	d067      	beq.n	80008ae <add_voice+0xde>
 80007de:	7aa3      	ldrb	r3, [r4, #10]
 80007e0:	2bff      	cmp	r3, #255	; 0xff
 80007e2:	d066      	beq.n	80008b2 <add_voice+0xe2>
 80007e4:	7d23      	ldrb	r3, [r4, #20]
 80007e6:	2bff      	cmp	r3, #255	; 0xff
 80007e8:	d067      	beq.n	80008ba <add_voice+0xea>
 80007ea:	7fa3      	ldrb	r3, [r4, #30]
 80007ec:	2bff      	cmp	r3, #255	; 0xff
 80007ee:	d066      	beq.n	80008be <add_voice+0xee>
 80007f0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80007f4:	2bff      	cmp	r3, #255	; 0xff
 80007f6:	d064      	beq.n	80008c2 <add_voice+0xf2>
 80007f8:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80007fc:	2bff      	cmp	r3, #255	; 0xff
 80007fe:	d062      	beq.n	80008c6 <add_voice+0xf6>
 8000800:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000804:	2bff      	cmp	r3, #255	; 0xff
 8000806:	d060      	beq.n	80008ca <add_voice+0xfa>
 8000808:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800080c:	2bff      	cmp	r3, #255	; 0xff
 800080e:	d05e      	beq.n	80008ce <add_voice+0xfe>
 8000810:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000814:	2bff      	cmp	r3, #255	; 0xff
 8000816:	d05c      	beq.n	80008d2 <add_voice+0x102>
 8000818:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
 800081c:	2bff      	cmp	r3, #255	; 0xff
 800081e:	d05a      	beq.n	80008d6 <add_voice+0x106>
 8000820:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 8000824:	2bff      	cmp	r3, #255	; 0xff
 8000826:	d058      	beq.n	80008da <add_voice+0x10a>
 8000828:	f894 306e 	ldrb.w	r3, [r4, #110]	; 0x6e
 800082c:	2bff      	cmp	r3, #255	; 0xff
 800082e:	d056      	beq.n	80008de <add_voice+0x10e>
 8000830:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
 8000834:	2bff      	cmp	r3, #255	; 0xff
 8000836:	d03e      	beq.n	80008b6 <add_voice+0xe6>
 8000838:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 800083c:	2bff      	cmp	r3, #255	; 0xff
 800083e:	d050      	beq.n	80008e2 <add_voice+0x112>
 8000840:	f894 308c 	ldrb.w	r3, [r4, #140]	; 0x8c
 8000844:	2bff      	cmp	r3, #255	; 0xff
 8000846:	d007      	beq.n	8000858 <add_voice+0x88>
 8000848:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 800084c:	2bff      	cmp	r3, #255	; 0xff
 800084e:	bf08      	it	eq
 8000850:	230f      	moveq	r3, #15
 8000852:	d002      	beq.n	800085a <add_voice+0x8a>
		}
		else {
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
		}
	}
}
 8000854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 8000858:	230e      	movs	r3, #14
 800085a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800085e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 8000862:	4626      	mov	r6, r4
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 8000864:	2501      	movs	r5, #1
 8000866:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80008ec <add_voice+0x11c>
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 800086a:	2300      	movs	r3, #0
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 800086c:	4638      	mov	r0, r7
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 800086e:	80e3      	strh	r3, [r4, #6]
		op[op_index][voice_index].note_value = note_value;										//store note
 8000870:	7027      	strb	r7, [r4, #0]
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 8000872:	f818 9b01 	ldrb.w	r9, [r8], #1
 8000876:	f7ff fdeb 	bl	8000450 <note_to_freq>
 800087a:	fb00 f309 	mul.w	r3, r0, r9
		if (op_index != 0)	{
 800087e:	2d01      	cmp	r5, #1
		op[op_index][voice_index].freq = (op_ratio[op_index] * note_to_freq(note_value)) >> 4;	//calculate and store frequency (>> 4 for integer)
 8000880:	ea4f 1323 	mov.w	r3, r3, asr #4
 8000884:	8063      	strh	r3, [r4, #2]
		if (op_index != 0)	{
 8000886:	d00d      	beq.n	80008a4 <add_voice+0xd4>
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;		//multiply delta based off of ratio of carrier
 8000888:	88b3      	ldrh	r3, [r6, #4]
 800088a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 800088e:	2d04      	cmp	r5, #4
			op[op_index][voice_index].delta = (op_ratio[op_index] * op[0][voice_index].delta) >> 4;		//multiply delta based off of ratio of carrier
 8000890:	fb03 f302 	mul.w	r3, r3, r2
 8000894:	ea4f 1323 	mov.w	r3, r3, asr #4
 8000898:	80a3      	strh	r3, [r4, #4]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 800089a:	d0db      	beq.n	8000854 <add_voice+0x84>
 800089c:	3501      	adds	r5, #1
 800089e:	b2ed      	uxtb	r5, r5
 80008a0:	34a0      	adds	r4, #160	; 0xa0
 80008a2:	e7e2      	b.n	800086a <add_voice+0x9a>
			op[op_index][voice_index].delta = calculate_delta(op[0][voice_index].freq);				//calculate and store delta
 80008a4:	8870      	ldrh	r0, [r6, #2]
 80008a6:	f7ff fdd9 	bl	800045c <calculate_delta>
 80008aa:	80b0      	strh	r0, [r6, #4]
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80008ac:	e7f6      	b.n	800089c <add_voice+0xcc>
		if (op[0][voice_index].note_value == (uint8_t)-1) {
 80008ae:	2300      	movs	r3, #0
 80008b0:	e7d3      	b.n	800085a <add_voice+0x8a>
 80008b2:	2301      	movs	r3, #1
 80008b4:	e7d1      	b.n	800085a <add_voice+0x8a>
 80008b6:	230c      	movs	r3, #12
 80008b8:	e7cf      	b.n	800085a <add_voice+0x8a>
 80008ba:	2302      	movs	r3, #2
 80008bc:	e7cd      	b.n	800085a <add_voice+0x8a>
 80008be:	2303      	movs	r3, #3
 80008c0:	e7cb      	b.n	800085a <add_voice+0x8a>
 80008c2:	2304      	movs	r3, #4
 80008c4:	e7c9      	b.n	800085a <add_voice+0x8a>
 80008c6:	2305      	movs	r3, #5
 80008c8:	e7c7      	b.n	800085a <add_voice+0x8a>
 80008ca:	2306      	movs	r3, #6
 80008cc:	e7c5      	b.n	800085a <add_voice+0x8a>
 80008ce:	2307      	movs	r3, #7
 80008d0:	e7c3      	b.n	800085a <add_voice+0x8a>
 80008d2:	2308      	movs	r3, #8
 80008d4:	e7c1      	b.n	800085a <add_voice+0x8a>
 80008d6:	2309      	movs	r3, #9
 80008d8:	e7bf      	b.n	800085a <add_voice+0x8a>
 80008da:	230a      	movs	r3, #10
 80008dc:	e7bd      	b.n	800085a <add_voice+0x8a>
 80008de:	230b      	movs	r3, #11
 80008e0:	e7bb      	b.n	800085a <add_voice+0x8a>
 80008e2:	230d      	movs	r3, #13
 80008e4:	e7b9      	b.n	800085a <add_voice+0x8a>
 80008e6:	bf00      	nop
 80008e8:	20000034 	.word	0x20000034
 80008ec:	200002c0 	.word	0x200002c0

080008f0 <delete_voice>:

void delete_voice(uint8_t note_value) {
	uint8_t voice_index;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == note_value) {
 80008f0:	4b34      	ldr	r3, [pc, #208]	; (80009c4 <delete_voice+0xd4>)
 80008f2:	781a      	ldrb	r2, [r3, #0]
 80008f4:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 80008f6:	bf04      	itt	eq
 80008f8:	22ff      	moveq	r2, #255	; 0xff
 80008fa:	701a      	strbeq	r2, [r3, #0]
		if (op[0][voice_index].note_value == note_value) {
 80008fc:	7a9a      	ldrb	r2, [r3, #10]
 80008fe:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000900:	bf04      	itt	eq
 8000902:	22ff      	moveq	r2, #255	; 0xff
 8000904:	729a      	strbeq	r2, [r3, #10]
		if (op[0][voice_index].note_value == note_value) {
 8000906:	7d1a      	ldrb	r2, [r3, #20]
 8000908:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 800090a:	bf04      	itt	eq
 800090c:	22ff      	moveq	r2, #255	; 0xff
 800090e:	751a      	strbeq	r2, [r3, #20]
		if (op[0][voice_index].note_value == note_value) {
 8000910:	7f9a      	ldrb	r2, [r3, #30]
 8000912:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000914:	bf04      	itt	eq
 8000916:	22ff      	moveq	r2, #255	; 0xff
 8000918:	779a      	strbeq	r2, [r3, #30]
		if (op[0][voice_index].note_value == note_value) {
 800091a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800091e:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000920:	bf04      	itt	eq
 8000922:	22ff      	moveq	r2, #255	; 0xff
 8000924:	f883 2028 	strbeq.w	r2, [r3, #40]	; 0x28
		if (op[0][voice_index].note_value == note_value) {
 8000928:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800092c:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 800092e:	bf04      	itt	eq
 8000930:	22ff      	moveq	r2, #255	; 0xff
 8000932:	f883 2032 	strbeq.w	r2, [r3, #50]	; 0x32
		if (op[0][voice_index].note_value == note_value) {
 8000936:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800093a:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 800093c:	bf04      	itt	eq
 800093e:	22ff      	moveq	r2, #255	; 0xff
 8000940:	f883 203c 	strbeq.w	r2, [r3, #60]	; 0x3c
		if (op[0][voice_index].note_value == note_value) {
 8000944:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8000948:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 800094a:	bf04      	itt	eq
 800094c:	22ff      	moveq	r2, #255	; 0xff
 800094e:	f883 2046 	strbeq.w	r2, [r3, #70]	; 0x46
		if (op[0][voice_index].note_value == note_value) {
 8000952:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8000956:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000958:	bf04      	itt	eq
 800095a:	22ff      	moveq	r2, #255	; 0xff
 800095c:	f883 2050 	strbeq.w	r2, [r3, #80]	; 0x50
		if (op[0][voice_index].note_value == note_value) {
 8000960:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
 8000964:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000966:	bf04      	itt	eq
 8000968:	22ff      	moveq	r2, #255	; 0xff
 800096a:	f883 205a 	strbeq.w	r2, [r3, #90]	; 0x5a
		if (op[0][voice_index].note_value == note_value) {
 800096e:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8000972:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000974:	bf04      	itt	eq
 8000976:	22ff      	moveq	r2, #255	; 0xff
 8000978:	f883 2064 	strbeq.w	r2, [r3, #100]	; 0x64
		if (op[0][voice_index].note_value == note_value) {
 800097c:	f893 206e 	ldrb.w	r2, [r3, #110]	; 0x6e
 8000980:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000982:	bf04      	itt	eq
 8000984:	22ff      	moveq	r2, #255	; 0xff
 8000986:	f883 206e 	strbeq.w	r2, [r3, #110]	; 0x6e
		if (op[0][voice_index].note_value == note_value) {
 800098a:	f893 2078 	ldrb.w	r2, [r3, #120]	; 0x78
 800098e:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 8000990:	bf04      	itt	eq
 8000992:	22ff      	moveq	r2, #255	; 0xff
 8000994:	f883 2078 	strbeq.w	r2, [r3, #120]	; 0x78
		if (op[0][voice_index].note_value == note_value) {
 8000998:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800099c:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 800099e:	bf04      	itt	eq
 80009a0:	22ff      	moveq	r2, #255	; 0xff
 80009a2:	f883 2082 	strbeq.w	r2, [r3, #130]	; 0x82
		if (op[0][voice_index].note_value == note_value) {
 80009a6:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80009aa:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 80009ac:	bf04      	itt	eq
 80009ae:	22ff      	moveq	r2, #255	; 0xff
 80009b0:	f883 208c 	strbeq.w	r2, [r3, #140]	; 0x8c
		if (op[0][voice_index].note_value == note_value) {
 80009b4:	f893 2096 	ldrb.w	r2, [r3, #150]	; 0x96
 80009b8:	4282      	cmp	r2, r0
			op[0][voice_index].note_value = -1;
 80009ba:	bf04      	itt	eq
 80009bc:	22ff      	moveq	r2, #255	; 0xff
 80009be:	f883 2096 	strbeq.w	r2, [r3, #150]	; 0x96
		}
	}
//	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
//		op[op_index][voice_index].note_value = -1;
//	}
}
 80009c2:	4770      	bx	lr
 80009c4:	20000034 	.word	0x20000034

080009c8 <synth_sample>:

int16_t synth_sample() {
	int16_t output_volume = 0x0800;
 80009c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
int16_t synth_sample() {
 80009cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
		return ((int16_t)op2 + op1 + op0) / 3;
		break;
	case 0x0B:
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 80009d0:	4acd      	ldr	r2, [pc, #820]	; (8000d08 <synth_sample+0x340>)
	switch (algo) {
 80009d2:	49ce      	ldr	r1, [pc, #824]	; (8000d0c <synth_sample+0x344>)
 80009d4:	4bce      	ldr	r3, [pc, #824]	; (8000d10 <synth_sample+0x348>)
 80009d6:	780e      	ldrb	r6, [r1, #0]
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 80009d8:	f892 a003 	ldrb.w	sl, [r2, #3]
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 80009dc:	7851      	ldrb	r1, [r2, #1]
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 80009de:	f892 9002 	ldrb.w	r9, [r2, #2]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 80009e2:	7812      	ldrb	r2, [r2, #0]
 80009e4:	b083      	sub	sp, #12
};

uint16_t note_to_freq(uint8_t note_value);
uint16_t calculate_delta(uint16_t freq);
static inline uint16_t update_phase(uint16_t delta, uint16_t phase) { return delta + phase; };
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 80009e6:	f8df 8330 	ldr.w	r8, [pc, #816]	; 8000d18 <synth_sample+0x350>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 80009ea:	f8df e330 	ldr.w	lr, [pc, #816]	; 8000d1c <synth_sample+0x354>
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 80009ee:	9100      	str	r1, [sp, #0]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 80009f0:	9201      	str	r2, [sp, #4]
 80009f2:	f103 05a0 	add.w	r5, r3, #160	; 0xa0
	for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {	//loop through all voices
		if (op[0][voice_index].note_value != (uint8_t)-1) {							//if the voice is active
 80009f6:	781a      	ldrb	r2, [r3, #0]
 80009f8:	2aff      	cmp	r2, #255	; 0xff
 80009fa:	d052      	beq.n	8000aa2 <synth_sample+0xda>
static inline uint16_t update_phase(uint16_t delta, uint16_t phase) { return delta + phase; };
 80009fc:	f8b3 b0a6 	ldrh.w	fp, [r3, #166]	; 0xa6
 8000a00:	889f      	ldrh	r7, [r3, #4]
 8000a02:	88dc      	ldrh	r4, [r3, #6]
 8000a04:	f8b3 10a4 	ldrh.w	r1, [r3, #164]	; 0xa4
 8000a08:	f8b3 c146 	ldrh.w	ip, [r3, #326]	; 0x146
 8000a0c:	443c      	add	r4, r7
 8000a0e:	4459      	add	r1, fp
 8000a10:	f8b3 2144 	ldrh.w	r2, [r3, #324]	; 0x144
 8000a14:	f8b3 b1e6 	ldrh.w	fp, [r3, #486]	; 0x1e6
 8000a18:	f8b3 71e4 	ldrh.w	r7, [r3, #484]	; 0x1e4
 8000a1c:	4462      	add	r2, ip
 8000a1e:	445f      	add	r7, fp
 8000a20:	b2a4      	uxth	r4, r4
 8000a22:	b289      	uxth	r1, r1
 8000a24:	b292      	uxth	r2, r2
 8000a26:	b2bf      	uxth	r7, r7
		op[op_index][voice_index].phase = update_phase(op[op_index][voice_index].delta, op[op_index][voice_index].phase);
 8000a28:	80dc      	strh	r4, [r3, #6]
 8000a2a:	f8a3 10a6 	strh.w	r1, [r3, #166]	; 0xa6
 8000a2e:	f8a3 2146 	strh.w	r2, [r3, #326]	; 0x146
 8000a32:	f8a3 71e6 	strh.w	r7, [r3, #486]	; 0x1e6
	switch (algo) {
 8000a36:	2e0b      	cmp	r6, #11
 8000a38:	f200 81a0 	bhi.w	8000d7c <synth_sample+0x3b4>
 8000a3c:	e8df f016 	tbh	[pc, r6, lsl #1]
 8000a40:	018a0170 	.word	0x018a0170
 8000a44:	0126014b 	.word	0x0126014b
 8000a48:	00ea0104 	.word	0x00ea0104
 8000a4c:	00a900cd 	.word	0x00a900cd
 8000a50:	005f0083 	.word	0x005f0083
 8000a54:	000c0037 	.word	0x000c0037
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000a58:	0a12      	lsrs	r2, r2, #8
		op2 = (int16_t)get_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000a5a:	f918 2002 	ldrsb.w	r2, [r8, r2]
 8000a5e:	0a3f      	lsrs	r7, r7, #8
 8000a60:	0a09      	lsrs	r1, r1, #8
 8000a62:	fb09 fc02 	mul.w	ip, r9, r2
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000a66:	f918 7007 	ldrsb.w	r7, [r8, r7]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000a6a:	9a00      	ldr	r2, [sp, #0]
 8000a6c:	f918 1001 	ldrsb.w	r1, [r8, r1]
 8000a70:	0a24      	lsrs	r4, r4, #8
 8000a72:	fb02 f101 	mul.w	r1, r2, r1
		op3 = (int16_t)get_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000a76:	fb0a f707 	mul.w	r7, sl, r7
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000a7a:	9a01      	ldr	r2, [sp, #4]
 8000a7c:	f918 4004 	ldrsb.w	r4, [r8, r4]
		return ((int16_t)op3 + op2 + op1 + op0) >> 2;
 8000a80:	f347 17c7 	sbfx	r7, r7, #7, #8
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000a84:	fb02 f404 	mul.w	r4, r2, r4
		return ((int16_t)op3 + op2 + op1 + op0) >> 2;
 8000a88:	f34c 12c7 	sbfx	r2, ip, #7, #8
 8000a8c:	443a      	add	r2, r7
 8000a8e:	f341 11c7 	sbfx	r1, r1, #7, #8
 8000a92:	440a      	add	r2, r1
 8000a94:	f344 14c7 	sbfx	r4, r4, #7, #8
 8000a98:	4422      	add	r2, r4
 8000a9a:	f3c2 028f 	ubfx	r2, r2, #2, #16
			output_volume += modulate(voice_index);
 8000a9e:	4410      	add	r0, r2
 8000aa0:	b200      	sxth	r0, r0
	for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {	//loop through all voices
 8000aa2:	330a      	adds	r3, #10
 8000aa4:	429d      	cmp	r5, r3
 8000aa6:	d1a6      	bne.n	80009f6 <synth_sample+0x2e>
		}
	}
	return output_volume;
}
 8000aa8:	b003      	add	sp, #12
 8000aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000aae:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000ab0:	f91e 7007 	ldrsb.w	r7, [lr, r7]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000ab4:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000ab6:	fb0a f707 	mul.w	r7, sl, r7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000aba:	0a09      	lsrs	r1, r1, #8
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000abc:	eb02 12e7 	add.w	r2, r2, r7, asr #7
 8000ac0:	0a24      	lsrs	r4, r4, #8
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000ac2:	f918 7001 	ldrsb.w	r7, [r8, r1]
 8000ac6:	b2d2      	uxtb	r2, r2
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000ac8:	f918 1004 	ldrsb.w	r1, [r8, r4]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000acc:	9c00      	ldr	r4, [sp, #0]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000ace:	f918 2002 	ldrsb.w	r2, [r8, r2]
		op1 = (int16_t)get_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000ad2:	fb04 f407 	mul.w	r4, r4, r7
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000ad6:	9f01      	ldr	r7, [sp, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000ad8:	fb09 f202 	mul.w	r2, r9, r2
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000adc:	fb07 f101 	mul.w	r1, r7, r1
		return ((int16_t)op2 + op1 + op0) / 3;
 8000ae0:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000ae4:	f344 14c7 	sbfx	r4, r4, #7, #8
 8000ae8:	4422      	add	r2, r4
 8000aea:	f341 11c7 	sbfx	r1, r1, #7, #8
 8000aee:	4411      	add	r1, r2
 8000af0:	4a88      	ldr	r2, [pc, #544]	; (8000d14 <synth_sample+0x34c>)
 8000af2:	fb82 4201 	smull	r4, r2, r2, r1
 8000af6:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
 8000afa:	b292      	uxth	r2, r2
 8000afc:	e7cf      	b.n	8000a9e <synth_sample+0xd6>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000afe:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000b00:	f91e 7007 	ldrsb.w	r7, [lr, r7]
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000b04:	0a24      	lsrs	r4, r4, #8
 8000b06:	fb0a f707 	mul.w	r7, sl, r7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000b0a:	f3c7 17c7 	ubfx	r7, r7, #7, #8
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000b0e:	eb07 2111 	add.w	r1, r7, r1, lsr #8
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000b12:	eb07 2212 	add.w	r2, r7, r2, lsr #8
 8000b16:	b2c9      	uxtb	r1, r1
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000b18:	9f00      	ldr	r7, [sp, #0]
 8000b1a:	f918 1001 	ldrsb.w	r1, [r8, r1]
 8000b1e:	b2d2      	uxtb	r2, r2
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000b20:	f918 2002 	ldrsb.w	r2, [r8, r2]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000b24:	fb07 f101 	mul.w	r1, r7, r1
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000b28:	f918 4004 	ldrsb.w	r4, [r8, r4]
 8000b2c:	9f01      	ldr	r7, [sp, #4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000b2e:	fb09 f202 	mul.w	r2, r9, r2
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000b32:	fb07 f404 	mul.w	r4, r7, r4
		return ((int16_t)op2 + op1 + op0) / 3;
 8000b36:	f341 11c7 	sbfx	r1, r1, #7, #8
 8000b3a:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000b3e:	440a      	add	r2, r1
 8000b40:	f344 11c7 	sbfx	r1, r4, #7, #8
 8000b44:	e7d3      	b.n	8000aee <synth_sample+0x126>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000b46:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000b48:	f91e 7007 	ldrsb.w	r7, [lr, r7]
 8000b4c:	fb0a f707 	mul.w	r7, sl, r7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000b50:	f3c7 17c7 	ubfx	r7, r7, #7, #8
 8000b54:	eb07 2212 	add.w	r2, r7, r2, lsr #8
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	f918 2002 	ldrsb.w	r2, [r8, r2]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000b5e:	eb07 2111 	add.w	r1, r7, r1, lsr #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op_amp[0] >> 7;
 8000b62:	eb07 2414 	add.w	r4, r7, r4, lsr #8
 8000b66:	b2c9      	uxtb	r1, r1
 8000b68:	b2e4      	uxtb	r4, r4
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000b6a:	f918 c001 	ldrsb.w	ip, [r8, r1]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op_amp[0] >> 7;
 8000b6e:	f918 7004 	ldrsb.w	r7, [r8, r4]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000b72:	fb09 f402 	mul.w	r4, r9, r2
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000b76:	9a00      	ldr	r2, [sp, #0]
 8000b78:	fb02 fc0c 	mul.w	ip, r2, ip
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op_amp[0] >> 7;
 8000b7c:	9a01      	ldr	r2, [sp, #4]
		return ((int16_t)op2 + op1 + op0) / 3;
 8000b7e:	f34c 1cc7 	sbfx	ip, ip, #7, #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3)*op_amp[0] >> 7;
 8000b82:	fb02 f707 	mul.w	r7, r2, r7
		return ((int16_t)op2 + op1 + op0) / 3;
 8000b86:	f344 12c7 	sbfx	r2, r4, #7, #8
 8000b8a:	4462      	add	r2, ip
 8000b8c:	f347 11c7 	sbfx	r1, r7, #7, #8
 8000b90:	e7ad      	b.n	8000aee <synth_sample+0x126>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000b92:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000b94:	f91e 7007 	ldrsb.w	r7, [lr, r7]
 8000b98:	0a09      	lsrs	r1, r1, #8
 8000b9a:	fb0a fc07 	mul.w	ip, sl, r7
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000b9e:	f91e 1001 	ldrsb.w	r1, [lr, r1]
 8000ba2:	9f00      	ldr	r7, [sp, #0]
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000ba4:	0a12      	lsrs	r2, r2, #8
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000ba6:	fb07 f101 	mul.w	r1, r7, r1
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000baa:	eb02 17ec 	add.w	r7, r2, ip, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000bae:	b2ff      	uxtb	r7, r7
 8000bb0:	f918 2007 	ldrsb.w	r2, [r8, r7]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op_amp[0] >> 7;
 8000bb4:	0a24      	lsrs	r4, r4, #8
 8000bb6:	eb04 11e1 	add.w	r1, r4, r1, asr #7
		op2 = (int16_t)get_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000bba:	fb09 f202 	mul.w	r2, r9, r2
 8000bbe:	b2c9      	uxtb	r1, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op_amp[0] >> 7;
 8000bc0:	f918 1001 	ldrsb.w	r1, [r8, r1]
 8000bc4:	9c01      	ldr	r4, [sp, #4]
		return ((int16_t)op2 + op0) >> 1;
 8000bc6:	f342 12c7 	sbfx	r2, r2, #7, #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op_amp[0] >> 7;
 8000bca:	fb04 f101 	mul.w	r1, r4, r1
		return ((int16_t)op2 + op0) >> 1;
 8000bce:	f341 11c7 	sbfx	r1, r1, #7, #8
 8000bd2:	440a      	add	r2, r1
 8000bd4:	f3c2 024f 	ubfx	r2, r2, #1, #16
 8000bd8:	e761      	b.n	8000a9e <synth_sample+0xd6>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000bda:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000bdc:	f91e 7007 	ldrsb.w	r7, [lr, r7]
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000be0:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000be2:	fb0a f707 	mul.w	r7, sl, r7
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000be6:	eb02 12e7 	add.w	r2, r2, r7, asr #7
 8000bea:	b2d2      	uxtb	r2, r2
 8000bec:	f91e 2002 	ldrsb.w	r2, [lr, r2]
 8000bf0:	fb09 f202 	mul.w	r2, r9, r2
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000bf4:	f3c2 12c7 	ubfx	r2, r2, #7, #8
 8000bf8:	eb02 2111 	add.w	r1, r2, r1, lsr #8
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2)*op_amp[0] >> 7;
 8000bfc:	eb02 2414 	add.w	r4, r2, r4, lsr #8
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c00:	b2c9      	uxtb	r1, r1
 8000c02:	b2e4      	uxtb	r4, r4
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000c04:	f918 2001 	ldrsb.w	r2, [r8, r1]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2)*op_amp[0] >> 7;
 8000c08:	f918 1004 	ldrsb.w	r1, [r8, r4]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000c0c:	9c00      	ldr	r4, [sp, #0]
 8000c0e:	fb04 f202 	mul.w	r2, r4, r2
 8000c12:	e7d7      	b.n	8000bc4 <synth_sample+0x1fc>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c14:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000c16:	f91e 7007 	ldrsb.w	r7, [lr, r7]
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000c1a:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000c1c:	fb0a f707 	mul.w	r7, sl, r7
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000c20:	eb02 12e7 	add.w	r2, r2, r7, asr #7
 8000c24:	b2d2      	uxtb	r2, r2
 8000c26:	f91e 2002 	ldrsb.w	r2, [lr, r2]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000c2a:	0a09      	lsrs	r1, r1, #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000c2c:	fb09 f202 	mul.w	r2, r9, r2
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000c30:	eb01 12e2 	add.w	r2, r1, r2, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c34:	0a24      	lsrs	r4, r4, #8
 8000c36:	b2d2      	uxtb	r2, r2
 8000c38:	f918 2002 	ldrsb.w	r2, [r8, r2]
		op0 = (int16_t)get_sample(op[0][voice_index].phase >> 8)*op_amp[0] >> 7;
 8000c3c:	f918 1004 	ldrsb.w	r1, [r8, r4]
		op1 = (int16_t)get_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000c40:	9c00      	ldr	r4, [sp, #0]
 8000c42:	fb04 f202 	mul.w	r2, r4, r2
 8000c46:	e7bd      	b.n	8000bc4 <synth_sample+0x1fc>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c48:	0a12      	lsrs	r2, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000c4a:	f91e 2002 	ldrsb.w	r2, [lr, r2]
 8000c4e:	0a3f      	lsrs	r7, r7, #8
 8000c50:	fb09 f202 	mul.w	r2, r9, r2
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000c54:	f91e 7007 	ldrsb.w	r7, [lr, r7]
 8000c58:	0a09      	lsrs	r1, r1, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000c5a:	ea4f 1ce2 	mov.w	ip, r2, asr #7
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000c5e:	fb0a f707 	mul.w	r7, sl, r7
		op1 = (int16_t)get_mod_sample(op[1][voice_index].phase >> 8)*op_amp[1] >> 7;
 8000c62:	9a00      	ldr	r2, [sp, #0]
 8000c64:	f91e 1001 	ldrsb.w	r1, [lr, r1]
 8000c68:	fb02 f101 	mul.w	r1, r2, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3 + op2 + op1)*op_amp[0] >> 7;
 8000c6c:	eb0c 12e7 	add.w	r2, ip, r7, asr #7
 8000c70:	eb02 2214 	add.w	r2, r2, r4, lsr #8
 8000c74:	eb02 12e1 	add.w	r2, r2, r1, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c78:	b2d2      	uxtb	r2, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op_amp[0] >> 7;
 8000c7a:	f918 2002 	ldrsb.w	r2, [r8, r2]
 8000c7e:	9901      	ldr	r1, [sp, #4]
 8000c80:	fb01 f202 	mul.w	r2, r1, r2
 8000c84:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000c88:	b292      	uxth	r2, r2
		return op0;
 8000c8a:	e708      	b.n	8000a9e <synth_sample+0xd6>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c8c:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000c8e:	f91e 7007 	ldrsb.w	r7, [lr, r7]
 8000c92:	fb0a f707 	mul.w	r7, sl, r7
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000c96:	f3c7 17c7 	ubfx	r7, r7, #7, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000c9a:	eb07 2111 	add.w	r1, r7, r1, lsr #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000c9e:	eb07 2712 	add.w	r7, r7, r2, lsr #8
 8000ca2:	b2c9      	uxtb	r1, r1
 8000ca4:	b2ff      	uxtb	r7, r7
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000ca6:	f91e 2001 	ldrsb.w	r2, [lr, r1]
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000caa:	f91e 1007 	ldrsb.w	r1, [lr, r7]
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000cae:	9f00      	ldr	r7, [sp, #0]
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000cb0:	fb09 f101 	mul.w	r1, r9, r1
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op_amp[1] >> 7;
 8000cb4:	fb07 f202 	mul.w	r2, r7, r2
 8000cb8:	11d2      	asrs	r2, r2, #7
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op2 + op1)*op_amp[0] >> 7;
 8000cba:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000cbe:	eb02 2414 	add.w	r4, r2, r4, lsr #8
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000cc2:	b2e4      	uxtb	r4, r4
 8000cc4:	f918 2004 	ldrsb.w	r2, [r8, r4]
 8000cc8:	9901      	ldr	r1, [sp, #4]
 8000cca:	fb01 f202 	mul.w	r2, r1, r2
 8000cce:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000cd2:	b292      	uxth	r2, r2
		return op0;
 8000cd4:	e6e3      	b.n	8000a9e <synth_sample+0xd6>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000cd6:	0a12      	lsrs	r2, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000cd8:	f91e 2002 	ldrsb.w	r2, [lr, r2]
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000cdc:	0a09      	lsrs	r1, r1, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000cde:	fb09 f202 	mul.w	r2, r9, r2
 8000ce2:	0a3f      	lsrs	r7, r7, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000ce4:	eb01 11e2 	add.w	r1, r1, r2, asr #7
 8000ce8:	b2c9      	uxtb	r1, r1
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000cea:	f91e 2007 	ldrsb.w	r2, [lr, r7]
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000cee:	f91e 1001 	ldrsb.w	r1, [lr, r1]
 8000cf2:	9f00      	ldr	r7, [sp, #0]
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000cf4:	fb0a f202 	mul.w	r2, sl, r2
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000cf8:	fb07 f101 	mul.w	r1, r7, r1
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op3 + op1)*op_amp[0] >> 7;
 8000cfc:	0a24      	lsrs	r4, r4, #8
 8000cfe:	eb04 12e2 	add.w	r2, r4, r2, asr #7
 8000d02:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000d06:	e7b7      	b.n	8000c78 <synth_sample+0x2b0>
 8000d08:	200002b8 	.word	0x200002b8
 8000d0c:	200002b4 	.word	0x200002b4
 8000d10:	20000034 	.word	0x20000034
 8000d14:	55555556 	.word	0x55555556
 8000d18:	08002260 	.word	0x08002260
 8000d1c:	08002160 	.word	0x08002160
 8000d20:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000d22:	f91e 7007 	ldrsb.w	r7, [lr, r7]
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000d26:	0a12      	lsrs	r2, r2, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000d28:	fb0a f707 	mul.w	r7, sl, r7
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000d2c:	eb02 12e7 	add.w	r2, r2, r7, asr #7
 8000d30:	b2d2      	uxtb	r2, r2
 8000d32:	f91e 2002 	ldrsb.w	r2, [lr, r2]
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000d36:	0a09      	lsrs	r1, r1, #8
		op2 = (int16_t)get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op_amp[2] >> 7;
 8000d38:	fb09 f202 	mul.w	r2, r9, r2
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op_amp[1] >> 7;
 8000d3c:	eb01 12e2 	add.w	r2, r1, r2, asr #7
 8000d40:	b2d2      	uxtb	r2, r2
 8000d42:	f91e 2002 	ldrsb.w	r2, [lr, r2]
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op_amp[1] >> 7;
 8000d46:	9900      	ldr	r1, [sp, #0]
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op_amp[0] >> 7;
 8000d48:	0a24      	lsrs	r4, r4, #8
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op_amp[1] >> 7;
 8000d4a:	fb01 f202 	mul.w	r2, r1, r2
		op0 = (int16_t)get_sample((op[0][voice_index].phase >> 8) + op1)*op_amp[0] >> 7;
 8000d4e:	eb04 12e2 	add.w	r2, r4, r2, asr #7
 8000d52:	e791      	b.n	8000c78 <synth_sample+0x2b0>
 8000d54:	0a12      	lsrs	r2, r2, #8
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000d56:	f91e c002 	ldrsb.w	ip, [lr, r2]
 8000d5a:	0a3f      	lsrs	r7, r7, #8
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000d5c:	f91e 2007 	ldrsb.w	r2, [lr, r7]
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000d60:	fb09 fc0c 	mul.w	ip, r9, ip
		op3 = (int16_t)get_mod_sample(op[3][voice_index].phase >> 8)*op_amp[3] >> 7;
 8000d64:	fb0a f202 	mul.w	r2, sl, r2
		op2 = (int16_t)get_mod_sample(op[2][voice_index].phase >> 8)*op_amp[2] >> 7;
 8000d68:	ea4f 1cec 	mov.w	ip, ip, asr #7
		op1 = (int16_t)get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op_amp[1] >> 7;
 8000d6c:	eb0c 12e2 	add.w	r2, ip, r2, asr #7
 8000d70:	eb02 2111 	add.w	r1, r2, r1, lsr #8
 8000d74:	b2c9      	uxtb	r1, r1
 8000d76:	f91e 2001 	ldrsb.w	r2, [lr, r1]
 8000d7a:	e7e4      	b.n	8000d46 <synth_sample+0x37e>
		op[op_index][voice_index].phase = update_phase(op[op_index][voice_index].delta, op[op_index][voice_index].phase);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	e68e      	b.n	8000a9e <synth_sample+0xd6>

08000d80 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d84:	480c      	ldr	r0, [pc, #48]	; (8000db8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d86:	490d      	ldr	r1, [pc, #52]	; (8000dbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d88:	4a0d      	ldr	r2, [pc, #52]	; (8000dc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d8c:	e002      	b.n	8000d94 <LoopCopyDataInit>

08000d8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d92:	3304      	adds	r3, #4

08000d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d98:	d3f9      	bcc.n	8000d8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	; (8000dc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d9c:	4c0a      	ldr	r4, [pc, #40]	; (8000dc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da0:	e001      	b.n	8000da6 <LoopFillZerobss>

08000da2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da4:	3204      	adds	r2, #4

08000da6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000da6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da8:	d3fb      	bcc.n	8000da2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000daa:	f7ff ffe9 	bl	8000d80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dae:	f001 f927 	bl	8002000 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000db2:	f7ff fa33 	bl	800021c <main>
  bx lr
 8000db6:	4770      	bx	lr
  ldr r0, =_sdata
 8000db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dbc:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000dc0:	08002394 	.word	0x08002394
  ldr r2, =_sbss
 8000dc4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000dc8:	200003b4 	.word	0x200003b4

08000dcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dcc:	e7fe      	b.n	8000dcc <ADC1_2_IRQHandler>
	...

08000dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd6:	4a0d      	ldr	r2, [pc, #52]	; (8000e0c <HAL_InitTick+0x3c>)
{
 8000dd8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dda:	7811      	ldrb	r1, [r2, #0]
 8000ddc:	4a0c      	ldr	r2, [pc, #48]	; (8000e10 <HAL_InitTick+0x40>)
 8000dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8000de2:	6812      	ldr	r2, [r2, #0]
 8000de4:	fbb2 f0f3 	udiv	r0, r2, r3
 8000de8:	f000 f892 	bl	8000f10 <HAL_SYSTICK_Config>
 8000dec:	b908      	cbnz	r0, 8000df2 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dee:	2d0f      	cmp	r5, #15
 8000df0:	d901      	bls.n	8000df6 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000df2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000df4:	bd38      	pop	{r3, r4, r5, pc}
 8000df6:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df8:	4602      	mov	r2, r0
 8000dfa:	4629      	mov	r1, r5
 8000dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000e00:	f000 f840 	bl	8000e84 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <HAL_InitTick+0x44>)
 8000e06:	4620      	mov	r0, r4
 8000e08:	601d      	str	r5, [r3, #0]
}
 8000e0a:	bd38      	pop	{r3, r4, r5, pc}
 8000e0c:	20000010 	.word	0x20000010
 8000e10:	2000000c 	.word	0x2000000c
 8000e14:	20000014 	.word	0x20000014

08000e18 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e18:	4a07      	ldr	r2, [pc, #28]	; (8000e38 <HAL_Init+0x20>)
{
 8000e1a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e1c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e1e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e20:	f043 0310 	orr.w	r3, r3, #16
 8000e24:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e26:	f000 f81b 	bl	8000e60 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff ffd0 	bl	8000dd0 <HAL_InitTick>
  HAL_MspInit();
 8000e30:	f7ff fb1e 	bl	8000470 <HAL_MspInit>
}
 8000e34:	2000      	movs	r0, #0
 8000e36:	bd08      	pop	{r3, pc}
 8000e38:	40022000 	.word	0x40022000

08000e3c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e3c:	4a03      	ldr	r2, [pc, #12]	; (8000e4c <HAL_IncTick+0x10>)
 8000e3e:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <HAL_IncTick+0x14>)
 8000e40:	6811      	ldr	r1, [r2, #0]
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	440b      	add	r3, r1
 8000e46:	6013      	str	r3, [r2, #0]
}
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	200003b0 	.word	0x200003b0
 8000e50:	20000010 	.word	0x20000010

08000e54 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e54:	4b01      	ldr	r3, [pc, #4]	; (8000e5c <HAL_GetTick+0x8>)
 8000e56:	6818      	ldr	r0, [r3, #0]
}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	200003b0 	.word	0x200003b0

08000e60 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e60:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e64:	4a06      	ldr	r2, [pc, #24]	; (8000e80 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e66:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e68:	68d0      	ldr	r0, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e6a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e6e:	4008      	ands	r0, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e70:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000e72:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000e7a:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e84:	4b19      	ldr	r3, [pc, #100]	; (8000eec <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e86:	b430      	push	{r4, r5}
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e8e:	f1c3 0507 	rsb	r5, r3, #7
 8000e92:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e94:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e98:	bf28      	it	cs
 8000e9a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9c:	2c06      	cmp	r4, #6
 8000e9e:	d919      	bls.n	8000ed4 <HAL_NVIC_SetPriority+0x50>
 8000ea0:	f04f 34ff 	mov.w	r4, #4294967295
 8000ea4:	3b03      	subs	r3, #3
 8000ea6:	409c      	lsls	r4, r3
 8000ea8:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	f04f 34ff 	mov.w	r4, #4294967295
 8000eb0:	40ac      	lsls	r4, r5
 8000eb2:	ea21 0104 	bic.w	r1, r1, r4
 8000eb6:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000eb8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eba:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000ebe:	db0c      	blt.n	8000eda <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	0109      	lsls	r1, r1, #4
 8000ec2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000ec6:	b2c9      	uxtb	r1, r1
 8000ec8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000ecc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000ed0:	bc30      	pop	{r4, r5}
 8000ed2:	4770      	bx	lr
 8000ed4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	e7e8      	b.n	8000eac <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <HAL_NVIC_SetPriority+0x6c>)
 8000edc:	f000 000f 	and.w	r0, r0, #15
 8000ee0:	0109      	lsls	r1, r1, #4
 8000ee2:	b2c9      	uxtb	r1, r1
 8000ee4:	4403      	add	r3, r0
 8000ee6:	7619      	strb	r1, [r3, #24]
 8000ee8:	bc30      	pop	{r4, r5}
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00
 8000ef0:	e000ecfc 	.word	0xe000ecfc

08000ef4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000ef4:	2800      	cmp	r0, #0
 8000ef6:	db07      	blt.n	8000f08 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef8:	2301      	movs	r3, #1
 8000efa:	f000 011f 	and.w	r1, r0, #31
 8000efe:	4a03      	ldr	r2, [pc, #12]	; (8000f0c <HAL_NVIC_EnableIRQ+0x18>)
 8000f00:	408b      	lsls	r3, r1
 8000f02:	0940      	lsrs	r0, r0, #5
 8000f04:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000e100 	.word	0xe000e100

08000f10 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f10:	3801      	subs	r0, #1
 8000f12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f16:	d20d      	bcs.n	8000f34 <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f18:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1a:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f1c:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1e:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f22:	4c06      	ldr	r4, [pc, #24]	; (8000f3c <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f24:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f26:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f2a:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8000f2c:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f2e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f30:	6019      	str	r1, [r3, #0]
 8000f32:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f34:	2001      	movs	r0, #1
 8000f36:	4770      	bx	lr
 8000f38:	e000e010 	.word	0xe000e010
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f40:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8000f44:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f46:	2a02      	cmp	r2, #2
 8000f48:	d006      	beq.n	8000f58 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f4a:	2104      	movs	r1, #4
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f4c:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f4e:	6381      	str	r1, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8000f50:	f880 2020 	strb.w	r2, [r0, #32]
    
    return HAL_ERROR;
 8000f54:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
  
  return status; 
}
 8000f56:	4770      	bx	lr
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f58:	2101      	movs	r1, #1
{
 8000f5a:	b470      	push	{r4, r5, r6}
  __HAL_UNLOCK(hdma);      
 8000f5c:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f60:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f62:	6c1e      	ldr	r6, [r3, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f64:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f66:	40b1      	lsls	r1, r6
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f68:	f024 040e 	bic.w	r4, r4, #14
 8000f6c:	6014      	str	r4, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000f6e:	6814      	ldr	r4, [r2, #0]
  return status; 
 8000f70:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8000f72:	f024 0401 	bic.w	r4, r4, #1
 8000f76:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f7a:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hdma);      
 8000f7c:	841d      	strh	r5, [r3, #32]
}
 8000f7e:	bc70      	pop	{r4, r5, r6}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f84:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 8000f88:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f8a:	2a02      	cmp	r2, #2
 8000f8c:	d003      	beq.n	8000f96 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f8e:	2204      	movs	r2, #4
        
    status = HAL_ERROR;
 8000f90:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f92:	639a      	str	r2, [r3, #56]	; 0x38
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000f94:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f96:	6802      	ldr	r2, [r0, #0]
{  
 8000f98:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f9a:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f9c:	481b      	ldr	r0, [pc, #108]	; (800100c <HAL_DMA_Abort_IT+0x88>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f9e:	f021 010e 	bic.w	r1, r1, #14
 8000fa2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000fa4:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fa6:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 8000fa8:	f021 0101 	bic.w	r1, r1, #1
 8000fac:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fae:	d021      	beq.n	8000ff4 <HAL_DMA_Abort_IT+0x70>
 8000fb0:	4917      	ldr	r1, [pc, #92]	; (8001010 <HAL_DMA_Abort_IT+0x8c>)
 8000fb2:	428a      	cmp	r2, r1
 8000fb4:	d01a      	beq.n	8000fec <HAL_DMA_Abort_IT+0x68>
 8000fb6:	3114      	adds	r1, #20
 8000fb8:	428a      	cmp	r2, r1
 8000fba:	d01d      	beq.n	8000ff8 <HAL_DMA_Abort_IT+0x74>
 8000fbc:	3114      	adds	r1, #20
 8000fbe:	428a      	cmp	r2, r1
 8000fc0:	d01d      	beq.n	8000ffe <HAL_DMA_Abort_IT+0x7a>
 8000fc2:	3114      	adds	r1, #20
 8000fc4:	428a      	cmp	r2, r1
 8000fc6:	d01d      	beq.n	8001004 <HAL_DMA_Abort_IT+0x80>
 8000fc8:	3114      	adds	r1, #20
 8000fca:	428a      	cmp	r2, r1
 8000fcc:	bf0c      	ite	eq
 8000fce:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 8000fd2:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    __HAL_UNLOCK(hdma);
 8000fd6:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fda:	4c0e      	ldr	r4, [pc, #56]	; (8001014 <HAL_DMA_Abort_IT+0x90>)
    if(hdma->XferAbortCallback != NULL)
 8000fdc:	6b59      	ldr	r1, [r3, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fde:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000fe0:	8418      	strh	r0, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 8000fe2:	b129      	cbz	r1, 8000ff0 <HAL_DMA_Abort_IT+0x6c>
      hdma->XferAbortCallback(hdma);
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 8000fe8:	2000      	movs	r0, #0
}
 8000fea:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fec:	2210      	movs	r2, #16
 8000fee:	e7f2      	b.n	8000fd6 <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8000ff0:	4608      	mov	r0, r1
}
 8000ff2:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	e7ee      	b.n	8000fd6 <HAL_DMA_Abort_IT+0x52>
 8000ff8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffc:	e7eb      	b.n	8000fd6 <HAL_DMA_Abort_IT+0x52>
 8000ffe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001002:	e7e8      	b.n	8000fd6 <HAL_DMA_Abort_IT+0x52>
 8001004:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001008:	e7e5      	b.n	8000fd6 <HAL_DMA_Abort_IT+0x52>
 800100a:	bf00      	nop
 800100c:	40020008 	.word	0x40020008
 8001010:	4002001c 	.word	0x4002001c
 8001014:	40020000 	.word	0x40020000

08001018 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800101c:	680c      	ldr	r4, [r1, #0]
{
 800101e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001020:	2c00      	cmp	r4, #0
 8001022:	f000 809e 	beq.w	8001162 <HAL_GPIO_Init+0x14a>
  uint32_t config = 0x00u;
 8001026:	2600      	movs	r6, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001028:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8001220 <HAL_GPIO_Init+0x208>
  uint32_t position = 0x00u;
 800102c:	4633      	mov	r3, r6
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800102e:	4f77      	ldr	r7, [pc, #476]	; (800120c <HAL_GPIO_Init+0x1f4>)
      switch (GPIO_Init->Mode)
 8001030:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8001224 <HAL_GPIO_Init+0x20c>
 8001034:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8001228 <HAL_GPIO_Init+0x210>
 8001038:	9000      	str	r0, [sp, #0]
 800103a:	e004      	b.n	8001046 <HAL_GPIO_Init+0x2e>
        }
      }
    }

	position++;
 800103c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800103e:	fa34 f203 	lsrs.w	r2, r4, r3
 8001042:	f000 808e 	beq.w	8001162 <HAL_GPIO_Init+0x14a>
    ioposition = (0x01uL << position);
 8001046:	2201      	movs	r2, #1
 8001048:	409a      	lsls	r2, r3
    if (iocurrent == ioposition)
 800104a:	ea32 0004 	bics.w	r0, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800104e:	ea02 0504 	and.w	r5, r2, r4
    if (iocurrent == ioposition)
 8001052:	d1f3      	bne.n	800103c <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 8001054:	684c      	ldr	r4, [r1, #4]
 8001056:	2c12      	cmp	r4, #18
 8001058:	f200 8086 	bhi.w	8001168 <HAL_GPIO_Init+0x150>
 800105c:	2c12      	cmp	r4, #18
 800105e:	d80c      	bhi.n	800107a <HAL_GPIO_Init+0x62>
 8001060:	e8df f004 	tbb	[pc, r4]
 8001064:	0abcbf8a 	.word	0x0abcbf8a
 8001068:	0b0b0b0b 	.word	0x0b0b0b0b
 800106c:	0b0b0b0b 	.word	0x0b0b0b0b
 8001070:	0b0b0b0b 	.word	0x0b0b0b0b
 8001074:	b90b      	.short	0xb90b
 8001076:	b6          	.byte	0xb6
 8001077:	00          	.byte	0x00
 8001078:	2600      	movs	r6, #0
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800107a:	2dff      	cmp	r5, #255	; 0xff
 800107c:	f200 8083 	bhi.w	8001186 <HAL_GPIO_Init+0x16e>
 8001080:	f8dd 9000 	ldr.w	r9, [sp]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001084:	ea4f 0a83 	mov.w	sl, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001088:	240f      	movs	r4, #15
 800108a:	f8d9 2000 	ldr.w	r2, [r9]
 800108e:	fa04 fb0a 	lsl.w	fp, r4, sl
 8001092:	ea22 020b 	bic.w	r2, r2, fp
 8001096:	fa06 fa0a 	lsl.w	sl, r6, sl
 800109a:	ea42 020a 	orr.w	r2, r2, sl
 800109e:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010a2:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80010a6:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 80010aa:	f000 808f 	beq.w	80011cc <HAL_GPIO_Init+0x1b4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010ae:	f8dc a018 	ldr.w	sl, [ip, #24]
 80010b2:	f023 0203 	bic.w	r2, r3, #3
 80010b6:	f04a 0a01 	orr.w	sl, sl, #1
 80010ba:	f8cc a018 	str.w	sl, [ip, #24]
 80010be:	f8dc a018 	ldr.w	sl, [ip, #24]
 80010c2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80010c6:	f00a 0a01 	and.w	sl, sl, #1
 80010ca:	f8cd a00c 	str.w	sl, [sp, #12]
 80010ce:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010d2:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010d6:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010da:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80010de:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010e2:	fa04 f40a 	lsl.w	r4, r4, sl
 80010e6:	ea2b 0004 	bic.w	r0, fp, r4
 80010ea:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010ec:	9c00      	ldr	r4, [sp, #0]
 80010ee:	4848      	ldr	r0, [pc, #288]	; (8001210 <HAL_GPIO_Init+0x1f8>)
 80010f0:	4284      	cmp	r4, r0
 80010f2:	d013      	beq.n	800111c <HAL_GPIO_Init+0x104>
 80010f4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80010f8:	4284      	cmp	r4, r0
 80010fa:	d07d      	beq.n	80011f8 <HAL_GPIO_Init+0x1e0>
 80010fc:	4845      	ldr	r0, [pc, #276]	; (8001214 <HAL_GPIO_Init+0x1fc>)
 80010fe:	4284      	cmp	r4, r0
 8001100:	d071      	beq.n	80011e6 <HAL_GPIO_Init+0x1ce>
 8001102:	4845      	ldr	r0, [pc, #276]	; (8001218 <HAL_GPIO_Init+0x200>)
 8001104:	4284      	cmp	r4, r0
 8001106:	bf0c      	ite	eq
 8001108:	f04f 0b03 	moveq.w	fp, #3
 800110c:	f04f 0b04 	movne.w	fp, #4
 8001110:	9801      	ldr	r0, [sp, #4]
 8001112:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001116:	ea40 000a 	orr.w	r0, r0, sl
 800111a:	9001      	str	r0, [sp, #4]
        AFIO->EXTICR[position >> 2u] = temp;
 800111c:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800111e:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        AFIO->EXTICR[position >> 2u] = temp;
 8001122:	6090      	str	r0, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	bf14      	ite	ne
 8001128:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800112a:	43aa      	biceq	r2, r5
 800112c:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800112e:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001130:	f419 3f00 	tst.w	r9, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001134:	bf14      	ite	ne
 8001136:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001138:	43aa      	biceq	r2, r5
 800113a:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800113c:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800113e:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001142:	bf14      	ite	ne
 8001144:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001146:	43aa      	biceq	r2, r5
 8001148:	60ba      	str	r2, [r7, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800114a:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800114e:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001150:	d039      	beq.n	80011c6 <HAL_GPIO_Init+0x1ae>
          SET_BIT(EXTI->FTSR, iocurrent);
 8001152:	4315      	orrs	r5, r2
 8001154:	60fd      	str	r5, [r7, #12]
 8001156:	680c      	ldr	r4, [r1, #0]
	position++;
 8001158:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800115a:	fa34 f203 	lsrs.w	r2, r4, r3
 800115e:	f47f af72 	bne.w	8001046 <HAL_GPIO_Init+0x2e>
  }
}
 8001162:	b005      	add	sp, #20
 8001164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001168:	4544      	cmp	r4, r8
 800116a:	d005      	beq.n	8001178 <HAL_GPIO_Init+0x160>
 800116c:	d913      	bls.n	8001196 <HAL_GPIO_Init+0x17e>
 800116e:	4574      	cmp	r4, lr
 8001170:	d002      	beq.n	8001178 <HAL_GPIO_Init+0x160>
 8001172:	482a      	ldr	r0, [pc, #168]	; (800121c <HAL_GPIO_Init+0x204>)
 8001174:	4284      	cmp	r4, r0
 8001176:	d180      	bne.n	800107a <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001178:	688c      	ldr	r4, [r1, #8]
 800117a:	b9e4      	cbnz	r4, 80011b6 <HAL_GPIO_Init+0x19e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800117c:	2dff      	cmp	r5, #255	; 0xff
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800117e:	f04f 0604 	mov.w	r6, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001182:	f67f af7d 	bls.w	8001080 <HAL_GPIO_Init+0x68>
 8001186:	9a00      	ldr	r2, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001188:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800118c:	f1aa 0a20 	sub.w	sl, sl, #32
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001190:	f102 0904 	add.w	r9, r2, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001194:	e778      	b.n	8001088 <HAL_GPIO_Init+0x70>
      switch (GPIO_Init->Mode)
 8001196:	f8df 9094 	ldr.w	r9, [pc, #148]	; 800122c <HAL_GPIO_Init+0x214>
 800119a:	454c      	cmp	r4, r9
 800119c:	d0ec      	beq.n	8001178 <HAL_GPIO_Init+0x160>
 800119e:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 80011a2:	454c      	cmp	r4, r9
 80011a4:	d0e8      	beq.n	8001178 <HAL_GPIO_Init+0x160>
 80011a6:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80011aa:	454c      	cmp	r4, r9
 80011ac:	f47f af65 	bne.w	800107a <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011b0:	688c      	ldr	r4, [r1, #8]
 80011b2:	2c00      	cmp	r4, #0
 80011b4:	d0e2      	beq.n	800117c <HAL_GPIO_Init+0x164>
            GPIOx->BSRR = ioposition;
 80011b6:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011b8:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011ba:	f04f 0608 	mov.w	r6, #8
            GPIOx->BSRR = ioposition;
 80011be:	bf0c      	ite	eq
 80011c0:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 80011c2:	6142      	strne	r2, [r0, #20]
 80011c4:	e759      	b.n	800107a <HAL_GPIO_Init+0x62>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011c6:	ea22 0505 	bic.w	r5, r2, r5
 80011ca:	60fd      	str	r5, [r7, #12]
 80011cc:	680c      	ldr	r4, [r1, #0]
 80011ce:	e735      	b.n	800103c <HAL_GPIO_Init+0x24>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011d0:	68ce      	ldr	r6, [r1, #12]
 80011d2:	360c      	adds	r6, #12
          break;
 80011d4:	e751      	b.n	800107a <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011d6:	68ce      	ldr	r6, [r1, #12]
 80011d8:	3604      	adds	r6, #4
          break;
 80011da:	e74e      	b.n	800107a <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011dc:	68ce      	ldr	r6, [r1, #12]
 80011de:	3608      	adds	r6, #8
          break;
 80011e0:	e74b      	b.n	800107a <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011e2:	68ce      	ldr	r6, [r1, #12]
          break;
 80011e4:	e749      	b.n	800107a <HAL_GPIO_Init+0x62>
 80011e6:	f04f 0b02 	mov.w	fp, #2
 80011ea:	9801      	ldr	r0, [sp, #4]
 80011ec:	fa0b fa0a 	lsl.w	sl, fp, sl
 80011f0:	ea40 000a 	orr.w	r0, r0, sl
 80011f4:	9001      	str	r0, [sp, #4]
 80011f6:	e791      	b.n	800111c <HAL_GPIO_Init+0x104>
 80011f8:	f04f 0b01 	mov.w	fp, #1
 80011fc:	9801      	ldr	r0, [sp, #4]
 80011fe:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001202:	ea40 000a 	orr.w	r0, r0, sl
 8001206:	9001      	str	r0, [sp, #4]
 8001208:	e788      	b.n	800111c <HAL_GPIO_Init+0x104>
 800120a:	bf00      	nop
 800120c:	40010400 	.word	0x40010400
 8001210:	40010800 	.word	0x40010800
 8001214:	40011000 	.word	0x40011000
 8001218:	40011400 	.word	0x40011400
 800121c:	10320000 	.word	0x10320000
 8001220:	40021000 	.word	0x40021000
 8001224:	10220000 	.word	0x10220000
 8001228:	10310000 	.word	0x10310000
 800122c:	10120000 	.word	0x10120000

08001230 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001230:	b902      	cbnz	r2, 8001234 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001232:	0409      	lsls	r1, r1, #16
 8001234:	6101      	str	r1, [r0, #16]
  }
}
 8001236:	4770      	bx	lr

08001238 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001238:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800123a:	ea01 0203 	and.w	r2, r1, r3
 800123e:	ea21 0103 	bic.w	r1, r1, r3
 8001242:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001246:	6101      	str	r1, [r0, #16]
}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop

0800124c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800124c:	2800      	cmp	r0, #0
 800124e:	f000 81c3 	beq.w	80015d8 <HAL_RCC_OscConfig+0x38c>
{
 8001252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001256:	6803      	ldr	r3, [r0, #0]
 8001258:	4604      	mov	r4, r0
 800125a:	07dd      	lsls	r5, r3, #31
{
 800125c:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125e:	d535      	bpl.n	80012cc <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001260:	49a6      	ldr	r1, [pc, #664]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 8001262:	684a      	ldr	r2, [r1, #4]
 8001264:	f002 020c 	and.w	r2, r2, #12
 8001268:	2a04      	cmp	r2, #4
 800126a:	f000 80ef 	beq.w	800144c <HAL_RCC_OscConfig+0x200>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800126e:	684a      	ldr	r2, [r1, #4]
 8001270:	f002 020c 	and.w	r2, r2, #12
 8001274:	2a08      	cmp	r2, #8
 8001276:	f000 80e5 	beq.w	8001444 <HAL_RCC_OscConfig+0x1f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800127a:	6863      	ldr	r3, [r4, #4]
 800127c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001280:	d010      	beq.n	80012a4 <HAL_RCC_OscConfig+0x58>
 8001282:	2b00      	cmp	r3, #0
 8001284:	f000 810d 	beq.w	80014a2 <HAL_RCC_OscConfig+0x256>
 8001288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800128c:	f000 818f 	beq.w	80015ae <HAL_RCC_OscConfig+0x362>
 8001290:	4b9a      	ldr	r3, [pc, #616]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	e004      	b.n	80012ae <HAL_RCC_OscConfig+0x62>
 80012a4:	4a95      	ldr	r2, [pc, #596]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 80012a6:	6813      	ldr	r3, [r2, #0]
 80012a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ae:	f7ff fdd1 	bl	8000e54 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b2:	4e92      	ldr	r6, [pc, #584]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80012b4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b6:	e005      	b.n	80012c4 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b8:	f7ff fdcc 	bl	8000e54 <HAL_GetTick>
 80012bc:	1b40      	subs	r0, r0, r5
 80012be:	2864      	cmp	r0, #100	; 0x64
 80012c0:	f200 80eb 	bhi.w	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012c4:	6833      	ldr	r3, [r6, #0]
 80012c6:	039a      	lsls	r2, r3, #14
 80012c8:	d5f6      	bpl.n	80012b8 <HAL_RCC_OscConfig+0x6c>
 80012ca:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012cc:	079f      	lsls	r7, r3, #30
 80012ce:	d528      	bpl.n	8001322 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d0:	4a8a      	ldr	r2, [pc, #552]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 80012d2:	6851      	ldr	r1, [r2, #4]
 80012d4:	f011 0f0c 	tst.w	r1, #12
 80012d8:	f000 808e 	beq.w	80013f8 <HAL_RCC_OscConfig+0x1ac>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012dc:	6851      	ldr	r1, [r2, #4]
 80012de:	f001 010c 	and.w	r1, r1, #12
 80012e2:	2908      	cmp	r1, #8
 80012e4:	f000 8084 	beq.w	80013f0 <HAL_RCC_OscConfig+0x1a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012e8:	6923      	ldr	r3, [r4, #16]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f000 8125 	beq.w	800153a <HAL_RCC_OscConfig+0x2ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012f0:	2201      	movs	r2, #1
 80012f2:	4b83      	ldr	r3, [pc, #524]	; (8001500 <HAL_RCC_OscConfig+0x2b4>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f4:	4e81      	ldr	r6, [pc, #516]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_ENABLE();
 80012f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012f8:	f7ff fdac 	bl	8000e54 <HAL_GetTick>
 80012fc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fe:	e005      	b.n	800130c <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001300:	f7ff fda8 	bl	8000e54 <HAL_GetTick>
 8001304:	1b40      	subs	r0, r0, r5
 8001306:	2802      	cmp	r0, #2
 8001308:	f200 80c7 	bhi.w	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800130c:	6833      	ldr	r3, [r6, #0]
 800130e:	0798      	lsls	r0, r3, #30
 8001310:	d5f6      	bpl.n	8001300 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001312:	6833      	ldr	r3, [r6, #0]
 8001314:	6962      	ldr	r2, [r4, #20]
 8001316:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800131a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800131e:	6033      	str	r3, [r6, #0]
 8001320:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001322:	071a      	lsls	r2, r3, #28
 8001324:	d41f      	bmi.n	8001366 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001326:	075d      	lsls	r5, r3, #29
 8001328:	d541      	bpl.n	80013ae <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800132a:	4b74      	ldr	r3, [pc, #464]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 800132c:	69da      	ldr	r2, [r3, #28]
 800132e:	00d0      	lsls	r0, r2, #3
 8001330:	d57d      	bpl.n	800142e <HAL_RCC_OscConfig+0x1e2>
    FlagStatus       pwrclkchanged = RESET;
 8001332:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001334:	4b73      	ldr	r3, [pc, #460]	; (8001504 <HAL_RCC_OscConfig+0x2b8>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	05d1      	lsls	r1, r2, #23
 800133a:	f140 809d 	bpl.w	8001478 <HAL_RCC_OscConfig+0x22c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800133e:	68e3      	ldr	r3, [r4, #12]
 8001340:	2b01      	cmp	r3, #1
 8001342:	f000 810b 	beq.w	800155c <HAL_RCC_OscConfig+0x310>
 8001346:	2b00      	cmp	r3, #0
 8001348:	f000 80c5 	beq.w	80014d6 <HAL_RCC_OscConfig+0x28a>
 800134c:	2b05      	cmp	r3, #5
 800134e:	4b6b      	ldr	r3, [pc, #428]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 8001350:	6a1a      	ldr	r2, [r3, #32]
 8001352:	f000 8139 	beq.w	80015c8 <HAL_RCC_OscConfig+0x37c>
 8001356:	f022 0201 	bic.w	r2, r2, #1
 800135a:	621a      	str	r2, [r3, #32]
 800135c:	6a1a      	ldr	r2, [r3, #32]
 800135e:	f022 0204 	bic.w	r2, r2, #4
 8001362:	621a      	str	r2, [r3, #32]
 8001364:	e0ff      	b.n	8001566 <HAL_RCC_OscConfig+0x31a>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001366:	69a3      	ldr	r3, [r4, #24]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d050      	beq.n	800140e <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 800136c:	2201      	movs	r2, #1
 800136e:	4b66      	ldr	r3, [pc, #408]	; (8001508 <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001370:	4e62      	ldr	r6, [pc, #392]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_ENABLE();
 8001372:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001374:	f7ff fd6e 	bl	8000e54 <HAL_GetTick>
 8001378:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137a:	e005      	b.n	8001388 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800137c:	f7ff fd6a 	bl	8000e54 <HAL_GetTick>
 8001380:	1b40      	subs	r0, r0, r5
 8001382:	2802      	cmp	r0, #2
 8001384:	f200 8089 	bhi.w	800149a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001388:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800138a:	079b      	lsls	r3, r3, #30
 800138c:	d5f6      	bpl.n	800137c <HAL_RCC_OscConfig+0x130>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800138e:	4b5f      	ldr	r3, [pc, #380]	; (800150c <HAL_RCC_OscConfig+0x2c0>)
 8001390:	4a5f      	ldr	r2, [pc, #380]	; (8001510 <HAL_RCC_OscConfig+0x2c4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	fba2 2303 	umull	r2, r3, r2, r3
 8001398:	0a5b      	lsrs	r3, r3, #9
 800139a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800139c:	bf00      	nop
  }
  while (Delay --);
 800139e:	9b01      	ldr	r3, [sp, #4]
 80013a0:	1e5a      	subs	r2, r3, #1
 80013a2:	9201      	str	r2, [sp, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d1f9      	bne.n	800139c <HAL_RCC_OscConfig+0x150>
 80013a8:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013aa:	075d      	lsls	r5, r3, #29
 80013ac:	d4bd      	bmi.n	800132a <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013ae:	69e0      	ldr	r0, [r4, #28]
 80013b0:	b1d0      	cbz	r0, 80013e8 <HAL_RCC_OscConfig+0x19c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013b2:	4d52      	ldr	r5, [pc, #328]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 80013b4:	686a      	ldr	r2, [r5, #4]
 80013b6:	f002 020c 	and.w	r2, r2, #12
 80013ba:	2a08      	cmp	r2, #8
 80013bc:	f000 80e6 	beq.w	800158c <HAL_RCC_OscConfig+0x340>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c0:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80013c2:	f04f 0100 	mov.w	r1, #0
 80013c6:	4a53      	ldr	r2, [pc, #332]	; (8001514 <HAL_RCC_OscConfig+0x2c8>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c8:	f000 8108 	beq.w	80015dc <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_PLL_DISABLE();
 80013cc:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80013ce:	f7ff fd41 	bl	8000e54 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013d2:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 80013d4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013d6:	e004      	b.n	80013e2 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d8:	f7ff fd3c 	bl	8000e54 <HAL_GetTick>
 80013dc:	1b40      	subs	r0, r0, r5
 80013de:	2802      	cmp	r0, #2
 80013e0:	d85b      	bhi.n	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	019b      	lsls	r3, r3, #6
 80013e6:	d4f7      	bmi.n	80013d8 <HAL_RCC_OscConfig+0x18c>
  return HAL_OK;
 80013e8:	2000      	movs	r0, #0
}
 80013ea:	b002      	add	sp, #8
 80013ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013f0:	6852      	ldr	r2, [r2, #4]
 80013f2:	03d6      	lsls	r6, r2, #15
 80013f4:	f53f af78 	bmi.w	80012e8 <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f8:	4a40      	ldr	r2, [pc, #256]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 80013fa:	6812      	ldr	r2, [r2, #0]
 80013fc:	0795      	lsls	r5, r2, #30
 80013fe:	d52f      	bpl.n	8001460 <HAL_RCC_OscConfig+0x214>
 8001400:	6922      	ldr	r2, [r4, #16]
 8001402:	2a01      	cmp	r2, #1
 8001404:	d02c      	beq.n	8001460 <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 8001406:	2001      	movs	r0, #1
}
 8001408:	b002      	add	sp, #8
 800140a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800140e:	4a3e      	ldr	r2, [pc, #248]	; (8001508 <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001410:	4e3a      	ldr	r6, [pc, #232]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_DISABLE();
 8001412:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001414:	f7ff fd1e 	bl	8000e54 <HAL_GetTick>
 8001418:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800141a:	e004      	b.n	8001426 <HAL_RCC_OscConfig+0x1da>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800141c:	f7ff fd1a 	bl	8000e54 <HAL_GetTick>
 8001420:	1b40      	subs	r0, r0, r5
 8001422:	2802      	cmp	r0, #2
 8001424:	d839      	bhi.n	800149a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001426:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8001428:	079f      	lsls	r7, r3, #30
 800142a:	d4f7      	bmi.n	800141c <HAL_RCC_OscConfig+0x1d0>
 800142c:	e7bc      	b.n	80013a8 <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800142e:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 8001430:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001432:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001436:	61da      	str	r2, [r3, #28]
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8001442:	e777      	b.n	8001334 <HAL_RCC_OscConfig+0xe8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001444:	684a      	ldr	r2, [r1, #4]
 8001446:	03d0      	lsls	r0, r2, #15
 8001448:	f57f af17 	bpl.w	800127a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800144c:	4a2b      	ldr	r2, [pc, #172]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 800144e:	6812      	ldr	r2, [r2, #0]
 8001450:	0391      	lsls	r1, r2, #14
 8001452:	f57f af3b 	bpl.w	80012cc <HAL_RCC_OscConfig+0x80>
 8001456:	6862      	ldr	r2, [r4, #4]
 8001458:	2a00      	cmp	r2, #0
 800145a:	f47f af37 	bne.w	80012cc <HAL_RCC_OscConfig+0x80>
 800145e:	e7d2      	b.n	8001406 <HAL_RCC_OscConfig+0x1ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001460:	4926      	ldr	r1, [pc, #152]	; (80014fc <HAL_RCC_OscConfig+0x2b0>)
 8001462:	6960      	ldr	r0, [r4, #20]
 8001464:	680a      	ldr	r2, [r1, #0]
 8001466:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800146a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800146e:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001470:	071a      	lsls	r2, r3, #28
 8001472:	f57f af58 	bpl.w	8001326 <HAL_RCC_OscConfig+0xda>
 8001476:	e776      	b.n	8001366 <HAL_RCC_OscConfig+0x11a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001478:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800147a:	461f      	mov	r7, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800147c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001480:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001482:	f7ff fce7 	bl	8000e54 <HAL_GetTick>
 8001486:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	05da      	lsls	r2, r3, #23
 800148c:	f53f af57 	bmi.w	800133e <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001490:	f7ff fce0 	bl	8000e54 <HAL_GetTick>
 8001494:	1b80      	subs	r0, r0, r6
 8001496:	2864      	cmp	r0, #100	; 0x64
 8001498:	d9f6      	bls.n	8001488 <HAL_RCC_OscConfig+0x23c>
            return HAL_TIMEOUT;
 800149a:	2003      	movs	r0, #3
}
 800149c:	b002      	add	sp, #8
 800149e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014a6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80014aa:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ac:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014bc:	f7ff fcca 	bl	8000e54 <HAL_GetTick>
 80014c0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014c2:	e004      	b.n	80014ce <HAL_RCC_OscConfig+0x282>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014c4:	f7ff fcc6 	bl	8000e54 <HAL_GetTick>
 80014c8:	1b40      	subs	r0, r0, r5
 80014ca:	2864      	cmp	r0, #100	; 0x64
 80014cc:	d8e5      	bhi.n	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ce:	6833      	ldr	r3, [r6, #0]
 80014d0:	039b      	lsls	r3, r3, #14
 80014d2:	d4f7      	bmi.n	80014c4 <HAL_RCC_OscConfig+0x278>
 80014d4:	e6f9      	b.n	80012ca <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014da:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80014de:	6a1a      	ldr	r2, [r3, #32]
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e0:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e2:	f022 0201 	bic.w	r2, r2, #1
 80014e6:	621a      	str	r2, [r3, #32]
 80014e8:	6a1a      	ldr	r2, [r3, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ee:	f022 0204 	bic.w	r2, r2, #4
 80014f2:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 80014f4:	f7ff fcae 	bl	8000e54 <HAL_GetTick>
 80014f8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014fa:	e012      	b.n	8001522 <HAL_RCC_OscConfig+0x2d6>
 80014fc:	40021000 	.word	0x40021000
 8001500:	42420000 	.word	0x42420000
 8001504:	40007000 	.word	0x40007000
 8001508:	42420480 	.word	0x42420480
 800150c:	2000000c 	.word	0x2000000c
 8001510:	10624dd3 	.word	0x10624dd3
 8001514:	42420060 	.word	0x42420060
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001518:	f7ff fc9c 	bl	8000e54 <HAL_GetTick>
 800151c:	1b80      	subs	r0, r0, r6
 800151e:	4540      	cmp	r0, r8
 8001520:	d8bb      	bhi.n	800149a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001522:	6a3b      	ldr	r3, [r7, #32]
 8001524:	0798      	lsls	r0, r3, #30
 8001526:	d4f7      	bmi.n	8001518 <HAL_RCC_OscConfig+0x2cc>
    if (pwrclkchanged == SET)
 8001528:	2d00      	cmp	r5, #0
 800152a:	f43f af40 	beq.w	80013ae <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_PWR_CLK_DISABLE();
 800152e:	4a44      	ldr	r2, [pc, #272]	; (8001640 <HAL_RCC_OscConfig+0x3f4>)
 8001530:	69d3      	ldr	r3, [r2, #28]
 8001532:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001536:	61d3      	str	r3, [r2, #28]
 8001538:	e739      	b.n	80013ae <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 800153a:	4a42      	ldr	r2, [pc, #264]	; (8001644 <HAL_RCC_OscConfig+0x3f8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153c:	4e40      	ldr	r6, [pc, #256]	; (8001640 <HAL_RCC_OscConfig+0x3f4>)
        __HAL_RCC_HSI_DISABLE();
 800153e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001540:	f7ff fc88 	bl	8000e54 <HAL_GetTick>
 8001544:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001546:	e004      	b.n	8001552 <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001548:	f7ff fc84 	bl	8000e54 <HAL_GetTick>
 800154c:	1b40      	subs	r0, r0, r5
 800154e:	2802      	cmp	r0, #2
 8001550:	d8a3      	bhi.n	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001552:	6833      	ldr	r3, [r6, #0]
 8001554:	0799      	lsls	r1, r3, #30
 8001556:	d4f7      	bmi.n	8001548 <HAL_RCC_OscConfig+0x2fc>
 8001558:	6823      	ldr	r3, [r4, #0]
 800155a:	e6e2      	b.n	8001322 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800155c:	4a38      	ldr	r2, [pc, #224]	; (8001640 <HAL_RCC_OscConfig+0x3f4>)
 800155e:	6a13      	ldr	r3, [r2, #32]
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8001566:	f7ff fc75 	bl	8000e54 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800156a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800156e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001570:	4f33      	ldr	r7, [pc, #204]	; (8001640 <HAL_RCC_OscConfig+0x3f4>)
 8001572:	e004      	b.n	800157e <HAL_RCC_OscConfig+0x332>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001574:	f7ff fc6e 	bl	8000e54 <HAL_GetTick>
 8001578:	1b80      	subs	r0, r0, r6
 800157a:	4540      	cmp	r0, r8
 800157c:	d88d      	bhi.n	800149a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800157e:	6a3b      	ldr	r3, [r7, #32]
 8001580:	079b      	lsls	r3, r3, #30
 8001582:	d5f7      	bpl.n	8001574 <HAL_RCC_OscConfig+0x328>
    if (pwrclkchanged == SET)
 8001584:	2d00      	cmp	r5, #0
 8001586:	f43f af12 	beq.w	80013ae <HAL_RCC_OscConfig+0x162>
 800158a:	e7d0      	b.n	800152e <HAL_RCC_OscConfig+0x2e2>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800158c:	2801      	cmp	r0, #1
 800158e:	f43f af2c 	beq.w	80013ea <HAL_RCC_OscConfig+0x19e>
        pll_config = RCC->CFGR;
 8001592:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001594:	6a22      	ldr	r2, [r4, #32]
 8001596:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800159a:	4291      	cmp	r1, r2
 800159c:	f47f af33 	bne.w	8001406 <HAL_RCC_OscConfig+0x1ba>
 80015a0:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015a2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 80015a6:	1a18      	subs	r0, r3, r0
 80015a8:	bf18      	it	ne
 80015aa:	2001      	movne	r0, #1
 80015ac:	e71d      	b.n	80013ea <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80015b2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	e672      	b.n	80012ae <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c8:	f042 0204 	orr.w	r2, r2, #4
 80015cc:	621a      	str	r2, [r3, #32]
 80015ce:	6a1a      	ldr	r2, [r3, #32]
 80015d0:	f042 0201 	orr.w	r2, r2, #1
 80015d4:	621a      	str	r2, [r3, #32]
 80015d6:	e7c6      	b.n	8001566 <HAL_RCC_OscConfig+0x31a>
    return HAL_ERROR;
 80015d8:	2001      	movs	r0, #1
}
 80015da:	4770      	bx	lr
        __HAL_RCC_PLL_DISABLE();
 80015dc:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80015de:	f7ff fc39 	bl	8000e54 <HAL_GetTick>
 80015e2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015e4:	e005      	b.n	80015f2 <HAL_RCC_OscConfig+0x3a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e6:	f7ff fc35 	bl	8000e54 <HAL_GetTick>
 80015ea:	1b80      	subs	r0, r0, r6
 80015ec:	2802      	cmp	r0, #2
 80015ee:	f63f af54 	bhi.w	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015f2:	682b      	ldr	r3, [r5, #0]
 80015f4:	0199      	lsls	r1, r3, #6
 80015f6:	d4f6      	bmi.n	80015e6 <HAL_RCC_OscConfig+0x39a>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015f8:	6a23      	ldr	r3, [r4, #32]
 80015fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015fe:	d105      	bne.n	800160c <HAL_RCC_OscConfig+0x3c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001600:	686a      	ldr	r2, [r5, #4]
 8001602:	68a1      	ldr	r1, [r4, #8]
 8001604:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001608:	430a      	orrs	r2, r1
 800160a:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800160c:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800160e:	4d0c      	ldr	r5, [pc, #48]	; (8001640 <HAL_RCC_OscConfig+0x3f4>)
 8001610:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001612:	686a      	ldr	r2, [r5, #4]
 8001614:	430b      	orrs	r3, r1
 8001616:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 800161a:	490b      	ldr	r1, [pc, #44]	; (8001648 <HAL_RCC_OscConfig+0x3fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800161c:	4313      	orrs	r3, r2
 800161e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001620:	6008      	str	r0, [r1, #0]
        tickstart = HAL_GetTick();
 8001622:	f7ff fc17 	bl	8000e54 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001626:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001628:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800162a:	e005      	b.n	8001638 <HAL_RCC_OscConfig+0x3ec>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800162c:	f7ff fc12 	bl	8000e54 <HAL_GetTick>
 8001630:	1b40      	subs	r0, r0, r5
 8001632:	2802      	cmp	r0, #2
 8001634:	f63f af31 	bhi.w	800149a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001638:	6823      	ldr	r3, [r4, #0]
 800163a:	019a      	lsls	r2, r3, #6
 800163c:	d5f6      	bpl.n	800162c <HAL_RCC_OscConfig+0x3e0>
 800163e:	e6d3      	b.n	80013e8 <HAL_RCC_OscConfig+0x19c>
 8001640:	40021000 	.word	0x40021000
 8001644:	42420000 	.word	0x42420000
 8001648:	42420060 	.word	0x42420060

0800164c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800164c:	2800      	cmp	r0, #0
 800164e:	f000 80af 	beq.w	80017b0 <HAL_RCC_ClockConfig+0x164>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001652:	4a5d      	ldr	r2, [pc, #372]	; (80017c8 <HAL_RCC_ClockConfig+0x17c>)
{
 8001654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001658:	6813      	ldr	r3, [r2, #0]
 800165a:	4604      	mov	r4, r0
 800165c:	f003 0307 	and.w	r3, r3, #7
 8001660:	428b      	cmp	r3, r1
 8001662:	460d      	mov	r5, r1
{
 8001664:	b086      	sub	sp, #24
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001666:	d20d      	bcs.n	8001684 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001668:	6813      	ldr	r3, [r2, #0]
 800166a:	f023 0307 	bic.w	r3, r3, #7
 800166e:	430b      	orrs	r3, r1
 8001670:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001672:	6813      	ldr	r3, [r2, #0]
 8001674:	f003 0307 	and.w	r3, r3, #7
 8001678:	428b      	cmp	r3, r1
 800167a:	d003      	beq.n	8001684 <HAL_RCC_ClockConfig+0x38>
    return HAL_ERROR;
 800167c:	2001      	movs	r0, #1
}
 800167e:	b006      	add	sp, #24
 8001680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001684:	6823      	ldr	r3, [r4, #0]
 8001686:	0798      	lsls	r0, r3, #30
 8001688:	d514      	bpl.n	80016b4 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800168a:	0759      	lsls	r1, r3, #29
 800168c:	d504      	bpl.n	8001698 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800168e:	494f      	ldr	r1, [pc, #316]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 8001690:	684a      	ldr	r2, [r1, #4]
 8001692:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8001696:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001698:	071a      	lsls	r2, r3, #28
 800169a:	d504      	bpl.n	80016a6 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800169c:	494b      	ldr	r1, [pc, #300]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 800169e:	684a      	ldr	r2, [r1, #4]
 80016a0:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80016a4:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a6:	4949      	ldr	r1, [pc, #292]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 80016a8:	68a0      	ldr	r0, [r4, #8]
 80016aa:	684a      	ldr	r2, [r1, #4]
 80016ac:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80016b0:	4302      	orrs	r2, r0
 80016b2:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b4:	07db      	lsls	r3, r3, #31
 80016b6:	d520      	bpl.n	80016fa <HAL_RCC_ClockConfig+0xae>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b8:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ba:	4b44      	ldr	r3, [pc, #272]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016bc:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016be:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c0:	d078      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x168>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016c2:	2a02      	cmp	r2, #2
 80016c4:	d071      	beq.n	80017aa <HAL_RCC_ClockConfig+0x15e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c6:	0798      	lsls	r0, r3, #30
 80016c8:	d5d8      	bpl.n	800167c <HAL_RCC_ClockConfig+0x30>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016ca:	4e40      	ldr	r6, [pc, #256]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016cc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016d0:	6873      	ldr	r3, [r6, #4]
 80016d2:	f023 0303 	bic.w	r3, r3, #3
 80016d6:	4313      	orrs	r3, r2
 80016d8:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80016da:	f7ff fbbb 	bl	8000e54 <HAL_GetTick>
 80016de:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e0:	e004      	b.n	80016ec <HAL_RCC_ClockConfig+0xa0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e2:	f7ff fbb7 	bl	8000e54 <HAL_GetTick>
 80016e6:	1bc0      	subs	r0, r0, r7
 80016e8:	4540      	cmp	r0, r8
 80016ea:	d866      	bhi.n	80017ba <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ec:	6873      	ldr	r3, [r6, #4]
 80016ee:	6862      	ldr	r2, [r4, #4]
 80016f0:	f003 030c 	and.w	r3, r3, #12
 80016f4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80016f8:	d1f3      	bne.n	80016e2 <HAL_RCC_ClockConfig+0x96>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016fa:	4a33      	ldr	r2, [pc, #204]	; (80017c8 <HAL_RCC_ClockConfig+0x17c>)
 80016fc:	6813      	ldr	r3, [r2, #0]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	42ab      	cmp	r3, r5
 8001704:	d909      	bls.n	800171a <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001706:	6813      	ldr	r3, [r2, #0]
 8001708:	f023 0307 	bic.w	r3, r3, #7
 800170c:	432b      	orrs	r3, r5
 800170e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001710:	6813      	ldr	r3, [r2, #0]
 8001712:	f003 0307 	and.w	r3, r3, #7
 8001716:	42ab      	cmp	r3, r5
 8001718:	d1b0      	bne.n	800167c <HAL_RCC_ClockConfig+0x30>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171a:	6823      	ldr	r3, [r4, #0]
 800171c:	0759      	lsls	r1, r3, #29
 800171e:	d506      	bpl.n	800172e <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001720:	492a      	ldr	r1, [pc, #168]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 8001722:	68e0      	ldr	r0, [r4, #12]
 8001724:	684a      	ldr	r2, [r1, #4]
 8001726:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800172a:	4302      	orrs	r2, r0
 800172c:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800172e:	071a      	lsls	r2, r3, #28
 8001730:	d507      	bpl.n	8001742 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001732:	4a26      	ldr	r2, [pc, #152]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 8001734:	6921      	ldr	r1, [r4, #16]
 8001736:	6853      	ldr	r3, [r2, #4]
 8001738:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800173c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001740:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001742:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001746:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <HAL_RCC_ClockConfig+0x184>)
 8001748:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800174a:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800174e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001750:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 8001754:	491d      	ldr	r1, [pc, #116]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 8001756:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001758:	f002 030c 	and.w	r3, r2, #12
 800175c:	2b08      	cmp	r3, #8
 800175e:	d011      	beq.n	8001784 <HAL_RCC_ClockConfig+0x138>
      sysclockfreq = HSE_VALUE;
 8001760:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001762:	4a1a      	ldr	r2, [pc, #104]	; (80017cc <HAL_RCC_ClockConfig+0x180>)
 8001764:	481c      	ldr	r0, [pc, #112]	; (80017d8 <HAL_RCC_ClockConfig+0x18c>)
 8001766:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 8001768:	491c      	ldr	r1, [pc, #112]	; (80017dc <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800176a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800176e:	5c80      	ldrb	r0, [r0, r2]
 8001770:	4a1b      	ldr	r2, [pc, #108]	; (80017e0 <HAL_RCC_ClockConfig+0x194>)
 8001772:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 8001774:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001776:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8001778:	f7ff fb2a 	bl	8000dd0 <HAL_InitTick>
  return HAL_OK;
 800177c:	2000      	movs	r0, #0
}
 800177e:	b006      	add	sp, #24
 8001780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001784:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8001788:	4423      	add	r3, r4
 800178a:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800178e:	03d3      	lsls	r3, r2, #15
 8001790:	d515      	bpl.n	80017be <HAL_RCC_ClockConfig+0x172>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001792:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <HAL_RCC_ClockConfig+0x188>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001796:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800179a:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800179e:	4422      	add	r2, r4
 80017a0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80017a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80017a8:	e7db      	b.n	8001762 <HAL_RCC_ClockConfig+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017aa:	019e      	lsls	r6, r3, #6
 80017ac:	d48d      	bmi.n	80016ca <HAL_RCC_ClockConfig+0x7e>
 80017ae:	e765      	b.n	800167c <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 80017b0:	2001      	movs	r0, #1
}
 80017b2:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b4:	039f      	lsls	r7, r3, #14
 80017b6:	d488      	bmi.n	80016ca <HAL_RCC_ClockConfig+0x7e>
 80017b8:	e760      	b.n	800167c <HAL_RCC_ClockConfig+0x30>
        return HAL_TIMEOUT;
 80017ba:	2003      	movs	r0, #3
 80017bc:	e75f      	b.n	800167e <HAL_RCC_ClockConfig+0x32>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_RCC_ClockConfig+0x198>)
 80017c0:	fb03 f300 	mul.w	r3, r3, r0
 80017c4:	e7cd      	b.n	8001762 <HAL_RCC_ClockConfig+0x116>
 80017c6:	bf00      	nop
 80017c8:	40022000 	.word	0x40022000
 80017cc:	40021000 	.word	0x40021000
 80017d0:	08002378 	.word	0x08002378
 80017d4:	007a1200 	.word	0x007a1200
 80017d8:	08002360 	.word	0x08002360
 80017dc:	20000014 	.word	0x20000014
 80017e0:	2000000c 	.word	0x2000000c
 80017e4:	003d0900 	.word	0x003d0900

080017e8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <HAL_RCC_GetPCLK1Freq+0x14>)
 80017ea:	4905      	ldr	r1, [pc, #20]	; (8001800 <HAL_RCC_GetPCLK1Freq+0x18>)
 80017ec:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 80017ee:	4a05      	ldr	r2, [pc, #20]	; (8001804 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017f0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80017f4:	5ccb      	ldrb	r3, [r1, r3]
 80017f6:	6810      	ldr	r0, [r2, #0]
}
 80017f8:	40d8      	lsrs	r0, r3
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000
 8001800:	08002370 	.word	0x08002370
 8001804:	2000000c 	.word	0x2000000c

08001808 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <HAL_RCC_GetPCLK2Freq+0x14>)
 800180a:	4905      	ldr	r1, [pc, #20]	; (8001820 <HAL_RCC_GetPCLK2Freq+0x18>)
 800180c:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 800180e:	4a05      	ldr	r2, [pc, #20]	; (8001824 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001810:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001814:	5ccb      	ldrb	r3, [r1, r3]
 8001816:	6810      	ldr	r0, [r2, #0]
}
 8001818:	40d8      	lsrs	r0, r3
 800181a:	4770      	bx	lr
 800181c:	40021000 	.word	0x40021000
 8001820:	08002370 	.word	0x08002370
 8001824:	2000000c 	.word	0x2000000c

08001828 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001828:	2800      	cmp	r0, #0
 800182a:	d055      	beq.n	80018d8 <HAL_SPI_Init+0xb0>
{
 800182c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800182e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001830:	4604      	mov	r4, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d041      	beq.n	80018ba <HAL_SPI_Init+0x92>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001836:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001838:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800183c:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800183e:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001842:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001844:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8001848:	2900      	cmp	r1, #0
 800184a:	d03c      	beq.n	80018c6 <HAL_SPI_Init+0x9e>
 800184c:	461a      	mov	r2, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800184e:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001852:	2702      	movs	r7, #2
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8001854:	2601      	movs	r6, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001856:	2500      	movs	r5, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001858:	68e1      	ldr	r1, [r4, #12]
 800185a:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 800185e:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8001862:	4303      	orrs	r3, r0
 8001864:	6920      	ldr	r0, [r4, #16]
 8001866:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 800186a:	4038      	ands	r0, r7
 800186c:	430b      	orrs	r3, r1
 800186e:	6961      	ldr	r1, [r4, #20]
 8001870:	4303      	orrs	r3, r0
 8001872:	69a0      	ldr	r0, [r4, #24]
 8001874:	4031      	ands	r1, r6
 8001876:	430b      	orrs	r3, r1
 8001878:	f400 7100 	and.w	r1, r0, #512	; 0x200
 800187c:	430b      	orrs	r3, r1
 800187e:	69e1      	ldr	r1, [r4, #28]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001880:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001884:	6a27      	ldr	r7, [r4, #32]
 8001886:	f001 0138 	and.w	r1, r1, #56	; 0x38
 800188a:	430b      	orrs	r3, r1
 800188c:	f007 0780 	and.w	r7, r7, #128	; 0x80
  __HAL_SPI_DISABLE(hspi);
 8001890:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001892:	433b      	orrs	r3, r7
 8001894:	4313      	orrs	r3, r2
  __HAL_SPI_DISABLE(hspi);
 8001896:	680a      	ldr	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001898:	0c00      	lsrs	r0, r0, #16
 800189a:	f000 0004 	and.w	r0, r0, #4
  __HAL_SPI_DISABLE(hspi);
 800189e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018a2:	600a      	str	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018a4:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80018a6:	6048      	str	r0, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80018a8:	69cb      	ldr	r3, [r1, #28]

  return HAL_OK;
 80018aa:	4628      	mov	r0, r5
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80018ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018b0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80018b2:	6565      	str	r5, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80018b4:	f884 6051 	strb.w	r6, [r4, #81]	; 0x51
}
 80018b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80018ba:	6842      	ldr	r2, [r0, #4]
 80018bc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80018c0:	d0bc      	beq.n	800183c <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018c2:	61c3      	str	r3, [r0, #28]
 80018c4:	e7ba      	b.n	800183c <HAL_SPI_Init+0x14>
    hspi->Lock = HAL_UNLOCKED;
 80018c6:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80018ca:	4620      	mov	r0, r4
 80018cc:	f7fe fdf2 	bl	80004b4 <HAL_SPI_MspInit>
 80018d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018d2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80018d6:	e7ba      	b.n	800184e <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 80018d8:	2001      	movs	r0, #1
}
 80018da:	4770      	bx	lr

080018dc <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018dc:	2800      	cmp	r0, #0
 80018de:	d05d      	beq.n	800199c <HAL_TIM_Base_Init+0xc0>
{
 80018e0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018e2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80018e6:	4604      	mov	r4, r0
 80018e8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d03c      	beq.n	800196a <HAL_TIM_Base_Init+0x8e>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018f0:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018f2:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018f4:	492a      	ldr	r1, [pc, #168]	; (80019a0 <HAL_TIM_Base_Init+0xc4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80018f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018fa:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80018fc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018fe:	d039      	beq.n	8001974 <HAL_TIM_Base_Init+0x98>
 8001900:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001904:	d028      	beq.n	8001958 <HAL_TIM_Base_Init+0x7c>
 8001906:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800190a:	428a      	cmp	r2, r1
 800190c:	d024      	beq.n	8001958 <HAL_TIM_Base_Init+0x7c>
 800190e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8001912:	428a      	cmp	r2, r1
 8001914:	d020      	beq.n	8001958 <HAL_TIM_Base_Init+0x7c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001916:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001918:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800191a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800191c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001920:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001922:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001924:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001926:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001928:	2301      	movs	r3, #1
 800192a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800192c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001930:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001934:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001938:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800193c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001944:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001948:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800194c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001950:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001954:	2000      	movs	r0, #0
}
 8001956:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8001958:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800195a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800195e:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001960:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001966:	430b      	orrs	r3, r1
 8001968:	e7d5      	b.n	8001916 <HAL_TIM_Base_Init+0x3a>
    htim->Lock = HAL_UNLOCKED;
 800196a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800196e:	f7fe fdd5 	bl	800051c <HAL_TIM_Base_MspInit>
 8001972:	e7bd      	b.n	80018f0 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8001974:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800197a:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800197c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800197e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001982:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001984:	69a1      	ldr	r1, [r4, #24]
 8001986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800198a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800198c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800198e:	68e3      	ldr	r3, [r4, #12]
 8001990:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001992:	6863      	ldr	r3, [r4, #4]
 8001994:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001996:	6963      	ldr	r3, [r4, #20]
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	e7c5      	b.n	8001928 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 800199c:	2001      	movs	r0, #1
}
 800199e:	4770      	bx	lr
 80019a0:	40012c00 	.word	0x40012c00

080019a4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80019a4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d11f      	bne.n	80019ec <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80019ac:	2202      	movs	r2, #2
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019ae:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80019b0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019b4:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019b6:	490f      	ldr	r1, [pc, #60]	; (80019f4 <HAL_TIM_Base_Start_IT+0x50>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019b8:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019bc:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019be:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019c0:	d009      	beq.n	80019d6 <HAL_TIM_Base_Start_IT+0x32>
 80019c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019c6:	d006      	beq.n	80019d6 <HAL_TIM_Base_Start_IT+0x32>
 80019c8:	4a0b      	ldr	r2, [pc, #44]	; (80019f8 <HAL_TIM_Base_Start_IT+0x54>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d003      	beq.n	80019d6 <HAL_TIM_Base_Start_IT+0x32>
 80019ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d104      	bne.n	80019e0 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019dc:	2a06      	cmp	r2, #6
 80019de:	d007      	beq.n	80019f0 <HAL_TIM_Base_Start_IT+0x4c>
    __HAL_TIM_ENABLE(htim);
 80019e0:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80019e2:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80019e4:	f042 0201 	orr.w	r2, r2, #1
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	4770      	bx	lr
    return HAL_ERROR;
 80019ec:	2001      	movs	r0, #1
 80019ee:	4770      	bx	lr
  return HAL_OK;
 80019f0:	2000      	movs	r0, #0
}
 80019f2:	4770      	bx	lr
 80019f4:	40012c00 	.word	0x40012c00
 80019f8:	40000400 	.word	0x40000400

080019fc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80019fc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d074      	beq.n	8001aee <HAL_TIM_ConfigClockSource+0xf2>
{
 8001a04:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8001a06:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8001a08:	2401      	movs	r4, #1
  tmpsmcr = htim->Instance->SMCR;
 8001a0a:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8001a0c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001a10:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001a14:	6894      	ldr	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001a16:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a18:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8001a1c:	f024 0477 	bic.w	r4, r4, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8001a20:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8001a22:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001a24:	d065      	beq.n	8001af2 <HAL_TIM_ConfigClockSource+0xf6>
 8001a26:	d831      	bhi.n	8001a8c <HAL_TIM_ConfigClockSource+0x90>
 8001a28:	2b40      	cmp	r3, #64	; 0x40
 8001a2a:	d048      	beq.n	8001abe <HAL_TIM_ConfigClockSource+0xc2>
 8001a2c:	d921      	bls.n	8001a72 <HAL_TIM_ConfigClockSource+0x76>
 8001a2e:	2b50      	cmp	r3, #80	; 0x50
 8001a30:	d116      	bne.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001a32:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a34:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a36:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a38:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a3c:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a3e:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a40:	6993      	ldr	r3, [r2, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a42:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a4a:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001a4e:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a50:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8001a52:	6211      	str	r1, [r2, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001a54:	6893      	ldr	r3, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a5a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a5e:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8001a60:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8001a62:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8001a64:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8001a68:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
}
 8001a6c:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8001a6e:	4618      	mov	r0, r3
}
 8001a70:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8001a72:	2b20      	cmp	r3, #32
 8001a74:	d002      	beq.n	8001a7c <HAL_TIM_ConfigClockSource+0x80>
 8001a76:	d91e      	bls.n	8001ab6 <HAL_TIM_ConfigClockSource+0xba>
 8001a78:	2b30      	cmp	r3, #48	; 0x30
 8001a7a:	d1f1      	bne.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8001a7c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a7e:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a82:	430b      	orrs	r3, r1
 8001a84:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8001a88:	6093      	str	r3, [r2, #8]
}
 8001a8a:	e7e9      	b.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8001a8c:	2b70      	cmp	r3, #112	; 0x70
 8001a8e:	d049      	beq.n	8001b24 <HAL_TIM_ConfigClockSource+0x128>
 8001a90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a94:	d1e4      	bne.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a96:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8001a9a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8001a9c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a9e:	432b      	orrs	r3, r5
 8001aa0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001aa4:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001aa8:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001aaa:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001aac:	6893      	ldr	r3, [r2, #8]
 8001aae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab2:	6093      	str	r3, [r2, #8]
      break;
 8001ab4:	e7d4      	b.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8001ab6:	f033 0110 	bics.w	r1, r3, #16
 8001aba:	d1d1      	bne.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
 8001abc:	e7de      	b.n	8001a7c <HAL_TIM_ConfigClockSource+0x80>
  tmpccer = TIMx->CCER;
 8001abe:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ac0:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ac2:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ac4:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ac8:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001aca:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001acc:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ace:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ad6:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001ada:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8001adc:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8001ade:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8001ae0:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ae6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8001aea:	6093      	str	r3, [r2, #8]
}
 8001aec:	e7b8      	b.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 8001aee:	2002      	movs	r0, #2
}
 8001af0:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001af2:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001af4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001af6:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001afa:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001afc:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001afe:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8001b00:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001b02:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001b06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001b0a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001b0e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001b12:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8001b14:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8001b16:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001b1c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8001b20:	6093      	str	r3, [r2, #8]
}
 8001b22:	e79d      	b.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b24:	68cc      	ldr	r4, [r1, #12]
 8001b26:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001b2a:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b2c:	432b      	orrs	r3, r5
 8001b2e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b32:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b36:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8001b38:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001b3a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001b40:	6093      	str	r3, [r2, #8]
      break;
 8001b42:	e78d      	b.n	8001a60 <HAL_TIM_ConfigClockSource+0x64>

08001b44 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001b44:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d026      	beq.n	8001b9a <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b4c:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001b4e:	6803      	ldr	r3, [r0, #0]
{
 8001b50:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8001b52:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001b56:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001b58:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b5a:	4d11      	ldr	r5, [pc, #68]	; (8001ba0 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8001b5c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001b60:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b62:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8001b64:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8001b66:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b68:	d009      	beq.n	8001b7e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8001b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b6e:	d006      	beq.n	8001b7e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8001b70:	4a0c      	ldr	r2, [pc, #48]	; (8001ba4 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d003      	beq.n	8001b7e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8001b76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d104      	bne.n	8001b88 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001b7e:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001b80:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001b84:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001b86:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8001b88:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8001b8a:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8001b8c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8001b90:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 8001b94:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8001b96:	4618      	mov	r0, r3
}
 8001b98:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001b9a:	2002      	movs	r0, #2
}
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40012c00 	.word	0x40012c00
 8001ba4:	40000400 	.word	0x40000400

08001ba8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d061      	beq.n	8001c70 <HAL_UART_Init+0xc8>
{
 8001bac:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001bb2:	4604      	mov	r4, r0
 8001bb4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d051      	beq.n	8001c60 <HAL_UART_Init+0xb8>
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bbc:	2224      	movs	r2, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bbe:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001bc0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8001bc4:	68da      	ldr	r2, [r3, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bc6:	68e0      	ldr	r0, [r4, #12]
  __HAL_UART_DISABLE(huart);
 8001bc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bcc:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bce:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bd0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bd2:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8001bd6:	4301      	orrs	r1, r0
 8001bd8:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001bda:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bdc:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001be0:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001be4:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8001be6:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bea:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001bec:	430a      	orrs	r2, r1
 8001bee:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	69a0      	ldr	r0, [r4, #24]


  if(huart->Instance == USART1)
 8001bf4:	491f      	ldr	r1, [pc, #124]	; (8001c74 <HAL_UART_Init+0xcc>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bf6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001bfa:	4302      	orrs	r2, r0
  if(huart->Instance == USART1)
 8001bfc:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bfe:	615a      	str	r2, [r3, #20]
  if(huart->Instance == USART1)
 8001c00:	d033      	beq.n	8001c6a <HAL_UART_Init+0xc2>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c02:	f7ff fdf1 	bl	80017e8 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c06:	6863      	ldr	r3, [r4, #4]
 8001c08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001c0c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c16:	2264      	movs	r2, #100	; 0x64
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c18:	2600      	movs	r6, #0
  huart->gState = HAL_UART_STATE_READY;
 8001c1a:	2520      	movs	r5, #32
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c1c:	4816      	ldr	r0, [pc, #88]	; (8001c78 <HAL_UART_Init+0xd0>)
 8001c1e:	fba0 c103 	umull	ip, r1, r0, r3
 8001c22:	0949      	lsrs	r1, r1, #5
 8001c24:	fb02 3311 	mls	r3, r2, r1, r3
 8001c28:	011b      	lsls	r3, r3, #4
 8001c2a:	3332      	adds	r3, #50	; 0x32
 8001c2c:	fba0 2303 	umull	r2, r3, r0, r3
 8001c30:	0109      	lsls	r1, r1, #4
 8001c32:	6822      	ldr	r2, [r4, #0]
 8001c34:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 8001c38:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c3a:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 8001c3c:	4630      	mov	r0, r6
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c3e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001c42:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c44:	6953      	ldr	r3, [r2, #20]
 8001c46:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001c4a:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001c4c:	68d3      	ldr	r3, [r2, #12]
 8001c4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c52:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c54:	6426      	str	r6, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c56:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c5a:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8001c5e:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8001c60:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001c64:	f7fe fc76 	bl	8000554 <HAL_UART_MspInit>
 8001c68:	e7a8      	b.n	8001bbc <HAL_UART_Init+0x14>
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c6a:	f7ff fdcd 	bl	8001808 <HAL_RCC_GetPCLK2Freq>
 8001c6e:	e7ca      	b.n	8001c06 <HAL_UART_Init+0x5e>
    return HAL_ERROR;
 8001c70:	2001      	movs	r0, #1
}
 8001c72:	4770      	bx	lr
 8001c74:	40013800 	.word	0x40013800
 8001c78:	51eb851f 	.word	0x51eb851f

08001c7c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8001c7c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001c80:	2b20      	cmp	r3, #32
 8001c82:	d123      	bne.n	8001ccc <HAL_UART_Receive_IT+0x50>
    if ((pData == NULL) || (Size == 0U))
 8001c84:	b301      	cbz	r1, 8001cc8 <HAL_UART_Receive_IT+0x4c>
 8001c86:	b1fa      	cbz	r2, 8001cc8 <HAL_UART_Receive_IT+0x4c>
    __HAL_LOCK(huart);
 8001c88:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d01d      	beq.n	8001ccc <HAL_UART_Receive_IT+0x50>
{
 8001c90:	b430      	push	{r4, r5}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c92:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c94:	2522      	movs	r5, #34	; 0x22
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c96:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c98:	6303      	str	r3, [r0, #48]	; 0x30
  __HAL_UNLOCK(huart);
 8001c9a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->RxXferCount = Size;
 8001c9e:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ca0:	6403      	str	r3, [r0, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ca2:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001ca6:	68e5      	ldr	r5, [r4, #12]
  huart->RxXferSize = Size;
 8001ca8:	8582      	strh	r2, [r0, #44]	; 0x2c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001caa:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  huart->pRxBuffPtr = pData;
 8001cae:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001cb0:	60e5      	str	r5, [r4, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001cb2:	6962      	ldr	r2, [r4, #20]
    return(UART_Start_Receive_IT(huart, pData, Size));
 8001cb4:	4618      	mov	r0, r3
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001cb6:	f042 0201 	orr.w	r2, r2, #1
 8001cba:	6162      	str	r2, [r4, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001cbc:	68e3      	ldr	r3, [r4, #12]
 8001cbe:	f043 0320 	orr.w	r3, r3, #32
 8001cc2:	60e3      	str	r3, [r4, #12]
}
 8001cc4:	bc30      	pop	{r4, r5}
 8001cc6:	4770      	bx	lr
      return HAL_ERROR;
 8001cc8:	2001      	movs	r0, #1
 8001cca:	4770      	bx	lr
    return HAL_BUSY;
 8001ccc:	2002      	movs	r0, #2
}
 8001cce:	4770      	bx	lr

08001cd0 <HAL_UART_TxCpltCallback>:
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop

08001cd4 <HAL_UART_ErrorCallback>:
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop

08001cd8 <UART_DMAAbortOnError>:
{
 8001cd8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001cda:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cdc:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001cde:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001ce0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001ce2:	f7ff fff7 	bl	8001cd4 <HAL_UART_ErrorCallback>
}
 8001ce6:	bd08      	pop	{r3, pc}

08001ce8 <HAL_UARTEx_RxEventCallback>:
}
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop

08001cec <UART_Receive_IT.part.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cec:	6883      	ldr	r3, [r0, #8]
 8001cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf2:	d03b      	beq.n	8001d6c <UART_Receive_IT.part.0+0x80>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001cf4:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d02f      	beq.n	8001d5a <UART_Receive_IT.part.0+0x6e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001cfa:	6803      	ldr	r3, [r0, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d02:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8001d04:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d06:	3301      	adds	r3, #1
 8001d08:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001d0a:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8001d12:	bb4b      	cbnz	r3, 8001d68 <UART_Receive_IT.part.0+0x7c>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8001d14:	b510      	push	{r4, lr}
      huart->RxState = HAL_UART_STATE_READY;
 8001d16:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001d18:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8001d1a:	b082      	sub	sp, #8
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001d1c:	68d1      	ldr	r1, [r2, #12]
 8001d1e:	f021 0120 	bic.w	r1, r1, #32
 8001d22:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001d24:	68d1      	ldr	r1, [r2, #12]
 8001d26:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001d2a:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001d2c:	6951      	ldr	r1, [r2, #20]
 8001d2e:	f021 0101 	bic.w	r1, r1, #1
 8001d32:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001d34:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d38:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001d3a:	2901      	cmp	r1, #1
 8001d3c:	d121      	bne.n	8001d82 <UART_Receive_IT.part.0+0x96>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d3e:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d40:	68d1      	ldr	r1, [r2, #12]
 8001d42:	f021 0110 	bic.w	r1, r1, #16
 8001d46:	60d1      	str	r1, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001d48:	6811      	ldr	r1, [r2, #0]
 8001d4a:	06c9      	lsls	r1, r1, #27
 8001d4c:	d423      	bmi.n	8001d96 <UART_Receive_IT.part.0+0xaa>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001d4e:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8001d50:	f7ff ffca 	bl	8001ce8 <HAL_UARTEx_RxEventCallback>
}
 8001d54:	2000      	movs	r0, #0
 8001d56:	b002      	add	sp, #8
 8001d58:	bd10      	pop	{r4, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001d5a:	6903      	ldr	r3, [r0, #16]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d1cc      	bne.n	8001cfa <UART_Receive_IT.part.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001d60:	6803      	ldr	r3, [r0, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	7013      	strb	r3, [r2, #0]
 8001d66:	e7cd      	b.n	8001d04 <UART_Receive_IT.part.0+0x18>
}
 8001d68:	2000      	movs	r0, #0
 8001d6a:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d6c:	6903      	ldr	r3, [r0, #16]
 8001d6e:	b96b      	cbnz	r3, 8001d8c <UART_Receive_IT.part.0+0xa0>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001d70:	6802      	ldr	r2, [r0, #0]
 8001d72:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d74:	6852      	ldr	r2, [r2, #4]
 8001d76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d7a:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8001d7e:	6283      	str	r3, [r0, #40]	; 0x28
 8001d80:	e7c3      	b.n	8001d0a <UART_Receive_IT.part.0+0x1e>
       HAL_UART_RxCpltCallback(huart);
 8001d82:	f7fe faf5 	bl	8000370 <HAL_UART_RxCpltCallback>
}
 8001d86:	2000      	movs	r0, #0
 8001d88:	b002      	add	sp, #8
 8001d8a:	bd10      	pop	{r4, pc}
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001d8c:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001d8e:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	7013      	strb	r3, [r2, #0]
 8001d94:	e7b6      	b.n	8001d04 <UART_Receive_IT.part.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	6813      	ldr	r3, [r2, #0]
 8001d9a:	9301      	str	r3, [sp, #4]
 8001d9c:	6853      	ldr	r3, [r2, #4]
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	9b01      	ldr	r3, [sp, #4]
 8001da2:	e7d4      	b.n	8001d4e <UART_Receive_IT.part.0+0x62>

08001da4 <HAL_UART_IRQHandler>:
{
 8001da4:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001da6:	6803      	ldr	r3, [r0, #0]
{
 8001da8:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001daa:	681a      	ldr	r2, [r3, #0]
{
 8001dac:	b082      	sub	sp, #8
  if (errorflags == RESET)
 8001dae:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001db0:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001db2:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8001db4:	d14e      	bne.n	8001e54 <HAL_UART_IRQHandler+0xb0>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001db6:	0696      	lsls	r6, r2, #26
 8001db8:	d502      	bpl.n	8001dc0 <HAL_UART_IRQHandler+0x1c>
 8001dba:	068d      	lsls	r5, r1, #26
 8001dbc:	f100 8090 	bmi.w	8001ee0 <HAL_UART_IRQHandler+0x13c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001dc0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001dc2:	2801      	cmp	r0, #1
 8001dc4:	d00b      	beq.n	8001dde <HAL_UART_IRQHandler+0x3a>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001dc6:	0616      	lsls	r6, r2, #24
 8001dc8:	d502      	bpl.n	8001dd0 <HAL_UART_IRQHandler+0x2c>
 8001dca:	060d      	lsls	r5, r1, #24
 8001dcc:	f100 8092 	bmi.w	8001ef4 <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001dd0:	0650      	lsls	r0, r2, #25
 8001dd2:	d502      	bpl.n	8001dda <HAL_UART_IRQHandler+0x36>
 8001dd4:	064a      	lsls	r2, r1, #25
 8001dd6:	f100 80ab 	bmi.w	8001f30 <HAL_UART_IRQHandler+0x18c>
}
 8001dda:	b002      	add	sp, #8
 8001ddc:	bd70      	pop	{r4, r5, r6, pc}
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001dde:	06d5      	lsls	r5, r2, #27
 8001de0:	d5f1      	bpl.n	8001dc6 <HAL_UART_IRQHandler+0x22>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001de2:	06c8      	lsls	r0, r1, #27
 8001de4:	d5ef      	bpl.n	8001dc6 <HAL_UART_IRQHandler+0x22>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001de6:	2100      	movs	r1, #0
 8001de8:	9101      	str	r1, [sp, #4]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	9201      	str	r2, [sp, #4]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	9201      	str	r2, [sp, #4]
 8001df2:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001df4:	695a      	ldr	r2, [r3, #20]
 8001df6:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8001dfa:	f000 80d2 	beq.w	8001fa2 <HAL_UART_IRQHandler+0x1fe>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001dfe:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001e00:	6802      	ldr	r2, [r0, #0]
 8001e02:	6852      	ldr	r2, [r2, #4]
 8001e04:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 8001e06:	2a00      	cmp	r2, #0
 8001e08:	d0e7      	beq.n	8001dda <HAL_UART_IRQHandler+0x36>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001e0a:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8001e0c:	4295      	cmp	r5, r2
 8001e0e:	d9e4      	bls.n	8001dda <HAL_UART_IRQHandler+0x36>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001e10:	6986      	ldr	r6, [r0, #24]
        huart->RxXferCount = nb_remaining_rx_data;
 8001e12:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001e14:	2e20      	cmp	r6, #32
 8001e16:	d016      	beq.n	8001e46 <HAL_UART_IRQHandler+0xa2>
          huart->RxState = HAL_UART_STATE_READY;
 8001e18:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e20:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e22:	695a      	ldr	r2, [r3, #20]
 8001e24:	f022 0201 	bic.w	r2, r2, #1
 8001e28:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e2a:	695a      	ldr	r2, [r3, #20]
 8001e2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e30:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8001e32:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e36:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	f022 0210 	bic.w	r2, r2, #16
 8001e3e:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001e40:	f7ff f87e 	bl	8000f40 <HAL_DMA_Abort>
 8001e44:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001e46:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8001e48:	4620      	mov	r0, r4
 8001e4a:	1a69      	subs	r1, r5, r1
 8001e4c:	b289      	uxth	r1, r1
 8001e4e:	f7ff ff4b 	bl	8001ce8 <HAL_UARTEx_RxEventCallback>
 8001e52:	e7c2      	b.n	8001dda <HAL_UART_IRQHandler+0x36>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e54:	f005 0501 	and.w	r5, r5, #1
 8001e58:	f401 7090 	and.w	r0, r1, #288	; 0x120
 8001e5c:	4328      	orrs	r0, r5
 8001e5e:	d0af      	beq.n	8001dc0 <HAL_UART_IRQHandler+0x1c>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e60:	07d0      	lsls	r0, r2, #31
 8001e62:	d505      	bpl.n	8001e70 <HAL_UART_IRQHandler+0xcc>
 8001e64:	05ce      	lsls	r6, r1, #23
 8001e66:	d503      	bpl.n	8001e70 <HAL_UART_IRQHandler+0xcc>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e68:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001e6a:	f040 0001 	orr.w	r0, r0, #1
 8001e6e:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e70:	0750      	lsls	r0, r2, #29
 8001e72:	d52c      	bpl.n	8001ece <HAL_UART_IRQHandler+0x12a>
 8001e74:	b12d      	cbz	r5, 8001e82 <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e76:	6c20      	ldr	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e78:	0796      	lsls	r6, r2, #30
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e7a:	f040 0002 	orr.w	r0, r0, #2
 8001e7e:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e80:	d429      	bmi.n	8001ed6 <HAL_UART_IRQHandler+0x132>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e82:	0716      	lsls	r6, r2, #28
 8001e84:	d507      	bpl.n	8001e96 <HAL_UART_IRQHandler+0xf2>
 8001e86:	f001 0020 	and.w	r0, r1, #32
 8001e8a:	4328      	orrs	r0, r5
 8001e8c:	d003      	beq.n	8001e96 <HAL_UART_IRQHandler+0xf2>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e8e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001e90:	f040 0008 	orr.w	r0, r0, #8
 8001e94:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e96:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001e98:	2800      	cmp	r0, #0
 8001e9a:	d09e      	beq.n	8001dda <HAL_UART_IRQHandler+0x36>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e9c:	0690      	lsls	r0, r2, #26
 8001e9e:	d509      	bpl.n	8001eb4 <HAL_UART_IRQHandler+0x110>
 8001ea0:	068a      	lsls	r2, r1, #26
 8001ea2:	d507      	bpl.n	8001eb4 <HAL_UART_IRQHandler+0x110>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ea4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001ea8:	2a22      	cmp	r2, #34	; 0x22
 8001eaa:	d103      	bne.n	8001eb4 <HAL_UART_IRQHandler+0x110>
 8001eac:	4620      	mov	r0, r4
 8001eae:	f7ff ff1d 	bl	8001cec <UART_Receive_IT.part.0>
 8001eb2:	6823      	ldr	r3, [r4, #0]
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001eb4:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001eb6:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001eb8:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001ebc:	f005 0508 	and.w	r5, r5, #8
 8001ec0:	4315      	orrs	r5, r2
 8001ec2:	d140      	bne.n	8001f46 <HAL_UART_IRQHandler+0x1a2>
        HAL_UART_ErrorCallback(huart);
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	f7ff ff05 	bl	8001cd4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eca:	6425      	str	r5, [r4, #64]	; 0x40
 8001ecc:	e785      	b.n	8001dda <HAL_UART_IRQHandler+0x36>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ece:	0790      	lsls	r0, r2, #30
 8001ed0:	d5d7      	bpl.n	8001e82 <HAL_UART_IRQHandler+0xde>
 8001ed2:	2d00      	cmp	r5, #0
 8001ed4:	d0d5      	beq.n	8001e82 <HAL_UART_IRQHandler+0xde>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001ed6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001ed8:	f040 0004 	orr.w	r0, r0, #4
 8001edc:	6420      	str	r0, [r4, #64]	; 0x40
 8001ede:	e7d0      	b.n	8001e82 <HAL_UART_IRQHandler+0xde>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ee0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001ee4:	2b22      	cmp	r3, #34	; 0x22
 8001ee6:	f47f af78 	bne.w	8001dda <HAL_UART_IRQHandler+0x36>
}
 8001eea:	b002      	add	sp, #8
 8001eec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001ef0:	f7ff befc 	b.w	8001cec <UART_Receive_IT.part.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ef4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001ef8:	2a21      	cmp	r2, #33	; 0x21
 8001efa:	f47f af6e 	bne.w	8001dda <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001efe:	68a2      	ldr	r2, [r4, #8]
 8001f00:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001f04:	d06e      	beq.n	8001fe4 <HAL_UART_IRQHandler+0x240>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001f06:	6a22      	ldr	r2, [r4, #32]
 8001f08:	1c51      	adds	r1, r2, #1
 8001f0a:	6221      	str	r1, [r4, #32]
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8001f10:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001f12:	3a01      	subs	r2, #1
 8001f14:	b292      	uxth	r2, r2
 8001f16:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001f18:	2a00      	cmp	r2, #0
 8001f1a:	f47f af5e 	bne.w	8001dda <HAL_UART_IRQHandler+0x36>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f24:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	e754      	b.n	8001dda <HAL_UART_IRQHandler+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8001f30:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001f32:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001f34:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001f36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f3a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001f3c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8001f40:	f7ff fec6 	bl	8001cd0 <HAL_UART_TxCpltCallback>
    return;
 8001f44:	e749      	b.n	8001dda <HAL_UART_IRQHandler+0x36>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f46:	68da      	ldr	r2, [r3, #12]
 8001f48:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f4c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f4e:	695a      	ldr	r2, [r3, #20]
 8001f50:	f022 0201 	bic.w	r2, r2, #1
 8001f54:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f56:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f58:	2a01      	cmp	r2, #1
 8001f5a:	d103      	bne.n	8001f64 <HAL_UART_IRQHandler+0x1c0>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	f022 0210 	bic.w	r2, r2, #16
 8001f62:	60da      	str	r2, [r3, #12]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f64:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8001f66:	2120      	movs	r1, #32
 8001f68:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f6c:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f6e:	695a      	ldr	r2, [r3, #20]
 8001f70:	0656      	lsls	r6, r2, #25
 8001f72:	d512      	bpl.n	8001f9a <HAL_UART_IRQHandler+0x1f6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f74:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001f76:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f7c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001f7e:	b160      	cbz	r0, 8001f9a <HAL_UART_IRQHandler+0x1f6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f80:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <HAL_UART_IRQHandler+0x258>)
 8001f82:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f84:	f7fe fffe 	bl	8000f84 <HAL_DMA_Abort_IT>
 8001f88:	2800      	cmp	r0, #0
 8001f8a:	f43f af26 	beq.w	8001dda <HAL_UART_IRQHandler+0x36>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f8e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001f90:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8001f92:	b002      	add	sp, #8
 8001f94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f98:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001f9a:	4620      	mov	r0, r4
 8001f9c:	f7ff fe9a 	bl	8001cd4 <HAL_UART_ErrorCallback>
 8001fa0:	e71b      	b.n	8001dda <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001fa2:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      if (  (huart->RxXferCount > 0U)
 8001fa4:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001fa6:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8001fa8:	b289      	uxth	r1, r1
 8001faa:	2900      	cmp	r1, #0
 8001fac:	f43f af15 	beq.w	8001dda <HAL_UART_IRQHandler+0x36>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001fb0:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8001fb2:	1a08      	subs	r0, r1, r0
 8001fb4:	b281      	uxth	r1, r0
          &&(nb_rx_data > 0U) )
 8001fb6:	2900      	cmp	r1, #0
 8001fb8:	f43f af0f 	beq.w	8001dda <HAL_UART_IRQHandler+0x36>
        huart->RxState = HAL_UART_STATE_READY;
 8001fbc:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fbe:	68d8      	ldr	r0, [r3, #12]
 8001fc0:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8001fc4:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fc6:	6958      	ldr	r0, [r3, #20]
 8001fc8:	f020 0001 	bic.w	r0, r0, #1
 8001fcc:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8001fce:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fd2:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001fd4:	68da      	ldr	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001fd6:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001fd8:	f022 0210 	bic.w	r2, r2, #16
 8001fdc:	60da      	str	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001fde:	f7ff fe83 	bl	8001ce8 <HAL_UARTEx_RxEventCallback>
 8001fe2:	e6fa      	b.n	8001dda <HAL_UART_IRQHandler+0x36>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fe4:	6922      	ldr	r2, [r4, #16]
 8001fe6:	2a00      	cmp	r2, #0
 8001fe8:	d18d      	bne.n	8001f06 <HAL_UART_IRQHandler+0x162>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001fea:	6a22      	ldr	r2, [r4, #32]
 8001fec:	f832 1b02 	ldrh.w	r1, [r2], #2
 8001ff0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001ff4:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001ff6:	6222      	str	r2, [r4, #32]
 8001ff8:	e78a      	b.n	8001f10 <HAL_UART_IRQHandler+0x16c>
 8001ffa:	bf00      	nop
 8001ffc:	08001cd9 	.word	0x08001cd9

08002000 <__libc_init_array>:
 8002000:	b570      	push	{r4, r5, r6, lr}
 8002002:	2600      	movs	r6, #0
 8002004:	4d0c      	ldr	r5, [pc, #48]	; (8002038 <__libc_init_array+0x38>)
 8002006:	4c0d      	ldr	r4, [pc, #52]	; (800203c <__libc_init_array+0x3c>)
 8002008:	1b64      	subs	r4, r4, r5
 800200a:	10a4      	asrs	r4, r4, #2
 800200c:	42a6      	cmp	r6, r4
 800200e:	d109      	bne.n	8002024 <__libc_init_array+0x24>
 8002010:	f000 f81a 	bl	8002048 <_init>
 8002014:	2600      	movs	r6, #0
 8002016:	4d0a      	ldr	r5, [pc, #40]	; (8002040 <__libc_init_array+0x40>)
 8002018:	4c0a      	ldr	r4, [pc, #40]	; (8002044 <__libc_init_array+0x44>)
 800201a:	1b64      	subs	r4, r4, r5
 800201c:	10a4      	asrs	r4, r4, #2
 800201e:	42a6      	cmp	r6, r4
 8002020:	d105      	bne.n	800202e <__libc_init_array+0x2e>
 8002022:	bd70      	pop	{r4, r5, r6, pc}
 8002024:	f855 3b04 	ldr.w	r3, [r5], #4
 8002028:	4798      	blx	r3
 800202a:	3601      	adds	r6, #1
 800202c:	e7ee      	b.n	800200c <__libc_init_array+0xc>
 800202e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002032:	4798      	blx	r3
 8002034:	3601      	adds	r6, #1
 8002036:	e7f2      	b.n	800201e <__libc_init_array+0x1e>
 8002038:	0800238c 	.word	0x0800238c
 800203c:	0800238c 	.word	0x0800238c
 8002040:	0800238c 	.word	0x0800238c
 8002044:	08002390 	.word	0x08002390

08002048 <_init>:
 8002048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800204a:	bf00      	nop
 800204c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800204e:	bc08      	pop	{r3}
 8002050:	469e      	mov	lr, r3
 8002052:	4770      	bx	lr

08002054 <_fini>:
 8002054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002056:	bf00      	nop
 8002058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800205a:	bc08      	pop	{r3}
 800205c:	469e      	mov	lr, r3
 800205e:	4770      	bx	lr
