initSidebarItems({"enum":[["SYSCFGEN_A","SYSCFG clock enable"]],"struct":[["ADCEN_W","Write proxy for field `ADCEN`"],["DBGMCUEN_W","Write proxy for field `DBGMCUEN`"],["SPI1EN_W","Write proxy for field `SPI1EN`"],["SYSCFGEN_W","Write proxy for field `SYSCFGEN`"],["TIM15EN_W","Write proxy for field `TIM15EN`"],["TIM16EN_W","Write proxy for field `TIM16EN`"],["TIM17EN_W","Write proxy for field `TIM17EN`"],["TIM1EN_W","Write proxy for field `TIM1EN`"],["USART1EN_W","Write proxy for field `USART1EN`"],["USART6EN_W","Write proxy for field `USART6EN`"],["USART7EN_W","Write proxy for field `USART7EN`"],["USART8EN_W","Write proxy for field `USART8EN`"]],"type":[["ADCEN_A","ADC 1 interface clock enable"],["ADCEN_R","Reader of field `ADCEN`"],["DBGMCUEN_A","MCU debug module clock enable"],["DBGMCUEN_R","Reader of field `DBGMCUEN`"],["R","Reader of register APB2ENR"],["SPI1EN_A","SPI 1 clock enable"],["SPI1EN_R","Reader of field `SPI1EN`"],["SYSCFGEN_R","Reader of field `SYSCFGEN`"],["TIM15EN_A","TIM15 timer clock enable"],["TIM15EN_R","Reader of field `TIM15EN`"],["TIM16EN_A","TIM16 timer clock enable"],["TIM16EN_R","Reader of field `TIM16EN`"],["TIM17EN_A","TIM17 timer clock enable"],["TIM17EN_R","Reader of field `TIM17EN`"],["TIM1EN_A","TIM1 Timer clock enable"],["TIM1EN_R","Reader of field `TIM1EN`"],["USART1EN_A","USART1 clock enable"],["USART1EN_R","Reader of field `USART1EN`"],["USART6EN_A","USART6 clock enable"],["USART6EN_R","Reader of field `USART6EN`"],["USART7EN_A","USART7 clock enable"],["USART7EN_R","Reader of field `USART7EN`"],["USART8EN_A","USART8 clock enable"],["USART8EN_R","Reader of field `USART8EN`"],["W","Writer for register APB2ENR"]]});