Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Nov  9 17:09:37 2020
| Host         : blacklaptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file TestPacketTx_timing_summary_routed.rpt -pb TestPacketTx_timing_summary_routed.pb -rpx TestPacketTx_timing_summary_routed.rpx -warn_on_violation
| Design       : TestPacketTx
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.986        0.000                      0                  811        0.125        0.000                      0                  811        3.000        0.000                       0                   436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      10.000          100.000         
  mmcm_clk_sig  {0.000 5.000}      10.000          100.000         
  mmcm_fb_out   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     1  
  mmcm_clk_sig        2.986        0.000                      0                  811        0.125        0.000                      0                  811        4.020        0.000                       0                   432  
  mmcm_fb_out                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_sig
  To Clock:  mmcm_clk_sig

Setup :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.478ns (7.801%)  route 5.650ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.650     5.251    baud_config/gen_detectors[15].detector/moving_average/sum_reg/rst_sig
    SLICE_X10Y27         FDSE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.437     8.442    baud_config/gen_detectors[15].detector/moving_average/sum_reg/clk_sig
    SLICE_X10Y27         FDSE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X10Y27         FDSE (Setup_fdse_C_S)       -0.695     8.237    baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.478ns (7.801%)  route 5.650ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.650     5.251    baud_config/gen_detectors[15].detector/moving_average/sum_reg/rst_sig
    SLICE_X10Y27         FDRE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.437     8.442    baud_config/gen_detectors[15].detector/moving_average/sum_reg/clk_sig
    SLICE_X10Y27         FDRE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[4]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X10Y27         FDRE (Setup_fdre_C_R)       -0.695     8.237    baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[13].detector/sync_reg/shift_reg/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.478ns (7.846%)  route 5.614ns (92.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.614     5.216    baud_config/gen_detectors[13].detector/sync_reg/shift_reg/rst_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[13].detector/sync_reg/shift_reg/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.439     8.444    baud_config/gen_detectors[13].detector/sync_reg/shift_reg/clk_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[13].detector/sync_reg/shift_reg/reg_state_reg[0]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.934    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.695     8.239    baud_config/gen_detectors[13].detector/sync_reg/shift_reg/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.478ns (7.846%)  route 5.614ns (92.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.614     5.216    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/rst_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.439     8.444    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/clk_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[0]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.934    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.695     8.239    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.478ns (7.846%)  route 5.614ns (92.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.614     5.216    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/rst_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.439     8.444    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/clk_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[1]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.934    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.695     8.239    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.478ns (7.846%)  route 5.614ns (92.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.614     5.216    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/rst_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.439     8.444    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/clk_sig
    SLICE_X8Y29          FDRE                                         r  baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[2]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.934    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.695     8.239    baud_config/gen_detectors[14].detector/sync_reg/shift_reg/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.478ns (7.801%)  route 5.650ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.650     5.251    baud_config/gen_detectors[15].detector/moving_average/sum_reg/rst_sig
    SLICE_X11Y27         FDSE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.437     8.442    baud_config/gen_detectors[15].detector/moving_average/sum_reg/clk_sig
    SLICE_X11Y27         FDSE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X11Y27         FDSE (Setup_fdse_C_S)       -0.600     8.332    baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.478ns (7.801%)  route 5.650ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.650     5.251    baud_config/gen_detectors[15].detector/moving_average/sum_reg/rst_sig
    SLICE_X11Y27         FDSE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.437     8.442    baud_config/gen_detectors[15].detector/moving_average/sum_reg/clk_sig
    SLICE_X11Y27         FDSE                                         r  baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[1]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X11Y27         FDSE (Setup_fdse_C_S)       -0.600     8.332    baud_config/gen_detectors[15].detector/moving_average/sum_reg/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.478ns (7.801%)  route 5.650ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.650     5.251    baud_config/gen_detectors[15].detector/sync_reg/shift_reg/rst_sig
    SLICE_X11Y27         FDRE                                         r  baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.437     8.442    baud_config/gen_detectors[15].detector/sync_reg/shift_reg/clk_sig
    SLICE_X11Y27         FDRE                                         r  baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.600     8.332    baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk_sig rise@10.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.478ns (7.801%)  route 5.650ns (92.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.635    -0.877    clk_100MHz_module/sync_rst/shift_reg/clk_sig
    SLICE_X6Y4           FDRE                                         r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[2]/Q
                         net (fo=341, routed)         5.650     5.251    baud_config/gen_detectors[15].detector/sync_reg/shift_reg/rst_sig
    SLICE_X11Y27         FDRE                                         r  baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         1.437     8.442    baud_config/gen_detectors[15].detector/sync_reg/shift_reg/clk_sig
    SLICE_X11Y27         FDRE                                         r  baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[1]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.600     8.332    baud_config/gen_detectors[15].detector/sync_reg/shift_reg/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 baud_config/gen_detectors_r_8/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors_r_9/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.586    -0.595    baud_config/clk_sig
    SLICE_X0Y20          FDRE                                         r  baud_config/gen_detectors_r_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  baud_config/gen_detectors_r_8/Q
                         net (fo=1, routed)           0.062    -0.393    baud_config/gen_detectors_r_8_n_0
    SLICE_X0Y20          FDRE                                         r  baud_config/gen_detectors_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.855    -0.835    baud_config/clk_sig
    SLICE_X0Y20          FDRE                                         r  baud_config/gen_detectors_r_9/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.078    -0.517    baud_config/gen_detectors_r_9
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 PacketTx_module/output_reg/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacketTx_module/output_reg/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.554    -0.627    PacketTx_module/output_reg/clk_sig
    SLICE_X9Y23          FDRE                                         r  PacketTx_module/output_reg/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  PacketTx_module/output_reg/reg_state_reg[13]/Q
                         net (fo=1, routed)           0.087    -0.399    PacketTx_module/FSM/reg_state_reg[21]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.048    -0.351 r  PacketTx_module/FSM/reg_state[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    PacketTx_module/output_reg/reg_state_reg[21]_1
    SLICE_X8Y23          FDRE                                         r  PacketTx_module/output_reg/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.821    -0.869    PacketTx_module/output_reg/clk_sig
    SLICE_X8Y23          FDRE                                         r  PacketTx_module/output_reg/reg_state_reg[21]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.131    -0.483    PacketTx_module/output_reg/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 baud_config/gen_detectors[10].detector/sync_reg/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[10].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.583    -0.598    baud_config/gen_detectors[10].detector/sync_reg/shift_reg/clk_sig
    SLICE_X3Y23          FDRE                                         r  baud_config/gen_detectors[10].detector/sync_reg/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  baud_config/gen_detectors[10].detector/sync_reg/shift_reg/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.128    -0.329    baud_config/gen_detectors[10].detector/moving_average/shift_reg/sync_sig
    SLICE_X2Y23          SRLC32E                                      r  baud_config/gen_detectors[10].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.851    -0.839    baud_config/gen_detectors[10].detector/moving_average/shift_reg/clk_sig
    SLICE_X2Y23          SRLC32E                                      r  baud_config/gen_detectors[10].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y23          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.468    baud_config/gen_detectors[10].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 baud_config/gen_detectors[6].detector/sync_reg/shift_reg/reg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[6].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.535%)  route 0.122ns (46.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.594    -0.587    baud_config/gen_detectors[6].detector/sync_reg/shift_reg/clk_sig
    SLICE_X0Y9           FDRE                                         r  baud_config/gen_detectors[6].detector/sync_reg/shift_reg/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  baud_config/gen_detectors[6].detector/sync_reg/shift_reg/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.122    -0.324    baud_config/gen_detectors[6].detector/moving_average/shift_reg/sync_sig
    SLICE_X2Y10          SRLC32E                                      r  baud_config/gen_detectors[6].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.864    -0.826    baud_config/gen_detectors[6].detector/moving_average/shift_reg/clk_sig
    SLICE_X2Y10          SRLC32E                                      r  baud_config/gen_detectors[6].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
                         clock pessimism              0.253    -0.572    
    SLICE_X2Y10          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.463    baud_config/gen_detectors[6].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Tx_module/tx_reg/reg_state_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_module/tx_reg/reg_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.557    -0.624    Tx_module/tx_reg/clk_sig
    SLICE_X10Y20         FDSE                                         r  Tx_module/tx_reg/reg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  Tx_module/tx_reg/reg_state_reg[5]/Q
                         net (fo=1, routed)           0.049    -0.411    Tx_module/FSM/reg_state_reg[4]_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I0_O)        0.045    -0.366 r  Tx_module/FSM/reg_state[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.366    Tx_module/tx_reg/reg_state_reg[4]_1
    SLICE_X11Y20         FDSE                                         r  Tx_module/tx_reg/reg_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.825    -0.865    Tx_module/tx_reg/clk_sig
    SLICE_X11Y20         FDSE                                         r  Tx_module/tx_reg/reg_state_reg[4]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X11Y20         FDSE (Hold_fdse_C_D)         0.092    -0.519    Tx_module/tx_reg/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 baud_config/gen_detectors[2].detector/moving_average/shift_reg/reg_state_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[2].detector/moving_average/sum_reg/reg_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.591    -0.590    baud_config/gen_detectors[2].detector/moving_average/shift_reg/clk_sig
    SLICE_X3Y14          FDRE                                         r  baud_config/gen_detectors[2].detector/moving_average/shift_reg/reg_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  baud_config/gen_detectors[2].detector/moving_average/shift_reg/reg_state_reg[31]/Q
                         net (fo=5, routed)           0.114    -0.335    baud_config/gen_detectors[2].detector/moving_average/sum_reg/reg_state_reg[1]_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.045    -0.290 r  baud_config/gen_detectors[2].detector/moving_average/sum_reg/reg_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    baud_config/gen_detectors[2].detector/moving_average/sum_reg/sum_in_sig__1[0]
    SLICE_X2Y14          FDSE                                         r  baud_config/gen_detectors[2].detector/moving_average/sum_reg/reg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.861    -0.829    baud_config/gen_detectors[2].detector/moving_average/sum_reg/clk_sig
    SLICE_X2Y14          FDSE                                         r  baud_config/gen_detectors[2].detector/moving_average/sum_reg/reg_state_reg[0]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y14          FDSE (Hold_fdse_C_D)         0.121    -0.456    baud_config/gen_detectors[2].detector/moving_average/sum_reg/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Tx_module/valid_buf_reg/reg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_module/tx_reg/reg_state_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.734%)  route 0.144ns (43.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.557    -0.624    Tx_module/valid_buf_reg/clk_sig
    SLICE_X9Y20          FDRE                                         r  Tx_module/valid_buf_reg/reg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Tx_module/valid_buf_reg/reg_state_reg[5]/Q
                         net (fo=1, routed)           0.144    -0.339    Tx_module/FSM/reg_state_reg[6]_1
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.048    -0.291 r  Tx_module/FSM/reg_state[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.291    Tx_module/tx_reg/reg_state_reg[6]_1
    SLICE_X10Y20         FDSE                                         r  Tx_module/tx_reg/reg_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.825    -0.865    Tx_module/tx_reg/clk_sig
    SLICE_X10Y20         FDSE                                         r  Tx_module/tx_reg/reg_state_reg[6]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X10Y20         FDSE (Hold_fdse_C_D)         0.131    -0.459    Tx_module/tx_reg/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 baud_config/gen_detectors[13].detector/moving_average/sum_reg/reg_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[13].detector/FSM/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.580    -0.601    baud_config/gen_detectors[13].detector/moving_average/sum_reg/clk_sig
    SLICE_X7Y25          FDRE                                         r  baud_config/gen_detectors[13].detector/moving_average/sum_reg/reg_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  baud_config/gen_detectors[13].detector/moving_average/sum_reg/reg_state_reg[4]/Q
                         net (fo=12, routed)          0.122    -0.339    baud_config/gen_detectors[13].detector/FSM/current_state_reg[2]_1
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  baud_config/gen_detectors[13].detector/FSM/current_state[1]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.294    baud_config/gen_detectors[13].detector/FSM/current_state[1]_i_1__12_n_0
    SLICE_X6Y25          FDRE                                         r  baud_config/gen_detectors[13].detector/FSM/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.848    -0.842    baud_config/gen_detectors[13].detector/FSM/clk_sig
    SLICE_X6Y25          FDRE                                         r  baud_config/gen_detectors[13].detector/FSM/current_state_reg[1]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121    -0.467    baud_config/gen_detectors[13].detector/FSM/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 baud_config/gen_detectors[13].detector/moving_average/sum_reg/reg_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_config/gen_detectors[13].detector/FSM/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.580    -0.601    baud_config/gen_detectors[13].detector/moving_average/sum_reg/clk_sig
    SLICE_X7Y25          FDRE                                         r  baud_config/gen_detectors[13].detector/moving_average/sum_reg/reg_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  baud_config/gen_detectors[13].detector/moving_average/sum_reg/reg_state_reg[4]/Q
                         net (fo=12, routed)          0.124    -0.337    baud_config/gen_detectors[13].detector/FSM/current_state_reg[2]_1
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  baud_config/gen_detectors[13].detector/FSM/current_state[0]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.292    baud_config/gen_detectors[13].detector/FSM/current_state[0]_i_1__12_n_0
    SLICE_X6Y25          FDRE                                         r  baud_config/gen_detectors[13].detector/FSM/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.848    -0.842    baud_config/gen_detectors[13].detector/FSM/clk_sig
    SLICE_X6Y25          FDRE                                         r  baud_config/gen_detectors[13].detector/FSM/current_state_reg[0]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120    -0.468    baud_config/gen_detectors[13].detector/FSM/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PacketTx_module/word_timer/count_out_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacketTx_module/word_timer/count_out_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_sig  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk_sig
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_sig rise@0.000ns - mmcm_clk_sig rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.503%)  route 0.075ns (26.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.556    -0.625    PacketTx_module/word_timer/clk_sig
    SLICE_X12Y22         FDRE                                         r  PacketTx_module/word_timer/count_out_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  PacketTx_module/word_timer/count_out_sig_reg[3]/Q
                         net (fo=6, routed)           0.075    -0.386    PacketTx_module/word_timer/count_out_sig_reg[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.341 r  PacketTx_module/word_timer/count_out_sig[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    PacketTx_module/word_timer/count_out_sig[5]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  PacketTx_module/word_timer/count_out_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_sig rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_100MHz_module/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_100MHz_module/mmcm_clk_sig
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_100MHz_module/BUFG_clk_out/O
                         net (fo=430, routed)         0.823    -0.867    PacketTx_module/word_timer/clk_sig
    SLICE_X13Y22         FDRE                                         r  PacketTx_module/word_timer/count_out_sig_reg[5]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.092    -0.520    PacketTx_module/word_timer/count_out_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_sig
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_100MHz_module/BUFG_clk_out/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y9       LED_blink/Timer_module/count_out_sig_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y9       LED_blink/Timer_module/count_out_sig_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y9       LED_blink/Timer_module/count_out_sig_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y10      LED_blink/Timer_module/count_out_sig_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y10      LED_blink/Timer_module/count_out_sig_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y10      LED_blink/Timer_module/count_out_sig_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y10      LED_blink/Timer_module/count_out_sig_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       LED_blink/Timer_module/count_out_sig_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y9      baud_config/gen_detectors[4].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y9      baud_config/gen_detectors[5].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y17      baud_config/gen_detectors[8].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y10      baud_config/gen_detectors[0].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y10      baud_config/gen_detectors[0].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y10      baud_config/gen_detectors[9].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y10      baud_config/gen_detectors[2].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y10      baud_config/gen_detectors[7].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y10      baud_config/gen_detectors[7].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y4       clk_100MHz_module/sync_rst/shift_reg/reg_state_reg[1]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y25     baud_config/gen_detectors[14].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y9      baud_config/gen_detectors[4].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y10      baud_config/gen_detectors[9].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y10      baud_config/gen_detectors[2].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y25     baud_config/gen_detectors[15].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y9      baud_config/gen_detectors[5].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y10      baud_config/gen_detectors[3].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X2Y10      baud_config/gen_detectors[6].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y10      baud_config/gen_detectors[0].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y10      baud_config/gen_detectors[0].detector/moving_average/shift_reg/reg_state_reg[29]_srl30___baud_config_gen_detectors_r_28/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_out
  To Clock:  mmcm_fb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz_module/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_100MHz_module/gen_BUFG.BUFG_mmcm_loopback/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_100MHz_module/MMCME2_BASE_inst/CLKFBOUT



