Protel Design System Design Rule Check
PCB File : C:\Users\faisal\Desktop\temp\fh_universalslave_pcb\BV100011_UniversalSlave.PcbDoc
Date     : 1/16/2020
Time     : 10:27:46 PM

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=80mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=10mil) (MaxHoleWidth=28mil) (PreferredHoleWidth=10mil) (MinWidth=20mil) (MaxWidth=50mil) (PreferedWidth=20mil) (All)
   Violation between Routing Via Style: Via (1310mil,1660mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1410mil,1755mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1665mil,1650mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1755mil,1865mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1790mil,1430mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1840mil,1870mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1895mil,1635mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (1925mil,2140mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (2015mil,1675mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (2060mil,1429.655mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (2158.457mil,1528.015mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (4310mil,2790mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (4340mil,2575mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 28mil
   Violation between Routing Via Style: Via (6185mil,4400mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (6187.5mil,3872.5mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (7165mil,1895mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (7170mil,2070mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (7375mil,1485mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
   Violation between Routing Via Style: Via (7406.297mil,3692.259mil) from Top Layer to Bottom Layer Actual Size : 60mil Actual Hole Size : 30mil
Rule Violations :19

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil)  and Width Constraints (Min=15mil) (Max=15mil) (Prefered=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (150mil > 100mil) Pad Earth1-1(7530mil,2915mil) on Multi-Layer Actual Hole Size = 150mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-19(3285mil,1505mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-20(1130mil,4885mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-21(7555mil,1175mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-22(5000mil,2990mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-24(4035mil,4885mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-25(1130mil,3240mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-26(1130mil,1175mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-27(7235mil,4890mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-29(4045mil,4115mil) on Multi-Layer Actual Hole Size = 120mil
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C10-1(4215mil,3364.685mil) on Bottom Layer And Pad C10-2(4215mil,3325.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C10-2(4215mil,3325.315mil) on Bottom Layer And Via (4215mil,3290mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C11-1(4335mil,3364.685mil) on Top Layer And Pad C11-2(4335mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C12-1(3910mil,3277.342mil) on Bottom Layer And Pad C12-2(3910mil,3237.972mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.161mil < 10mil) Between Pad C12-2(3910mil,3237.972mil) on Bottom Layer And Via (3910mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.161mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C13-1(3970mil,3275mil) on Bottom Layer And Pad C13-2(3970mil,3235.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C13-2(3970mil,3235.63mil) on Bottom Layer And Via (3970mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C14-1(4030mil,3274.685mil) on Bottom Layer And Pad C14-2(4030mil,3235.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C14-2(4030mil,3235.315mil) on Bottom Layer And Via (4030mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C16-1(4095mil,3275mil) on Bottom Layer And Pad C16-2(4095mil,3235.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C16-2(4095mil,3235.63mil) on Bottom Layer And Via (4095mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C21-1(3670mil,3235.315mil) on Bottom Layer And Pad C21-2(3670mil,3274.685mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C21-1(3670mil,3235.315mil) on Bottom Layer And Via (3670mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C23-1(3730mil,3235.63mil) on Bottom Layer And Pad C23-2(3730mil,3275mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C23-1(3730mil,3235.63mil) on Bottom Layer And Via (3730mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C25-1(3790mil,3235.315mil) on Bottom Layer And Pad C25-2(3790mil,3274.685mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C25-1(3790mil,3235.315mil) on Bottom Layer And Via (3790mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C27-1(3850mil,3235.315mil) on Bottom Layer And Pad C27-2(3850mil,3274.685mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C27-1(3850mil,3235.315mil) on Bottom Layer And Via (3850mil,3200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad C44-1(1560mil,3021.85mil) on Top Layer And Via (1616.85mil,3021.85mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C47-2(1165mil,2441.85mil) on Bottom Layer And Via (1105mil,2445mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C51-1(5500mil,2448.15mil) on Top Layer And Via (5500mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C52-1(5640mil,2448.15mil) on Top Layer And Via (5640mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C53-1(5780mil,2448.15mil) on Top Layer And Via (5780mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C57-1(6340mil,2448.15mil) on Top Layer And Via (6340mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C58-1(6480mil,2448.15mil) on Top Layer And Via (6480mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C7-1(5220mil,2448.15mil) on Top Layer And Via (5220mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.197mil < 10mil) Between Pad C8-1(5360mil,2448.15mil) on Top Layer And Via (5360mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C9-1(4155mil,3364.685mil) on Bottom Layer And Pad C9-2(4155mil,3325.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C9-2(4155mil,3325.315mil) on Bottom Layer And Via (4155mil,3290mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.11mil < 10mil) Between Pad D19-2(1138.386mil,1755mil) on Bottom Layer And Via (1065mil,1755mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.11mil < 10mil) Between Pad D20-1(1138.386mil,1755mil) on Top Layer And Via (1065mil,1755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Pad D29-1(7289.646mil,1485mil) on Top Layer And Via (7375mil,1485mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad D40-1(7550.63mil,3327.402mil) on Top Layer And Via (7500mil,3330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-10(3985mil,2780mil) on Multi-Layer And Pad Free-11(4060mil,2780mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-10(3985mil,2780mil) on Multi-Layer And Pad Free-9(3910mil,2780mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.843mil < 10mil) Between Pad Free-11(4060mil,2780mil) on Multi-Layer And Pad IC2-37(4179.842mil,2780.157mil) on Top Layer [Top Solder] Mask Sliver [6.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-13(3840mil,2695mil) on Multi-Layer And Pad Free-14(3910mil,2695mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-15(3990mil,2695mil) on Multi-Layer And Pad Free-16(4065mil,2695mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.368mil < 10mil) Between Pad Free-16(4065mil,2695mil) on Multi-Layer And Pad IC2-37(4179.842mil,2780.157mil) on Top Layer [Top Solder] Mask Sliver [2.368mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-2(3760mil,2865mil) on Multi-Layer And Pad Free-3(3835mil,2865mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-3(3835mil,2865mil) on Multi-Layer And Pad Free-4(3910mil,2865mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-4(3910mil,2865mil) on Multi-Layer And Pad Free-5(3985mil,2865mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-5(3985mil,2865mil) on Multi-Layer And Pad Free-6(4060mil,2865mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.258mil < 10mil) Between Pad Free-6(4060mil,2865mil) on Multi-Layer And Pad IC2-37(4179.842mil,2780.157mil) on Top Layer [Top Solder] Mask Sliver [7.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-7(3760mil,2780mil) on Multi-Layer And Pad Free-8(3835mil,2780mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Free-8(3835mil,2780mil) on Multi-Layer And Pad Free-9(3910mil,2780mil) on Multi-Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC3-8(1610mil,2268.228mil) on Top Layer And Via (1610mil,2215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC4-1(1310mil,2476.772mil) on Top Layer And Via (1310mil,2530mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC4-2(1260mil,2476.772mil) on Top Layer And Via (1260mil,2530mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.209mil < 10mil) Between Pad IC7-3(7133.228mil,3430mil) on Top Layer And Via (7080mil,3430mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-1(1340mil,3741.929mil) on Top Layer And Pad J2-3(1340mil,3761.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad J2-1(1340mil,3741.929mil) on Top Layer And Pad J2-68(1369.528mil,3698.622mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-10(1637.244mil,3909.252mil) on Top Layer And Pad J2-12(1637.244mil,3928.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-10(1637.244mil,3909.252mil) on Top Layer And Pad J2-8(1637.244mil,3889.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-11(1340mil,3919.095mil) on Top Layer And Pad J2-13(1340mil,3938.78mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-11(1340mil,3919.095mil) on Top Layer And Pad J2-9(1340mil,3899.41mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-12(1637.244mil,3928.937mil) on Top Layer And Pad J2-14(1637.244mil,3948.622mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-13(1340mil,3938.78mil) on Top Layer And Pad J2-15(1340mil,3958.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-14(1637.244mil,3948.622mil) on Top Layer And Pad J2-16(1637.244mil,3968.307mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-15(1340mil,3958.465mil) on Top Layer And Pad J2-17(1340mil,3978.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-16(1637.244mil,3968.307mil) on Top Layer And Pad J2-18(1637.244mil,3987.992mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-17(1340mil,3978.15mil) on Top Layer And Pad J2-19(1340mil,3997.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-18(1637.244mil,3987.992mil) on Top Layer And Pad J2-20(1637.244mil,4007.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-19(1340mil,3997.835mil) on Top Layer And Pad J2-21(1340mil,4017.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-2(1637.244mil,3751.772mil) on Top Layer And Pad J2-4(1637.244mil,3771.457mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-20(1637.244mil,4007.677mil) on Top Layer And Pad J2-22(1637.244mil,4027.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-21(1340mil,4017.52mil) on Top Layer And Pad J2-23(1340mil,4037.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-22(1637.244mil,4027.362mil) on Top Layer And Pad J2-24(1637.244mil,4047.047mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-23(1340mil,4037.205mil) on Top Layer And Pad J2-25(1340mil,4056.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-24(1637.244mil,4047.047mil) on Top Layer And Pad J2-26(1637.244mil,4066.732mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-25(1340mil,4056.89mil) on Top Layer And Pad J2-27(1340mil,4076.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-26(1637.244mil,4066.732mil) on Top Layer And Pad J2-28(1637.244mil,4086.417mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-27(1340mil,4076.575mil) on Top Layer And Pad J2-29(1340mil,4096.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-28(1637.244mil,4086.417mil) on Top Layer And Pad J2-30(1637.244mil,4106.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-29(1340mil,4096.26mil) on Top Layer And Pad J2-31(1340mil,4115.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-3(1340mil,3761.614mil) on Top Layer And Pad J2-5(1340mil,3781.299mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-30(1637.244mil,4106.102mil) on Top Layer And Pad J2-32(1637.244mil,4125.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-31(1340mil,4115.945mil) on Top Layer And Pad J2-33(1340mil,4135.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-32(1637.244mil,4125.787mil) on Top Layer And Pad J2-34(1637.244mil,4145.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-33(1340mil,4135.63mil) on Top Layer And Pad J2-35(1340mil,4155.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-34(1637.244mil,4145.472mil) on Top Layer And Pad J2-36(1637.244mil,4165.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-35(1340mil,4155.315mil) on Top Layer And Pad J2-37(1340mil,4175mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-36(1637.244mil,4165.158mil) on Top Layer And Pad J2-38(1637.244mil,4184.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-37(1340mil,4175mil) on Top Layer And Pad J2-39(1340mil,4194.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-38(1637.244mil,4184.843mil) on Top Layer And Pad J2-40(1637.244mil,4204.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-39(1340mil,4194.685mil) on Top Layer And Pad J2-41(1340mil,4214.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-4(1637.244mil,3771.457mil) on Top Layer And Pad J2-6(1637.244mil,3791.142mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-40(1637.244mil,4204.528mil) on Top Layer And Pad J2-42(1637.244mil,4224.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-41(1340mil,4214.37mil) on Top Layer And Pad J2-43(1340mil,4234.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-42(1637.244mil,4224.213mil) on Top Layer And Pad J2-44(1637.244mil,4243.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-43(1340mil,4234.055mil) on Top Layer And Pad J2-45(1340mil,4253.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-44(1637.244mil,4243.898mil) on Top Layer And Pad J2-46(1637.244mil,4263.583mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-45(1340mil,4253.74mil) on Top Layer And Pad J2-47(1340mil,4273.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-46(1637.244mil,4263.583mil) on Top Layer And Pad J2-48(1637.244mil,4283.268mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-47(1340mil,4273.425mil) on Top Layer And Pad J2-49(1340mil,4293.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-48(1637.244mil,4283.268mil) on Top Layer And Pad J2-50(1637.244mil,4302.953mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-49(1340mil,4293.11mil) on Top Layer And Pad J2-51(1340mil,4312.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-5(1340mil,3781.299mil) on Top Layer And Pad J2-7(1340mil,3800.984mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-50(1637.244mil,4302.953mil) on Top Layer And Pad J2-52(1637.244mil,4322.638mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-51(1340mil,4312.795mil) on Top Layer And Pad J2-53(1340mil,4332.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-52(1637.244mil,4322.638mil) on Top Layer And Pad J2-54(1637.244mil,4342.323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-53(1340mil,4332.48mil) on Top Layer And Pad J2-55(1340mil,4352.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-54(1637.244mil,4342.323mil) on Top Layer And Pad J2-56(1637.244mil,4362.008mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-55(1340mil,4352.165mil) on Top Layer And Pad J2-57(1340mil,4371.85mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-56(1637.244mil,4362.008mil) on Top Layer And Pad J2-58(1637.244mil,4381.693mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-57(1340mil,4371.85mil) on Top Layer And Pad J2-59(1340mil,4391.535mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-58(1637.244mil,4381.693mil) on Top Layer And Pad J2-60(1637.244mil,4401.378mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-59(1340mil,4391.535mil) on Top Layer And Pad J2-61(1340mil,4411.221mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-60(1637.244mil,4401.378mil) on Top Layer And Pad J2-62(1637.244mil,4421.063mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-61(1340mil,4411.221mil) on Top Layer And Pad J2-63(1340mil,4430.905mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-62(1637.244mil,4421.063mil) on Top Layer And Pad J2-64(1637.244mil,4440.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-63(1340mil,4430.905mil) on Top Layer And Pad J2-65(1340mil,4450.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-64(1637.244mil,4440.748mil) on Top Layer And Pad J2-66(1637.244mil,4460.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-65(1340mil,4450.591mil) on Top Layer And Pad J2-67(1340mil,4470.276mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad J2-67(1340mil,4470.276mil) on Top Layer And Pad J2-71(1369.528mil,4513.583mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J6-1(1577.362mil,1315mil) on Multi-Layer And Pad J6-2(1675.787mil,1315mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J6-2(1675.787mil,1315mil) on Multi-Layer And Pad J6-3(1774.213mil,1315mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J6-3(1774.213mil,1315mil) on Multi-Layer And Pad J6-4(1872.638mil,1315mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J8-1(6900mil,1315mil) on Multi-Layer And Pad J8-2(6998.425mil,1315mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad L2-1(5288.661mil,4030mil) on Bottom Layer And Pad L2-2(5371.339mil,4030mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad Q2-2(1691.89mil,2035mil) on Bottom Layer And Via (1630mil,2035mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad Q2-3(1691.89mil,2125.551mil) on Bottom Layer And Via (1695mil,2170mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad Q2-4(1928.11mil,2035mil) on Bottom Layer And Via (1925mil,2140mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R101-1(5355mil,3079.685mil) on Top Layer And Pad R101-2(5355mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R101-2(5355mil,3040.315mil) on Top Layer And Via (5355mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R102-1(5430mil,3079.685mil) on Top Layer And Pad R102-2(5430mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R102-2(5430mil,3040.315mil) on Top Layer And Via (5430mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R103-1(5505mil,3079.685mil) on Top Layer And Pad R103-2(5505mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R103-2(5505mil,3040.315mil) on Top Layer And Via (5505mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R104-1(5580mil,3079.685mil) on Top Layer And Pad R104-2(5580mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R104-2(5580mil,3040.315mil) on Top Layer And Via (5580mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R106-1(5745mil,1726.614mil) on Top Layer And Via (5750mil,1780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R108-2(5745mil,1726.614mil) on Bottom Layer And Via (5750mil,1780mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R11-2(4635mil,1726.614mil) on Bottom Layer And Via (4640mil,1780mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R114-1(5650mil,3079.685mil) on Top Layer And Pad R114-2(5650mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R114-2(5650mil,3040.315mil) on Top Layer And Via (5647.48mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R115-1(5730mil,3079.685mil) on Top Layer And Pad R115-2(5730mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R115-2(5730mil,3040.315mil) on Top Layer And Via (5730mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R116-1(5800mil,3079.685mil) on Top Layer And Pad R116-2(5800mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R116-2(5800mil,3040.315mil) on Top Layer And Via (5800mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R117-1(5875mil,3079.685mil) on Top Layer And Pad R117-2(5875mil,3040.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R117-2(5875mil,3040.315mil) on Top Layer And Via (5875mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R128-2(5190mil,3114.528mil) on Top Layer And Via (5190mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Pad R130-1(6070mil,3395.472mil) on Top Layer And Via (6110mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.693mil < 10mil) Between Pad R130-2(6070mil,3454.528mil) on Top Layer And Via (6070mil,3490mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R17-1(4615mil,3084.685mil) on Top Layer And Pad R17-2(4615mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R18-1(4670mil,3084.685mil) on Top Layer And Pad R18-2(4670mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.846mil < 10mil) Between Pad R18-2(4670mil,3045.315mil) on Top Layer And Via (4670mil,3007.657mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R19-1(4725mil,3084.685mil) on Top Layer And Pad R19-2(4725mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R20-1(4780mil,3084.685mil) on Top Layer And Pad R20-2(4780mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R25-1(6095.315mil,4140mil) on Top Layer And Pad R25-2(6134.685mil,4140mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R26-1(6095.315mil,4255mil) on Top Layer And Pad R26-2(6134.685mil,4255mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R31-1(4275mil,3364.685mil) on Top Layer And Pad R31-2(4275mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R32-1(4215mil,3364.685mil) on Top Layer And Pad R32-2(4215mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R32-2(4215mil,3325.315mil) on Top Layer And Via (4215mil,3290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R33-1(4155mil,3364.685mil) on Top Layer And Pad R33-2(4155mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad R33-2(4155mil,3325.315mil) on Top Layer And Via (4155mil,3290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R34-1(4095mil,3364.685mil) on Top Layer And Pad R34-2(4095mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R35-1(4030mil,3364.685mil) on Top Layer And Pad R35-2(4030mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R36-1(3970mil,3364.685mil) on Top Layer And Pad R36-2(3970mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R37-1(3910mil,3364.685mil) on Top Layer And Pad R37-2(3910mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R38-1(3850mil,3364.685mil) on Top Layer And Pad R38-2(3850mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R39-1(3790mil,3364.685mil) on Top Layer And Pad R39-2(3790mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R40-1(3730mil,3364.685mil) on Top Layer And Pad R40-2(3730mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R4-1(4395mil,3084.685mil) on Top Layer And Pad R4-2(4395mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R41-1(3670mil,3364.685mil) on Top Layer And Pad R41-2(3670mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R42-1(3610mil,3364.685mil) on Top Layer And Pad R42-2(3610mil,3325.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R44-1(6134.685mil,4025mil) on Top Layer And Pad R44-2(6095.315mil,4025mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R46-1(3670mil,3369.685mil) on Bottom Layer And Pad R46-2(3670mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R49-1(3730mil,3369.685mil) on Bottom Layer And Pad R49-2(3730mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R50-1(3790mil,3369.685mil) on Bottom Layer And Pad R50-2(3790mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R5-1(4450mil,3084.685mil) on Top Layer And Pad R5-2(4450mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R51-1(3850mil,3369.685mil) on Bottom Layer And Pad R51-2(3850mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R52-1(3910mil,3369.685mil) on Bottom Layer And Pad R52-2(3910mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R53-1(3970mil,3369.685mil) on Bottom Layer And Pad R53-2(3970mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R54-1(4030mil,3369.685mil) on Bottom Layer And Pad R54-2(4030mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R55-1(4095mil,3369.685mil) on Bottom Layer And Pad R55-2(4095mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R56-1(4275mil,3369.685mil) on Bottom Layer And Pad R56-2(4275mil,3330.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R6-1(4505mil,3084.685mil) on Top Layer And Pad R6-2(4505mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R7-1(4560mil,3084.685mil) on Top Layer And Pad R7-2(4560mil,3045.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R76-1(2240mil,2290.472mil) on Top Layer And Via (2240mil,2250mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Pad R77-1(2740.472mil,2490mil) on Bottom Layer And Via (2740mil,2535mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R82-1(2700mil,2290.472mil) on Top Layer And Via (2700mil,2250mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R88-1(3155mil,2290.472mil) on Top Layer And Via (3155mil,2250mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad R9-1(4635mil,1726.614mil) on Top Layer And Via (4640mil,1780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Pad R91-2(1310.472mil,2570mil) on Bottom Layer And Via (1310mil,2530mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R92-2(1160mil,2240.472mil) on Bottom Layer And Via (1160mil,2200mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.693mil < 10mil) Between Pad R94-1(1235mil,2299.528mil) on Bottom Layer And Via (1235mil,2335mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.024mil < 10mil) Between Pad S1-7(2755mil,1776.024mil) on Top Layer And Via (2755mil,1725mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-1(2740mil,1493.071mil) on Top Layer And Pad U10-7(2777.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-2(2777.402mil,1493.071mil) on Top Layer And Pad U10-7(2777.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-3(2814.803mil,1493.071mil) on Top Layer And Pad U10-7(2777.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-4(2814.803mil,1610mil) on Top Layer And Pad U10-7(2777.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-5(2777.402mil,1610mil) on Top Layer And Pad U10-7(2777.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U10-6(2740mil,1610mil) on Top Layer And Pad U10-7(2777.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.349mil < 10mil) Between Pad U1-1(1902.559mil,2270mil) on Bottom Layer And Via (1840mil,2250mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.349mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U11-3(2345mil,2614.646mil) on Bottom Layer And Via (2345mil,2550mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-1(2895.197mil,1493.071mil) on Top Layer And Pad U12-7(2932.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-2(2932.598mil,1493.071mil) on Top Layer And Pad U12-7(2932.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-3(2970mil,1493.071mil) on Top Layer And Pad U12-7(2932.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-4(2970mil,1610mil) on Top Layer And Pad U12-7(2932.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-5(2932.598mil,1610mil) on Top Layer And Pad U12-7(2932.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U12-6(2895.197mil,1610mil) on Top Layer And Pad U12-7(2932.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U1-3(1902.559mil,2370mil) on Bottom Layer And Via (1845mil,2370mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U13-3(2812.559mil,2370mil) on Bottom Layer And Via (2755mil,2370mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-5(3007.441mil,2420mil) on Bottom Layer And Via (3070mil,2420mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-6(3007.441mil,2370mil) on Bottom Layer And Via (3070mil,2370mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-7(3007.441mil,2320mil) on Bottom Layer And Via (3070mil,2320mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U13-8(3007.441mil,2270mil) on Bottom Layer And Via (3010mil,2235mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U14-2(2800mil,2614.646mil) on Top Layer And Via (2800mil,2550mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-5(2097.441mil,2420mil) on Bottom Layer And Via (2160mil,2420mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-1(2629.803mil,1493.071mil) on Bottom Layer And Pad U16-7(2592.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-2(2592.402mil,1493.071mil) on Bottom Layer And Pad U16-7(2592.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-3(2555mil,1493.071mil) on Bottom Layer And Pad U16-7(2592.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-4(2555mil,1610mil) on Bottom Layer And Pad U16-7(2592.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-5(2592.402mil,1610mil) on Bottom Layer And Pad U16-7(2592.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U16-6(2629.803mil,1610mil) on Bottom Layer And Pad U16-7(2592.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-7(2097.441mil,2320mil) on Bottom Layer And Via (2160mil,2320mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U17-3(2800mil,2614.646mil) on Bottom Layer And Via (2800mil,2550mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-8(2097.441mil,2270mil) on Bottom Layer And Via (2100mil,2235mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-1(2789.803mil,1493.071mil) on Bottom Layer And Pad U18-7(2752.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-2(2752.402mil,1493.071mil) on Bottom Layer And Pad U18-7(2752.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-3(2715mil,1493.071mil) on Bottom Layer And Pad U18-7(2752.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-4(2715mil,1610mil) on Bottom Layer And Pad U18-7(2752.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-5(2752.402mil,1610mil) on Bottom Layer And Pad U18-7(2752.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U18-6(2789.803mil,1610mil) on Bottom Layer And Pad U18-7(2752.402mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.575mil < 10mil) Between Pad U19-2(3267.559mil,2315mil) on Bottom Layer And Via (3207.205mil,2315mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-3(3267.559mil,2365mil) on Bottom Layer And Via (3205mil,2365mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-6(3462.441mil,2365mil) on Bottom Layer And Via (3525mil,2365mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-7(3462.441mil,2315mil) on Bottom Layer And Via (3525mil,2315mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U19-8(3462.441mil,2265mil) on Bottom Layer And Via (3465mil,2230mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U20-2(3255mil,2614.646mil) on Top Layer And Via (3255mil,2550mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-1(2952.402mil,1493.071mil) on Bottom Layer And Pad U22-7(2915mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-2(2915mil,1493.071mil) on Bottom Layer And Pad U22-7(2915mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-3(2877.598mil,1493.071mil) on Bottom Layer And Pad U22-7(2915mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-4(2877.598mil,1610mil) on Bottom Layer And Pad U22-7(2915mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-5(2915mil,1610mil) on Bottom Layer And Pad U22-7(2915mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U22-6(2952.402mil,1610mil) on Bottom Layer And Pad U22-7(2915mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U23-3(3255mil,2614.646mil) on Bottom Layer And Via (3255mil,2550mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-1(3110mil,1493.071mil) on Bottom Layer And Pad U24-7(3072.598mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-2(3072.598mil,1493.071mil) on Bottom Layer And Pad U24-7(3072.598mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-3(3035.197mil,1493.071mil) on Bottom Layer And Pad U24-7(3072.598mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-4(3035.197mil,1610mil) on Bottom Layer And Pad U24-7(3072.598mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-5(3072.598mil,1610mil) on Bottom Layer And Pad U24-7(3072.598mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U24-6(3110mil,1610mil) on Bottom Layer And Pad U24-7(3072.598mil,1551.535mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.938mil < 10mil) Between Pad U25-11(1310mil,2682.717mil) on Top Layer And Via (1310mil,2620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U26-5(1310mil,2112mil) on Top Layer And Via (1310mil,2175mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U29-1(5139.134mil,3972.402mil) on Bottom Layer And Pad U29-2(5139.134mil,3935mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U29-2(5139.134mil,3935mil) on Bottom Layer And Pad U29-3(5139.134mil,3897.599mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-1(2420.197mil,1493.071mil) on Top Layer And Pad U4-7(2457.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-2(2457.598mil,1493.071mil) on Top Layer And Pad U4-7(2457.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-3(2495mil,1493.071mil) on Top Layer And Pad U4-7(2457.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-4(2495mil,1610mil) on Top Layer And Pad U4-7(2457.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-5(2457.598mil,1610mil) on Top Layer And Pad U4-7(2457.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U4-6(2420.197mil,1610mil) on Top Layer And Pad U4-7(2457.598mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-1(2580mil,1493.071mil) on Top Layer And Pad U6-7(2617.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-2(2617.402mil,1493.071mil) on Top Layer And Pad U6-7(2617.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-3(2654.803mil,1493.071mil) on Top Layer And Pad U6-7(2617.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-4(2654.803mil,1610mil) on Top Layer And Pad U6-7(2617.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-5(2617.402mil,1610mil) on Top Layer And Pad U6-7(2617.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad U6-6(2580mil,1610mil) on Top Layer And Pad U6-7(2617.402mil,1551.535mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U7-3(2352.559mil,2370mil) on Bottom Layer And Via (2295mil,2370mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.78mil < 10mil) Between Pad U7-5(2547.441mil,2420mil) on Bottom Layer And Via (2605mil,2420mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-6(2547.441mil,2370mil) on Bottom Layer And Via (2610mil,2370mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-7(2547.441mil,2320mil) on Bottom Layer And Via (2610mil,2320mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-8(2547.441mil,2270mil) on Bottom Layer And Via (2550mil,2235mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.244mil < 10mil) Between Pad U8-2(2345mil,2614.646mil) on Top Layer And Via (2345mil,2550mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.244mil]
Rule Violations :268

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.142mil < 10mil) Between Arc (2604.803mil,1740.945mil) on Top Overlay And Pad S1-1(2605mil,1776.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Arc (2604.803mil,1740.945mil) on Top Overlay And Pad S1-1(2605mil,1776.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C1-1(4380mil,2448.15mil) on Top Layer And Text "C1" (4335mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.847mil < 10mil) Between Pad C12-1(3910mil,3277.342mil) on Bottom Layer And Text "C12" (3925mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C13-1(3970mil,3275mil) on Bottom Layer And Text "C13" (3995mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C14-1(4030mil,3274.685mil) on Bottom Layer And Text "C14" (4050mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C15-1(3595mil,2078.15mil) on Top Layer And Text "C15" (3545mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C16-1(4095mil,3275mil) on Bottom Layer And Text "C16" (4120mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C17-1(3780mil,2078.15mil) on Top Layer And Text "C17" (3735mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C18-1(3965mil,2078.15mil) on Top Layer And Text "C18" (3920mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C19-1(4150mil,2078.15mil) on Top Layer And Text "C19" (4105mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C20-2(3595mil,2078.15mil) on Bottom Layer And Text "C20" (3640mil,2110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C2-1(4520mil,2448.15mil) on Top Layer And Text "C2" (4475mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C21-2(3670mil,3274.685mil) on Bottom Layer And Text "C21" (3695mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.762mil < 10mil) Between Pad C2-2(4520mil,2341.85mil) on Top Layer And Text "D3" (4566mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C22-2(3780mil,2078.15mil) on Bottom Layer And Text "C22" (3825mil,2110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C23-2(3730mil,3275mil) on Bottom Layer And Text "C23" (3755mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C24-2(3965mil,2078.15mil) on Bottom Layer And Text "C24" (4010mil,2110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C25-2(3790mil,3274.685mil) on Bottom Layer And Text "C25" (3815mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C26-2(4150mil,2078.15mil) on Bottom Layer And Text "C26" (4200mil,2110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad C27-2(3850mil,3274.685mil) on Bottom Layer And Text "C27" (3875mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C3-1(4660mil,2448.15mil) on Top Layer And Text "C3" (4615mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.671mil < 10mil) Between Pad C31-1(4332.417mil,2732.582mil) on Bottom Layer And Text "C31" (4341.716mil,2786.924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C3-2(4660mil,2341.85mil) on Top Layer And Text "D3" (4566mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C35-1(2000mil,2398.15mil) on Top Layer And Text "C35" (1950mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C36-2(1780mil,2428.15mil) on Bottom Layer And Text "C36" (1825mil,2460mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C37-1(2450mil,2398.15mil) on Top Layer And Text "C37" (2405mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C38-2(2230mil,2423.15mil) on Bottom Layer And Text "C38" (2275mil,2455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C39-1(2910mil,2398.15mil) on Top Layer And Text "C39" (2865mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C40-2(2690mil,2423.15mil) on Bottom Layer And Text "C40" (2735mil,2455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C4-1(4800mil,2448.15mil) on Top Layer And Text "C4" (4755mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C41-1(3365mil,2393.15mil) on Top Layer And Text "C41" (3320mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.668mil < 10mil) Between Pad C43-1(1075mil,2218.15mil) on Top Layer And Text "C43" (1030mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C44-2(1560mil,3128.15mil) on Top Layer And Text "C44" (1520mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C45-1(1075mil,2218.15mil) on Bottom Layer And Text "C45" (1120mil,2250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C46-2(1340mil,2353.15mil) on Bottom Layer And Text "C46" (1385mil,2385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.197mil < 10mil) Between Pad C47-1(1165mil,2548.15mil) on Bottom Layer And Text "C47" (1190mil,2580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C48-2(1445mil,2353.15mil) on Bottom Layer And Text "C48" (1490mil,2385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.228mil < 10mil) Between Pad C49-1(1481.85mil,1755mil) on Top Layer And Text "C49" (1455mil,1815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.228mil < 10mil) Between Pad C50-1(1771.85mil,2015mil) on Top Layer And Text "C50" (1745mil,2075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C5-1(4940mil,2448.15mil) on Top Layer And Text "C5" (4895mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C52-1(5640mil,2448.15mil) on Top Layer And Text "C52" (5590mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C53-1(5780mil,2448.15mil) on Top Layer And Text "C53" (5730mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C53-2(5780mil,2341.85mil) on Top Layer And Text "D32" (5706mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C54-1(5920mil,2448.15mil) on Top Layer And Text "C54" (5870mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C55-1(6060mil,2448.15mil) on Top Layer And Text "C55" (6015mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C55-2(6060mil,2341.85mil) on Top Layer And Text "D31" (5991mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C56-1(6200mil,2448.15mil) on Top Layer And Text "C56" (6155mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C57-1(6340mil,2448.15mil) on Top Layer And Text "C57" (6290mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Pad C57-2(6340mil,2341.85mil) on Top Layer And Text "D30" (6276mil,2272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C58-1(6480mil,2448.15mil) on Top Layer And Text "C58" (6430mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C59-1(7125mil,1758.15mil) on Top Layer And Text "C59" (7080mil,1790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.186mil < 10mil) Between Pad C60-2(7406.85mil,3835mil) on Top Layer And Text "C60" (7380mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.186mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad C6-1(5080mil,2448.15mil) on Top Layer And Text "C6" (5035mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.801mil < 10mil) Between Pad C61-1(6941.85mil,1895mil) on Top Layer And Text "C61" (6915mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.801mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Pad C62-1(6951.85mil,1910mil) on Bottom Layer And Text "C62" (7010mil,1970mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad C63-1(6951.85mil,2070mil) on Bottom Layer And Text "C63" (7020mil,2130mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C64-1(6951.85mil,2230mil) on Bottom Layer And Text "C64" (7025mil,2285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C65-2(6615mil,1583.15mil) on Top Layer And Text "C65" (6565mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C66-2(5600mil,3378.15mil) on Bottom Layer And Text "C66" (5655mil,3410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C67-2(5440mil,3378.15mil) on Bottom Layer And Text "C67" (5495mil,3410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C68-2(5270mil,3378.15mil) on Bottom Layer And Text "C68" (5325mil,3410mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C69-2(3035mil,4248.15mil) on Bottom Layer And Text "C69" (3090mil,4280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C70-2(3230mil,4248.15mil) on Bottom Layer And Text "C70" (3285mil,4280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C7-1(5220mil,2448.15mil) on Top Layer And Text "C7" (5175mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad C71-2(3435mil,4248.15mil) on Bottom Layer And Text "C71" (3490mil,4280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad C72-2(6801.85mil,1545mil) on Bottom Layer And Text "C72" (6770mil,1590mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad C8-1(5360mil,2448.15mil) on Top Layer And Text "C8" (5315mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-1(1311.614mil,1755mil) on Bottom Layer And Track (1120.748mil,1702.441mil)(1329.252mil,1702.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-1(1311.614mil,1755mil) on Bottom Layer And Track (1120.748mil,1807.559mil)(1353.937mil,1807.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-2(1138.386mil,1755mil) on Bottom Layer And Track (1120.748mil,1702.441mil)(1329.252mil,1702.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D19-2(1138.386mil,1755mil) on Bottom Layer And Track (1120.748mil,1807.559mil)(1353.937mil,1807.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-1(1138.386mil,1755mil) on Top Layer And Track (1096.063mil,1807.559mil)(1329.252mil,1807.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-1(1138.386mil,1755mil) on Top Layer And Track (1120.748mil,1702.441mil)(1329.252mil,1702.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-2(1311.614mil,1755mil) on Top Layer And Track (1096.063mil,1807.559mil)(1329.252mil,1807.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D20-2(1311.614mil,1755mil) on Top Layer And Track (1120.748mil,1702.441mil)(1329.252mil,1702.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.717mil < 10mil) Between Pad D22-1(1306.614mil,1565mil) on Top Layer And Track (1115.748mil,1512.441mil)(1348.937mil,1512.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D22-1(1306.614mil,1565mil) on Top Layer And Track (1115.748mil,1617.559mil)(1324.252mil,1617.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D22-2(1133.386mil,1565mil) on Top Layer And Track (1115.748mil,1512.441mil)(1348.937mil,1512.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D22-2(1133.386mil,1565mil) on Top Layer And Track (1115.748mil,1617.559mil)(1324.252mil,1617.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-1(1133.386mil,1565mil) on Bottom Layer And Track (1091.063mil,1512.441mil)(1324.252mil,1512.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-1(1133.386mil,1565mil) on Bottom Layer And Track (1115.748mil,1617.559mil)(1324.252mil,1617.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-2(1306.614mil,1565mil) on Bottom Layer And Track (1091.063mil,1512.441mil)(1324.252mil,1512.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D23-2(1306.614mil,1565mil) on Bottom Layer And Track (1115.748mil,1617.559mil)(1324.252mil,1617.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-1(1686.614mil,1545mil) on Bottom Layer And Track (1495.748mil,1492.441mil)(1704.252mil,1492.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-1(1686.614mil,1545mil) on Bottom Layer And Track (1495.748mil,1597.559mil)(1728.937mil,1597.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-2(1513.386mil,1545mil) on Bottom Layer And Track (1495.748mil,1492.441mil)(1704.252mil,1492.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D24-2(1513.386mil,1545mil) on Bottom Layer And Track (1495.748mil,1597.559mil)(1728.937mil,1597.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-1(1513.386mil,1545mil) on Top Layer And Track (1471.063mil,1597.559mil)(1704.252mil,1597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-1(1513.386mil,1545mil) on Top Layer And Track (1495.748mil,1492.441mil)(1704.252mil,1492.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-2(1686.614mil,1545mil) on Top Layer And Track (1471.063mil,1597.559mil)(1704.252mil,1597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D25-2(1686.614mil,1545mil) on Top Layer And Track (1495.748mil,1492.441mil)(1704.252mil,1492.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.717mil < 10mil) Between Pad D27-1(2061.614mil,1530mil) on Top Layer And Track (1870.748mil,1477.441mil)(2103.937mil,1477.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D27-1(2061.614mil,1530mil) on Top Layer And Track (1870.748mil,1582.559mil)(2079.252mil,1582.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D27-2(1888.386mil,1530mil) on Top Layer And Track (1870.748mil,1477.441mil)(2103.937mil,1477.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D27-2(1888.386mil,1530mil) on Top Layer And Track (1870.748mil,1582.559mil)(2079.252mil,1582.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-1(1888.386mil,1530mil) on Bottom Layer And Track (1846.063mil,1477.441mil)(2079.252mil,1477.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-1(1888.386mil,1530mil) on Bottom Layer And Track (1870.748mil,1582.559mil)(2079.252mil,1582.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-2(2061.614mil,1530mil) on Bottom Layer And Track (1846.063mil,1477.441mil)(2079.252mil,1477.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Pad D28-2(2061.614mil,1530mil) on Bottom Layer And Track (1870.748mil,1582.559mil)(2079.252mil,1582.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-1(5287.323mil,4185mil) on Bottom Layer And Track (5257.795mil,4135.787mil)(5444.803mil,4135.787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-1(5287.323mil,4185mil) on Bottom Layer And Track (5295.197mil,4234.213mil)(5444.803mil,4234.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-2(5452.677mil,4185mil) on Bottom Layer And Track (5257.795mil,4135.787mil)(5444.803mil,4135.787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D39-2(5452.677mil,4185mil) on Bottom Layer And Track (5295.197mil,4234.213mil)(5444.803mil,4234.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D40-1(7550.63mil,3327.402mil) on Top Layer And Track (7526.024mil,3349.055mil)(7575.236mil,3349.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D40-1(7550.63mil,3327.402mil) on Top Layer And Track (7589.016mil,3232.913mil)(7589.016mil,3347.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D40-2(7550.63mil,3252.598mil) on Top Layer And Track (7589.016mil,3232.913mil)(7589.016mil,3347.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D40-3(7629.37mil,3290mil) on Top Layer And Track (7590.984mil,3232.913mil)(7590.984mil,3347.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.337mil < 10mil) Between Pad Free-17(4175mil,2780mil) on Multi-Layer And Text "D10" (4235mil,2710mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-1(4457.48mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-1(4457.48mil,2673.78mil) on Top Layer And Track (4435.158mil,2644.331mil)(4435.158mil,2703.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-10(4682.52mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-11(4682.52mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-12(4657.48mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-13(4632.52mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-14(4607.48mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-15(4582.52mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-16(4557.48mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-17(4532.52mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-18(4507.48mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-19(4482.52mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-2(4482.52mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-20(4457.48mil,2886.536mil) on Top Layer And Track (4399.528mil,2843.347mil)(4740.472mil,2843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-3(4507.48mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-4(4532.52mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-5(4557.48mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-6(4582.52mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-7(4607.48mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-8(4632.52mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-9(4657.48mil,2673.78mil) on Top Layer And Track (4399.528mil,2716.969mil)(4740.472mil,2716.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-1(4132.362mil,3040mil) on Top Layer And Track (4155mil,3000.63mil)(4155mil,3079.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-1(1610mil,2481.772mil) on Top Layer And Track (1438.543mil,2437.992mil)(1631.457mil,2437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-1(1610mil,2481.772mil) on Top Layer And Track (1636.575mil,2451.772mil)(1636.575mil,2511.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-2(1560mil,2481.772mil) on Top Layer And Track (1438.543mil,2437.992mil)(1631.457mil,2437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-3(1510mil,2481.772mil) on Top Layer And Track (1438.543mil,2437.992mil)(1631.457mil,2437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-4(1460mil,2481.772mil) on Top Layer And Track (1438.543mil,2437.992mil)(1631.457mil,2437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-5(1460mil,2268.228mil) on Top Layer And Track (1438.543mil,2312.008mil)(1631.457mil,2312.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-6(1510mil,2268.228mil) on Top Layer And Track (1438.543mil,2312.008mil)(1631.457mil,2312.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-7(1560mil,2268.228mil) on Top Layer And Track (1438.543mil,2312.008mil)(1631.457mil,2312.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-8(1610mil,2268.228mil) on Top Layer And Track (1438.543mil,2312.008mil)(1631.457mil,2312.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-1(1310mil,2476.772mil) on Top Layer And Track (1138.543mil,2432.992mil)(1331.457mil,2432.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC4-1(1310mil,2476.772mil) on Top Layer And Track (1336.575mil,2446.772mil)(1336.575mil,2506.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-2(1260mil,2476.772mil) on Top Layer And Track (1138.543mil,2432.992mil)(1331.457mil,2432.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-3(1210mil,2476.772mil) on Top Layer And Track (1138.543mil,2432.992mil)(1331.457mil,2432.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-4(1160mil,2476.772mil) on Top Layer And Track (1138.543mil,2432.992mil)(1331.457mil,2432.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-5(1160mil,2263.228mil) on Top Layer And Track (1138.543mil,2307.008mil)(1331.457mil,2307.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-6(1210mil,2263.228mil) on Top Layer And Track (1138.543mil,2307.008mil)(1331.457mil,2307.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-7(1260mil,2263.228mil) on Top Layer And Track (1138.543mil,2307.008mil)(1331.457mil,2307.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-8(1310mil,2263.228mil) on Top Layer And Track (1138.543mil,2307.008mil)(1331.457mil,2307.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-1(5497.48mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-1(5497.48mil,2673.622mil) on Top Layer And Track (5475.158mil,2644.173mil)(5475.158mil,2703.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-10(5722.52mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-11(5722.52mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-12(5697.48mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-13(5672.52mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-14(5647.48mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-15(5622.52mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-16(5597.48mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-17(5572.52mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-18(5547.48mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-19(5522.52mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-2(5522.52mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-20(5497.48mil,2886.378mil) on Top Layer And Track (5439.528mil,2843.189mil)(5780.472mil,2843.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-3(5547.48mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-4(5572.52mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-5(5597.48mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-6(5622.52mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-7(5647.48mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-8(5672.52mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC5-9(5697.48mil,2673.622mil) on Top Layer And Track (5439.528mil,2716.811mil)(5780.472mil,2716.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC6-1(6728.386mil,1759.37mil) on Top Layer And Track (6700.827mil,1779.055mil)(6755.945mil,1779.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC7-1(7133.228mil,3530mil) on Top Layer And Track (7103.189mil,3556.575mil)(7163.228mil,3556.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-1(7133.228mil,3530mil) on Top Layer And Track (7177.008mil,3358.543mil)(7177.008mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-2(7133.228mil,3480mil) on Top Layer And Track (7177.008mil,3358.543mil)(7177.008mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-3(7133.228mil,3430mil) on Top Layer And Track (7177.008mil,3358.543mil)(7177.008mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-4(7133.228mil,3380mil) on Top Layer And Track (7177.008mil,3358.543mil)(7177.008mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-5(7346.772mil,3380mil) on Top Layer And Track (7302.992mil,3358.543mil)(7302.992mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-6(7346.772mil,3430mil) on Top Layer And Track (7302.992mil,3358.543mil)(7302.992mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-7(7346.772mil,3480mil) on Top Layer And Track (7302.992mil,3358.543mil)(7302.992mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-8(7346.772mil,3530mil) on Top Layer And Track (7302.992mil,3358.543mil)(7302.992mil,3551.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad J2-7(1340mil,3800.984mil) on Top Layer And Track (1340.984mil,3816.732mil)(1340.984mil,3883.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad J2-9(1340mil,3899.41mil) on Top Layer And Track (1340.984mil,3816.732mil)(1340.984mil,3883.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J6-1(1577.362mil,1315mil) on Multi-Layer And Track (1607.48mil,1358.307mil)(1650.787mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J6-2(1675.787mil,1315mil) on Multi-Layer And Track (1607.48mil,1358.307mil)(1650.787mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.263mil < 10mil) Between Pad J6-2(1675.787mil,1315mil) on Multi-Layer And Track (1650.787mil,1358.307mil)(1650.787mil,1358.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J6-2(1675.787mil,1315mil) on Multi-Layer And Track (1705.906mil,1358.307mil)(1749.213mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J6-3(1774.213mil,1315mil) on Multi-Layer And Track (1705.906mil,1358.307mil)(1749.213mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J6-3(1774.213mil,1315mil) on Multi-Layer And Track (1804.331mil,1358.307mil)(1847.638mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J6-4(1872.638mil,1315mil) on Multi-Layer And Track (1804.331mil,1358.307mil)(1847.638mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J7-1(7360mil,1908.425mil) on Multi-Layer And Track (7312.756mil,1624.961mil)(7312.756mil,1908.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.116mil < 10mil) Between Pad J7-2(7360mil,1810mil) on Multi-Layer And Track (7312.756mil,1624.961mil)(7312.756mil,1908.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.116mil < 10mil) Between Pad J7-3(7360mil,1711.575mil) on Multi-Layer And Track (7312.756mil,1624.961mil)(7312.756mil,1908.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J8-1(6900mil,1315mil) on Multi-Layer And Track (6612.598mil,1358.307mil)(6876.378mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad J8-1(6900mil,1315mil) on Multi-Layer And Track (6930.118mil,1358.307mil)(6973.425mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad J8-2(6998.425mil,1315mil) on Multi-Layer And Track (6930.118mil,1358.307mil)(6973.425mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.747mil < 10mil) Between Pad J8-2(6998.425mil,1315mil) on Multi-Layer And Track (7029.921mil,1358.307mil)(7285.827mil,1358.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.11mil < 10mil) Between Pad L1-1(6901.26mil,2110mil) on Top Layer And Track (6863.626mil,1981.374mil)(7096.374mil,1981.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.11mil < 10mil) Between Pad L1-1(6901.26mil,2110mil) on Top Layer And Track (6863.626mil,2238.626mil)(7096.374mil,2238.626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.12mil < 10mil) Between Pad L1-2(7059.134mil,2110mil) on Top Layer And Track (6863.626mil,1981.374mil)(7096.374mil,1981.374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.11mil < 10mil) Between Pad L1-2(7059.134mil,2110mil) on Top Layer And Track (6863.626mil,2238.626mil)(7096.374mil,2238.626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(5288.661mil,4030mil) on Bottom Layer And Track (5279.803mil,3987.677mil)(5380.197mil,3987.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(5288.661mil,4030mil) on Bottom Layer And Track (5279.803mil,4072.323mil)(5380.197mil,4072.323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(5371.339mil,4030mil) on Bottom Layer And Track (5279.803mil,3987.677mil)(5380.197mil,3987.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(5371.339mil,4030mil) on Bottom Layer And Track (5279.803mil,4072.323mil)(5380.197mil,4072.323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-1(7492.402mil,4255mil) on Top Layer And Track (7417.598mil,4213.661mil)(7523.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-1(7492.402mil,4255mil) on Top Layer And Track (7417.598mil,4296.339mil)(7523.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED10-1(7492.402mil,4255mil) on Top Layer And Track (7523.898mil,4213.661mil)(7523.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-2(7417.598mil,4255mil) on Top Layer And Track (7417.598mil,4213.661mil)(7523.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED10-2(7417.598mil,4255mil) on Top Layer And Track (7417.598mil,4296.339mil)(7523.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-1(6617.402mil,4830mil) on Top Layer And Track (6542.598mil,4788.661mil)(6648.898mil,4788.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-1(6617.402mil,4830mil) on Top Layer And Track (6542.598mil,4871.339mil)(6648.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED1-1(6617.402mil,4830mil) on Top Layer And Track (6648.898mil,4788.661mil)(6648.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-1(7492.402mil,4140mil) on Top Layer And Track (7417.598mil,4098.661mil)(7523.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-1(7492.402mil,4140mil) on Top Layer And Track (7417.598mil,4181.339mil)(7523.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED11-1(7492.402mil,4140mil) on Top Layer And Track (7523.898mil,4098.661mil)(7523.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-2(7417.598mil,4140mil) on Top Layer And Track (7417.598mil,4098.661mil)(7523.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED11-2(7417.598mil,4140mil) on Top Layer And Track (7417.598mil,4181.339mil)(7523.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-2(6542.598mil,4830mil) on Top Layer And Track (6542.598mil,4788.661mil)(6648.898mil,4788.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED1-2(6542.598mil,4830mil) on Top Layer And Track (6542.598mil,4871.339mil)(6648.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-1(7492.402mil,4025mil) on Top Layer And Track (7417.598mil,3983.661mil)(7523.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-1(7492.402mil,4025mil) on Top Layer And Track (7417.598mil,4066.339mil)(7523.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED12-1(7492.402mil,4025mil) on Top Layer And Track (7523.898mil,3983.661mil)(7523.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-2(7417.598mil,4025mil) on Top Layer And Track (7417.598mil,3983.661mil)(7523.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED12-2(7417.598mil,4025mil) on Top Layer And Track (7417.598mil,4066.339mil)(7523.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-1(6267.402mil,4140mil) on Top Layer And Track (6192.598mil,4098.661mil)(6298.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-1(6267.402mil,4140mil) on Top Layer And Track (6192.598mil,4181.339mil)(6298.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED13-1(6267.402mil,4140mil) on Top Layer And Track (6298.898mil,4098.661mil)(6298.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-2(6192.598mil,4140mil) on Top Layer And Track (6192.598mil,4098.661mil)(6298.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED13-2(6192.598mil,4140mil) on Top Layer And Track (6192.598mil,4181.339mil)(6298.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-1(6267.402mil,4255mil) on Top Layer And Track (6192.598mil,4213.661mil)(6298.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-1(6267.402mil,4255mil) on Top Layer And Track (6192.598mil,4296.339mil)(6298.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED14-1(6267.402mil,4255mil) on Top Layer And Track (6298.898mil,4213.661mil)(6298.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-2(6192.598mil,4255mil) on Top Layer And Track (6192.598mil,4213.661mil)(6298.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED14-2(6192.598mil,4255mil) on Top Layer And Track (6192.598mil,4296.339mil)(6298.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-1(6267.402mil,4025mil) on Top Layer And Track (6192.598mil,3983.661mil)(6298.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-1(6267.402mil,4025mil) on Top Layer And Track (6192.598mil,4066.339mil)(6298.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED15-1(6267.402mil,4025mil) on Top Layer And Track (6298.898mil,3983.661mil)(6298.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-2(6192.598mil,4025mil) on Top Layer And Track (6192.598mil,3983.661mil)(6298.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED15-2(6192.598mil,4025mil) on Top Layer And Track (6192.598mil,4066.339mil)(6298.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-1(7492.402mil,4830mil) on Top Layer And Track (7417.598mil,4788.661mil)(7523.898mil,4788.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-1(7492.402mil,4830mil) on Top Layer And Track (7417.598mil,4871.339mil)(7523.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED16-1(7492.402mil,4830mil) on Top Layer And Track (7523.898mil,4788.661mil)(7523.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-2(7417.598mil,4830mil) on Top Layer And Track (7417.598mil,4788.661mil)(7523.898mil,4788.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED16-2(7417.598mil,4830mil) on Top Layer And Track (7417.598mil,4871.339mil)(7523.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-1(7492.402mil,4715mil) on Top Layer And Track (7417.598mil,4673.661mil)(7523.898mil,4673.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-1(7492.402mil,4715mil) on Top Layer And Track (7417.598mil,4756.339mil)(7523.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED17-1(7492.402mil,4715mil) on Top Layer And Track (7523.898mil,4673.661mil)(7523.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-2(7417.598mil,4715mil) on Top Layer And Track (7417.598mil,4673.661mil)(7523.898mil,4673.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED17-2(7417.598mil,4715mil) on Top Layer And Track (7417.598mil,4756.339mil)(7523.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-1(7492.402mil,4600mil) on Top Layer And Track (7417.598mil,4558.661mil)(7523.898mil,4558.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-1(7492.402mil,4600mil) on Top Layer And Track (7417.598mil,4641.339mil)(7523.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED18-1(7492.402mil,4600mil) on Top Layer And Track (7523.898mil,4558.661mil)(7523.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-2(7417.598mil,4600mil) on Top Layer And Track (7417.598mil,4558.661mil)(7523.898mil,4558.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED18-2(7417.598mil,4600mil) on Top Layer And Track (7417.598mil,4641.339mil)(7523.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-1(7492.402mil,4485mil) on Top Layer And Track (7417.598mil,4443.661mil)(7523.898mil,4443.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-1(7492.402mil,4485mil) on Top Layer And Track (7417.598mil,4526.339mil)(7523.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED19-1(7492.402mil,4485mil) on Top Layer And Track (7523.898mil,4443.661mil)(7523.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-2(7417.598mil,4485mil) on Top Layer And Track (7417.598mil,4443.661mil)(7523.898mil,4443.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED19-2(7417.598mil,4485mil) on Top Layer And Track (7417.598mil,4526.339mil)(7523.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-1(6852.402mil,4830mil) on Top Layer And Track (6777.598mil,4788.661mil)(6883.898mil,4788.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-1(6852.402mil,4830mil) on Top Layer And Track (6777.598mil,4871.339mil)(6883.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED20-1(6852.402mil,4830mil) on Top Layer And Track (6883.898mil,4788.661mil)(6883.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-2(6777.598mil,4830mil) on Top Layer And Track (6777.598mil,4788.661mil)(6883.898mil,4788.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED20-2(6777.598mil,4830mil) on Top Layer And Track (6777.598mil,4871.339mil)(6883.898mil,4871.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-1(6617.402mil,4715mil) on Top Layer And Track (6542.598mil,4673.661mil)(6648.898mil,4673.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-1(6617.402mil,4715mil) on Top Layer And Track (6542.598mil,4756.339mil)(6648.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED2-1(6617.402mil,4715mil) on Top Layer And Track (6648.898mil,4673.661mil)(6648.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-1(6852.402mil,4715mil) on Top Layer And Track (6777.598mil,4673.661mil)(6883.898mil,4673.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-1(6852.402mil,4715mil) on Top Layer And Track (6777.598mil,4756.339mil)(6883.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED21-1(6852.402mil,4715mil) on Top Layer And Track (6883.898mil,4673.661mil)(6883.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-2(6777.598mil,4715mil) on Top Layer And Track (6777.598mil,4673.661mil)(6883.898mil,4673.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED21-2(6777.598mil,4715mil) on Top Layer And Track (6777.598mil,4756.339mil)(6883.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-2(6542.598mil,4715mil) on Top Layer And Track (6542.598mil,4673.661mil)(6648.898mil,4673.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED2-2(6542.598mil,4715mil) on Top Layer And Track (6542.598mil,4756.339mil)(6648.898mil,4756.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-1(6852.402mil,4600mil) on Top Layer And Track (6777.598mil,4558.661mil)(6883.898mil,4558.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-1(6852.402mil,4600mil) on Top Layer And Track (6777.598mil,4641.339mil)(6883.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED22-1(6852.402mil,4600mil) on Top Layer And Track (6883.898mil,4558.661mil)(6883.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-2(6777.598mil,4600mil) on Top Layer And Track (6777.598mil,4558.661mil)(6883.898mil,4558.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED22-2(6777.598mil,4600mil) on Top Layer And Track (6777.598mil,4641.339mil)(6883.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-1(6852.402mil,4485mil) on Top Layer And Track (6777.598mil,4443.661mil)(6883.898mil,4443.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-1(6852.402mil,4485mil) on Top Layer And Track (6777.598mil,4526.339mil)(6883.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED23-1(6852.402mil,4485mil) on Top Layer And Track (6883.898mil,4443.661mil)(6883.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-2(6777.598mil,4485mil) on Top Layer And Track (6777.598mil,4443.661mil)(6883.898mil,4443.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED23-2(6777.598mil,4485mil) on Top Layer And Track (6777.598mil,4526.339mil)(6883.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-1(6852.402mil,4370mil) on Top Layer And Track (6777.598mil,4328.661mil)(6883.898mil,4328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-1(6852.402mil,4370mil) on Top Layer And Track (6777.598mil,4411.339mil)(6883.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED24-1(6852.402mil,4370mil) on Top Layer And Track (6883.898mil,4328.661mil)(6883.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-2(6777.598mil,4370mil) on Top Layer And Track (6777.598mil,4328.661mil)(6883.898mil,4328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED24-2(6777.598mil,4370mil) on Top Layer And Track (6777.598mil,4411.339mil)(6883.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-1(6852.402mil,4255mil) on Top Layer And Track (6777.598mil,4213.661mil)(6883.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-1(6852.402mil,4255mil) on Top Layer And Track (6777.598mil,4296.339mil)(6883.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED25-1(6852.402mil,4255mil) on Top Layer And Track (6883.898mil,4213.661mil)(6883.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-2(6777.598mil,4255mil) on Top Layer And Track (6777.598mil,4213.661mil)(6883.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED25-2(6777.598mil,4255mil) on Top Layer And Track (6777.598mil,4296.339mil)(6883.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-1(6852.402mil,4140mil) on Top Layer And Track (6777.598mil,4098.661mil)(6883.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-1(6852.402mil,4140mil) on Top Layer And Track (6777.598mil,4181.339mil)(6883.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED26-1(6852.402mil,4140mil) on Top Layer And Track (6883.898mil,4098.661mil)(6883.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-2(6777.598mil,4140mil) on Top Layer And Track (6777.598mil,4098.661mil)(6883.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED26-2(6777.598mil,4140mil) on Top Layer And Track (6777.598mil,4181.339mil)(6883.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-1(6852.402mil,4025mil) on Top Layer And Track (6777.598mil,3983.661mil)(6883.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-1(6852.402mil,4025mil) on Top Layer And Track (6777.598mil,4066.339mil)(6883.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED27-1(6852.402mil,4025mil) on Top Layer And Track (6883.898mil,3983.661mil)(6883.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-2(6777.598mil,4025mil) on Top Layer And Track (6777.598mil,3983.661mil)(6883.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED27-2(6777.598mil,4025mil) on Top Layer And Track (6777.598mil,4066.339mil)(6883.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-1(5267.402mil,2915mil) on Top Layer And Track (5192.598mil,2873.661mil)(5298.898mil,2873.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-1(5267.402mil,2915mil) on Top Layer And Track (5192.598mil,2956.339mil)(5298.898mil,2956.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED28-1(5267.402mil,2915mil) on Top Layer And Track (5298.898mil,2873.661mil)(5298.898mil,2956.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-2(5192.598mil,2915mil) on Top Layer And Track (5192.598mil,2873.661mil)(5298.898mil,2873.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED28-2(5192.598mil,2915mil) on Top Layer And Track (5192.598mil,2956.339mil)(5298.898mil,2956.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-1(6617.402mil,4600mil) on Top Layer And Track (6542.598mil,4558.661mil)(6648.898mil,4558.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-1(6617.402mil,4600mil) on Top Layer And Track (6542.598mil,4641.339mil)(6648.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED3-1(6617.402mil,4600mil) on Top Layer And Track (6648.898mil,4558.661mil)(6648.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-2(6542.598mil,4600mil) on Top Layer And Track (6542.598mil,4558.661mil)(6648.898mil,4558.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED3-2(6542.598mil,4600mil) on Top Layer And Track (6542.598mil,4641.339mil)(6648.898mil,4641.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-1(6617.402mil,4485mil) on Top Layer And Track (6542.598mil,4443.661mil)(6648.898mil,4443.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-1(6617.402mil,4485mil) on Top Layer And Track (6542.598mil,4526.339mil)(6648.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED4-1(6617.402mil,4485mil) on Top Layer And Track (6648.898mil,4443.661mil)(6648.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-2(6542.598mil,4485mil) on Top Layer And Track (6542.598mil,4443.661mil)(6648.898mil,4443.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED4-2(6542.598mil,4485mil) on Top Layer And Track (6542.598mil,4526.339mil)(6648.898mil,4526.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-1(6617.402mil,4370mil) on Top Layer And Track (6542.598mil,4328.661mil)(6648.898mil,4328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-1(6617.402mil,4370mil) on Top Layer And Track (6542.598mil,4411.339mil)(6648.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED5-1(6617.402mil,4370mil) on Top Layer And Track (6648.898mil,4328.661mil)(6648.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-2(6542.598mil,4370mil) on Top Layer And Track (6542.598mil,4328.661mil)(6648.898mil,4328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED5-2(6542.598mil,4370mil) on Top Layer And Track (6542.598mil,4411.339mil)(6648.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-1(6617.402mil,4255mil) on Top Layer And Track (6542.598mil,4213.661mil)(6648.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-1(6617.402mil,4255mil) on Top Layer And Track (6542.598mil,4296.339mil)(6648.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED6-1(6617.402mil,4255mil) on Top Layer And Track (6648.898mil,4213.661mil)(6648.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-2(6542.598mil,4255mil) on Top Layer And Track (6542.598mil,4213.661mil)(6648.898mil,4213.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED6-2(6542.598mil,4255mil) on Top Layer And Track (6542.598mil,4296.339mil)(6648.898mil,4296.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-1(6617.402mil,4140mil) on Top Layer And Track (6542.598mil,4098.661mil)(6648.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-1(6617.402mil,4140mil) on Top Layer And Track (6542.598mil,4181.339mil)(6648.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED7-1(6617.402mil,4140mil) on Top Layer And Track (6648.898mil,4098.661mil)(6648.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-2(6542.598mil,4140mil) on Top Layer And Track (6542.598mil,4098.661mil)(6648.898mil,4098.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED7-2(6542.598mil,4140mil) on Top Layer And Track (6542.598mil,4181.339mil)(6648.898mil,4181.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-1(6617.402mil,4025mil) on Top Layer And Track (6542.598mil,3983.661mil)(6648.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-1(6617.402mil,4025mil) on Top Layer And Track (6542.598mil,4066.339mil)(6648.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED8-1(6617.402mil,4025mil) on Top Layer And Track (6648.898mil,3983.661mil)(6648.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-2(6542.598mil,4025mil) on Top Layer And Track (6542.598mil,3983.661mil)(6648.898mil,3983.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED8-2(6542.598mil,4025mil) on Top Layer And Track (6542.598mil,4066.339mil)(6648.898mil,4066.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-1(7492.402mil,4370mil) on Top Layer And Track (7417.598mil,4328.661mil)(7523.898mil,4328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-1(7492.402mil,4370mil) on Top Layer And Track (7417.598mil,4411.339mil)(7523.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad LED9-1(7492.402mil,4370mil) on Top Layer And Track (7523.898mil,4328.661mil)(7523.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-2(7417.598mil,4370mil) on Top Layer And Track (7417.598mil,4328.661mil)(7523.898mil,4328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad LED9-2(7417.598mil,4370mil) on Top Layer And Track (7417.598mil,4411.339mil)(7523.898mil,4411.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-1(1191.89mil,1904.449mil) on Bottom Layer And Track (1153.504mil,1872.953mil)(1230.276mil,1872.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-1(1191.89mil,1904.449mil) on Bottom Layer And Track (1244.055mil,1867.047mil)(1244.055mil,2122.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-2(1191.89mil,1995mil) on Bottom Layer And Track (1244.055mil,1867.047mil)(1244.055mil,2122.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-3(1191.89mil,2085.551mil) on Bottom Layer And Track (1244.055mil,1867.047mil)(1244.055mil,2122.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q1-4(1428.11mil,1995mil) on Bottom Layer And Track (1375.945mil,1867.047mil)(1375.945mil,2122.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-1(1691.89mil,1944.449mil) on Bottom Layer And Track (1653.504mil,1912.953mil)(1730.276mil,1912.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-1(1691.89mil,1944.449mil) on Bottom Layer And Track (1744.055mil,1907.047mil)(1744.055mil,2162.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-2(1691.89mil,2035mil) on Bottom Layer And Track (1744.055mil,1907.047mil)(1744.055mil,2162.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-3(1691.89mil,2125.551mil) on Bottom Layer And Track (1744.055mil,1907.047mil)(1744.055mil,2162.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Q2-4(1928.11mil,2035mil) on Bottom Layer And Track (1875.945mil,1907.047mil)(1875.945mil,2162.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.39mil < 10mil) Between Pad R100-2(5475mil,1726.614mil) on Bottom Layer And Text "R100" (5530mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.588mil < 10mil) Between Pad R10-1(4775mil,1726.614mil) on Top Layer And Text "R10" (4730mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.471mil < 10mil) Between Pad R105-2(5610mil,1726.614mil) on Bottom Layer And Text "R105" (5670mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.825mil < 10mil) Between Pad R106-1(5745mil,1726.614mil) on Top Layer And Text "R106" (5683.819mil,1760.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.825mil < 10mil) Between Pad R107-1(5880mil,1726.614mil) on Top Layer And Text "R107" (5818.819mil,1760.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.471mil < 10mil) Between Pad R108-2(5745mil,1726.614mil) on Bottom Layer And Text "R108" (5805mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.471mil < 10mil) Between Pad R109-2(5880mil,1726.614mil) on Bottom Layer And Text "R109" (5940mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-1(4355mil,1726.614mil) on Top Layer And Text "R1" (4315mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.825mil < 10mil) Between Pad R110-1(6015mil,1726.614mil) on Top Layer And Text "R110" (5953.819mil,1760.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-2(4635mil,1726.614mil) on Bottom Layer And Text "R11" (4675mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R112-2(6015mil,1726.614mil) on Bottom Layer And Text "R112" (6075mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad R113-2(6150mil,1726.614mil) on Bottom Layer And Text "R113" (6210mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.766mil < 10mil) Between Pad R118-1(6290mil,1726.614mil) on Top Layer And Text "R118" (6228.819mil,1760.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad R119-1(6430mil,1726.614mil) on Top Layer And Text "R119" (6368.819mil,1760.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.39mil < 10mil) Between Pad R120-2(6290mil,1726.614mil) on Bottom Layer And Text "R120" (6345mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R121-2(6430mil,1726.614mil) on Bottom Layer And Text "R121" (6490mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R12-2(4775mil,1726.614mil) on Bottom Layer And Text "R12" (4820mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad R122-1(6600mil,1759.527mil) on Top Layer And Text "R122" (6574.567mil,1784.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R122-1(6600mil,1759.527mil) on Top Layer And Track (6586.221mil,1722.126mil)(6586.221mil,1737.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R122-1(6600mil,1759.527mil) on Top Layer And Track (6613.78mil,1722.126mil)(6613.78mil,1737.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R122-2(6600mil,1700.472mil) on Top Layer And Track (6586.221mil,1722.126mil)(6586.221mil,1737.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R122-2(6600mil,1700.472mil) on Top Layer And Track (6613.78mil,1722.126mil)(6613.78mil,1737.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R123-1(6905mil,1549.527mil) on Top Layer And Text "R123" (6870mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R123-1(6905mil,1549.527mil) on Top Layer And Track (6891.221mil,1512.126mil)(6891.221mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R123-1(6905mil,1549.527mil) on Top Layer And Track (6918.78mil,1512.126mil)(6918.78mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R123-2(6905mil,1490.472mil) on Top Layer And Track (6891.221mil,1512.126mil)(6891.221mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R123-2(6905mil,1490.472mil) on Top Layer And Track (6918.78mil,1512.126mil)(6918.78mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Pad R124-2(7125mil,1718.15mil) on Bottom Layer And Text "R124" (7180mil,1745mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R125-1(6820mil,1490.473mil) on Top Layer And Track (6806.22mil,1512.126mil)(6806.22mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R125-1(6820mil,1490.473mil) on Top Layer And Track (6833.779mil,1512.126mil)(6833.779mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R125-2(6820mil,1549.528mil) on Top Layer And Text "R125" (6785mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R125-2(6820mil,1549.528mil) on Top Layer And Track (6806.22mil,1512.126mil)(6806.22mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R125-2(6820mil,1549.528mil) on Top Layer And Track (6833.779mil,1512.126mil)(6833.779mil,1527.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R126-1(4940mil,3974.528mil) on Bottom Layer And Text "R126" (4975mil,4000mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R126-1(4940mil,3974.528mil) on Bottom Layer And Track (4926.22mil,3937.126mil)(4926.22mil,3952.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R126-1(4940mil,3974.528mil) on Bottom Layer And Track (4953.779mil,3937.126mil)(4953.779mil,3952.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R126-2(4940mil,3915.472mil) on Bottom Layer And Track (4926.22mil,3937.126mil)(4926.22mil,3952.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R126-2(4940mil,3915.472mil) on Bottom Layer And Track (4953.779mil,3937.126mil)(4953.779mil,3952.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R127-1(5385.472mil,3895mil) on Bottom Layer And Track (5407.126mil,3881.22mil)(5422.874mil,3881.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R127-1(5385.472mil,3895mil) on Bottom Layer And Track (5407.126mil,3908.78mil)(5422.874mil,3908.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R127-2(5444.528mil,3895mil) on Bottom Layer And Text "R127" (5470mil,3860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R127-2(5444.528mil,3895mil) on Bottom Layer And Track (5407.126mil,3881.22mil)(5422.874mil,3881.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R127-2(5444.528mil,3895mil) on Bottom Layer And Track (5407.126mil,3908.78mil)(5422.874mil,3908.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R128-1(5190mil,3055.472mil) on Top Layer And Track (5176.22mil,3077.126mil)(5176.22mil,3092.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R128-1(5190mil,3055.472mil) on Top Layer And Track (5203.779mil,3077.126mil)(5203.779mil,3092.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R128-2(5190mil,3114.528mil) on Top Layer And Text "R128" (5155mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R128-2(5190mil,3114.528mil) on Top Layer And Track (5176.22mil,3077.126mil)(5176.22mil,3092.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R128-2(5190mil,3114.528mil) on Top Layer And Track (5203.779mil,3077.126mil)(5203.779mil,3092.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R129-1(5305mil,3835.472mil) on Bottom Layer And Track (5291.221mil,3857.126mil)(5291.221mil,3872.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R129-1(5305mil,3835.472mil) on Bottom Layer And Track (5318.78mil,3857.126mil)(5318.78mil,3872.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R129-2(5305mil,3894.528mil) on Bottom Layer And Text "R129" (5340mil,3920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R129-2(5305mil,3894.528mil) on Bottom Layer And Track (5291.221mil,3857.126mil)(5291.221mil,3872.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R129-2(5305mil,3894.528mil) on Bottom Layer And Track (5318.78mil,3857.126mil)(5318.78mil,3872.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R130-1(6070mil,3395.472mil) on Top Layer And Track (6056.22mil,3417.126mil)(6056.22mil,3432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R130-1(6070mil,3395.472mil) on Top Layer And Track (6083.779mil,3417.126mil)(6083.779mil,3432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R130-2(6070mil,3454.528mil) on Top Layer And Text "R130" (6040mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R130-2(6070mil,3454.528mil) on Top Layer And Track (6056.22mil,3417.126mil)(6056.22mil,3432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R130-2(6070mil,3454.528mil) on Top Layer And Track (6083.779mil,3417.126mil)(6083.779mil,3432.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R13-1(4915mil,1726.614mil) on Top Layer And Text "R13" (4870mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R131-1(6165.472mil,3395mil) on Top Layer And Track (6187.126mil,3381.22mil)(6202.874mil,3381.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R131-1(6165.472mil,3395mil) on Top Layer And Track (6187.126mil,3408.78mil)(6202.874mil,3408.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R131-2(6224.528mil,3395mil) on Top Layer And Track (6187.126mil,3381.22mil)(6202.874mil,3381.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R131-2(6224.528mil,3395mil) on Top Layer And Track (6187.126mil,3408.78mil)(6202.874mil,3408.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-1(5055mil,1726.614mil) on Top Layer And Text "R14" (5010mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.53mil < 10mil) Between Pad R15-2(4915mil,1726.614mil) on Bottom Layer And Text "R15" (4960mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-2(5055mil,1726.614mil) on Bottom Layer And Text "R16" (5100mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-1(4495mil,1726.614mil) on Top Layer And Text "R2" (4450mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22-1(5335mil,1726.614mil) on Top Layer And Text "R22" (5290mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23-2(5195mil,1726.614mil) on Bottom Layer And Text "R23" (5240mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-2(5335mil,1726.614mil) on Bottom Layer And Text "R24" (5380mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(6134.685mil,4140mil) on Top Layer And Text "LED13" (6150mil,4095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(6134.685mil,4255mil) on Top Layer And Text "LED14" (6150mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R27-1(3855mil,1619.527mil) on Top Layer And Text "R27" (3830mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-1(3855mil,1619.527mil) on Top Layer And Track (3841.22mil,1582.126mil)(3841.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R27-1(3855mil,1619.527mil) on Top Layer And Track (3868.78mil,1582.126mil)(3868.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-2(3855mil,1560.472mil) on Top Layer And Track (3841.22mil,1582.126mil)(3841.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-2(3855mil,1560.472mil) on Top Layer And Track (3868.78mil,1582.126mil)(3868.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R28-1(3955mil,1619.527mil) on Top Layer And Text "R28" (3930mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-1(3955mil,1619.527mil) on Top Layer And Track (3941.22mil,1582.126mil)(3941.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R28-1(3955mil,1619.527mil) on Top Layer And Track (3968.78mil,1582.126mil)(3968.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(3955mil,1560.472mil) on Top Layer And Track (3941.22mil,1582.126mil)(3941.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(3955mil,1560.472mil) on Top Layer And Track (3968.78mil,1582.126mil)(3968.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R29-1(4050mil,1619.527mil) on Top Layer And Text "R29" (4025mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(4050mil,1619.527mil) on Top Layer And Track (4036.22mil,1582.126mil)(4036.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R29-1(4050mil,1619.527mil) on Top Layer And Track (4063.78mil,1582.126mil)(4063.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(4050mil,1560.472mil) on Top Layer And Track (4036.22mil,1582.126mil)(4036.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(4050mil,1560.472mil) on Top Layer And Track (4063.78mil,1582.126mil)(4063.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R30-1(4150mil,1619.527mil) on Top Layer And Text "R30" (4125mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(4150mil,1619.527mil) on Top Layer And Track (4136.221mil,1582.126mil)(4136.221mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R30-1(4150mil,1619.527mil) on Top Layer And Track (4163.78mil,1582.126mil)(4163.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(4150mil,1560.472mil) on Top Layer And Track (4136.221mil,1582.126mil)(4136.221mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(4150mil,1560.472mil) on Top Layer And Track (4163.78mil,1582.126mil)(4163.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-2(4355mil,1726.614mil) on Bottom Layer And Text "R3" (4400mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(3465mil,1560.473mil) on Top Layer And Track (3451.22mil,1582.126mil)(3451.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(3465mil,1560.473mil) on Top Layer And Track (3478.78mil,1582.126mil)(3478.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R43-2(3465mil,1619.528mil) on Top Layer And Text "R43" (3440mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-2(3465mil,1619.528mil) on Top Layer And Track (3451.22mil,1582.126mil)(3451.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R43-2(3465mil,1619.528mil) on Top Layer And Track (3478.78mil,1582.126mil)(3478.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(6134.685mil,4025mil) on Top Layer And Text "LED15" (6150mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(3560mil,1560.473mil) on Top Layer And Track (3546.22mil,1582.126mil)(3546.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(3560mil,1560.473mil) on Top Layer And Track (3573.78mil,1582.126mil)(3573.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R45-2(3560mil,1619.528mil) on Top Layer And Text "R45" (3535mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-2(3560mil,1619.528mil) on Top Layer And Track (3546.22mil,1582.126mil)(3546.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R45-2(3560mil,1619.528mil) on Top Layer And Track (3573.78mil,1582.126mil)(3573.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R46-1(3670mil,3369.685mil) on Bottom Layer And Text "R46" (3689.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R46-2(3670mil,3330.315mil) on Bottom Layer And Text "C21" (3695mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(3660mil,1560.473mil) on Top Layer And Track (3646.22mil,1582.126mil)(3646.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(3660mil,1560.473mil) on Top Layer And Track (3673.78mil,1582.126mil)(3673.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R47-2(3660mil,1619.528mil) on Top Layer And Text "R47" (3635mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-2(3660mil,1619.528mil) on Top Layer And Track (3646.22mil,1582.126mil)(3646.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R47-2(3660mil,1619.528mil) on Top Layer And Track (3673.78mil,1582.126mil)(3673.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-1(3755mil,1560.473mil) on Top Layer And Track (3741.22mil,1582.126mil)(3741.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-1(3755mil,1560.473mil) on Top Layer And Track (3768.78mil,1582.126mil)(3768.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R48-2(3755mil,1619.528mil) on Top Layer And Text "R48" (3730mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-2(3755mil,1619.528mil) on Top Layer And Track (3741.22mil,1582.126mil)(3741.22mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R48-2(3755mil,1619.528mil) on Top Layer And Track (3768.78mil,1582.126mil)(3768.78mil,1597.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R49-1(3730mil,3369.685mil) on Bottom Layer And Text "R49" (3749.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R49-2(3730mil,3330.315mil) on Bottom Layer And Text "C23" (3755mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R50-1(3790mil,3369.685mil) on Bottom Layer And Text "R50" (3809.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R50-2(3790mil,3330.315mil) on Bottom Layer And Text "C25" (3815mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R51-1(3850mil,3369.685mil) on Bottom Layer And Text "R51" (3869.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R51-2(3850mil,3330.315mil) on Bottom Layer And Text "C27" (3875mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R52-1(3910mil,3369.685mil) on Bottom Layer And Text "R52" (3929.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R52-2(3910mil,3330.315mil) on Bottom Layer And Text "C12" (3925mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R53-1(3970mil,3369.685mil) on Bottom Layer And Text "R53" (3989.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.12mil < 10mil) Between Pad R53-2(3970mil,3330.315mil) on Bottom Layer And Text "C13" (3995mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R54-1(4030mil,3369.685mil) on Bottom Layer And Text "R54" (4049.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.51mil < 10mil) Between Pad R54-2(4030mil,3330.315mil) on Bottom Layer And Text "C14" (4050mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R55-1(4095mil,3369.685mil) on Bottom Layer And Text "R55" (4114.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.131mil < 10mil) Between Pad R55-2(4095mil,3330.315mil) on Bottom Layer And Text "C16" (4120mil,3295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R56-1(4275mil,3369.685mil) on Bottom Layer And Text "R56" (4294.842mil,3391.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad R57-1(1830.473mil,2490mil) on Bottom Layer And Text "C36" (1825mil,2460mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-1(1830.473mil,2490mil) on Bottom Layer And Track (1852.126mil,2476.22mil)(1867.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-1(1830.473mil,2490mil) on Bottom Layer And Track (1852.126mil,2503.78mil)(1867.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-2(1889.528mil,2490mil) on Bottom Layer And Track (1852.126mil,2476.22mil)(1867.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R57-2(1889.528mil,2490mil) on Bottom Layer And Track (1852.126mil,2503.78mil)(1867.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-1(2049.528mil,2490mil) on Bottom Layer And Track (2012.126mil,2476.22mil)(2027.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R58-1(2049.528mil,2490mil) on Bottom Layer And Track (2012.126mil,2503.78mil)(2027.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-2(1990.472mil,2490mil) on Bottom Layer And Track (2012.126mil,2476.22mil)(2027.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-2(1990.472mil,2490mil) on Bottom Layer And Track (2012.126mil,2503.78mil)(2027.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-1(1790.473mil,3170mil) on Bottom Layer And Track (1812.126mil,3156.22mil)(1827.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-1(1790.473mil,3170mil) on Bottom Layer And Track (1812.126mil,3183.78mil)(1827.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R59-2(1849.528mil,3170mil) on Bottom Layer And Text "R59" (1875mil,3145mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-2(1849.528mil,3170mil) on Bottom Layer And Track (1812.126mil,3156.22mil)(1827.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R59-2(1849.528mil,3170mil) on Bottom Layer And Track (1812.126mil,3183.78mil)(1827.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R60-1(1790mil,2479.528mil) on Top Layer And Text "R60" (1765mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-1(1790mil,2479.528mil) on Top Layer And Track (1776.22mil,2442.126mil)(1776.22mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R60-1(1790mil,2479.528mil) on Top Layer And Track (1803.78mil,2442.126mil)(1803.78mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad R60-2(1790mil,2420.472mil) on Top Layer And Text "R62" (1765mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-2(1790mil,2420.472mil) on Top Layer And Track (1776.22mil,2442.126mil)(1776.22mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-2(1790mil,2420.472mil) on Top Layer And Track (1803.78mil,2442.126mil)(1803.78mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-1(2044.527mil,3170mil) on Top Layer And Track (2007.126mil,3156.22mil)(2022.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R61-1(2044.527mil,3170mil) on Top Layer And Track (2007.126mil,3183.78mil)(2022.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R61-2(1985.472mil,3170mil) on Top Layer And Text "R61" (1960mil,3145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-2(1985.472mil,3170mil) on Top Layer And Track (2007.126mil,3156.22mil)(2022.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-2(1985.472mil,3170mil) on Top Layer And Track (2007.126mil,3183.78mil)(2022.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R62-1(1790mil,2290.472mil) on Top Layer And Track (1776.22mil,2312.126mil)(1776.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R62-1(1790mil,2290.472mil) on Top Layer And Track (1803.78mil,2312.126mil)(1803.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R62-2(1790mil,2349.528mil) on Top Layer And Text "R62" (1765mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R62-2(1790mil,2349.528mil) on Top Layer And Track (1776.22mil,2312.126mil)(1776.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R62-2(1790mil,2349.528mil) on Top Layer And Track (1803.78mil,2312.126mil)(1803.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.612mil < 10mil) Between Pad R63-2(2440mil,2073.15mil) on Top Layer And Text "R63" (2395mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.612mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R64-2(2295mil,2073.15mil) on Top Layer And Text "R64" (2250mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.553mil < 10mil) Between Pad R65-2(2150mil,2073.15mil) on Top Layer And Text "R65" (2105mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R66-2(2295mil,1833.15mil) on Top Layer And Text "R66" (2250mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R67-2(3130mil,2078.15mil) on Top Layer And Text "R67" (3085mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R68-2(3280mil,2078.15mil) on Top Layer And Text "R68" (3235mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R69-2(3425mil,2078.15mil) on Top Layer And Text "R69" (3380mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.787mil < 10mil) Between Pad R70-2(3280mil,1833.15mil) on Top Layer And Text "R70" (3240mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.563mil < 10mil) Between Pad R71-1(2285.472mil,2490mil) on Bottom Layer And Text "C38" (2275mil,2455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R71-1(2285.472mil,2490mil) on Bottom Layer And Track (2307.126mil,2476.22mil)(2322.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R71-1(2285.472mil,2490mil) on Bottom Layer And Track (2307.126mil,2503.78mil)(2322.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R71-2(2344.528mil,2490mil) on Bottom Layer And Track (2307.126mil,2476.22mil)(2322.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R71-2(2344.528mil,2490mil) on Bottom Layer And Track (2307.126mil,2503.78mil)(2322.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-1(2504.528mil,2490mil) on Bottom Layer And Track (2467.126mil,2476.22mil)(2482.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R72-1(2504.528mil,2490mil) on Bottom Layer And Track (2467.126mil,2503.78mil)(2482.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-2(2445.472mil,2490mil) on Bottom Layer And Track (2467.126mil,2476.22mil)(2482.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R72-2(2445.472mil,2490mil) on Bottom Layer And Track (2467.126mil,2503.78mil)(2482.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-1(2250.472mil,3170mil) on Bottom Layer And Track (2272.126mil,3156.22mil)(2287.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-1(2250.472mil,3170mil) on Bottom Layer And Track (2272.126mil,3183.78mil)(2287.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R73-2(2309.528mil,3170mil) on Bottom Layer And Text "R73" (2335mil,3145mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R73-2(2309.528mil,3170mil) on Bottom Layer And Track (2272.126mil,3156.22mil)(2287.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R73-2(2309.528mil,3170mil) on Bottom Layer And Track (2272.126mil,3183.78mil)(2287.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R74-1(2240mil,2479.528mil) on Top Layer And Text "R74" (2215mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R74-1(2240mil,2479.528mil) on Top Layer And Track (2226.22mil,2442.126mil)(2226.22mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R74-1(2240mil,2479.528mil) on Top Layer And Track (2253.78mil,2442.126mil)(2253.78mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad R74-2(2240mil,2420.472mil) on Top Layer And Text "R76" (2215mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R74-2(2240mil,2420.472mil) on Top Layer And Track (2226.22mil,2442.126mil)(2226.22mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R74-2(2240mil,2420.472mil) on Top Layer And Track (2253.78mil,2442.126mil)(2253.78mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R75-1(2504.528mil,3170mil) on Top Layer And Track (2467.126mil,3156.22mil)(2482.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R75-1(2504.528mil,3170mil) on Top Layer And Track (2467.126mil,3183.78mil)(2482.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R75-2(2445.472mil,3170mil) on Top Layer And Text "R75" (2420mil,3145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R75-2(2445.472mil,3170mil) on Top Layer And Track (2467.126mil,3156.22mil)(2482.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R75-2(2445.472mil,3170mil) on Top Layer And Track (2467.126mil,3183.78mil)(2482.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R76-1(2240mil,2290.472mil) on Top Layer And Track (2226.22mil,2312.126mil)(2226.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R76-1(2240mil,2290.472mil) on Top Layer And Track (2253.78mil,2312.126mil)(2253.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R76-2(2240mil,2349.528mil) on Top Layer And Text "R76" (2215mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R76-2(2240mil,2349.528mil) on Top Layer And Track (2226.22mil,2312.126mil)(2226.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R76-2(2240mil,2349.528mil) on Top Layer And Track (2253.78mil,2312.126mil)(2253.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Pad R77-1(2740.472mil,2490mil) on Bottom Layer And Text "C40" (2735mil,2455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R77-1(2740.472mil,2490mil) on Bottom Layer And Track (2762.126mil,2476.22mil)(2777.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R77-1(2740.472mil,2490mil) on Bottom Layer And Track (2762.126mil,2503.78mil)(2777.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R77-2(2799.528mil,2490mil) on Bottom Layer And Track (2762.126mil,2476.22mil)(2777.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R77-2(2799.528mil,2490mil) on Bottom Layer And Track (2762.126mil,2503.78mil)(2777.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R78-1(2959.528mil,2490mil) on Bottom Layer And Track (2922.126mil,2476.22mil)(2937.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R78-1(2959.528mil,2490mil) on Bottom Layer And Track (2922.126mil,2503.78mil)(2937.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R78-2(2900.472mil,2490mil) on Bottom Layer And Track (2922.126mil,2476.22mil)(2937.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R78-2(2900.472mil,2490mil) on Bottom Layer And Track (2922.126mil,2503.78mil)(2937.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R79-1(2700.472mil,3170mil) on Bottom Layer And Track (2722.126mil,3156.22mil)(2737.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R79-1(2700.472mil,3170mil) on Bottom Layer And Track (2722.126mil,3183.78mil)(2737.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R79-2(2759.528mil,3170mil) on Bottom Layer And Text "R79" (2785mil,3145mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R79-2(2759.528mil,3170mil) on Bottom Layer And Track (2722.126mil,3156.22mil)(2737.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R79-2(2759.528mil,3170mil) on Bottom Layer And Track (2722.126mil,3183.78mil)(2737.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R80-1(2700mil,2479.528mil) on Top Layer And Text "R80" (2675mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R80-1(2700mil,2479.528mil) on Top Layer And Track (2686.22mil,2442.126mil)(2686.22mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R80-1(2700mil,2479.528mil) on Top Layer And Track (2713.78mil,2442.126mil)(2713.78mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Pad R80-2(2700mil,2420.472mil) on Top Layer And Text "R82" (2675mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R80-2(2700mil,2420.472mil) on Top Layer And Track (2686.22mil,2442.126mil)(2686.22mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R80-2(2700mil,2420.472mil) on Top Layer And Track (2713.78mil,2442.126mil)(2713.78mil,2457.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R81-1(2954.528mil,3170mil) on Top Layer And Track (2917.126mil,3156.22mil)(2932.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R81-1(2954.528mil,3170mil) on Top Layer And Track (2917.126mil,3183.78mil)(2932.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R81-2(2895.472mil,3170mil) on Top Layer And Text "R81" (2870mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R81-2(2895.472mil,3170mil) on Top Layer And Track (2917.126mil,3156.22mil)(2932.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R81-2(2895.472mil,3170mil) on Top Layer And Track (2917.126mil,3183.78mil)(2932.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-2(4495mil,1726.614mil) on Bottom Layer And Text "R8" (4540mil,1760mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R82-1(2700mil,2290.472mil) on Top Layer And Track (2686.22mil,2312.126mil)(2686.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R82-1(2700mil,2290.472mil) on Top Layer And Track (2713.78mil,2312.126mil)(2713.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R82-2(2700mil,2349.528mil) on Top Layer And Text "R82" (2675mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R82-2(2700mil,2349.528mil) on Top Layer And Track (2686.22mil,2312.126mil)(2686.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R82-2(2700mil,2349.528mil) on Top Layer And Track (2713.78mil,2312.126mil)(2713.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.444mil < 10mil) Between Pad R83-1(3195.472mil,2490mil) on Bottom Layer And Text "C42" (3188.465mil,2459.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.444mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R83-1(3195.472mil,2490mil) on Bottom Layer And Track (3217.126mil,2476.22mil)(3232.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R83-1(3195.472mil,2490mil) on Bottom Layer And Track (3217.126mil,2503.78mil)(3232.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R83-2(3254.528mil,2490mil) on Bottom Layer And Track (3217.126mil,2476.22mil)(3232.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R83-2(3254.528mil,2490mil) on Bottom Layer And Track (3217.126mil,2503.78mil)(3232.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R84-1(3414.528mil,2490mil) on Bottom Layer And Track (3377.126mil,2476.22mil)(3392.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R84-1(3414.528mil,2490mil) on Bottom Layer And Track (3377.126mil,2503.78mil)(3392.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R84-2(3355.472mil,2490mil) on Bottom Layer And Track (3377.126mil,2476.22mil)(3392.874mil,2476.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R84-2(3355.472mil,2490mil) on Bottom Layer And Track (3377.126mil,2503.78mil)(3392.874mil,2503.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R85-1(3160.472mil,3170mil) on Bottom Layer And Track (3182.126mil,3156.22mil)(3197.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R85-1(3160.472mil,3170mil) on Bottom Layer And Track (3182.126mil,3183.78mil)(3197.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R85-2(3219.528mil,3170mil) on Bottom Layer And Text "R85" (3245mil,3145mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R85-2(3219.528mil,3170mil) on Bottom Layer And Track (3182.126mil,3156.22mil)(3197.874mil,3156.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R85-2(3219.528mil,3170mil) on Bottom Layer And Track (3182.126mil,3183.78mil)(3197.874mil,3183.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R86-1(3155mil,2474.528mil) on Top Layer And Text "R86" (3130mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R86-1(3155mil,2474.528mil) on Top Layer And Track (3141.22mil,2437.126mil)(3141.22mil,2452.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R86-1(3155mil,2474.528mil) on Top Layer And Track (3168.78mil,2437.126mil)(3168.78mil,2452.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.699mil < 10mil) Between Pad R86-2(3155mil,2415.472mil) on Top Layer And Text "R88" (3130mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R86-2(3155mil,2415.472mil) on Top Layer And Track (3141.22mil,2437.126mil)(3141.22mil,2452.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R86-2(3155mil,2415.472mil) on Top Layer And Track (3168.78mil,2437.126mil)(3168.78mil,2452.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R87-1(3414.528mil,3170mil) on Top Layer And Track (3377.126mil,3156.22mil)(3392.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R87-1(3414.528mil,3170mil) on Top Layer And Track (3377.126mil,3183.78mil)(3392.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R87-2(3355.472mil,3170mil) on Top Layer And Text "R87" (3330mil,3145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R87-2(3355.472mil,3170mil) on Top Layer And Track (3377.126mil,3156.22mil)(3392.874mil,3156.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R87-2(3355.472mil,3170mil) on Top Layer And Track (3377.126mil,3183.78mil)(3392.874mil,3183.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R88-1(3155mil,2290.472mil) on Top Layer And Track (3141.22mil,2312.126mil)(3141.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R88-1(3155mil,2290.472mil) on Top Layer And Track (3168.78mil,2312.126mil)(3168.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R88-2(3155mil,2349.528mil) on Top Layer And Text "R88" (3130mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R88-2(3155mil,2349.528mil) on Top Layer And Track (3141.22mil,2312.126mil)(3141.22mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R88-2(3155mil,2349.528mil) on Top Layer And Track (3168.78mil,2312.126mil)(3168.78mil,2327.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R89-1(1260.473mil,3045mil) on Bottom Layer And Track (1282.126mil,3031.22mil)(1297.874mil,3031.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R89-1(1260.473mil,3045mil) on Bottom Layer And Track (1282.126mil,3058.78mil)(1297.874mil,3058.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R89-2(1319.528mil,3045mil) on Bottom Layer And Track (1282.126mil,3031.22mil)(1297.874mil,3031.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R89-2(1319.528mil,3045mil) on Bottom Layer And Track (1282.126mil,3058.78mil)(1297.874mil,3058.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R90-1(1310.473mil,3045mil) on Top Layer And Text "R90" (1295.748mil,3072.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R90-1(1310.473mil,3045mil) on Top Layer And Track (1332.126mil,3031.22mil)(1347.874mil,3031.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R90-1(1310.473mil,3045mil) on Top Layer And Track (1332.126mil,3058.78mil)(1347.874mil,3058.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R90-2(1369.528mil,3045mil) on Top Layer And Track (1332.126mil,3031.22mil)(1347.874mil,3031.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R90-2(1369.528mil,3045mil) on Top Layer And Track (1332.126mil,3058.78mil)(1347.874mil,3058.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.413mil < 10mil) Between Pad R9-1(4635mil,1726.614mil) on Top Layer And Text "R9" (4590mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad R91-1(1369.527mil,2570mil) on Bottom Layer And Text "R91" (1384.274mil,2597.717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R91-1(1369.527mil,2570mil) on Bottom Layer And Track (1332.126mil,2556.22mil)(1347.874mil,2556.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R91-1(1369.527mil,2570mil) on Bottom Layer And Track (1332.126mil,2583.78mil)(1347.874mil,2583.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R91-2(1310.472mil,2570mil) on Bottom Layer And Track (1332.126mil,2556.22mil)(1347.874mil,2556.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R91-2(1310.472mil,2570mil) on Bottom Layer And Track (1332.126mil,2583.78mil)(1347.874mil,2583.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R92-1(1160mil,2299.528mil) on Bottom Layer And Text "R92" (1185mil,2325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R92-1(1160mil,2299.528mil) on Bottom Layer And Track (1146.22mil,2262.126mil)(1146.22mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R92-1(1160mil,2299.528mil) on Bottom Layer And Track (1173.78mil,2262.126mil)(1173.78mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R92-2(1160mil,2240.472mil) on Bottom Layer And Track (1146.22mil,2262.126mil)(1146.22mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R92-2(1160mil,2240.472mil) on Bottom Layer And Track (1173.78mil,2262.126mil)(1173.78mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R93-1(1075mil,1920.473mil) on Top Layer And Track (1061.22mil,1942.126mil)(1061.22mil,1957.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R93-1(1075mil,1920.473mil) on Top Layer And Track (1088.78mil,1942.126mil)(1088.78mil,1957.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R93-2(1075mil,1979.528mil) on Top Layer And Text "R93" (1050mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R93-2(1075mil,1979.528mil) on Top Layer And Track (1061.22mil,1942.126mil)(1061.22mil,1957.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R93-2(1075mil,1979.528mil) on Top Layer And Track (1088.78mil,1942.126mil)(1088.78mil,1957.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R94-1(1235mil,2299.528mil) on Bottom Layer And Text "R94" (1260mil,2325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R94-1(1235mil,2299.528mil) on Bottom Layer And Track (1221.22mil,2262.126mil)(1221.22mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R94-1(1235mil,2299.528mil) on Bottom Layer And Track (1248.78mil,2262.126mil)(1248.78mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R94-2(1235mil,2240.472mil) on Bottom Layer And Track (1221.22mil,2262.126mil)(1221.22mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R94-2(1235mil,2240.472mil) on Bottom Layer And Track (1248.78mil,2262.126mil)(1248.78mil,2277.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R95-1(1590mil,2295.472mil) on Bottom Layer And Track (1576.22mil,2317.126mil)(1576.22mil,2332.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R95-1(1590mil,2295.472mil) on Bottom Layer And Track (1603.78mil,2317.126mil)(1603.78mil,2332.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R95-2(1590mil,2354.528mil) on Bottom Layer And Text "R95" (1615mil,2380mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R95-2(1590mil,2354.528mil) on Bottom Layer And Track (1576.22mil,2317.126mil)(1576.22mil,2332.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R95-2(1590mil,2354.528mil) on Bottom Layer And Track (1603.78mil,2317.126mil)(1603.78mil,2332.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad R96-1(1555mil,2184.528mil) on Bottom Layer And Text "R96" (1580mil,2210mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R96-1(1555mil,2184.528mil) on Bottom Layer And Track (1541.22mil,2147.126mil)(1541.22mil,2162.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R96-1(1555mil,2184.528mil) on Bottom Layer And Track (1568.78mil,2147.126mil)(1568.78mil,2162.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R96-2(1555mil,2125.472mil) on Bottom Layer And Track (1541.22mil,2147.126mil)(1541.22mil,2162.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R96-2(1555mil,2125.472mil) on Bottom Layer And Track (1568.78mil,2147.126mil)(1568.78mil,2162.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad R99-1(5610mil,1726.614mil) on Top Layer And Text "R99" (5548.819mil,1760.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad U10-4(2814.803mil,1610mil) on Top Layer And Text "U10" (2730mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U10-6(2740mil,1610mil) on Top Layer And Text "U10" (2730mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-1(1902.559mil,2270mil) on Bottom Layer And Track (1921.26mil,2246.575mil)(1921.26mil,2250.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-1(1902.559mil,2270mil) on Bottom Layer And Track (1921.26mil,2246.575mil)(2078.74mil,2246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U12-6(2895.197mil,1610mil) on Top Layer And Text "U12" (2885mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-1(2812.559mil,2270mil) on Bottom Layer And Track (2831.26mil,2246.575mil)(2831.26mil,2250.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-1(2812.559mil,2270mil) on Bottom Layer And Track (2831.26mil,2246.575mil)(2988.74mil,2246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-4(2812.559mil,2420mil) on Bottom Layer And Track (2831.26mil,2439.488mil)(2831.26mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-4(2812.559mil,2420mil) on Bottom Layer And Track (2831.26mil,2443.425mil)(2988.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-5(3007.441mil,2420mil) on Bottom Layer And Track (2831.26mil,2443.425mil)(2988.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-5(3007.441mil,2420mil) on Bottom Layer And Track (2988.74mil,2439.488mil)(2988.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U13-8(3007.441mil,2270mil) on Bottom Layer And Track (2831.26mil,2246.575mil)(2988.74mil,2246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U13-8(3007.441mil,2270mil) on Bottom Layer And Track (2988.74mil,2246.575mil)(2988.74mil,2250.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-4(1902.559mil,2420mil) on Bottom Layer And Track (1921.26mil,2439.488mil)(1921.26mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-4(1902.559mil,2420mil) on Bottom Layer And Track (1921.26mil,2443.425mil)(2078.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-5(2097.441mil,2420mil) on Bottom Layer And Track (1921.26mil,2443.425mil)(2078.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-5(2097.441mil,2420mil) on Bottom Layer And Track (2078.74mil,2439.488mil)(2078.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-1(2897.441mil,3405mil) on Bottom Layer And Track (2721.26mil,3428.425mil)(2878.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-1(2897.441mil,3405mil) on Bottom Layer And Track (2878.74mil,3424.488mil)(2878.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-4(2897.441mil,3255mil) on Bottom Layer And Track (2721.26mil,3231.575mil)(2878.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-4(2897.441mil,3255mil) on Bottom Layer And Track (2878.74mil,3231.575mil)(2878.74mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-5(2702.559mil,3255mil) on Bottom Layer And Track (2721.26mil,3231.575mil)(2721.26mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-5(2702.559mil,3255mil) on Bottom Layer And Track (2721.26mil,3231.575mil)(2878.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U15-8(2702.559mil,3405mil) on Bottom Layer And Track (2721.26mil,3424.488mil)(2721.26mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U15-8(2702.559mil,3405mil) on Bottom Layer And Track (2721.26mil,3428.425mil)(2878.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.922mil < 10mil) Between Pad U16-4(2555mil,1610mil) on Bottom Layer And Text "U16" (2640mil,1635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U16-6(2629.803mil,1610mil) on Bottom Layer And Text "U16" (2640mil,1635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U1-8(2097.441mil,2270mil) on Bottom Layer And Track (1921.26mil,2246.575mil)(2078.74mil,2246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U1-8(2097.441mil,2270mil) on Bottom Layer And Track (2078.74mil,2246.575mil)(2078.74mil,2250.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.922mil < 10mil) Between Pad U18-4(2715mil,1610mil) on Bottom Layer And Text "U18" (2800mil,1635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U18-6(2789.803mil,1610mil) on Bottom Layer And Text "U18" (2800mil,1635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-1(3267.559mil,2265mil) on Bottom Layer And Track (3286.26mil,2241.575mil)(3286.26mil,2245.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-1(3267.559mil,2265mil) on Bottom Layer And Track (3286.26mil,2241.575mil)(3443.74mil,2241.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-4(3267.559mil,2415mil) on Bottom Layer And Track (3286.26mil,2434.488mil)(3286.26mil,2438.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-4(3267.559mil,2415mil) on Bottom Layer And Track (3286.26mil,2438.425mil)(3443.74mil,2438.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-5(3462.441mil,2415mil) on Bottom Layer And Track (3286.26mil,2438.425mil)(3443.74mil,2438.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-5(3462.441mil,2415mil) on Bottom Layer And Track (3443.74mil,2434.488mil)(3443.74mil,2438.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U19-8(3462.441mil,2265mil) on Bottom Layer And Track (3286.26mil,2241.575mil)(3443.74mil,2241.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U19-8(3462.441mil,2265mil) on Bottom Layer And Track (3443.74mil,2241.575mil)(3443.74mil,2245.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-1(3352.441mil,3405mil) on Bottom Layer And Track (3176.26mil,3428.425mil)(3333.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-1(3352.441mil,3405mil) on Bottom Layer And Track (3333.74mil,3424.488mil)(3333.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-4(3352.441mil,3255mil) on Bottom Layer And Track (3176.26mil,3231.575mil)(3333.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-4(3352.441mil,3255mil) on Bottom Layer And Track (3333.74mil,3231.575mil)(3333.74mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-5(3157.559mil,3255mil) on Bottom Layer And Track (3176.26mil,3231.575mil)(3176.26mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-5(3157.559mil,3255mil) on Bottom Layer And Track (3176.26mil,3231.575mil)(3333.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U21-8(3157.559mil,3405mil) on Bottom Layer And Track (3176.26mil,3424.488mil)(3176.26mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U21-8(3157.559mil,3405mil) on Bottom Layer And Track (3176.26mil,3428.425mil)(3333.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U22-6(2952.402mil,1610mil) on Bottom Layer And Text "U22" (2960mil,1635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.396mil < 10mil) Between Pad U24-6(3110mil,1610mil) on Bottom Layer And Text "U24" (3120mil,1635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-1(1160mil,1918mil) on Top Layer And Track (1137mil,1961mil)(1137mil,2003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-4(1310mil,1918mil) on Top Layer And Track (1333mil,1961mil)(1333mil,2069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-5(1310mil,2112mil) on Top Layer And Track (1333mil,1961mil)(1333mil,2069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.33mil < 10mil) Between Pad U26-7(1210mil,2112mil) on Top Layer And Text "U26" (1135mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad U26-8(1160mil,2112mil) on Top Layer And Text "U26" (1135mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U26-8(1160mil,2112mil) on Top Layer And Track (1137mil,2027mil)(1137mil,2069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-1(1610mil,2112mil) on Top Layer And Track (1633mil,2027mil)(1633mil,2069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-4(1460mil,2112mil) on Top Layer And Track (1437mil,1961mil)(1437mil,2069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-5(1460mil,1918mil) on Top Layer And Track (1437mil,1961mil)(1437mil,2069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad U27-8(1610mil,1918mil) on Top Layer And Track (1633mil,1961mil)(1633mil,2003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-1(1987.441mil,3405mil) on Bottom Layer And Track (1811.26mil,3428.425mil)(1968.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-1(1987.441mil,3405mil) on Bottom Layer And Track (1968.74mil,3424.488mil)(1968.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-4(1987.441mil,3255mil) on Bottom Layer And Track (1811.26mil,3231.575mil)(1968.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-4(1987.441mil,3255mil) on Bottom Layer And Track (1968.74mil,3231.575mil)(1968.74mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-5(1792.559mil,3255mil) on Bottom Layer And Track (1811.26mil,3231.575mil)(1811.26mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-5(1792.559mil,3255mil) on Bottom Layer And Track (1811.26mil,3231.575mil)(1968.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U3-8(1792.559mil,3405mil) on Bottom Layer And Track (1811.26mil,3424.488mil)(1811.26mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U3-8(1792.559mil,3405mil) on Bottom Layer And Track (1811.26mil,3428.425mil)(1968.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U4-6(2420.197mil,1610mil) on Top Layer And Text "U4" (2410mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.922mil < 10mil) Between Pad U6-5(2617.402mil,1610mil) on Top Layer And Text "U6" (2570mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad U6-6(2580mil,1610mil) on Top Layer And Text "U6" (2570mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-1(2352.559mil,2270mil) on Bottom Layer And Track (2371.26mil,2246.575mil)(2371.26mil,2250.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-1(2352.559mil,2270mil) on Bottom Layer And Track (2371.26mil,2246.575mil)(2528.74mil,2246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-4(2352.559mil,2420mil) on Bottom Layer And Track (2371.26mil,2439.488mil)(2371.26mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-4(2352.559mil,2420mil) on Bottom Layer And Track (2371.26mil,2443.425mil)(2528.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-5(2547.441mil,2420mil) on Bottom Layer And Track (2371.26mil,2443.425mil)(2528.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-5(2547.441mil,2420mil) on Bottom Layer And Track (2528.74mil,2439.488mil)(2528.74mil,2443.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U7-8(2547.441mil,2270mil) on Bottom Layer And Track (2371.26mil,2246.575mil)(2528.74mil,2246.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U7-8(2547.441mil,2270mil) on Bottom Layer And Track (2528.74mil,2246.575mil)(2528.74mil,2250.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-1(2447.441mil,3405mil) on Bottom Layer And Track (2271.26mil,3428.425mil)(2428.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-1(2447.441mil,3405mil) on Bottom Layer And Track (2428.74mil,3424.488mil)(2428.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-4(2447.441mil,3255mil) on Bottom Layer And Track (2271.26mil,3231.575mil)(2428.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-4(2447.441mil,3255mil) on Bottom Layer And Track (2428.74mil,3231.575mil)(2428.74mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-5(2252.559mil,3255mil) on Bottom Layer And Track (2271.26mil,3231.575mil)(2271.26mil,3235.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-5(2252.559mil,3255mil) on Bottom Layer And Track (2271.26mil,3231.575mil)(2428.74mil,3231.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad U9-8(2252.559mil,3405mil) on Bottom Layer And Track (2271.26mil,3424.488mil)(2271.26mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U9-8(2252.559mil,3405mil) on Bottom Layer And Track (2271.26mil,3428.425mil)(2428.74mil,3428.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
Rule Violations :741

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.518mil < 10mil) Between Arc (7110mil,3053.425mil) on Top Overlay And Text "C30" (7065mil,3261.85mil) on Top Overlay Silk Text to Silk Clearance [9.518mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (4240mil,3390mil) on Bottom Overlay And Text "R56" (4294.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3925mil,3295mil) on Bottom Overlay And Text "C27" (3875mil,3295mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "C13" (3995mil,3295mil) on Bottom Overlay And Text "C14" (4050mil,3295mil) on Bottom Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "C21" (3695mil,3295mil) on Bottom Overlay And Text "C23" (3755mil,3295mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "C23" (3755mil,3295mil) on Bottom Overlay And Text "C25" (3815mil,3295mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "C25" (3815mil,3295mil) on Bottom Overlay And Text "C27" (3875mil,3295mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (4.98mil < 10mil) Between Text "C33" (7630mil,2570mil) on Top Overlay And Track (7623.11mil,2376.575mil)(7623.11mil,2573.425mil) on Top Overlay Silk Text to Silk Clearance [4.98mil]
   Violation between Silk To Silk Clearance Constraint: (4.921mil < 10mil) Between Text "C34" (6835mil,2351.299mil) on Top Overlay And Track (6641.575mil,2358.189mil)(6838.425mil,2358.189mil) on Top Overlay Silk Text to Silk Clearance [4.921mil]
   Violation between Silk To Silk Clearance Constraint: (8.468mil < 10mil) Between Text "C49" (1455mil,1815mil) on Top Overlay And Track (1519.252mil,1802.244mil)(1550.748mil,1802.244mil) on Top Overlay Silk Text to Silk Clearance [8.468mil]
   Violation between Silk To Silk Clearance Constraint: (9.813mil < 10mil) Between Text "C50" (1745mil,2075mil) on Top Overlay And Track (1809.252mil,2062.244mil)(1840.748mil,2062.244mil) on Top Overlay Silk Text to Silk Clearance [9.813mil]
   Violation between Silk To Silk Clearance Constraint: (8.175mil < 10mil) Between Text "C62" (7010mil,1970mil) on Bottom Overlay And Track (6989.252mil,1957.244mil)(7020.748mil,1957.244mil) on Bottom Overlay Silk Text to Silk Clearance [8.175mil]
   Violation between Silk To Silk Clearance Constraint: (9.916mil < 10mil) Between Text "C62" (7010mil,1970mil) on Bottom Overlay And Track (6989.252mil,2022.756mil)(7020.748mil,2022.756mil) on Bottom Overlay Silk Text to Silk Clearance [9.916mil]
   Violation between Silk To Silk Clearance Constraint: (8.234mil < 10mil) Between Text "C63" (7020mil,2130mil) on Bottom Overlay And Track (6989.252mil,2117.244mil)(7020.748mil,2117.244mil) on Bottom Overlay Silk Text to Silk Clearance [8.234mil]
   Violation between Silk To Silk Clearance Constraint: (9.916mil < 10mil) Between Text "C63" (7020mil,2130mil) on Bottom Overlay And Track (6989.252mil,2182.756mil)(7020.748mil,2182.756mil) on Bottom Overlay Silk Text to Silk Clearance [9.916mil]
   Violation between Silk To Silk Clearance Constraint: (9.968mil < 10mil) Between Text "C64" (7025mil,2285mil) on Bottom Overlay And Track (6989.252mil,2277.244mil)(7020.748mil,2277.244mil) on Bottom Overlay Silk Text to Silk Clearance [9.968mil]
   Violation between Silk To Silk Clearance Constraint: (5.764mil < 10mil) Between Text "D19" (1180mil,1830mil) on Bottom Overlay And Track (1153.504mil,1872.953mil)(1230.276mil,1872.953mil) on Bottom Overlay Silk Text to Silk Clearance [5.764mil]
   Violation between Silk To Silk Clearance Constraint: (9.724mil < 10mil) Between Text "D38" (6595mil,2005mil) on Top Overlay And Track (6608.661mil,2004.685mil)(6608.661mil,2215.315mil) on Top Overlay Silk Text to Silk Clearance [9.724mil]
   Violation between Silk To Silk Clearance Constraint: (5.008mil < 10mil) Between Text "D40" (7530mil,3360mil) on Top Overlay And Track (7526.024mil,3349.055mil)(7575.236mil,3349.055mil) on Top Overlay Silk Text to Silk Clearance [5.008mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "D40" (7530mil,3360mil) on Top Overlay And Track (7589.016mil,3232.913mil)(7589.016mil,3347.087mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "D40" (7530mil,3360mil) on Top Overlay And Track (7589.016mil,3347.087mil)(7590.984mil,3347.087mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (3.88mil < 10mil) Between Text "IC6" (6700mil,1785mil) on Top Overlay And Track (6700.827mil,1779.055mil)(6755.945mil,1779.055mil) on Top Overlay Silk Text to Silk Clearance [3.88mil]
   Violation between Silk To Silk Clearance Constraint: (4.532mil < 10mil) Between Text "J1" (4415mil,1385mil) on Top Overlay And Track (4409.724mil,1375mil)(5284.724mil,1375mil) on Top Overlay Silk Text to Silk Clearance [4.532mil]
   Violation between Silk To Silk Clearance Constraint: (9.774mil < 10mil) Between Text "J1" (4415mil,1385mil) on Top Overlay And Track (4409.724mil,960mil)(4409.724mil,1375mil) on Top Overlay Silk Text to Silk Clearance [9.774mil]
   Violation between Silk To Silk Clearance Constraint: (4.415mil < 10mil) Between Text "J3" (5440mil,1385mil) on Top Overlay And Track (5440mil,1375mil)(6315mil,1375mil) on Top Overlay Silk Text to Silk Clearance [4.415mil]
   Violation between Silk To Silk Clearance Constraint: (8.195mil < 10mil) Between Text "J3" (5440mil,1385mil) on Top Overlay And Track (5440mil,960mil)(5440mil,1375mil) on Top Overlay Silk Text to Silk Clearance [8.195mil]
   Violation between Silk To Silk Clearance Constraint: (4.707mil < 10mil) Between Text "J4" (2333.425mil,1385mil) on Top Overlay And Track (2329.724mil,1375mil)(3204.724mil,1375mil) on Top Overlay Silk Text to Silk Clearance [4.707mil]
   Violation between Silk To Silk Clearance Constraint: (9.857mil < 10mil) Between Text "J4" (2333.425mil,1385mil) on Top Overlay And Track (2329.724mil,960mil)(2329.724mil,1375mil) on Top Overlay Silk Text to Silk Clearance [9.857mil]
   Violation between Silk To Silk Clearance Constraint: (4.473mil < 10mil) Between Text "J5" (3375mil,1385mil) on Top Overlay And Track (3371.575mil,1375mil)(4246.575mil,1375mil) on Top Overlay Silk Text to Silk Clearance [4.473mil]
   Violation between Silk To Silk Clearance Constraint: (9.65mil < 10mil) Between Text "J5" (3375mil,1385mil) on Top Overlay And Track (3371.575mil,960mil)(3371.575mil,1375mil) on Top Overlay Silk Text to Silk Clearance [9.65mil]
   Violation between Silk To Silk Clearance Constraint: (9.329mil < 10mil) Between Text "J8" (6615mil,1365mil) on Top Overlay And Track (6612.559mil,1358.268mil)(6612.598mil,1358.307mil) on Top Overlay Silk Text to Silk Clearance [9.329mil]
   Violation between Silk To Silk Clearance Constraint: (3.549mil < 10mil) Between Text "J8" (6615mil,1365mil) on Top Overlay And Track (6612.598mil,1358.307mil)(6876.378mil,1358.307mil) on Top Overlay Silk Text to Silk Clearance [3.549mil]
   Violation between Silk To Silk Clearance Constraint: (9.329mil < 10mil) Between Text "J8" (6615mil,1365mil) on Top Overlay And Track (6612.598mil,960.669mil)(6612.598mil,1358.307mil) on Top Overlay Silk Text to Silk Clearance [9.329mil]
   Violation between Silk To Silk Clearance Constraint: (3.874mil < 10mil) Between Text "L1" (6865mil,2245mil) on Top Overlay And Track (6863.626mil,2238.626mil)(7096.374mil,2238.626mil) on Top Overlay Silk Text to Silk Clearance [3.874mil]
   Violation between Silk To Silk Clearance Constraint: (9.886mil < 10mil) Between Text "L2" (5300mil,4090mil) on Bottom Overlay And Track (5257.795mil,4135.787mil)(5444.803mil,4135.787mil) on Bottom Overlay Silk Text to Silk Clearance [9.887mil]
   Violation between Silk To Silk Clearance Constraint: (8.802mil < 10mil) Between Text "LED1" (6660mil,4865mil) on Top Overlay And Track (6542.598mil,4788.661mil)(6648.898mil,4788.661mil) on Top Overlay Silk Text to Silk Clearance [8.802mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED1" (6660mil,4865mil) on Top Overlay And Track (6542.598mil,4871.339mil)(6648.898mil,4871.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED1" (6660mil,4865mil) on Top Overlay And Track (6648.898mil,4788.661mil)(6648.898mil,4871.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED10" (7535mil,4300mil) on Top Overlay And Track (7417.598mil,4213.661mil)(7523.898mil,4213.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED10" (7535mil,4300mil) on Top Overlay And Track (7417.598mil,4296.339mil)(7523.898mil,4296.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED10" (7535mil,4300mil) on Top Overlay And Track (7523.898mil,4213.661mil)(7523.898mil,4296.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.572mil < 10mil) Between Text "LED11" (7535mil,4185mil) on Top Overlay And Track (7417.598mil,4098.661mil)(7523.898mil,4098.661mil) on Top Overlay Silk Text to Silk Clearance [5.572mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED11" (7535mil,4185mil) on Top Overlay And Track (7417.598mil,4181.339mil)(7523.898mil,4181.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED11" (7535mil,4185mil) on Top Overlay And Track (7523.898mil,4098.661mil)(7523.898mil,4181.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED12" (7535mil,4070mil) on Top Overlay And Track (7417.598mil,3983.661mil)(7523.898mil,3983.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED12" (7535mil,4070mil) on Top Overlay And Track (7417.598mil,4066.339mil)(7523.898mil,4066.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED12" (7535mil,4070mil) on Top Overlay And Track (7523.898mil,3983.661mil)(7523.898mil,4066.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED16" (7535mil,4875mil) on Top Overlay And Track (7417.598mil,4788.661mil)(7523.898mil,4788.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED16" (7535mil,4875mil) on Top Overlay And Track (7417.598mil,4871.339mil)(7523.898mil,4871.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED16" (7535mil,4875mil) on Top Overlay And Track (7523.898mil,4788.661mil)(7523.898mil,4871.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (8.804mil < 10mil) Between Text "LED17" (7535mil,4760mil) on Top Overlay And Track (7417.598mil,4673.661mil)(7523.898mil,4673.661mil) on Top Overlay Silk Text to Silk Clearance [8.804mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED17" (7535mil,4760mil) on Top Overlay And Track (7417.598mil,4756.339mil)(7523.898mil,4756.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED17" (7535mil,4760mil) on Top Overlay And Track (7523.898mil,4673.661mil)(7523.898mil,4756.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED18" (7535mil,4645mil) on Top Overlay And Track (7417.598mil,4558.661mil)(7523.898mil,4558.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED18" (7535mil,4645mil) on Top Overlay And Track (7417.598mil,4641.339mil)(7523.898mil,4641.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED18" (7535mil,4645mil) on Top Overlay And Track (7523.898mil,4558.661mil)(7523.898mil,4641.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED19" (7535mil,4530mil) on Top Overlay And Track (7417.598mil,4443.661mil)(7523.898mil,4443.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED19" (7535mil,4530mil) on Top Overlay And Track (7417.598mil,4526.339mil)(7523.898mil,4526.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED19" (7535mil,4530mil) on Top Overlay And Track (7523.898mil,4443.661mil)(7523.898mil,4526.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.571mil < 10mil) Between Text "LED2" (6660mil,4750mil) on Top Overlay And Track (6542.598mil,4673.661mil)(6648.898mil,4673.661mil) on Top Overlay Silk Text to Silk Clearance [5.571mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED2" (6660mil,4750mil) on Top Overlay And Track (6542.598mil,4756.339mil)(6648.898mil,4756.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED2" (6660mil,4750mil) on Top Overlay And Track (6648.898mil,4673.661mil)(6648.898mil,4756.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED20" (6895mil,4875mil) on Top Overlay And Track (6777.598mil,4788.661mil)(6883.898mil,4788.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED20" (6895mil,4875mil) on Top Overlay And Track (6777.598mil,4871.339mil)(6883.898mil,4871.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED20" (6895mil,4875mil) on Top Overlay And Track (6883.898mil,4788.661mil)(6883.898mil,4871.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED21" (6895mil,4760mil) on Top Overlay And Track (6777.598mil,4673.661mil)(6883.898mil,4673.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED21" (6895mil,4760mil) on Top Overlay And Track (6777.598mil,4756.339mil)(6883.898mil,4756.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED21" (6895mil,4760mil) on Top Overlay And Track (6883.898mil,4673.661mil)(6883.898mil,4756.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED22" (6895mil,4645mil) on Top Overlay And Track (6777.598mil,4558.661mil)(6883.898mil,4558.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED22" (6895mil,4645mil) on Top Overlay And Track (6777.598mil,4641.339mil)(6883.898mil,4641.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED22" (6895mil,4645mil) on Top Overlay And Track (6883.898mil,4558.661mil)(6883.898mil,4641.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED23" (6895mil,4530mil) on Top Overlay And Track (6777.598mil,4443.661mil)(6883.898mil,4443.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED23" (6895mil,4530mil) on Top Overlay And Track (6777.598mil,4526.339mil)(6883.898mil,4526.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED23" (6895mil,4530mil) on Top Overlay And Track (6883.898mil,4443.661mil)(6883.898mil,4526.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.744mil < 10mil) Between Text "LED24" (6895mil,4415mil) on Top Overlay And Track (6777.598mil,4328.661mil)(6883.898mil,4328.661mil) on Top Overlay Silk Text to Silk Clearance [5.744mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED24" (6895mil,4415mil) on Top Overlay And Track (6777.598mil,4411.339mil)(6883.898mil,4411.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED24" (6895mil,4415mil) on Top Overlay And Track (6883.898mil,4328.661mil)(6883.898mil,4411.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED25" (6895mil,4300mil) on Top Overlay And Track (6777.598mil,4213.661mil)(6883.898mil,4213.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED25" (6895mil,4300mil) on Top Overlay And Track (6777.598mil,4296.339mil)(6883.898mil,4296.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED25" (6895mil,4300mil) on Top Overlay And Track (6883.898mil,4213.661mil)(6883.898mil,4296.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED26" (6895mil,4185mil) on Top Overlay And Track (6777.598mil,4098.661mil)(6883.898mil,4098.661mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED26" (6895mil,4185mil) on Top Overlay And Track (6777.598mil,4181.339mil)(6883.898mil,4181.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED26" (6895mil,4185mil) on Top Overlay And Track (6883.898mil,4098.661mil)(6883.898mil,4181.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.86mil < 10mil) Between Text "LED27" (6895mil,4070mil) on Top Overlay And Track (6777.598mil,3983.661mil)(6883.898mil,3983.661mil) on Top Overlay Silk Text to Silk Clearance [6.86mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED27" (6895mil,4070mil) on Top Overlay And Track (6777.598mil,4066.339mil)(6883.898mil,4066.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED27" (6895mil,4070mil) on Top Overlay And Track (6883.898mil,3983.661mil)(6883.898mil,4066.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED3" (6660mil,4635mil) on Top Overlay And Track (6542.598mil,4558.661mil)(6648.898mil,4558.661mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED3" (6660mil,4635mil) on Top Overlay And Track (6542.598mil,4641.339mil)(6648.898mil,4641.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED3" (6660mil,4635mil) on Top Overlay And Track (6648.898mil,4558.661mil)(6648.898mil,4641.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED4" (6660mil,4520mil) on Top Overlay And Track (6542.598mil,4443.661mil)(6648.898mil,4443.661mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED4" (6660mil,4520mil) on Top Overlay And Track (6542.598mil,4526.339mil)(6648.898mil,4526.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED4" (6660mil,4520mil) on Top Overlay And Track (6648.898mil,4443.661mil)(6648.898mil,4526.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED5" (6660mil,4405mil) on Top Overlay And Track (6542.598mil,4328.661mil)(6648.898mil,4328.661mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED5" (6660mil,4405mil) on Top Overlay And Track (6542.598mil,4411.339mil)(6648.898mil,4411.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED5" (6660mil,4405mil) on Top Overlay And Track (6648.898mil,4328.661mil)(6648.898mil,4411.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.859mil < 10mil) Between Text "LED6" (6660mil,4290mil) on Top Overlay And Track (6542.598mil,4213.661mil)(6648.898mil,4213.661mil) on Top Overlay Silk Text to Silk Clearance [6.859mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED6" (6660mil,4290mil) on Top Overlay And Track (6542.598mil,4296.339mil)(6648.898mil,4296.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED6" (6660mil,4290mil) on Top Overlay And Track (6648.898mil,4213.661mil)(6648.898mil,4296.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.847mil < 10mil) Between Text "LED7" (6660mil,4175mil) on Top Overlay And Track (6542.598mil,4181.339mil)(6648.898mil,4181.339mil) on Top Overlay Silk Text to Silk Clearance [6.847mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED7" (6660mil,4175mil) on Top Overlay And Track (6648.898mil,4098.661mil)(6648.898mil,4181.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED8" (6660mil,4070mil) on Top Overlay And Track (6542.598mil,4066.339mil)(6648.898mil,4066.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (5.165mil < 10mil) Between Text "LED8" (6660mil,4070mil) on Top Overlay And Track (6648.898mil,3983.661mil)(6648.898mil,4066.339mil) on Top Overlay Silk Text to Silk Clearance [5.165mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "LED9" (7537.402mil,4415mil) on Top Overlay And Track (7417.598mil,4411.339mil)(7523.898mil,4411.339mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "LED9" (7537.402mil,4415mil) on Top Overlay And Track (7523.898mil,4328.661mil)(7523.898mil,4411.339mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (7.687mil < 10mil) Between Text "R101" (5320mil,3105mil) on Top Overlay And Text "R102" (5395mil,3105mil) on Top Overlay Silk Text to Silk Clearance [7.687mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "R102" (5395mil,3105mil) on Top Overlay And Text "R103" (5470mil,3105mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "R103" (5470mil,3105mil) on Top Overlay And Text "R104" (5545mil,3105mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (1.023mil < 10mil) Between Text "R104" (5545mil,3105mil) on Top Overlay And Text "R114" (5620mil,3105mil) on Top Overlay Silk Text to Silk Clearance [1.023mil]
   Violation between Silk To Silk Clearance Constraint: (4.355mil < 10mil) Between Text "R114" (5620mil,3105mil) on Top Overlay And Text "R115" (5695mil,3105mil) on Top Overlay Silk Text to Silk Clearance [4.355mil]
   Violation between Silk To Silk Clearance Constraint: (4.355mil < 10mil) Between Text "R115" (5695mil,3105mil) on Top Overlay And Text "R116" (5770mil,3105mil) on Top Overlay Silk Text to Silk Clearance [4.355mil]
   Violation between Silk To Silk Clearance Constraint: (4.355mil < 10mil) Between Text "R116" (5770mil,3105mil) on Top Overlay And Text "R117" (5845mil,3105mil) on Top Overlay Silk Text to Silk Clearance [4.355mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "R130" (6040mil,3480mil) on Top Overlay And Track (6025mil,3280mil)(6025mil,3580mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "R17" (4590mil,3110mil) on Top Overlay And Text "R18" (4645mil,3110mil) on Top Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (7.678mil < 10mil) Between Text "R17" (4590mil,3110mil) on Top Overlay And Text "R7" (4545mil,3110mil) on Top Overlay Silk Text to Silk Clearance [7.678mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "R18" (4645mil,3110mil) on Top Overlay And Text "R19" (4700mil,3110mil) on Top Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (1.016mil < 10mil) Between Text "R19" (4700mil,3110mil) on Top Overlay And Text "R20" (4755mil,3110mil) on Top Overlay Silk Text to Silk Clearance [1.016mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R31" (4250mil,3390mil) on Top Overlay And Text "R32" (4190mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (4190mil,3390mil) on Top Overlay And Text "R33" (4135mil,3390mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.684mil < 10mil) Between Text "R33" (4135mil,3390mil) on Top Overlay And Text "R34" (4070mil,3390mil) on Top Overlay Silk Text to Silk Clearance [7.684mil]
   Violation between Silk To Silk Clearance Constraint: (7.684mil < 10mil) Between Text "R34" (4070mil,3390mil) on Top Overlay And Text "R35" (4005mil,3390mil) on Top Overlay Silk Text to Silk Clearance [7.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R35" (4005mil,3390mil) on Top Overlay And Text "R36" (3945mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R36" (3945mil,3390mil) on Top Overlay And Text "R37" (3885mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R37" (3885mil,3390mil) on Top Overlay And Text "R38" (3825mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R38" (3825mil,3390mil) on Top Overlay And Text "R39" (3765mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R39" (3765mil,3390mil) on Top Overlay And Text "R40" (3705mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (9.348mil < 10mil) Between Text "R40" (3705mil,3390mil) on Top Overlay And Text "R41" (3645mil,3390mil) on Top Overlay Silk Text to Silk Clearance [9.348mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R41" (3645mil,3390mil) on Top Overlay And Text "R42" (3585mil,3390mil) on Top Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R46" (3689.842mil,3391.496mil) on Bottom Overlay And Text "R49" (3749.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R49" (3749.842mil,3391.496mil) on Bottom Overlay And Text "R50" (3809.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (9.348mil < 10mil) Between Text "R50" (3809.842mil,3391.496mil) on Bottom Overlay And Text "R51" (3869.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [9.348mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R51" (3869.842mil,3391.496mil) on Bottom Overlay And Text "R52" (3929.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R52" (3929.842mil,3391.496mil) on Bottom Overlay And Text "R53" (3989.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (2.684mil < 10mil) Between Text "R53" (3989.842mil,3391.496mil) on Bottom Overlay And Text "R54" (4049.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [2.684mil]
   Violation between Silk To Silk Clearance Constraint: (7.684mil < 10mil) Between Text "R54" (4049.842mil,3391.496mil) on Bottom Overlay And Text "R55" (4114.842mil,3391.496mil) on Bottom Overlay Silk Text to Silk Clearance [7.684mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R90" (1295.748mil,3072.716mil) on Top Overlay And Track (1332.126mil,3058.78mil)(1347.874mil,3058.78mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (6.914mil < 10mil) Between Text "U1" (2140mil,2450mil) on Bottom Overlay And Track (1921.26mil,2443.425mil)(2078.74mil,2443.425mil) on Bottom Overlay Silk Text to Silk Clearance [6.914mil]
   Violation between Silk To Silk Clearance Constraint: (6.914mil < 10mil) Between Text "U1" (2140mil,2450mil) on Bottom Overlay And Track (2078.74mil,2439.488mil)(2078.74mil,2443.425mil) on Bottom Overlay Silk Text to Silk Clearance [6.914mil]
   Violation between Silk To Silk Clearance Constraint: (9.972mil < 10mil) Between Text "U13" (3085mil,2450mil) on Bottom Overlay And Track (2831.26mil,2443.425mil)(2988.74mil,2443.425mil) on Bottom Overlay Silk Text to Silk Clearance [9.972mil]
   Violation between Silk To Silk Clearance Constraint: (9.972mil < 10mil) Between Text "U13" (3085mil,2450mil) on Bottom Overlay And Track (2988.74mil,2439.488mil)(2988.74mil,2443.425mil) on Bottom Overlay Silk Text to Silk Clearance [9.972mil]
   Violation between Silk To Silk Clearance Constraint: (9.396mil < 10mil) Between Text "U29" (5095mil,4010mil) on Bottom Overlay And Track (5065.315mil,3996.024mil)(5104.685mil,3996.024mil) on Bottom Overlay Silk Text to Silk Clearance [9.396mil]
Rule Violations :140

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1178
Waived Violations : 0
Time Elapsed        : 00:00:05