# I2C Controller using FSM (Verilog)

This project implements an **I2C Master Controller** using a Finite State Machine (FSM) in Verilog.

## ğŸš€ Features
- I2C master state machine
- Start, Stop, Read, Write operations
- SDA & SCL line control
- Acknowledgement handling (ACK/NACK)
- Testbench-based verification

## ğŸ“ File Structure (to be added)
- `i2c_master.v`
- `i2c_fsm.v`
- `i2c_tb.v`

## ğŸ”§ Tools Used
- Verilog HDL
- Vivado / ModelSim

More details and full code will be added soon.
