[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2546403 heartbeat IPC: 3.927 cumulative IPC: 3.927 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5079755 heartbeat IPC: 3.947 cumulative IPC: 3.937 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 7613308 heartbeat IPC: 3.947 cumulative IPC: 3.94 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10146984 heartbeat IPC: 3.947 cumulative IPC: 3.942 (Simulation time: 00 hr 13 min 23 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 12680777 cumulative IPC: 3.943 (Simulation time: 00 hr 16 min 41 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 12680777 cumulative IPC: 3.943 (Simulation time: 00 hr 16 min 41 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 12680779 heartbeat IPC: 3.947 cumulative IPC: 4 (Simulation time: 00 hr 16 min 41 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 18708923 heartbeat IPC: 1.659 cumulative IPC: 1.659 (Simulation time: 00 hr 21 min 43 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 24740303 heartbeat IPC: 1.658 cumulative IPC: 1.658 (Simulation time: 00 hr 26 min 41 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 30772377 heartbeat IPC: 1.658 cumulative IPC: 1.658 (Simulation time: 00 hr 31 min 23 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 36866249 heartbeat IPC: 1.641 cumulative IPC: 1.654 (Simulation time: 00 hr 36 min 01 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 42994306 heartbeat IPC: 1.632 cumulative IPC: 1.649 (Simulation time: 00 hr 40 min 44 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 48056324 heartbeat IPC: 1.975 cumulative IPC: 1.696 (Simulation time: 00 hr 44 min 45 sec)
Heartbeat CPU 0 instructions: 120000024 cycles: 53646057 heartbeat IPC: 1.789 cumulative IPC: 1.709 (Simulation time: 00 hr 48 min 51 sec)
Heartbeat CPU 0 instructions: 130000024 cycles: 59815000 heartbeat IPC: 1.621 cumulative IPC: 1.697 (Simulation time: 00 hr 53 min 40 sec)
Heartbeat CPU 0 instructions: 140000025 cycles: 65985744 heartbeat IPC: 1.621 cumulative IPC: 1.688 (Simulation time: 00 hr 57 min 43 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 59480878 cumulative IPC: 1.681 (Simulation time: 01 hr 01 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 59480878 cumulative IPC: 1.681 (Simulation time: 01 hr 01 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/453.povray-887B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.681 instructions: 100000001 cycles: 59480878
CPU 0 Branch Prediction Accuracy: 92.61% MPKI: 10.83 Average ROB Occupancy at Mispredict: 46.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00281
BRANCH_INDIRECT: 0.02728
BRANCH_CONDITIONAL: 9.439
BRANCH_DIRECT_CALL: 0.00051
BRANCH_INDIRECT_CALL: 0.5024
BRANCH_RETURN: 0.8607

cpu0->cpu0_STLB TOTAL        ACCESS:     325548 HIT:     325528 MISS:         20 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     325548 HIT:     325528 MISS:         20 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 342.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1691868 HIT:    1464690 MISS:     227178 MSHR_MERGE:        129
cpu0->cpu0_L2C LOAD         ACCESS:     830470 HIT:     829970 MISS:        500 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     101824 HIT:     101648 MISS:        176 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     626500 HIT:     400011 MISS:     226489 MSHR_MERGE:        129
cpu0->cpu0_L2C WRITE        ACCESS:     133054 HIT:     133054 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         20 HIT:          7 MISS:         13 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     626502 ISSUED:     626500 USEFUL:         22 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 130.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5396811 HIT:    4818175 MISS:     578636 MSHR_MERGE:     183971
cpu0->cpu0_L1I LOAD         ACCESS:    5396811 HIT:    4818175 MISS:     578636 MSHR_MERGE:     183971
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.203 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   34133952 HIT:   33290022 MISS:     843930 MSHR_MERGE:     306274
cpu0->cpu0_L1D LOAD         ACCESS:   19594209 HIT:   18972903 MISS:     621306 MSHR_MERGE:     185500
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14539723 HIT:   14317119 MISS:     222604 MSHR_MERGE:     120774
cpu0->cpu0_L1D TRANSLATION  ACCESS:         20 HIT:          0 MISS:         20 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 8.193 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4595491 HIT:    4532833 MISS:      62658 MSHR_MERGE:      39067
cpu0->cpu0_ITLB LOAD         ACCESS:    4595491 HIT:    4532833 MISS:      62658 MSHR_MERGE:      39067
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31330953 HIT:   30763782 MISS:     567171 MSHR_MERGE:     265214
cpu0->cpu0_DTLB LOAD         ACCESS:   31330953 HIT:   30763782 MISS:     567171 MSHR_MERGE:     265214
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->LLC TOTAL        ACCESS:     227049 HIT:     225007 MISS:       2042 MSHR_MERGE:         24
cpu0->LLC LOAD         ACCESS:        500 HIT:        215 MISS:        285 MSHR_MERGE:          4
cpu0->LLC RFO          ACCESS:        176 HIT:          7 MISS:        169 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     226360 HIT:     224785 MISS:       1575 MSHR_MERGE:         20
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         13 HIT:          0 MISS:         13 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         26
  ROW_BUFFER_MISS:       1992
  AVG DBUS CONGESTED CYCLE: 2.783
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       4957
