INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/project_2/project_2.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/project_2/project_2.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/project_2/project_2.srcs/sim_1/new/full4tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full4tb
