Protel Design System Design Rule Check
PCB File : Q:\Alitium\EDL_Final\edl_final.PcbDoc
Date     : 4/5/2018
Time     : 3:16:58 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-1(1499.803mil,1171.85mil) on Top Layer And Pad 328p-28(1478.15mil,1150.197mil) on Top Layer 
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-21(1350.197mil,1171.85mil) on Top Layer And Pad 328p-22(1371.85mil,1150.197mil) on Top Layer 
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-14(1371.85mil,1299.803mil) on Top Layer And Pad 328p-15(1350.197mil,1278.15mil) on Top Layer 
   Violation between Clearance Constraint: (4.077mil < 6mil) Between Pad 328p-7(1499.803mil,1278.15mil) on Top Layer And Pad 328p-8(1478.15mil,1299.803mil) on Top Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=100mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(600mil,2000mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(550mil,100mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-0(2600mil,300mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.385mil < 10mil) Between Via (2260mil,1025mil) from Top Layer to Bottom Layer And Pad 328ISP-2(2345mil,1070mil) on Top Layer [Top Solder] Mask Sliver [9.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R19-2(932.638mil,1408.622mil) on Top Layer And Pad R19-1(887.362mil,1408.622mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R18-2(852.5mil,257.638mil) on Top Layer And Pad R18-1(852.5mil,212.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.689mil < 10mil) Between Via (890mil,260mil) from Top Layer to Bottom Layer And Pad R18-2(852.5mil,257.638mil) on Top Layer [Top Solder] Mask Sliver [6.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R17-2(770mil,257.638mil) on Top Layer And Pad R17-1(770mil,212.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R15-2(647mil,1740.362mil) on Top Layer And Pad R15-1(647mil,1785.638mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R14-2(839mil,1785.638mil) on Top Layer And Pad R14-1(839mil,1740.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R12-2(1367.638mil,1049.803mil) on Top Layer And Pad R12-1(1322.362mil,1049.803mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R11-2(505mil,1015mil) on Top Layer And Pad R11-1(550.276mil,1015mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R10-2(662.362mil,1393.622mil) on Top Layer And Pad R10-1(707.638mil,1393.622mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R9-2(1485mil,997.362mil) on Top Layer And Pad R9-1(1485mil,1042.638mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.189mil < 10mil) Between Via (1445mil,1005mil) from Top Layer to Bottom Layer And Pad R9-2(1485mil,997.362mil) on Top Layer [Top Solder] Mask Sliver [9.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R8-2(1971.571mil,681.535mil) on Top Layer And Pad R8-1(1971.571mil,726.811mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R7-2(1796.571mil,681.535mil) on Top Layer And Pad R7-1(1796.571mil,726.811mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R6-2(1896.571mil,976.811mil) on Top Layer And Pad R6-1(1896.571mil,931.535mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R5-2(1696.571mil,976.811mil) on Top Layer And Pad R5-1(1696.571mil,931.535mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C11-1(1425mil,1084.449mil) on Top Layer And Pad C11-2(1425mil,1049.803mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C9-1(597mil,1518mil) on Top Layer And Pad C9-2(597mil,1483.354mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C8-2(1681.575mil,1169.803mil) on Top Layer And Pad C8-1(1628.425mil,1169.803mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C7-2(1628.425mil,1359.803mil) on Top Layer And Pad C7-1(1681.575mil,1359.803mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C6-1(1867.677mil,1255mil) on Top Layer And Pad C6-2(1902.323mil,1255mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C5-1(1296mil,1267.449mil) on Top Layer And Pad C5-2(1296mil,1232.803mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 1-2(1575mil,1229.803mil) on Top Layer And Pad 1-3(1619.488mil,1229.803mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 1-1(1575mil,1286.102mil) on Top Layer And Pad 1-4(1619.488mil,1286.102mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R4-2(890mil,862.362mil) on Top Layer And Pad R4-1(890mil,817.087mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R3-2(1095mil,857.244mil) on Top Layer And Pad R3-1(1095mil,811.968mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-20(764.055mil,1545.433mil) on Top Layer And Pad Attiny84-1(740.433mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-1(740.433mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-6(645.945mil,1545.433mil) on Top Layer And Pad Attiny84-5(669.567mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-5(669.567mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-6(645.945mil,1545.433mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-11(669.567mil,1450.945mil) on Top Layer And Pad Attiny84-10(645.945mil,1474.567mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-10(645.945mil,1474.567mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-11(669.567mil,1450.945mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad Attiny84-16(764.055mil,1474.567mil) on Top Layer And Pad Attiny84-15(740.433mil,1450.945mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-15(740.433mil,1450.945mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-16(764.055mil,1474.567mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.791mil < 10mil) Between Pad Attiny84-21(705mil,1510mil) on Top Layer And Pad Attiny84-20(764.055mil,1545.433mil) on Top Layer [Top Solder] Mask Sliver [6.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C1-2(1113.646mil,642.724mil) on Top Layer And Pad C1-1(1079mil,642.724mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C2-2(1142mil,448.047mil) on Top Layer And Pad C2-1(1142mil,413.402mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C3-2(967.677mil,379.724mil) on Top Layer And Pad C3-1(1002.323mil,379.724mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C4-2(1004.646mil,330mil) on Top Layer And Pad C4-1(970mil,330mil) on Top Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-1(939.213mil,563.937mil) on Top Layer And Pad ACCL-24(965.787mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-23(985.472mil,590.512mil) on Top Layer And Pad ACCL-24(965.787mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-22(1005.158mil,590.512mil) on Top Layer And Pad ACCL-23(985.472mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-21(1024.842mil,590.512mil) on Top Layer And Pad ACCL-22(1005.158mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-20(1044.528mil,590.512mil) on Top Layer And Pad ACCL-21(1024.842mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-19(1064.213mil,590.512mil) on Top Layer And Pad ACCL-20(1044.528mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-18(1090.787mil,563.937mil) on Top Layer And Pad ACCL-19(1064.213mil,590.512mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-17(1090.787mil,544.252mil) on Top Layer And Pad ACCL-18(1090.787mil,563.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-16(1090.787mil,524.567mil) on Top Layer And Pad ACCL-17(1090.787mil,544.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-15(1090.787mil,504.882mil) on Top Layer And Pad ACCL-16(1090.787mil,524.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-14(1090.787mil,485.197mil) on Top Layer And Pad ACCL-15(1090.787mil,504.882mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-13(1090.787mil,465.512mil) on Top Layer And Pad ACCL-14(1090.787mil,485.197mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-12(1064.213mil,438.937mil) on Top Layer And Pad ACCL-13(1090.787mil,465.512mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-11(1044.528mil,438.937mil) on Top Layer And Pad ACCL-12(1064.213mil,438.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-10(1024.842mil,438.937mil) on Top Layer And Pad ACCL-11(1044.528mil,438.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-9(1005.158mil,438.937mil) on Top Layer And Pad ACCL-10(1024.842mil,438.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-8(985.472mil,438.937mil) on Top Layer And Pad ACCL-9(1005.158mil,438.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-7(965.787mil,438.937mil) on Top Layer And Pad ACCL-8(985.472mil,438.937mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.037mil < 10mil) Between Pad ACCL-6(939.213mil,465.512mil) on Top Layer And Pad ACCL-7(965.787mil,438.937mil) on Top Layer [Top Solder] Mask Sliver [3.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-5(939.213mil,485.197mil) on Top Layer And Pad ACCL-6(939.213mil,465.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-4(939.213mil,504.882mil) on Top Layer And Pad ACCL-5(939.213mil,485.197mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-3(939.213mil,524.567mil) on Top Layer And Pad ACCL-4(939.213mil,504.882mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-2(939.213mil,544.252mil) on Top Layer And Pad ACCL-3(939.213mil,524.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad ACCL-1(939.213mil,563.937mil) on Top Layer And Pad ACCL-2(939.213mil,544.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R1-1(1215mil,1099.803mil) on Top Layer And Pad R1-2(1169.724mil,1099.803mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.986mil < 10mil) Between Via (1250mil,1065mil) from Top Layer to Bottom Layer And Pad R1-1(1215mil,1099.803mil) on Top Layer [Top Solder] Mask Sliver [9.986mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R2-1(1215mil,1149.803mil) on Top Layer And Pad R2-2(1169.724mil,1149.803mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R20-2(887.362mil,1598.622mil) on Top Layer And Pad R20-1(932.638mil,1598.622mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.189mil < 10mil) Between Via (975mil,260mil) from Top Layer to Bottom Layer And Pad R13-2(935mil,257.638mil) on Top Layer [Top Solder] Mask Sliver [9.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R13-1(935mil,212.362mil) on Top Layer And Pad R13-2(935mil,257.638mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
Rule Violations :72

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Arc (771.929mil,1576.929mil) on Top Overlay And Pad Attiny84-20(764.055mil,1545.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Arc (771.929mil,1576.929mil) on Top Overlay And Pad Attiny84-1(740.433mil,1569.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.68mil < 10mil) Between Arc (756.181mil,1596.614mil) on Top Overlay And Pad Attiny84-1(740.433mil,1569.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (335.866mil,929.606mil) on Bottom Overlay And Pad 3.3V-1(389.016mil,888.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (389.016mil,939.449mil) on Bottom Overlay And Pad C20-2(401.811mil,975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (335.866mil,1511.89mil) on Bottom Overlay And Pad 5V-1(389.016mil,1470.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,545mil)(2345mil,745mil) on Top Overlay And Pad 84ISP-1(2345mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,745mil)(2495mil,745mil) on Top Overlay And Pad 84ISP-1(2345mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2495mil,545mil)(2495mil,745mil) on Top Overlay And Pad 84ISP-6(2495mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,745mil)(2495mil,745mil) on Top Overlay And Pad 84ISP-6(2495mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2495mil,545mil)(2495mil,745mil) on Top Overlay And Pad 84ISP-5(2495mil,645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,545mil)(2345mil,745mil) on Top Overlay And Pad 84ISP-2(2345mil,645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2495mil,545mil)(2495mil,745mil) on Top Overlay And Pad 84ISP-4(2495mil,545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,545mil)(2495mil,545mil) on Top Overlay And Pad 84ISP-4(2495mil,545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,545mil)(2345mil,745mil) on Top Overlay And Pad 84ISP-3(2345mil,545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,545mil)(2495mil,545mil) on Top Overlay And Pad 84ISP-3(2345mil,545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,970mil)(2345mil,1170mil) on Top Overlay And Pad 328ISP-1(2345mil,1170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,1170mil)(2495mil,1170mil) on Top Overlay And Pad 328ISP-1(2345mil,1170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2495mil,970mil)(2495mil,1170mil) on Top Overlay And Pad 328ISP-6(2495mil,1170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,1170mil)(2495mil,1170mil) on Top Overlay And Pad 328ISP-6(2495mil,1170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2495mil,970mil)(2495mil,1170mil) on Top Overlay And Pad 328ISP-5(2495mil,1070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,970mil)(2345mil,1170mil) on Top Overlay And Pad 328ISP-2(2345mil,1070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2495mil,970mil)(2495mil,1170mil) on Top Overlay And Pad 328ISP-4(2495mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,970mil)(2495mil,970mil) on Top Overlay And Pad 328ISP-4(2495mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,970mil)(2345mil,1170mil) on Top Overlay And Pad 328ISP-3(2345mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,970mil)(2495mil,970mil) on Top Overlay And Pad 328ISP-3(2345mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1125mil)(345mil,1325mil) on Top Overlay And Pad ADC012-1(345mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1125mil)(345mil,1125mil) on Top Overlay And Pad ADC012-1(345mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1125mil)(195mil,1325mil) on Top Overlay And Pad ADC012-6(195mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1125mil)(345mil,1125mil) on Top Overlay And Pad ADC012-6(195mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1125mil)(195mil,1325mil) on Top Overlay And Pad ADC012-5(195mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1125mil)(345mil,1325mil) on Top Overlay And Pad ADC012-2(345mil,1225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1125mil)(195mil,1325mil) on Top Overlay And Pad ADC012-4(195mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1325mil)(345mil,1325mil) on Top Overlay And Pad ADC012-4(195mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1125mil)(345mil,1325mil) on Top Overlay And Pad ADC012-3(345mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1325mil)(345mil,1325mil) on Top Overlay And Pad ADC012-3(345mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,775mil)(345mil,975mil) on Top Overlay And Pad J6-1(345mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,775mil)(345mil,775mil) on Top Overlay And Pad J6-1(345mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,775mil)(195mil,975mil) on Top Overlay And Pad J6-6(195mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,775mil)(345mil,775mil) on Top Overlay And Pad J6-6(195mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,775mil)(195mil,975mil) on Top Overlay And Pad J6-5(195mil,875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,775mil)(345mil,975mil) on Top Overlay And Pad J6-2(345mil,875mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,775mil)(195mil,975mil) on Top Overlay And Pad J6-4(195mil,975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,975mil)(345mil,975mil) on Top Overlay And Pad J6-4(195mil,975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,775mil)(345mil,975mil) on Top Overlay And Pad J6-3(345mil,975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,975mil)(345mil,975mil) on Top Overlay And Pad J6-3(345mil,975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (865mil,1388.622mil)(865mil,1393.622mil) on Top Overlay And Pad R19-1(887.362mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (865mil,1423.622mil)(865mil,1428.622mil) on Top Overlay And Pad R19-1(887.362mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (910mil,1388.622mil)(910mil,1428.622mil) on Top Overlay And Pad R19-1(887.362mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1388.622mil)(955mil,1388.622mil) on Top Overlay And Pad R19-1(887.362mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1428.622mil)(955mil,1428.622mil) on Top Overlay And Pad R19-1(887.362mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (955mil,1388.622mil)(955mil,1393.622mil) on Top Overlay And Pad R19-2(932.638mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (955mil,1423.622mil)(955mil,1428.622mil) on Top Overlay And Pad R19-2(932.638mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (910mil,1388.622mil)(910mil,1428.622mil) on Top Overlay And Pad R19-2(932.638mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1388.622mil)(955mil,1388.622mil) on Top Overlay And Pad R19-2(932.638mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1428.622mil)(955mil,1428.622mil) on Top Overlay And Pad R19-2(932.638mil,1408.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (867.5mil,190mil)(872.5mil,190mil) on Top Overlay And Pad R18-1(852.5mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (832.5mil,190mil)(837.5mil,190mil) on Top Overlay And Pad R18-1(852.5mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (832.5mil,235mil)(872.5mil,235mil) on Top Overlay And Pad R18-1(852.5mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (872.5mil,190mil)(872.5mil,280mil) on Top Overlay And Pad R18-1(852.5mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (832.5mil,190mil)(832.5mil,280mil) on Top Overlay And Pad R18-1(852.5mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (867.5mil,280mil)(872.5mil,280mil) on Top Overlay And Pad R18-2(852.5mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (832.5mil,280mil)(837.5mil,280mil) on Top Overlay And Pad R18-2(852.5mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (832.5mil,235mil)(872.5mil,235mil) on Top Overlay And Pad R18-2(852.5mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (872.5mil,190mil)(872.5mil,280mil) on Top Overlay And Pad R18-2(852.5mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (832.5mil,190mil)(832.5mil,280mil) on Top Overlay And Pad R18-2(852.5mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (785mil,190mil)(790mil,190mil) on Top Overlay And Pad R17-1(770mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (750mil,190mil)(755mil,190mil) on Top Overlay And Pad R17-1(770mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (750mil,235mil)(790mil,235mil) on Top Overlay And Pad R17-1(770mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (790mil,190mil)(790mil,280mil) on Top Overlay And Pad R17-1(770mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (750mil,190mil)(750mil,280mil) on Top Overlay And Pad R17-1(770mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (785mil,280mil)(790mil,280mil) on Top Overlay And Pad R17-2(770mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (750mil,280mil)(755mil,280mil) on Top Overlay And Pad R17-2(770mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (750mil,235mil)(790mil,235mil) on Top Overlay And Pad R17-2(770mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (790mil,190mil)(790mil,280mil) on Top Overlay And Pad R17-2(770mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (750mil,190mil)(750mil,280mil) on Top Overlay And Pad R17-2(770mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (627mil,1718mil)(627mil,1808mil) on Top Overlay And Pad R15-1(647mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (627mil,1808mil)(632mil,1808mil) on Top Overlay And Pad R15-1(647mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (662mil,1808mil)(667mil,1808mil) on Top Overlay And Pad R15-1(647mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (667mil,1718mil)(667mil,1808mil) on Top Overlay And Pad R15-1(647mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (627mil,1763mil)(667mil,1763mil) on Top Overlay And Pad R15-1(647mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (627mil,1718mil)(632mil,1718mil) on Top Overlay And Pad R15-2(647mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (662mil,1718mil)(667mil,1718mil) on Top Overlay And Pad R15-2(647mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (627mil,1718mil)(627mil,1808mil) on Top Overlay And Pad R15-2(647mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (667mil,1718mil)(667mil,1808mil) on Top Overlay And Pad R15-2(647mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (627mil,1763mil)(667mil,1763mil) on Top Overlay And Pad R15-2(647mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (819mil,1718mil)(824mil,1718mil) on Top Overlay And Pad R14-1(839mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (854mil,1718mil)(859mil,1718mil) on Top Overlay And Pad R14-1(839mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (819mil,1763mil)(859mil,1763mil) on Top Overlay And Pad R14-1(839mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (819mil,1718mil)(819mil,1808mil) on Top Overlay And Pad R14-1(839mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (859mil,1718mil)(859mil,1808mil) on Top Overlay And Pad R14-1(839mil,1740.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (819mil,1763mil)(859mil,1763mil) on Top Overlay And Pad R14-2(839mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (819mil,1718mil)(819mil,1808mil) on Top Overlay And Pad R14-2(839mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (819mil,1808mil)(824mil,1808mil) on Top Overlay And Pad R14-2(839mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (854mil,1808mil)(859mil,1808mil) on Top Overlay And Pad R14-2(839mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (859mil,1718mil)(859mil,1808mil) on Top Overlay And Pad R14-2(839mil,1785.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1300mil,1029.803mil)(1300mil,1034.803mil) on Top Overlay And Pad R12-1(1322.362mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1300mil,1064.803mil)(1300mil,1069.803mil) on Top Overlay And Pad R12-1(1322.362mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1345mil,1029.803mil)(1345mil,1069.803mil) on Top Overlay And Pad R12-1(1322.362mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1300mil,1029.803mil)(1390mil,1029.803mil) on Top Overlay And Pad R12-1(1322.362mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1300mil,1069.803mil)(1390mil,1069.803mil) on Top Overlay And Pad R12-1(1322.362mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1345mil,1029.803mil)(1345mil,1069.803mil) on Top Overlay And Pad R12-2(1367.638mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1390mil,1029.803mil)(1390mil,1034.803mil) on Top Overlay And Pad R12-2(1367.638mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1390mil,1064.803mil)(1390mil,1069.803mil) on Top Overlay And Pad R12-2(1367.638mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1300mil,1029.803mil)(1390mil,1029.803mil) on Top Overlay And Pad R12-2(1367.638mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1300mil,1069.803mil)(1390mil,1069.803mil) on Top Overlay And Pad R12-2(1367.638mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (572.638mil,995mil)(572.638mil,1000mil) on Top Overlay And Pad R11-1(550.276mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (572.638mil,1030mil)(572.638mil,1035mil) on Top Overlay And Pad R11-1(550.276mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (527.638mil,995mil)(527.638mil,1035mil) on Top Overlay And Pad R11-1(550.276mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (482.638mil,995mil)(572.638mil,995mil) on Top Overlay And Pad R11-1(550.276mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (482.638mil,1035mil)(572.638mil,1035mil) on Top Overlay And Pad R11-1(550.276mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (527.638mil,995mil)(527.638mil,1035mil) on Top Overlay And Pad R11-2(505mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (482.638mil,995mil)(572.638mil,995mil) on Top Overlay And Pad R11-2(505mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (482.638mil,995mil)(482.638mil,1000mil) on Top Overlay And Pad R11-2(505mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (482.638mil,1030mil)(482.638mil,1035mil) on Top Overlay And Pad R11-2(505mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (482.638mil,1035mil)(572.638mil,1035mil) on Top Overlay And Pad R11-2(505mil,1015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (730mil,1373.622mil)(730mil,1378.622mil) on Top Overlay And Pad R10-1(707.638mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (685mil,1373.622mil)(685mil,1413.622mil) on Top Overlay And Pad R10-1(707.638mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (730mil,1408.622mil)(730mil,1413.622mil) on Top Overlay And Pad R10-1(707.638mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (640mil,1373.622mil)(730mil,1373.622mil) on Top Overlay And Pad R10-1(707.638mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (640mil,1413.622mil)(730mil,1413.622mil) on Top Overlay And Pad R10-1(707.638mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (685mil,1373.622mil)(685mil,1413.622mil) on Top Overlay And Pad R10-2(662.362mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (640mil,1373.622mil)(730mil,1373.622mil) on Top Overlay And Pad R10-2(662.362mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (640mil,1373.622mil)(640mil,1378.622mil) on Top Overlay And Pad R10-2(662.362mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (640mil,1413.622mil)(730mil,1413.622mil) on Top Overlay And Pad R10-2(662.362mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (640mil,1408.622mil)(640mil,1413.622mil) on Top Overlay And Pad R10-2(662.362mil,1393.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1465mil,1020mil)(1505mil,1020mil) on Top Overlay And Pad R9-1(1485mil,1042.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1500mil,1065mil)(1505mil,1065mil) on Top Overlay And Pad R9-1(1485mil,1042.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1465mil,1065mil)(1470mil,1065mil) on Top Overlay And Pad R9-1(1485mil,1042.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1505mil,975mil)(1505mil,1065mil) on Top Overlay And Pad R9-1(1485mil,1042.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1465mil,975mil)(1465mil,1065mil) on Top Overlay And Pad R9-1(1485mil,1042.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1500mil,975mil)(1505mil,975mil) on Top Overlay And Pad R9-2(1485mil,997.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1465mil,975mil)(1470mil,975mil) on Top Overlay And Pad R9-2(1485mil,997.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1465mil,1020mil)(1505mil,1020mil) on Top Overlay And Pad R9-2(1485mil,997.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1505mil,975mil)(1505mil,1065mil) on Top Overlay And Pad R9-2(1485mil,997.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1465mil,975mil)(1465mil,1065mil) on Top Overlay And Pad R9-2(1485mil,997.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1951.571mil,749.173mil)(1956.571mil,749.173mil) on Top Overlay And Pad R8-1(1971.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1986.571mil,749.173mil)(1991.571mil,749.173mil) on Top Overlay And Pad R8-1(1971.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1951.571mil,704.173mil)(1991.571mil,704.173mil) on Top Overlay And Pad R8-1(1971.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1951.571mil,659.173mil)(1951.571mil,749.173mil) on Top Overlay And Pad R8-1(1971.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1991.571mil,659.173mil)(1991.571mil,749.173mil) on Top Overlay And Pad R8-1(1971.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1951.571mil,659.173mil)(1956.571mil,659.173mil) on Top Overlay And Pad R8-2(1971.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1986.571mil,659.173mil)(1991.571mil,659.173mil) on Top Overlay And Pad R8-2(1971.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1951.571mil,704.173mil)(1991.571mil,704.173mil) on Top Overlay And Pad R8-2(1971.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1951.571mil,659.173mil)(1951.571mil,749.173mil) on Top Overlay And Pad R8-2(1971.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1991.571mil,659.173mil)(1991.571mil,749.173mil) on Top Overlay And Pad R8-2(1971.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1776.571mil,749.173mil)(1781.571mil,749.173mil) on Top Overlay And Pad R7-1(1796.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1811.571mil,749.173mil)(1816.571mil,749.173mil) on Top Overlay And Pad R7-1(1796.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1776.571mil,704.173mil)(1816.571mil,704.173mil) on Top Overlay And Pad R7-1(1796.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1776.571mil,659.173mil)(1776.571mil,749.173mil) on Top Overlay And Pad R7-1(1796.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1816.571mil,659.173mil)(1816.571mil,749.173mil) on Top Overlay And Pad R7-1(1796.571mil,726.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1776.571mil,659.173mil)(1781.571mil,659.173mil) on Top Overlay And Pad R7-2(1796.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1811.571mil,659.173mil)(1816.571mil,659.173mil) on Top Overlay And Pad R7-2(1796.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1776.571mil,704.173mil)(1816.571mil,704.173mil) on Top Overlay And Pad R7-2(1796.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1776.571mil,659.173mil)(1776.571mil,749.173mil) on Top Overlay And Pad R7-2(1796.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1816.571mil,659.173mil)(1816.571mil,749.173mil) on Top Overlay And Pad R7-2(1796.571mil,681.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1876.571mil,909.173mil)(1881.571mil,909.173mil) on Top Overlay And Pad R6-1(1896.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1911.571mil,909.173mil)(1916.571mil,909.173mil) on Top Overlay And Pad R6-1(1896.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1876.571mil,954.173mil)(1916.571mil,954.173mil) on Top Overlay And Pad R6-1(1896.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1876.571mil,909.173mil)(1876.571mil,999.173mil) on Top Overlay And Pad R6-1(1896.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1916.571mil,909.173mil)(1916.571mil,999.173mil) on Top Overlay And Pad R6-1(1896.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1876.571mil,954.173mil)(1916.571mil,954.173mil) on Top Overlay And Pad R6-2(1896.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1876.571mil,999.173mil)(1881.571mil,999.173mil) on Top Overlay And Pad R6-2(1896.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1911.571mil,999.173mil)(1916.571mil,999.173mil) on Top Overlay And Pad R6-2(1896.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1876.571mil,909.173mil)(1876.571mil,999.173mil) on Top Overlay And Pad R6-2(1896.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1916.571mil,909.173mil)(1916.571mil,999.173mil) on Top Overlay And Pad R6-2(1896.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1711.571mil,909.173mil)(1716.571mil,909.173mil) on Top Overlay And Pad R5-1(1696.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1676.571mil,909.173mil)(1676.571mil,999.173mil) on Top Overlay And Pad R5-1(1696.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1716.571mil,909.173mil)(1716.571mil,999.173mil) on Top Overlay And Pad R5-1(1696.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1676.571mil,909.173mil)(1681.571mil,909.173mil) on Top Overlay And Pad R5-1(1696.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1676.571mil,954.173mil)(1716.571mil,954.173mil) on Top Overlay And Pad R5-1(1696.571mil,931.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1711.571mil,999.173mil)(1716.571mil,999.173mil) on Top Overlay And Pad R5-2(1696.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1676.571mil,909.173mil)(1676.571mil,999.173mil) on Top Overlay And Pad R5-2(1696.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1716.571mil,909.173mil)(1716.571mil,999.173mil) on Top Overlay And Pad R5-2(1696.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1676.571mil,999.173mil)(1681.571mil,999.173mil) on Top Overlay And Pad R5-2(1696.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1676.571mil,954.173mil)(1716.571mil,954.173mil) on Top Overlay And Pad R5-2(1696.571mil,976.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1405.315mil,1027.756mil)(1413.189mil,1027.756mil) on Top Overlay And Pad C11-2(1425mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1405.315mil,1027.756mil)(1405.315mil,1106.496mil) on Top Overlay And Pad C11-2(1425mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1444.685mil,1027.756mil)(1444.685mil,1106.496mil) on Top Overlay And Pad C11-2(1425mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1436.811mil,1027.756mil)(1444.685mil,1027.756mil) on Top Overlay And Pad C11-2(1425mil,1049.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1405.315mil,1106.496mil)(1413.189mil,1106.496mil) on Top Overlay And Pad C11-1(1425mil,1084.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1405.315mil,1027.756mil)(1405.315mil,1106.496mil) on Top Overlay And Pad C11-1(1425mil,1084.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1444.685mil,1027.756mil)(1444.685mil,1106.496mil) on Top Overlay And Pad C11-1(1425mil,1084.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1436.811mil,1106.496mil)(1444.685mil,1106.496mil) on Top Overlay And Pad C11-1(1425mil,1084.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (600.433mil,818.071mil)(600.433mil,951.929mil) on Top Overlay And Pad C10-2(565mil,850.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (529.567mil,818.071mil)(529.567mil,951.929mil) on Top Overlay And Pad C10-2(565mil,850.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (529.567mil,885mil)(600.433mil,885mil) on Top Overlay And Pad C10-2(565mil,850.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (600.433mil,818.071mil)(600.433mil,951.929mil) on Top Overlay And Pad C10-1(565mil,919.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (529.567mil,818.071mil)(529.567mil,951.929mil) on Top Overlay And Pad C10-1(565mil,919.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (529.567mil,885mil)(600.433mil,885mil) on Top Overlay And Pad C10-1(565mil,919.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (608.811mil,1461.307mil)(616.685mil,1461.307mil) on Top Overlay And Pad C9-2(597mil,1483.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (577.315mil,1461.307mil)(585.189mil,1461.307mil) on Top Overlay And Pad C9-2(597mil,1483.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (616.685mil,1461.307mil)(616.685mil,1540.047mil) on Top Overlay And Pad C9-2(597mil,1483.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (577.315mil,1461.307mil)(577.315mil,1540.047mil) on Top Overlay And Pad C9-2(597mil,1483.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (608.811mil,1540.047mil)(616.685mil,1540.047mil) on Top Overlay And Pad C9-1(597mil,1518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (577.315mil,1540.047mil)(585.189mil,1540.047mil) on Top Overlay And Pad C9-1(597mil,1518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (616.685mil,1461.307mil)(616.685mil,1540.047mil) on Top Overlay And Pad C9-1(597mil,1518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (577.315mil,1461.307mil)(577.315mil,1540.047mil) on Top Overlay And Pad C9-1(597mil,1518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1655mil,1142.244mil)(1655mil,1197.362mil) on Top Overlay And Pad C8-1(1628.425mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1599.882mil,1142.244mil)(1599.882mil,1154.055mil) on Top Overlay And Pad C8-1(1628.425mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1142.244mil)(1710.118mil,1142.244mil) on Top Overlay And Pad C8-1(1628.425mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1197.362mil)(1710.118mil,1197.362mil) on Top Overlay And Pad C8-1(1628.425mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1599.882mil,1185.551mil)(1599.882mil,1197.362mil) on Top Overlay And Pad C8-1(1628.425mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1710.118mil,1142.244mil)(1710.118mil,1154.055mil) on Top Overlay And Pad C8-2(1681.575mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1710.118mil,1185.551mil)(1710.118mil,1197.362mil) on Top Overlay And Pad C8-2(1681.575mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1655mil,1142.244mil)(1655mil,1197.362mil) on Top Overlay And Pad C8-2(1681.575mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1142.244mil)(1710.118mil,1142.244mil) on Top Overlay And Pad C8-2(1681.575mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1197.362mil)(1710.118mil,1197.362mil) on Top Overlay And Pad C8-2(1681.575mil,1169.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1710.118mil,1375.551mil)(1710.118mil,1387.362mil) on Top Overlay And Pad C7-1(1681.575mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1710.118mil,1332.244mil)(1710.118mil,1344.055mil) on Top Overlay And Pad C7-1(1681.575mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1655mil,1332.244mil)(1655mil,1387.362mil) on Top Overlay And Pad C7-1(1681.575mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1387.362mil)(1710.118mil,1387.362mil) on Top Overlay And Pad C7-1(1681.575mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1332.244mil)(1710.118mil,1332.244mil) on Top Overlay And Pad C7-1(1681.575mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1655mil,1332.244mil)(1655mil,1387.362mil) on Top Overlay And Pad C7-2(1628.425mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1387.362mil)(1710.118mil,1387.362mil) on Top Overlay And Pad C7-2(1628.425mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1599.882mil,1375.551mil)(1599.882mil,1387.362mil) on Top Overlay And Pad C7-2(1628.425mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1599.882mil,1332.244mil)(1599.882mil,1344.055mil) on Top Overlay And Pad C7-2(1628.425mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1599.882mil,1332.244mil)(1710.118mil,1332.244mil) on Top Overlay And Pad C7-2(1628.425mil,1359.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1924.37mil,1235.315mil)(1924.37mil,1243.189mil) on Top Overlay And Pad C6-2(1902.323mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1924.37mil,1266.811mil)(1924.37mil,1274.685mil) on Top Overlay And Pad C6-2(1902.323mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1845.63mil,1235.315mil)(1924.37mil,1235.315mil) on Top Overlay And Pad C6-2(1902.323mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1845.63mil,1274.685mil)(1924.37mil,1274.685mil) on Top Overlay And Pad C6-2(1902.323mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1845.63mil,1235.315mil)(1845.63mil,1243.189mil) on Top Overlay And Pad C6-1(1867.677mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1845.63mil,1266.811mil)(1845.63mil,1274.685mil) on Top Overlay And Pad C6-1(1867.677mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1845.63mil,1235.315mil)(1924.37mil,1235.315mil) on Top Overlay And Pad C6-1(1867.677mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1845.63mil,1274.685mil)(1924.37mil,1274.685mil) on Top Overlay And Pad C6-1(1867.677mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1307.811mil,1210.756mil)(1315.685mil,1210.756mil) on Top Overlay And Pad C5-2(1296mil,1232.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1276.315mil,1210.756mil)(1276.315mil,1289.496mil) on Top Overlay And Pad C5-2(1296mil,1232.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1315.685mil,1210.756mil)(1315.685mil,1289.496mil) on Top Overlay And Pad C5-2(1296mil,1232.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1276.315mil,1210.756mil)(1284.189mil,1210.756mil) on Top Overlay And Pad C5-2(1296mil,1232.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1307.811mil,1289.496mil)(1315.685mil,1289.496mil) on Top Overlay And Pad C5-1(1296mil,1267.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1276.315mil,1210.756mil)(1276.315mil,1289.496mil) on Top Overlay And Pad C5-1(1296mil,1267.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1315.685mil,1210.756mil)(1315.685mil,1289.496mil) on Top Overlay And Pad C5-1(1296mil,1267.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1276.315mil,1289.496mil)(1284.189mil,1289.496mil) on Top Overlay And Pad C5-1(1296mil,1267.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (842.658mil,111.89mil)(852.5mil,98.11mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (843.642mil,98.11mil)(852.5mil,98.11mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (852.5mil,98.11mil)(861.358mil,98.11mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (852.5mil,98.11mil)(862.342mil,111.89mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (824.941mil,50mil)(842.5mil,50mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (842.5mil,45mil)(842.5mil,50mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (862.5mil,45mil)(862.5mil,50mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (824.941mil,45.945mil)(824.941mil,165mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (862.5mil,50mil)(880.059mil,50mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (880.059mil,45.945mil)(880.059mil,165mil) on Top Overlay And Pad 5V-2(852.5mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (842.658mil,111.89mil)(852.5mil,98.11mil) on Top Overlay And Pad 5V-1(852.5mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (842.658mil,111.89mil)(852.5mil,111.89mil) on Top Overlay And Pad 5V-1(852.5mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (852.5mil,111.89mil)(862.342mil,111.89mil) on Top Overlay And Pad 5V-1(852.5mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (852.5mil,98.11mil)(862.342mil,111.89mil) on Top Overlay And Pad 5V-1(852.5mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (824.941mil,45.945mil)(824.941mil,165mil) on Top Overlay And Pad 5V-1(852.5mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (880.059mil,45.945mil)(880.059mil,165mil) on Top Overlay And Pad 5V-1(852.5mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (760.158mil,111.89mil)(770mil,98.11mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (761.142mil,98.11mil)(770mil,98.11mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (770mil,98.11mil)(778.858mil,98.11mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (770mil,98.11mil)(779.842mil,111.89mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (742.441mil,50mil)(760mil,50mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (760mil,45mil)(760mil,50mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (780mil,45mil)(780mil,50mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (742.441mil,45.945mil)(742.441mil,165mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (780mil,50mil)(797.559mil,50mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (797.559mil,45.945mil)(797.559mil,165mil) on Top Overlay And Pad 3.3V-2(770mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (760.158mil,111.89mil)(770mil,98.11mil) on Top Overlay And Pad 3.3V-1(770mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (760.158mil,111.89mil)(770mil,111.89mil) on Top Overlay And Pad 3.3V-1(770mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (770mil,111.89mil)(779.842mil,111.89mil) on Top Overlay And Pad 3.3V-1(770mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (770mil,98.11mil)(779.842mil,111.89mil) on Top Overlay And Pad 3.3V-1(770mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (742.441mil,45.945mil)(742.441mil,165mil) on Top Overlay And Pad 3.3V-1(770mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (797.559mil,45.945mil)(797.559mil,165mil) on Top Overlay And Pad 3.3V-1(770mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (1628.74mil,1254.016mil)(1628.74mil,1261.89mil) on Top Overlay And Pad 1-3(1619.488mil,1229.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (1628.74mil,1254.016mil)(1628.74mil,1261.89mil) on Top Overlay And Pad 1-4(1619.488mil,1286.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (1565.748mil,1254.016mil)(1565.748mil,1261.89mil) on Top Overlay And Pad 1-2(1575mil,1229.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (1565.748mil,1254.016mil)(1565.748mil,1261.89mil) on Top Overlay And Pad 1-1(1575mil,1286.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (870mil,794.724mil)(875mil,794.724mil) on Top Overlay And Pad R4-1(890mil,817.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (905mil,794.724mil)(910mil,794.724mil) on Top Overlay And Pad R4-1(890mil,817.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (870mil,794.724mil)(870mil,884.724mil) on Top Overlay And Pad R4-1(890mil,817.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (910mil,794.724mil)(910mil,884.724mil) on Top Overlay And Pad R4-1(890mil,817.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (870mil,839.724mil)(910mil,839.724mil) on Top Overlay And Pad R4-1(890mil,817.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (870mil,884.724mil)(875mil,884.724mil) on Top Overlay And Pad R4-2(890mil,862.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (905mil,884.724mil)(910mil,884.724mil) on Top Overlay And Pad R4-2(890mil,862.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (870mil,794.724mil)(870mil,884.724mil) on Top Overlay And Pad R4-2(890mil,862.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (910mil,794.724mil)(910mil,884.724mil) on Top Overlay And Pad R4-2(890mil,862.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (870mil,839.724mil)(910mil,839.724mil) on Top Overlay And Pad R4-2(890mil,862.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1110mil,789.606mil)(1115mil,789.606mil) on Top Overlay And Pad R3-1(1095mil,811.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1075mil,789.606mil)(1080mil,789.606mil) on Top Overlay And Pad R3-1(1095mil,811.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1075mil,834.606mil)(1115mil,834.606mil) on Top Overlay And Pad R3-1(1095mil,811.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1115mil,789.606mil)(1115mil,879.606mil) on Top Overlay And Pad R3-1(1095mil,811.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1075mil,789.606mil)(1075mil,879.606mil) on Top Overlay And Pad R3-1(1095mil,811.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1075mil,834.606mil)(1115mil,834.606mil) on Top Overlay And Pad R3-2(1095mil,857.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1110mil,879.606mil)(1115mil,879.606mil) on Top Overlay And Pad R3-2(1095mil,857.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1075mil,879.606mil)(1080mil,879.606mil) on Top Overlay And Pad R3-2(1095mil,857.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1115mil,789.606mil)(1115mil,879.606mil) on Top Overlay And Pad R3-2(1095mil,857.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1075mil,789.606mil)(1075mil,879.606mil) on Top Overlay And Pad R3-2(1095mil,857.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (756.181mil,1576.929mil)(771.929mil,1576.929mil) on Top Overlay And Pad Attiny84-1(740.433mil,1569.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (638.071mil,1576.929mil)(653.819mil,1576.929mil) on Top Overlay And Pad Attiny84-5(669.567mil,1569.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (638.071mil,1561.181mil)(638.071mil,1576.929mil) on Top Overlay And Pad Attiny84-6(645.945mil,1545.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (638.071mil,1443.071mil)(638.071mil,1458.819mil) on Top Overlay And Pad Attiny84-10(645.945mil,1474.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (638.071mil,1443.071mil)(653.819mil,1443.071mil) on Top Overlay And Pad Attiny84-11(669.567mil,1450.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (756.181mil,1443.071mil)(771.929mil,1443.071mil) on Top Overlay And Pad Attiny84-15(740.433mil,1450.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (771.929mil,1443.071mil)(771.929mil,1458.819mil) on Top Overlay And Pad Attiny84-16(764.055mil,1474.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Track (771.929mil,1561.181mil)(771.929mil,1576.929mil) on Top Overlay And Pad Attiny84-20(764.055mil,1545.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1056.953mil,654.535mil)(1056.953mil,662.409mil) on Top Overlay And Pad C1-1(1079mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1056.953mil,623.039mil)(1056.953mil,630.913mil) on Top Overlay And Pad C1-1(1079mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1056.953mil,662.409mil)(1135.693mil,662.409mil) on Top Overlay And Pad C1-1(1079mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1056.953mil,623.039mil)(1135.693mil,623.039mil) on Top Overlay And Pad C1-1(1079mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1135.693mil,654.535mil)(1135.693mil,662.409mil) on Top Overlay And Pad C1-2(1113.646mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1135.693mil,623.039mil)(1135.693mil,630.913mil) on Top Overlay And Pad C1-2(1113.646mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1056.953mil,662.409mil)(1135.693mil,662.409mil) on Top Overlay And Pad C1-2(1113.646mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1056.953mil,623.039mil)(1135.693mil,623.039mil) on Top Overlay And Pad C1-2(1113.646mil,642.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1153.811mil,391.354mil)(1161.685mil,391.354mil) on Top Overlay And Pad C2-1(1142mil,413.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1161.685mil,391.354mil)(1161.685mil,470.094mil) on Top Overlay And Pad C2-1(1142mil,413.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1122.315mil,391.354mil)(1130.189mil,391.354mil) on Top Overlay And Pad C2-1(1142mil,413.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1122.315mil,391.354mil)(1122.315mil,470.094mil) on Top Overlay And Pad C2-1(1142mil,413.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1153.811mil,470.094mil)(1161.685mil,470.094mil) on Top Overlay And Pad C2-2(1142mil,448.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1161.685mil,391.354mil)(1161.685mil,470.094mil) on Top Overlay And Pad C2-2(1142mil,448.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1122.315mil,470.094mil)(1130.189mil,470.094mil) on Top Overlay And Pad C2-2(1142mil,448.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (1122.315mil,391.354mil)(1122.315mil,470.094mil) on Top Overlay And Pad C2-2(1142mil,448.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1024.37mil,391.535mil)(1024.37mil,399.409mil) on Top Overlay And Pad C3-1(1002.323mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1024.37mil,360.039mil)(1024.37mil,367.913mil) on Top Overlay And Pad C3-1(1002.323mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (945.63mil,360.039mil)(1024.37mil,360.039mil) on Top Overlay And Pad C3-1(1002.323mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (945.63mil,399.409mil)(1024.37mil,399.409mil) on Top Overlay And Pad C3-1(1002.323mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (945.63mil,391.535mil)(945.63mil,399.409mil) on Top Overlay And Pad C3-2(967.677mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (945.63mil,360.039mil)(945.63mil,367.913mil) on Top Overlay And Pad C3-2(967.677mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (945.63mil,360.039mil)(1024.37mil,360.039mil) on Top Overlay And Pad C3-2(967.677mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (945.63mil,399.409mil)(1024.37mil,399.409mil) on Top Overlay And Pad C3-2(967.677mil,379.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (947.953mil,310.315mil)(947.953mil,318.189mil) on Top Overlay And Pad C4-1(970mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (947.953mil,341.811mil)(947.953mil,349.685mil) on Top Overlay And Pad C4-1(970mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (947.953mil,310.315mil)(1026.693mil,310.315mil) on Top Overlay And Pad C4-1(970mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (947.953mil,349.685mil)(1026.693mil,349.685mil) on Top Overlay And Pad C4-1(970mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1026.693mil,310.315mil)(1026.693mil,318.189mil) on Top Overlay And Pad C4-2(1004.646mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Track (1026.693mil,341.811mil)(1026.693mil,349.685mil) on Top Overlay And Pad C4-2(1004.646mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (947.953mil,310.315mil)(1026.693mil,310.315mil) on Top Overlay And Pad C4-2(1004.646mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Track (947.953mil,349.685mil)(1026.693mil,349.685mil) on Top Overlay And Pad C4-2(1004.646mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1147.362mil,1079.803mil)(1147.362mil,1084.803mil) on Top Overlay And Pad R1-2(1169.724mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1147.362mil,1114.803mil)(1147.362mil,1119.803mil) on Top Overlay And Pad R1-2(1169.724mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1192.362mil,1079.803mil)(1192.362mil,1119.803mil) on Top Overlay And Pad R1-2(1169.724mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1079.803mil)(1237.362mil,1079.803mil) on Top Overlay And Pad R1-2(1169.724mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1119.803mil)(1237.362mil,1119.803mil) on Top Overlay And Pad R1-2(1169.724mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1237.362mil,1079.803mil)(1237.362mil,1084.803mil) on Top Overlay And Pad R1-1(1215mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1237.362mil,1114.803mil)(1237.362mil,1119.803mil) on Top Overlay And Pad R1-1(1215mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1192.362mil,1079.803mil)(1192.362mil,1119.803mil) on Top Overlay And Pad R1-1(1215mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1079.803mil)(1237.362mil,1079.803mil) on Top Overlay And Pad R1-1(1215mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1119.803mil)(1237.362mil,1119.803mil) on Top Overlay And Pad R1-1(1215mil,1099.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1147.362mil,1129.803mil)(1147.362mil,1134.803mil) on Top Overlay And Pad R2-2(1169.724mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1192.362mil,1129.803mil)(1192.362mil,1169.803mil) on Top Overlay And Pad R2-2(1169.724mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1147.362mil,1164.803mil)(1147.362mil,1169.803mil) on Top Overlay And Pad R2-2(1169.724mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1129.803mil)(1237.362mil,1129.803mil) on Top Overlay And Pad R2-2(1169.724mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1169.803mil)(1237.362mil,1169.803mil) on Top Overlay And Pad R2-2(1169.724mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1237.362mil,1129.803mil)(1237.362mil,1134.803mil) on Top Overlay And Pad R2-1(1215mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1192.362mil,1129.803mil)(1192.362mil,1169.803mil) on Top Overlay And Pad R2-1(1215mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (1237.362mil,1164.803mil)(1237.362mil,1169.803mil) on Top Overlay And Pad R2-1(1215mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1129.803mil)(1237.362mil,1129.803mil) on Top Overlay And Pad R2-1(1215mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (1147.362mil,1169.803mil)(1237.362mil,1169.803mil) on Top Overlay And Pad R2-1(1215mil,1149.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (935mil,98.11mil)(944.842mil,111.89mil) on Top Overlay And Pad 10VDC-1(935mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (935mil,111.89mil)(944.842mil,111.89mil) on Top Overlay And Pad 10VDC-1(935mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (925.158mil,111.89mil)(935mil,111.89mil) on Top Overlay And Pad 10VDC-1(935mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (925.158mil,111.89mil)(935mil,98.11mil) on Top Overlay And Pad 10VDC-1(935mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (907.441mil,45.945mil)(907.441mil,165mil) on Top Overlay And Pad 10VDC-1(935mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (962.559mil,45.945mil)(962.559mil,165mil) on Top Overlay And Pad 10VDC-1(935mil,134.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (935mil,98.11mil)(944.842mil,111.89mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (935mil,98.11mil)(943.858mil,98.11mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (926.142mil,98.11mil)(935mil,98.11mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (925.158mil,111.89mil)(935mil,98.11mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (945mil,45mil)(945mil,50mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (925mil,45mil)(925mil,50mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (907.441mil,50mil)(925mil,50mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (907.441mil,45.945mil)(907.441mil,165mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (945mil,50mil)(962.559mil,50mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (962.559mil,45.945mil)(962.559mil,165mil) on Top Overlay And Pad 10VDC-2(935mil,75.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (910mil,1578.622mil)(910mil,1618.622mil) on Top Overlay And Pad R20-1(932.638mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (955mil,1578.622mil)(955mil,1583.622mil) on Top Overlay And Pad R20-1(932.638mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (955mil,1613.622mil)(955mil,1618.622mil) on Top Overlay And Pad R20-1(932.638mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1578.622mil)(955mil,1578.622mil) on Top Overlay And Pad R20-1(932.638mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1618.622mil)(955mil,1618.622mil) on Top Overlay And Pad R20-1(932.638mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (865mil,1578.622mil)(865mil,1583.622mil) on Top Overlay And Pad R20-2(887.362mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (865mil,1613.622mil)(865mil,1618.622mil) on Top Overlay And Pad R20-2(887.362mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (910mil,1578.622mil)(910mil,1618.622mil) on Top Overlay And Pad R20-2(887.362mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1578.622mil)(955mil,1578.622mil) on Top Overlay And Pad R20-2(887.362mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (865mil,1618.622mil)(955mil,1618.622mil) on Top Overlay And Pad R20-2(887.362mil,1598.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (915mil,235mil)(955mil,235mil) on Top Overlay And Pad R13-2(935mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (915mil,280mil)(920mil,280mil) on Top Overlay And Pad R13-2(935mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (950mil,280mil)(955mil,280mil) on Top Overlay And Pad R13-2(935mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (915mil,190mil)(915mil,280mil) on Top Overlay And Pad R13-2(935mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (955mil,190mil)(955mil,280mil) on Top Overlay And Pad R13-2(935mil,257.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (915mil,190mil)(920mil,190mil) on Top Overlay And Pad R13-1(935mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (950mil,190mil)(955mil,190mil) on Top Overlay And Pad R13-1(935mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (915mil,235mil)(955mil,235mil) on Top Overlay And Pad R13-1(935mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (915mil,190mil)(915mil,280mil) on Top Overlay And Pad R13-1(935mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (955mil,190mil)(955mil,280mil) on Top Overlay And Pad R13-1(935mil,212.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,425mil)(345mil,625mil) on Top Overlay And Pad J5-1(345mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,425mil)(345mil,425mil) on Top Overlay And Pad J5-1(345mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,425mil)(195mil,625mil) on Top Overlay And Pad J5-6(195mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,425mil)(345mil,425mil) on Top Overlay And Pad J5-6(195mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,425mil)(195mil,625mil) on Top Overlay And Pad J5-5(195mil,525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,425mil)(345mil,625mil) on Top Overlay And Pad J5-2(345mil,525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,425mil)(195mil,625mil) on Top Overlay And Pad J5-4(195mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,625mil)(345mil,625mil) on Top Overlay And Pad J5-4(195mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,425mil)(345mil,625mil) on Top Overlay And Pad J5-3(345mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,625mil)(345mil,625mil) on Top Overlay And Pad J5-3(345mil,625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,75mil)(345mil,275mil) on Top Overlay And Pad J4-1(345mil,75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,75mil)(345mil,75mil) on Top Overlay And Pad J4-1(345mil,75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,75mil)(195mil,275mil) on Top Overlay And Pad J4-6(195mil,75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,75mil)(345mil,75mil) on Top Overlay And Pad J4-6(195mil,75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,75mil)(195mil,275mil) on Top Overlay And Pad J4-5(195mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,75mil)(345mil,275mil) on Top Overlay And Pad J4-2(345mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,75mil)(195mil,275mil) on Top Overlay And Pad J4-4(195mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,275mil)(345mil,275mil) on Top Overlay And Pad J4-4(195mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,75mil)(345mil,275mil) on Top Overlay And Pad J4-3(345mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,275mil)(345mil,275mil) on Top Overlay And Pad J4-3(345mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1475mil)(345mil,1675mil) on Top Overlay And Pad J3-1(345mil,1475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1475mil)(345mil,1475mil) on Top Overlay And Pad J3-1(345mil,1475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1475mil)(195mil,1675mil) on Top Overlay And Pad J3-6(195mil,1475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1475mil)(345mil,1475mil) on Top Overlay And Pad J3-6(195mil,1475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1475mil)(195mil,1675mil) on Top Overlay And Pad J3-5(195mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1475mil)(345mil,1675mil) on Top Overlay And Pad J3-2(345mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1475mil)(195mil,1675mil) on Top Overlay And Pad J3-4(195mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1675mil)(345mil,1675mil) on Top Overlay And Pad J3-4(195mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1475mil)(345mil,1675mil) on Top Overlay And Pad J3-3(345mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1675mil)(345mil,1675mil) on Top Overlay And Pad J3-3(345mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (345mil,1825mil)(345mil,2025mil) on Top Overlay And Pad J2-1(345mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1825mil)(345mil,1825mil) on Top Overlay And Pad J2-1(345mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1825mil)(195mil,2025mil) on Top Overlay And Pad J2-6(195mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1825mil)(345mil,1825mil) on Top Overlay And Pad J2-6(195mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (195mil,1825mil)(195mil,2025mil) on Top Overlay And Pad J2-5(195mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :421

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01