# RISC-V from Scratch Simulator

This project is ancillary to the primary RISC-V from Scratch (CPU) project and is concerned with the design and
development of a basic simulator to explore the processor logic implementation.
