Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 09 00:00:57 2021
| Host         : RayBeast running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Looper_Top_control_sets_placed.rpt
| Design       : Looper_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   300 |
| Unused register locations in slices containing registers |  1063 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1530 |          533 |
| No           | No                    | Yes                    |              78 |           26 |
| No           | Yes                   | No                     |             774 |          317 |
| Yes          | No                    | No                     |            1400 |          435 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2275 |          720 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                 Enable Signal                                                                                                                |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/calib_cke_reg[0]                                                                                                                  |                1 |              1 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/SR[0]                                                                                                                             |                1 |              1 |
|  clk100_IBUF_BUFG                                           | debounce/state[0]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |                1 |              1 |
|  clk100_IBUF_BUFG                                           | debounce/state[1]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |                1 |              1 |
|  clk100_IBUF_BUFG                                           | debounce/state[2]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |                1 |              1 |
|  clk100_IBUF_BUFG                                           | debounce/state[3]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |                1 |              1 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/in1                                                                                                                               |                1 |              1 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     |                                                                                                                                                                                          |                1 |              2 |
|  clk_1/inst/clk_out1                                        |                                                                                                                                                                                                                                              |                                                                                                                                                                                          |                2 |              3 |
|  light_output/seg_clk_divider/Q_reg[2]                      |                                                                                                                                                                                                                                              |                                                                                                                                                                                          |                3 |              3 |
|  clk100_IBUF_BUFG                                           | memory_control/nstate[3]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                          |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/in1                                                                                                                               |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/in1                                                                                                                               |                2 |              4 |
|  clk100_IBUF_BUFG                                           | main_control/pstate                                                                                                                                                                                                                          | main_control/AR[0]                                                                                                                                                                       |                3 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/insert_maint_r                                                                                 |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | clear                                                                                                                                                                                    |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                     |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in7_in                                                                                                                         | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  clk100_IBUF_BUFG                                           | memory_control/pstate[3]_i_1__0_n_0                                                                                                                                                                                                          | main_control/AR[0]                                                                                                                                                                       |                3 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/mem_wdf_mask                                                                                                                                                                                                                             | Ram/mem_wdf_mask[15]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_out_reg[0]                                                                                                                    |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[0][0]                                                                                                                                    | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                          |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                   |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                           |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/mem_wdf_mask                                                                                                                                                                                                                             | Ram/mem_wdf_mask[7]_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                    |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_out_reg[0]                                                                                                                    |                4 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/device_temp_init_reg[0][0]                                                                                                        |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                             |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_address_reg[9]                                                                                                            |                3 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/FSM_onehot_cState[5]_i_1_n_0                                                                                                                                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                          |                4 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_address_reg[9]                                                                                                            |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                    |                3 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                    |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                3 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_out_reg[0]                                                                                                                    |                1 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[1][0]                                                                                                           |                4 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[1][0]                                                                                                           |                1 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[1][0]                                                                                                           |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                    |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                           |                3 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler_r1                                                                            |                3 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0__14                                                                                                                               | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_address_reg[9]                                                                                                            |                1 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                          |                1 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                          | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/calib_cke_reg[0]                                                                                                                  |                5 |              6 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/maint_ref_zq_wip_r_reg                                                                                                            |                5 |              7 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | pwm_trans/clear                                                                                                                                                                          |                2 |              7 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pi_calib_rank_done_r_reg                                                                                                          |                7 |              7 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  clk100_IBUF_BUFG                                           | PWM[7]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                          |                1 |              8 |
|  clk100_IBUF_BUFG                                           | mixer[18]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                          |                3 |              8 |
|  clk100_IBUF_BUFG                                           | mix[19]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                          |                3 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                3 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                          |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                          |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                3 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                5 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                4 |              8 |
|  clk100_IBUF_BUFG                                           | pwm_trans/clear                                                                                                                                                                                                                              |                                                                                                                                                                                          |                1 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                4 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  clk100_IBUF_BUFG                                           | intMixer[18]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                          |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                          |                5 |              9 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/in1                                                                                                                               |                2 |              9 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/device_temp_init_reg[0][0]                                                                                                        |                4 |             10 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_address_reg[9]                                                                                                            |                5 |             10 |
|  clk100_IBUF_BUFG                                           | intMixer[18]_i_1_n_0                                                                                                                                                                                                                         | intMixer[14]_i_1_n_0                                                                                                                                                                     |                4 |             11 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  clk100_IBUF_BUFG                                           | debounce/cnt1                                                                                                                                                                                                                                | debounce/cnt1[12]_i_1_n_0                                                                                                                                                                |                3 |             12 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  clk100_IBUF_BUFG                                           | sel                                                                                                                                                                                                                                          | memory_control/timerVal0                                                                                                                                                                 |                3 |             12 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_36/begin_Cnt[0]_i_1__31_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_37/begin_Cnt[0]_i_1__32_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_38/begin_Cnt[0]_i_1__33_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_39/begin_Cnt[0]_i_1__34_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_40/begin_Cnt[0]_i_1__35_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_41/begin_Cnt[0]_i_1__36_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_06/begin_Cnt[0]_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_42/begin_Cnt[0]_i_1__37_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_43/begin_Cnt[0]_i_1__38_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_44/begin_Cnt[0]_i_1__39_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_45/begin_Cnt[0]_i_1__40_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_46/begin_Cnt[0]_i_1__41_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_47/begin_Cnt[0]_i_1__42_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_48/begin_Cnt[0]_i_1__43_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_49/begin_Cnt[0]_i_1__44_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_50/begin_Cnt[0]_i_1__45_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_51/begin_Cnt[0]_i_1__46_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_07/begin_Cnt[0]_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_52/begin_Cnt[0]_i_1__47_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_53/begin_Cnt[0]_i_1__48_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_54/begin_Cnt[0]_i_1__49_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_55/begin_Cnt[0]_i_1__50_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_56/begin_Cnt[0]_i_1__51_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_57/begin_Cnt[0]_i_1__52_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_58/begin_Cnt[0]_i_1__53_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_59/begin_Cnt[0]_i_1__54_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_60/begin_Cnt[0]_i_1__55_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_08/begin_Cnt[0]_i_1__3_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_09/begin_Cnt[0]_i_1__4_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_10/begin_Cnt[0]_i_1__5_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_11/begin_Cnt[0]_i_1__6_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | memory_control/count[0]_i_1__0_n_0                                                                                                                                                       |                4 |             13 |
|  clk100_IBUF_BUFG                                           | debounce/cnt0                                                                                                                                                                                                                                | debounce/cnt0[0]_i_1_n_0                                                                                                                                                                 |                4 |             13 |
|  clk100_IBUF_BUFG                                           | debounce/cnt2                                                                                                                                                                                                                                | debounce/cnt2[0]_i_1_n_0                                                                                                                                                                 |                4 |             13 |
|  clk100_IBUF_BUFG                                           | debounce/cnt3                                                                                                                                                                                                                                | debounce/cnt3[0]_i_1_n_0                                                                                                                                                                 |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_02/begin_Cnt[0]_i_1__56_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_03/begin_Cnt[0]_i_1__57_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_12/begin_Cnt[0]_i_1__7_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_13/begin_Cnt[0]_i_1__8_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_14/begin_Cnt[0]_i_1__9_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_15/begin_Cnt[0]_i_1__10_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_16/begin_Cnt[0]_i_1__11_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_17/begin_Cnt[0]_i_1__12_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_18/begin_Cnt[0]_i_1__13_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_19/begin_Cnt[0]_i_1__14_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_20/begin_Cnt[0]_i_1__15_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_21/begin_Cnt[0]_i_1__16_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_04/begin_Cnt[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_22/begin_Cnt[0]_i_1__17_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_23/begin_Cnt[0]_i_1__18_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_24/begin_Cnt[0]_i_1__19_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_25/begin_Cnt[0]_i_1__20_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_26/begin_Cnt[0]_i_1__21_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_27/begin_Cnt[0]_i_1__22_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_28/begin_Cnt[0]_i_1__23_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_29/begin_Cnt[0]_i_1__24_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_30/begin_Cnt[0]_i_1__25_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_31/begin_Cnt[0]_i_1__26_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_05/begin_Cnt[0]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_32/begin_Cnt[0]_i_1__27_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_33/begin_Cnt[0]_i_1__28_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_34/begin_Cnt[0]_i_1__29_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_35/begin_Cnt[0]_i_1__30_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             13 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  clk_1/inst/clk_out1                                        |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_out_reg[0]                                                                                                                    |               11 |             16 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/device_temp_init_reg[0][0]                                                                                                        |                7 |             16 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/ram_dq_o0__0                                                                                                                                                                                                                             |                                                                                                                                                                                          |               12 |             16 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  clk100_IBUF_BUFG                                           | memory_control/CH5                                                                                                                                                                                                                           | memory_control/CH5_reg[18]                                                                                                                                                               |                4 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH0                                                                                                                                                                                                                           | memory_control/CH0_reg[18]                                                                                                                                                               |                5 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH2                                                                                                                                                                                                                           | memory_control/CH2_reg[18]                                                                                                                                                               |                4 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH3                                                                                                                                                                                                                           | memory_control/CH3_reg[18]                                                                                                                                                               |                5 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH1                                                                                                                                                                                                                           | memory_control/CH1_reg[18]                                                                                                                                                               |                6 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH4                                                                                                                                                                                                                           | memory_control/CH4_reg[18]                                                                                                                                                               |                5 |             17 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                5 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH7                                                                                                                                                                                                                           | memory_control/CH7_reg[18]                                                                                                                                                               |                4 |             17 |
|  clk100_IBUF_BUFG                                           | memory_control/CH6                                                                                                                                                                                                                           | memory_control/CH6_reg[18]                                                                                                                                                               |                9 |             17 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_address_reg[9]                                                                                                            |                8 |             18 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                    |               13 |             20 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_cs_n_reg[1]                                                          |               11 |             20 |
|  clk100_IBUF_BUFG                                           | main_control/E[0]                                                                                                                                                                                                                            | main_control/SR[0]                                                                                                                                                                       |                8 |             23 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                             | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |             23 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                        |                9 |             23 |
|  clk100_IBUF_BUFG                                           | memory_control/mixData                                                                                                                                                                                                                       | memory_control/addrblock44khz[0]_i_1_n_0                                                                                                                                                 |                6 |             23 |
|  clk100_IBUF_BUFG                                           | memory_control/max_delete_block[22]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                          |               11 |             23 |
|  clk100_IBUF_BUFG                                           | memory_control/delete_address                                                                                                                                                                                                                |                                                                                                                                                                                          |                6 |             23 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/mem_wdf_mask                                                                                                                                                                                                                             |                                                                                                                                                                                          |                5 |             24 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               14 |             25 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                6 |             25 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_60/micInUse_Cnt[0]_i_2__56_n_0                                                                                                                                                                                               | mic_input/geter_60/micInUse_Cnt[0]_i_1__54_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_26/micInUse_Cnt[0]_i_2__23_n_0                                                                                                                                                                                               | mic_input/geter_26/micInUse_Cnt[0]_i_1__21_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_08/micInUse_Cnt[0]_i_2__5_n_0                                                                                                                                                                                                | mic_input/geter_08/micInUse_Cnt[0]_i_1__3_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_09/micInUse_Cnt[0]_i_2__6_n_0                                                                                                                                                                                                | mic_input/geter_09/micInUse_Cnt[0]_i_1__4_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_27/micInUse_Cnt[0]_i_2__24_n_0                                                                                                                                                                                               | mic_input/geter_27/micInUse_Cnt[0]_i_1__22_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_10/micInUse_Cnt[0]_i_2__7_n_0                                                                                                                                                                                                | mic_input/geter_10/micInUse_Cnt[0]_i_1__5_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_11/micInUse_Cnt[0]_i_2__8_n_0                                                                                                                                                                                                | mic_input/geter_11/micInUse_Cnt[0]_i_1__6_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_41/micInUse_Cnt[0]_i_2__38_n_0                                                                                                                                                                                               | mic_input/geter_41/micInUse_Cnt[0]_i_1__36_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_28/micInUse_Cnt[0]_i_2__25_n_0                                                                                                                                                                                               | mic_input/geter_28/micInUse_Cnt[0]_i_1__23_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | mic_input/geter_01/clear                                                                                                                                                                 |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_29/micInUse_Cnt[0]_i_2__26_n_0                                                                                                                                                                                               | mic_input/geter_29/micInUse_Cnt[0]_i_1__24_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_02/sel                                                                                                                                                                                                                       | mic_input/geter_02/micInUse_Cnt[0]_i_1__57_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_30/micInUse_Cnt[0]_i_2__27_n_0                                                                                                                                                                                               | mic_input/geter_30/micInUse_Cnt[0]_i_1__25_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_31/micInUse_Cnt[0]_i_2__28_n_0                                                                                                                                                                                               | mic_input/geter_31/micInUse_Cnt[0]_i_1__26_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_03/micInUse_Cnt[0]_i_2__0_n_0                                                                                                                                                                                                | mic_input/geter_03/micInUse_Cnt[0]_i_1__58_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_05/micInUse_Cnt[0]_i_2__2_n_0                                                                                                                                                                                                | mic_input/geter_05/micInUse_Cnt[0]_i_1__0_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_32/micInUse_Cnt[0]_i_2__29_n_0                                                                                                                                                                                               | mic_input/geter_32/micInUse_Cnt[0]_i_1__27_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_12/micInUse_Cnt[0]_i_2__9_n_0                                                                                                                                                                                                | mic_input/geter_12/micInUse_Cnt[0]_i_1__7_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_33/micInUse_Cnt[0]_i_2__30_n_0                                                                                                                                                                                               | mic_input/geter_33/micInUse_Cnt[0]_i_1__28_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_34/micInUse_Cnt[0]_i_2__31_n_0                                                                                                                                                                                               | mic_input/geter_34/micInUse_Cnt[0]_i_1__29_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_13/micInUse_Cnt[0]_i_2__10_n_0                                                                                                                                                                                               | mic_input/geter_13/micInUse_Cnt[0]_i_1__8_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_35/micInUse_Cnt[0]_i_2__32_n_0                                                                                                                                                                                               | mic_input/geter_35/micInUse_Cnt[0]_i_1__30_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_36/micInUse_Cnt[0]_i_2__33_n_0                                                                                                                                                                                               | mic_input/geter_36/micInUse_Cnt[0]_i_1__31_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_14/micInUse_Cnt[0]_i_2__11_n_0                                                                                                                                                                                               | mic_input/geter_14/micInUse_Cnt[0]_i_1__9_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_37/micInUse_Cnt[0]_i_2__34_n_0                                                                                                                                                                                               | mic_input/geter_37/micInUse_Cnt[0]_i_1__32_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_38/micInUse_Cnt[0]_i_2__35_n_0                                                                                                                                                                                               | mic_input/geter_38/micInUse_Cnt[0]_i_1__33_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_15/micInUse_Cnt[0]_i_2__12_n_0                                                                                                                                                                                               | mic_input/geter_15/micInUse_Cnt[0]_i_1__10_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_39/micInUse_Cnt[0]_i_2__36_n_0                                                                                                                                                                                               | mic_input/geter_39/micInUse_Cnt[0]_i_1__34_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_40/micInUse_Cnt[0]_i_2__37_n_0                                                                                                                                                                                               | mic_input/geter_40/micInUse_Cnt[0]_i_1__35_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_16/micInUse_Cnt[0]_i_2__13_n_0                                                                                                                                                                                               | mic_input/geter_16/micInUse_Cnt[0]_i_1__11_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_51/micInUse_Cnt[0]_i_2__47_n_0                                                                                                                                                                                               | mic_input/geter_51/micInUse_Cnt[0]_i_1__45_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_06/micInUse_Cnt[0]_i_2__3_n_0                                                                                                                                                                                                | mic_input/geter_06/micInUse_Cnt[0]_i_1__1_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_17/micInUse_Cnt[0]_i_2__14_n_0                                                                                                                                                                                               | mic_input/geter_17/micInUse_Cnt[0]_i_1__12_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_42/micInUse_Cnt[0]_i_2__39_n_0                                                                                                                                                                                               | mic_input/geter_42/micInUse_Cnt[0]_i_1__37_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_43/micInUse_Cnt[0]_i_2__40_n_0                                                                                                                                                                                               | mic_input/geter_43/micInUse_Cnt[0]_i_1__38_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_18/micInUse_Cnt[0]_i_2__15_n_0                                                                                                                                                                                               | mic_input/geter_18/micInUse_Cnt[0]_i_1__13_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_44/micInUse_Cnt[0]_i_2__41_n_0                                                                                                                                                                                               | mic_input/geter_44/micInUse_Cnt[0]_i_1__39_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_45/micInUse_Cnt[0]_i_2__42_n_0                                                                                                                                                                                               | mic_input/geter_45/micInUse_Cnt[0]_i_1__40_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_19/micInUse_Cnt[0]_i_2__16_n_0                                                                                                                                                                                               | mic_input/geter_19/micInUse_Cnt[0]_i_1__14_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_46/micInUse_Cnt[0]_i_2__43_n_0                                                                                                                                                                                               | mic_input/geter_46/micInUse_Cnt[0]_i_1__41_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_47/micInUse_Cnt[0]_i_2__44_n_0                                                                                                                                                                                               | mic_input/geter_47/micInUse_Cnt[0]_i_1__42_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_20/micInUse_Cnt[0]_i_2__17_n_0                                                                                                                                                                                               | mic_input/geter_20/micInUse_Cnt[0]_i_1__15_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_48/micInUse_Cnt[0]_i_2__45_n_0                                                                                                                                                                                               | mic_input/geter_48/micInUse_Cnt[0]_i_1__43_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_49/micInUse_Cnt00_in                                                                                                                                                                                                         | mic_input/geter_49/micInUse_Cnt[0]_i_1__55_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_21/micInUse_Cnt[0]_i_2__18_n_0                                                                                                                                                                                               | mic_input/geter_21/micInUse_Cnt[0]_i_1__16_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_50/micInUse_Cnt[0]_i_2__46_n_0                                                                                                                                                                                               | mic_input/geter_50/micInUse_Cnt[0]_i_1__44_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_04/micInUse_Cnt[0]_i_2__1_n_0                                                                                                                                                                                                | mic_input/geter_04/micInUse_Cnt[0]_i_1_n_0                                                                                                                                               |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_07/micInUse_Cnt[0]_i_2__4_n_0                                                                                                                                                                                                | mic_input/geter_07/micInUse_Cnt[0]_i_1__2_n_0                                                                                                                                            |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_52/micInUse_Cnt[0]_i_2__48_n_0                                                                                                                                                                                               | mic_input/geter_52/micInUse_Cnt[0]_i_1__46_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_22/micInUse_Cnt[0]_i_2__19_n_0                                                                                                                                                                                               | mic_input/geter_22/micInUse_Cnt[0]_i_1__17_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_53/micInUse_Cnt[0]_i_2__49_n_0                                                                                                                                                                                               | mic_input/geter_53/micInUse_Cnt[0]_i_1__47_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_54/micInUse_Cnt[0]_i_2__50_n_0                                                                                                                                                                                               | mic_input/geter_54/micInUse_Cnt[0]_i_1__48_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_23/micInUse_Cnt[0]_i_2__20_n_0                                                                                                                                                                                               | mic_input/geter_23/micInUse_Cnt[0]_i_1__18_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_55/micInUse_Cnt[0]_i_2__51_n_0                                                                                                                                                                                               | mic_input/geter_55/micInUse_Cnt[0]_i_1__49_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_56/micInUse_Cnt[0]_i_2__52_n_0                                                                                                                                                                                               | mic_input/geter_56/micInUse_Cnt[0]_i_1__50_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_24/micInUse_Cnt[0]_i_2__21_n_0                                                                                                                                                                                               | mic_input/geter_24/micInUse_Cnt[0]_i_1__19_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_57/micInUse_Cnt[0]_i_2__53_n_0                                                                                                                                                                                               | mic_input/geter_57/micInUse_Cnt[0]_i_1__51_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_58/micInUse_Cnt[0]_i_2__54_n_0                                                                                                                                                                                               | mic_input/geter_58/micInUse_Cnt[0]_i_1__52_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_25/micInUse_Cnt[0]_i_2__22_n_0                                                                                                                                                                                               | mic_input/geter_25/micInUse_Cnt[0]_i_1__20_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           | mic_input/geter_59/micInUse_Cnt[0]_i_2__55_n_0                                                                                                                                                                                               | mic_input/geter_59/micInUse_Cnt[0]_i_1__53_n_0                                                                                                                                           |                8 |             26 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | memory_control/timerCnt_reg[0]                                                                                                                                                           |                7 |             27 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                          |                7 |             27 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                          |                7 |             27 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                          |                7 |             27 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                          |                8 |             27 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[1][0]                                                                                                           |               18 |             28 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/in1                                                                                                                               |               15 |             28 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | main_control/counter[0]_i_1_n_0                                                                                                                                                          |                7 |             28 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                          |               10 |             29 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | memory_control/counter[0]_i_1__0_n_0                                                                                                                                                     |                8 |             32 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/calib_cke_reg[0]                                                                                                                  |               13 |             38 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pi_calib_rank_done_r_reg                                                                                                          |               20 |             39 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |               19 |             40 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/init_complete_r_timing_reg[0]                                                                                                     |               15 |             42 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/init_complete_r_reg[0]                                                                                                            |               15 |             43 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              | Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/SR[0]                                                                                                                             |               12 |             43 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                          |               19 |             64 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                          |               22 |             64 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                          |               18 |             64 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              | main_control/AR[0]                                                                                                                                                                       |               38 |             79 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                          |               11 |             88 |
|  clk100_IBUF_BUFG                                           |                                                                                                                                                                                                                                              |                                                                                                                                                                                          |               74 |             92 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in1_in      |                                                                                                                                                                                          |               12 |             96 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                          |               12 |             96 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                     |                                                                                                                                                                                          |               14 |            112 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                     |                                                                                                                                                                                          |               14 |            112 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                     |                                                                                                                                                                                          |               14 |            112 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                          |                                                                                                                                                                                          |               42 |            144 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                          |               24 |            192 |
|  Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                              |                                                                                                                                                                                          |              464 |           1457 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


