
---------- Begin Simulation Statistics ----------
final_tick                                73775726000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436042                       # Simulator instruction rate (inst/s)
host_mem_usage                                8640216                       # Number of bytes of host memory used
host_op_rate                                   810360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.05                       # Real time elapsed on the host
host_tick_rate                             4595569263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13009221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073776                       # Number of seconds simulated
sim_ticks                                 73775726000                       # Number of ticks simulated
system.cpu.Branches                           1561547                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13009221                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1622494                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1612                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1008848                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           397                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9486882                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          9895                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         73775726                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   73775726                       # Number of busy cycles
system.cpu.num_cc_register_reads              8123344                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4572833                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1230404                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 162272                       # Number of float alu accesses
system.cpu.num_fp_insts                        162272                       # number of float instructions
system.cpu.num_fp_register_reads               230534                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               97832                       # number of times the floating registers were written
system.cpu.num_func_calls                      180291                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12878261                       # Number of integer alu accesses
system.cpu.num_int_insts                     12878261                       # number of integer instructions
system.cpu.num_int_register_reads            25290583                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10397087                       # number of times the integer registers were written
system.cpu.num_load_insts                     1619981                       # Number of load instructions
system.cpu.num_mem_refs                       2628822                       # number of memory refs
system.cpu.num_store_insts                    1008841                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 44491      0.34%      0.34% # Class of executed instruction
system.cpu.op_class::IntAlu                  10208309     78.47%     78.81% # Class of executed instruction
system.cpu.op_class::IntMult                     9663      0.07%     78.89% # Class of executed instruction
system.cpu.op_class::IntDiv                     36824      0.28%     79.17% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4669      0.04%     79.20% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                       22      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdAlu                    20440      0.16%     79.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    14530      0.11%     79.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                   41523      0.32%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShift                      9      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  44      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::MemRead                  1604879     12.34%     92.13% # Class of executed instruction
system.cpu.op_class::MemWrite                  953550      7.33%     99.46% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15102      0.12%     99.57% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              55291      0.43%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13009360                       # Class of executed instruction
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       279168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops       185676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         555711                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops           185677                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         89932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              40613                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3969                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37514                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7833                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40613                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       138378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       138378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 138378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48449                       # Request fanout histogram
system.membus.reqLayer0.occupancy           105808000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          260984250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9279381                       # number of demand (read+write) hits
system.icache.demand_hits::total              9279381                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9279381                       # number of overall hits
system.icache.overall_hits::total             9279381                       # number of overall hits
system.icache.demand_misses::.cpu.inst         207501                       # number of demand (read+write) misses
system.icache.demand_misses::total             207501                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        207501                       # number of overall misses
system.icache.overall_misses::total            207501                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  37146080000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  37146080000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  37146080000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  37146080000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9486882                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9486882                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9486882                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9486882                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.021872                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.021872                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.021872                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.021872                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 179016.390282                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 179016.390282                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 179016.390282                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 179016.390282                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       207501                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        207501                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       207501                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       207501                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  36731078000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  36731078000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  36731078000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  36731078000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.021872                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.021872                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.021872                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.021872                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 177016.390282                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 177016.390282                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 177016.390282                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 177016.390282                       # average overall mshr miss latency
system.icache.replacements                     206989                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9279381                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9279381                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        207501                       # number of ReadReq misses
system.icache.ReadReq_misses::total            207501                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  37146080000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  37146080000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9486882                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9486882                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.021872                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.021872                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 179016.390282                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 179016.390282                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       207501                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       207501                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  36731078000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  36731078000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021872                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.021872                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 177016.390282                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 177016.390282                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.486261                       # Cycle average of tags in use
system.icache.tags.total_refs                 9486882                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                207501                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 45.719693                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.486261                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.983372                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.983372                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9694383                       # Number of tag accesses
system.icache.tags.data_accesses              9694383                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         2256960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          843584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3100544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      2256960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        2256960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       253952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           253952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            35265                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13181                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                48446                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          3968                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                3968                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           30592176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11434438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               42026615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      30592176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          30592176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3442216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3442216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3442216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          30592176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11434438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              45468831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      3963.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     35265.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13047.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.015158448500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           219                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           219                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               119532                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3726                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        48446                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        3968                       # Number of write requests accepted
system.mem_ctrl.readBursts                      48446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      3968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4896                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               3210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               3202                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2626                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               3381                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               3855                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              5059                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2395                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              3350                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1842                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1859                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2864                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                272                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                281                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                160                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                221                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                291                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                306                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                242                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                176                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               262                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               289                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               388                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               145                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               366                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.30                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     657109500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   241560000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1562959500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13601.37                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32351.37                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     23542                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     2793                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  48.73                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 70.48                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  48446                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  3968                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    48243                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       57                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        25921                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     129.022183                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    101.711391                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    118.896914                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         14677     56.62%     56.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         8162     31.49%     88.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1812      6.99%     95.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          572      2.21%     97.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          216      0.83%     98.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          387      1.49%     99.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           23      0.09%     99.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           19      0.07%     99.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           53      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         25921                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      220.118721                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     140.376871                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     401.297351                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            167     76.26%     76.26% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           40     18.26%     94.52% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            7      3.20%     97.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            2      0.91%     98.63% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            219                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       18.013699                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.013337                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.116503                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               216     98.63%     98.63% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 3      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            219                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 3091968                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     8576                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   252480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3100544                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                253952                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         41.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          3.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      42.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.35                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.33                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    73774909000                       # Total gap between requests
system.mem_ctrl.avgGap                     1407542.05                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      2256960                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       835008                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       252480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 30592176.076993130147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 11318194.279782485217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 3422263.848681068979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        35265                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13181                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         3968                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst   1107846250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    455113250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1647917115000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31414.89                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34527.98                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 415301692.29                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     50.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              87557820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              46538085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            160542900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            11212560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5823714000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       17159909850                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       13879428480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         37168903695                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         503.809392                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  35906835000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2463500000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  35405391000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              97525260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              51832110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            184404780                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             9380340                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5823714000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       18996363780                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       12332940960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         37496161230                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         508.245235                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  31876240250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2463500000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  39435985750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           82093                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           35779                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              117872                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          82093                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          35779                       # number of overall hits
system.l2cache.overall_hits::total             117872                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst        125408                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         33263                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            158671                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst       125408                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        33263                       # number of overall misses
system.l2cache.overall_misses::total           158671                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  34382167000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  12008988000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  46391155000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  34382167000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  12008988000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  46391155000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       207501                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        69042                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          276543                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       207501                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        69042                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         276543                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.604373                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.481779                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.573766                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.604373                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.481779                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.573766                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 274162.469699                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 361031.416288                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 292373.244008                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 274162.469699                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 361031.416288                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 292373.244008                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          21309                       # number of writebacks
system.l2cache.writebacks::total                21309                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst       125408                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        33263                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       158671                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst       125408                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        33263                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       158671                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  31874007000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  11343728000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  43217735000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  31874007000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  11343728000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  43217735000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.604373                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.481779                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.573766                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.604373                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.481779                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.573766                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 254162.469699                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 341031.416288                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 272373.244008                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 254162.469699                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 341031.416288                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 272373.244008                       # average overall mshr miss latency
system.l2cache.replacements                    185296                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        46076                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        46076                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        46076                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        46076                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks       108402                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total       108402                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         1939                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            1939                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1710                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1710                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     41648000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     41648000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         3649                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         3649                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.468622                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.468622                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 24355.555556                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24355.555556                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1710                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1710                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data    135397000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total    135397000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.468622                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.468622                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 79179.532164                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 79179.532164                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         8798                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             8798                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        10959                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          10959                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6105351000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6105351000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        19757                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        19757                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.554689                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.554689                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 557108.404051                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 557108.404051                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        10959                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        10959                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   5886171000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   5886171000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.554689                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.554689                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 537108.404051                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 537108.404051                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        82093                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        26981                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       109074                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst       125408                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        22304                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       147712                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  34382167000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   5903637000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  40285804000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       207501                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        49285                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       256786                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.604373                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.452551                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.575234                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 274162.469699                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 264689.607245                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 272732.100303                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst       125408                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        22304                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       147712                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  31874007000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   5457557000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  37331564000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.604373                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.452551                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.575234                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 254162.469699                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 244689.607245                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 252732.100303                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1015.147732                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 446031                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               186320                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.393898                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   185.091071                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   532.590049                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   297.466613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.180753                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.520107                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.290495                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.991355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               742030                       # Number of tag accesses
system.l2cache.tags.data_accesses              742030                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            87222                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            16945                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total               104167                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           87222                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           16945                       # number of overall hits
system.l3Dram.overall_hits::total              104167                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          38186                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          16311                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              54497                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         38186                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         16311                       # number of overall misses
system.l3Dram.overall_misses::total             54497                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  24792117000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   9779633000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  34571750000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  24792117000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   9779633000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  34571750000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst       125408                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        33256                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           158664                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst       125408                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        33256                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          158664                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.304494                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.490468                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.343474                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.304494                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.490468                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.343474                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 649246.242078                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 599572.864938                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 634378.956640                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 649246.242078                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 599572.864938                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 634378.956640                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          49226                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   108                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   455.796296                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            8942                       # number of writebacks
system.l3Dram.writebacks::total                  8942                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        38186                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        16311                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         54497                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        38186                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        16311                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        54497                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  22844631000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   8947772000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  31792403000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  22844631000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   8947772000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  31792403000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.304494                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.490468                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.343474                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.304494                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.490468                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.343474                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 598246.242078                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 548572.864938                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 583378.956640                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 598246.242078                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 548572.864938                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 583378.956640                       # average overall mshr miss latency
system.l3Dram.replacements                      56572                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        21309                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        21309                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        21309                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        21309                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        29968                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        29968                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1652                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1652                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           65                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             65                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         1717                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1717                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.037857                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.037857                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           65                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           65                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     12183000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     12183000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.037857                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.037857                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 187430.769231                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 187430.769231                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          2479                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              2479                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         8473                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            8473                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   5529118000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   5529118000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        10952                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         10952                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.773649                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.773649                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 652557.299658                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 652557.299658                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         8473                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         8473                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   5096995000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   5096995000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.773649                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.773649                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 601557.299658                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 601557.299658                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        87222                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        14466                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total        101688                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        38186                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         7838                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        46024                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  24792117000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   4250515000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  29042632000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst       125408                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        22304                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total       147712                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.304494                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.351417                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.311579                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 649246.242078                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 542295.866292                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 631032.330958                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        38186                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         7838                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        46024                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  22844631000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   3850777000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  26695408000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.304494                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.351417                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.311579                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 598246.242078                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 491295.866292                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 580032.330958                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3808.251387                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  292478                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 60668                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  4.820960                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   307.259812                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1645.030332                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1855.961243                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.075015                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.401619                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.453116                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.929749                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1130                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2396                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                383210                       # Number of tag accesses
system.l3Dram.tags.data_accesses               383210                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2550910                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2550910                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2558319                       # number of overall hits
system.dcache.overall_hits::total             2558319                       # number of overall hits
system.dcache.demand_misses::.cpu.data          71854                       # number of demand (read+write) misses
system.dcache.demand_misses::total              71854                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         72884                       # number of overall misses
system.dcache.overall_misses::total             72884                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  12913292000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  12913292000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  12913292000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  12913292000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2622764                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2622764                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2631203                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2631203                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.027396                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.027396                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.027700                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.027700                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 179715.701283                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 179715.701283                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 177175.950826                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 177175.950826                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          63210                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   346                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   182.687861                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           46076                       # number of writebacks
system.dcache.writebacks::total                 46076                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        71854                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         71854                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        72691                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        72691                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  12769584000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  12769584000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  13202654000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  13202654000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.027396                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.027396                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.027627                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.027627                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 177715.701283                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 177715.701283                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 181627.079006                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 181627.079006                       # average overall mshr miss latency
system.dcache.replacements                      68530                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1565606                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1565606                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         48448                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             48448                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   6291284000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   6291284000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1614054                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1614054                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.030016                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.030016                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 129856.423382                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 129856.423382                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        48448                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        48448                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   6194388000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   6194388000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030016                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.030016                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 127856.423382                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 127856.423382                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         985304                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             985304                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        23406                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            23406                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   6622008000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   6622008000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1008710                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1008710                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023204                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023204                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 282919.251474                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 282919.251474                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        23406                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        23406                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   6575196000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   6575196000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023204                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023204                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 280919.251474                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 280919.251474                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          7409                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              7409                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1030                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1030                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         8439                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          8439                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.122052                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.122052                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          837                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          837                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    433070000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    433070000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.099182                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.099182                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 517407.407407                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 517407.407407                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.538569                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2631010                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 69042                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 38.107384                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.538569                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.993239                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.993239                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2700245                       # Number of tag accesses
system.dcache.tags.data_accesses              2700245                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         2921                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         3130                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           6051                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         2921                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         3130                       # number of overall hits
system.DynamicCache.overall_hits::total          6051                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        35265                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        13181                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        48446                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        35265                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        13181                       # number of overall misses
system.DynamicCache.overall_misses::total        48446                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  20517415000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7708275000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  28225690000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  20517415000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7708275000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  28225690000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        38186                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        16311                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        54497                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        38186                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        16311                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        54497                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.923506                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.808105                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.888966                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.923506                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.808105                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.888966                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581806.748901                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 584801.987710                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582621.681873                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581806.748901                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 584801.987710                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582621.681873                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        29678                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   274.796296                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         3969                       # number of writebacks
system.DynamicCache.writebacks::total            3969                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        35265                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        13181                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        48446                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        35265                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        13181                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        48446                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  15932965000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5994745000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  21927710000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  15932965000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5994745000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  21927710000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.923506                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.808105                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.888966                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.923506                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.808105                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.888966                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451806.748901                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 454801.987710                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452621.681873                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451806.748901                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 454801.987710                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452621.681873                       # average overall mshr miss latency
system.DynamicCache.replacements                53083                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         8942                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         8942                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         8942                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         8942                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        36744                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        36744                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           62                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           62                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            3                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data           65                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           65                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.046154                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.046154                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       414000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       414000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.046154                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.046154                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          640                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          640                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         7833                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         7833                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   4581352000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   4581352000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         8473                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         8473                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.924466                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.924466                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 584878.335248                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 584878.335248                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         7833                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         7833                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   3563062000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   3563062000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.924466                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.924466                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 454878.335248                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 454878.335248                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         2921                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         2490                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         5411                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        35265                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         5348                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        40613                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  20517415000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   3126923000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  23644338000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        38186                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         7838                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        46024                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.923506                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.682317                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.882431                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581806.748901                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 584690.164547                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 582186.442765                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        35265                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         5348                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        40613                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  15932965000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2431683000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  18364648000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.923506                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.682317                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.882431                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451806.748901                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 454690.164547                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 452186.442765                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3808.258604                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             68685                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           57179                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.201228                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1560.852927                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   987.692990                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1259.712688                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.381068                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.241136                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.307547                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.929751                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1099                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         2473                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          162611                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         162611                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              256786                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         80295                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            481658                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              3649                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             3649                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              19757                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             19757                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         256786                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       213912                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       621991                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  835903                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      7367552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     13280064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 20647616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            286434                       # Total snoops (count)
system.l2bar.snoopTraffic                     2190016                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             566626                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.327692                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.469376                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   380948     67.23%     67.23% # Request fanout histogram
system.l2bar.snoop_fanout::1                   185677     32.77%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               566626                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            647863000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           622503000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           210775000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73775726000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  73775726000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
