/home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/invg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/invg.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity invg
-- Compiling architecture dataflow of invg

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/andg2.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/andg2.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/mux2t1.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/mux2t1.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2t1
-- Compiling architecture structural of mux2t1

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/xorg2.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/xorg2.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/org2.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/org2.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity org2
-- Compiling architecture dataflow of org2

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/mux2t1_N.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/mux2t1_N.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/full_adder.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/full_adder.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_adder
-- Compiling architecture structural of full_adder

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/adder_subber.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/adder_subber.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity adder_subber
-- Compiling architecture structural of adder_subber

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/ripple_adder.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/ripple_adder.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ripple_adder
-- Compiling architecture structural of ripple_adder

} {} {}} /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/ones_comp.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/src/ones_comp.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ones_comp
-- Compiling architecture structural of ones_comp

} {} {}}
