// Seed: 2597723614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3 (id_4),
        .id_5 ({1{id_3}}),
        .id_6 (-1),
        .id_7 (id_4),
        .id_8 (1),
        .id_9 (1),
        .id_10(id_8),
        .id_11(id_11)
    ),
    id_12,
    id_13
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_14 = 1;
  always id_7 = id_9.id_11;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14
  );
endmodule
