# Exporting core MiV_RV32IMA_L1_AXI_0 to TCL
# Exporting Create design command for core MiV_RV32IMA_L1_AXI_0
create_and_configure_core -core_vlnv {Microsemi:MiV:MIV_RV32IMA_L1_AXI:2.1.100} -component_name {MiV_RV32IMA_L1_AXI_0} -params {\
"MASTER_TYPE:0"  \
"MEM_WID:5"  \
"MMIO_WID:5"  \
"RESET_VECTOR_ADDR_0:0x0"  \
"RESET_VECTOR_ADDR_1:0x8000"   }
# Exporting core MiV_RV32IMA_L1_AXI_0 to TCL done
