// Seed: 1618477215
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.type_22 = 0;
endmodule
macromodule module_1 (
    output supply1 id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4
    , id_16,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output tri id_8,
    output uwire id_9
    , id_17,
    input tri0 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16
  );
endmodule
