INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.sim/sim_1/impl/func/xsim/Conv_1_Channel_TB_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_HD58
INFO: [VRFC 10-311] analyzing module Conv_1_Channel
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer__xdcDup__1
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD15
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD22
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD29
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD36
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD43
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD50
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_HD8
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_v8_4_2_HD59
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD16
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD23
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD30
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD37
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD44
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD51
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_HD9
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC_xbip_multadd_v3_0_13
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD11
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD18
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD25
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD32
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD39
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD46
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_multadd_dsp_HD53
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD13
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD20
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD27
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD34
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD41
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD48
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_synth_HD55
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD12
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD19
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD26
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD33
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD40
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD47
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48_multadd_v3_0_5_viv_HD54
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD14
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD21
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD28
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD35
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD42
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD49
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_dsp48e1_wrapper_v3_0_HD56
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD10
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD17
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD24
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD31
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD38
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD45
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_COL_xbip_multadd_v3_0_13_viv_HD52
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC_multadd_dsp
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC_xbip_dsp48_multadd_synth
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC_xbip_dsp48_multadd_v3_0_5_viv
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module Mult_Add_Pipelined_NC_xbip_multadd_v3_0_13_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Conv_1_Frame_Buffer' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Channel
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Conv_1_Channel' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Conv_Kernel_3by3' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_1_Channel_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Channel_TB
