// Seed: 1569047007
module module_0;
  wire id_2;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0
    , id_16,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    output tri id_8,
    output tri1 id_9,
    output wor id_10,
    output uwire id_11,
    input tri0 id_12,
    output tri id_13,
    output wand id_14
);
  wire id_17;
  module_0();
  supply1 id_18 = 1;
endmodule
