<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>FPGA Region &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="In-kernel API for FPGA Programming" href="fpga-programming.html" />
    <link rel="prev" title="FPGA Bridge" href="fpga-bridge.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.16.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Driver APIs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#general-information-for-driver-authors">General information for driver authors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#useful-support-libraries">Useful support libraries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#bus-level-documentation">Bus-level documentation</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#subsystem-specific-apis">Subsystem-specific APIs</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../80211/index.html">Linux 802.11 Driver Developer’s Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acpi/index.html">ACPI Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../backlight/lp855x-driver.html">Kernel driver lp855x</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clk.html">The Common Clk Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../coco/index.html">Confidential Computing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../console.html">Console Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../crypto/index.html">Crypto Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dmaengine/index.html">DMAEngine documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dpll.html">The Linux kernel dpll subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../edac.html">Error Detection And Correction (EDAC) Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../extcon.html">Extcon Device Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../firmware/index.html">Linux Firmware API</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">FPGA Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../frame-buffer.html">Frame Buffer Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../aperture.html">Managing Ownership of the Framebuffer Aperture</a></li>
<li class="toctree-l3"><a class="reference internal" href="../generic-counter.html">Generic Counter Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">General Purpose Input/Output (GPIO)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hsi.html">High Speed Synchronous Serial Interface (HSI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hte/index.html">The Linux Hardware Timestamping Engine (HTE)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2c.html">I<sup>2</sup>C and SMBus Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l3"><a class="reference internal" href="../infiniband.html">InfiniBand and Remote DMA (RDMA) Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../input.html">Input Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../interconnect.html">Generic System Interconnect Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipmb.html">IPMB Driver for a Satellite MC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipmi.html">The Linux IPMI Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../libata.html">libATA Developer’s Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mailbox.html">The Common Mailbox Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../md/index.html">RAID</a></li>
<li class="toctree-l3"><a class="reference internal" href="../media/index.html">Media subsystem kernel internal API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mei/index.html">Intel(R) Management Engine Interface (Intel(R) MEI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memory-devices/index.html">Memory Controller drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../message-based.html">Message-based devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../misc_devices.html">Miscellaneous Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscellaneous.html">Parallel Port Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscellaneous.html#x50-uart-driver">16x50 UART Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscellaneous.html#pulse-width-modulation-pwm">Pulse-Width Modulation (PWM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mmc/index.html">MMC/SD/SDIO card support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mtd/index.html">Memory Technology Device (MTD)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mtdnand.html">MTD NAND Driver Programming Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nfc/index.html">Near Field Communication</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ntb.html">NTB Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvdimm/index.html">Non-Volatile Memory Device (NVDIMM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmem.html">NVMEM Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../parport-lowlevel.html">PARPORT interface documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../phy/index.html">Generic PHY Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pin-control.html">PINCTRL (PIN CONTROL) subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pldmfw/index.html">PLDM Firmware Flash Update Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pldmfw/index.html#overview-of-the-pldmfw-library">Overview of the <code class="docutils literal notranslate"><span class="pre">pldmfw</span></code> library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pps.html">PPS - Pulse Per Second</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ptp.html">PTP hardware clock infrastructure for Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwm.html">Pulse Width Modulation (PWM) interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwrseq.html">Power Sequencing API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../regulator.html">Voltage and current regulator API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reset.html">Reset controller API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rfkill.html">rfkill - RF kill switch support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../s390-drivers.html">Writing s390 channel device drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scsi.html">SCSI Interfaces Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../serial/index.html">Support for Serial devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sm501.html">SM501 Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../soundwire/index.html">SoundWire Documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../surface_aggregator/index.html">Surface System Aggregator Module (SSAM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../switchtec.html">Linux Switchtec Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sync_file.html">Sync File API Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../target.html">target and iSCSI Interfaces Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tee.html">TEE (Trusted Execution Environment) driver API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../thermal/index.html">Thermal</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tty/index.html">TTY</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wbrf.html">WBRF - Wifi Band RFI Mitigations</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wmi.html">WMI Driver API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../xilinx/index.html">Xilinx FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../zorro.html">Writing Device Drivers for Zorro Devices</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/driver-api/fpga/fpga-region.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="fpga-region">
<h1>FPGA Region<a class="headerlink" href="#fpga-region" title="Link to this heading">¶</a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h2>
<p>This document is meant to be a brief overview of the FPGA region API usage.  A
more conceptual look at regions can be found in the Device Tree binding
document <a class="footnote-reference brackets" href="#f1" id="id1" role="doc-noteref"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></a>.</p>
<p>For the purposes of this API document, let’s just say that a region associates
an FPGA Manager and a bridge (or bridges) with a reprogrammable region of an
FPGA or the whole FPGA.  The API provides a way to register a region and to
program a region.</p>
<p>Currently the only layer above fpga-region.c in the kernel is the Device Tree
support (of-fpga-region.c) described in <a class="footnote-reference brackets" href="#f1" id="id2" role="doc-noteref"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></a>.  The DT support layer uses regions
to program the FPGA and then DT to handle enumeration.  The common region code
is intended to be used by other schemes that have other ways of accomplishing
enumeration after programming.</p>
<p>An fpga-region can be set up to know the following things:</p>
<blockquote>
<div><ul class="simple">
<li><p>which FPGA manager to use to do the programming</p></li>
<li><p>which bridges to disable before programming and enable afterwards.</p></li>
</ul>
</div></blockquote>
<p>Additional info needed to program the FPGA image is passed in the <a class="reference internal" href="fpga-programming.html#c.fpga_image_info" title="fpga_image_info"><code class="xref c c-struct docutils literal notranslate"><span class="pre">struct</span>
<span class="pre">fpga_image_info</span></code></a> including:</p>
<blockquote>
<div><ul class="simple">
<li><p>pointers to the image as either a scatter-gather buffer, a contiguous
buffer, or the name of firmware file</p></li>
<li><p>flags indicating specifics such as whether the image is for partial
reconfiguration.</p></li>
</ul>
</div></blockquote>
</section>
<section id="how-to-add-a-new-fpga-region">
<h2>How to add a new FPGA region<a class="headerlink" href="#how-to-add-a-new-fpga-region" title="Link to this heading">¶</a></h2>
<p>An example of usage can be seen in the probe function of <a class="footnote-reference brackets" href="#f2" id="id3" role="doc-noteref"><span class="fn-bracket">[</span>2<span class="fn-bracket">]</span></a>.</p>
<aside class="footnote-list brackets">
<aside class="footnote brackets" id="f1" role="doc-footnote">
<span class="label"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></span>
<span class="backrefs">(<a role="doc-backlink" href="#id1">1</a>,<a role="doc-backlink" href="#id2">2</a>)</span>
<p>../devicetree/bindings/fpga/fpga-region.txt</p>
</aside>
<aside class="footnote brackets" id="f2" role="doc-footnote">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id3">2</a><span class="fn-bracket">]</span></span>
<p>../../drivers/fpga/of-fpga-region.c</p>
</aside>
</aside>
</section>
<section id="api-to-add-a-new-fpga-region">
<h2>API to add a new FPGA region<a class="headerlink" href="#api-to-add-a-new-fpga-region" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="#c.fpga_region" title="fpga_region"><code class="xref c c-struct docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_region</span></code></a> - The FPGA region struct</p></li>
<li><p><a class="reference internal" href="#c.fpga_region_info" title="fpga_region_info"><code class="xref c c-struct docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_region_info</span></code></a> - Parameter structure for <a class="reference internal" href="#c.__fpga_region_register_full" title="__fpga_region_register_full"><code class="xref c c-func docutils literal notranslate"><span class="pre">__fpga_region_register_full()</span></code></a></p></li>
<li><p><a class="reference internal" href="#c.__fpga_region_register_full" title="__fpga_region_register_full"><code class="xref c c-func docutils literal notranslate"><span class="pre">__fpga_region_register_full()</span></code></a> -  Create and register an FPGA region using the
fpga_region_info structure to provide the full flexibility of options</p></li>
<li><p><a class="reference internal" href="#c.__fpga_region_register" title="__fpga_region_register"><code class="xref c c-func docutils literal notranslate"><span class="pre">__fpga_region_register()</span></code></a> -  Create and register an FPGA region using standard
arguments</p></li>
<li><p><a class="reference internal" href="#c.fpga_region_unregister" title="fpga_region_unregister"><code class="xref c c-func docutils literal notranslate"><span class="pre">fpga_region_unregister()</span></code></a> -  Unregister an FPGA region</p></li>
</ul>
<p>Helper macros <code class="docutils literal notranslate"><span class="pre">fpga_region_register()</span></code> and <code class="docutils literal notranslate"><span class="pre">fpga_region_register_full()</span></code>
automatically set the module that registers the FPGA region as the owner.</p>
<p>The FPGA region’s probe function will need to get a reference to the FPGA
Manager it will be using to do the programming.  This usually would happen
during the region’s probe function.</p>
<ul class="simple">
<li><p><a class="reference internal" href="#c.fpga_mgr_get" title="fpga_mgr_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">fpga_mgr_get()</span></code></a> - Get a reference to an FPGA manager, raise ref count</p></li>
<li><p><a class="reference internal" href="#c.of_fpga_mgr_get" title="of_fpga_mgr_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">of_fpga_mgr_get()</span></code></a> -  Get a reference to an FPGA manager, raise ref count,
given a device node.</p></li>
<li><p><a class="reference internal" href="#c.fpga_mgr_put" title="fpga_mgr_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">fpga_mgr_put()</span></code></a> - Put an FPGA manager</p></li>
</ul>
<p>The FPGA region will need to specify which bridges to control while programming
the FPGA.  The region driver can build a list of bridges during probe time
(<span class="c-expr sig sig-inline c"><a class="reference internal" href="#c.fpga_region" title="fpga_region"><span class="n">fpga_region</span></a><span class="o">-&gt;</span><span class="n">bridge_list</span></span>) or it can have a function that creates
the list of bridges to program just before programming
(<span class="c-expr sig sig-inline c"><a class="reference internal" href="#c.fpga_region" title="fpga_region"><span class="n">fpga_region</span></a><span class="o">-&gt;</span><span class="n">get_bridges</span></span>).  The FPGA bridge framework supplies the
following APIs to handle building or tearing down that list.</p>
<ul class="simple">
<li><p><a class="reference internal" href="#c.fpga_bridge_get_to_list" title="fpga_bridge_get_to_list"><code class="xref c c-func docutils literal notranslate"><span class="pre">fpga_bridge_get_to_list()</span></code></a> - Get a ref of an FPGA bridge, add it to a
list</p></li>
<li><p><a class="reference internal" href="#c.of_fpga_bridge_get_to_list" title="of_fpga_bridge_get_to_list"><code class="xref c c-func docutils literal notranslate"><span class="pre">of_fpga_bridge_get_to_list()</span></code></a> - Get a ref of an FPGA bridge, add it to a
list, given a device node</p></li>
<li><p><a class="reference internal" href="#c.fpga_bridges_put" title="fpga_bridges_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">fpga_bridges_put()</span></code></a> - Given a list of bridges, put them</p></li>
</ul>
<dl class="c struct">
<dt class="sig sig-object c" id="c.fpga_region">
<span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_region</span></span></span><a class="headerlink" href="#c.fpga_region" title="Link to this definition">¶</a><br /></dt>
<dd><p>FPGA Region structure</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct fpga_region {
    struct device dev;
    struct mutex mutex;
    struct list_head bridge_list;
    struct fpga_manager *mgr;
    struct fpga_image_info *info;
    struct fpga_compat_id *compat_id;
    struct module *ops_owner;
    void *priv;
    int (*get_bridges)(struct fpga_region *region);
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">dev</span></code></dt><dd><p>FPGA Region device</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">mutex</span></code></dt><dd><p>enforces exclusive reference to region</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bridge_list</span></code></dt><dd><p>list of FPGA bridges specified in region</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">mgr</span></code></dt><dd><p>FPGA manager</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">info</span></code></dt><dd><p>FPGA image info</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">compat_id</span></code></dt><dd><p>FPGA region id for compatibility check.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ops_owner</span></code></dt><dd><p>module containing the get_bridges function</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">priv</span></code></dt><dd><p>private data</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">get_bridges</span></code></dt><dd><p>optional function to get bridges to a list</p>
</dd>
</dl>
</div>
<dl class="c struct">
<dt class="sig sig-object c" id="c.fpga_region_info">
<span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_region_info</span></span></span><a class="headerlink" href="#c.fpga_region_info" title="Link to this definition">¶</a><br /></dt>
<dd><p>collection of parameters an FPGA Region</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct fpga_region_info {
    struct fpga_manager *mgr;
    struct fpga_compat_id *compat_id;
    void *priv;
    int (*get_bridges)(struct fpga_region *region);
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">mgr</span></code></dt><dd><p>fpga region manager</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">compat_id</span></code></dt><dd><p>FPGA region id for compatibility check.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">priv</span></code></dt><dd><p>fpga region private data</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">get_bridges</span></code></dt><dd><p>optional function to get bridges to a list</p>
</dd>
</dl>
</div>
<p><strong>Description</strong></p>
<p>fpga_region_info contains parameters for the register_full function.
These are separated into an info structure because they some are optional
others could be added to in the future. The info structure facilitates
maintaining a stable API.</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.__fpga_region_register_full">
<span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#c.fpga_region" title="fpga_region"><span class="n"><span class="pre">fpga_region</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">__fpga_region_register_full</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="../infrastructure.html#c.device" title="device"><span class="n"><span class="pre">device</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">parent</span></span>, <span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#c.fpga_region_info" title="fpga_region_info"><span class="n"><span class="pre">fpga_region_info</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">info</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">module</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">owner</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__fpga_region_register_full" title="Link to this definition">¶</a><br /></dt>
<dd><p>create and register an FPGA Region device</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*parent</span></code></dt><dd><p>device parent</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">fpga_region_info</span> <span class="pre">*info</span></code></dt><dd><p>parameters for FPGA Region</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">module</span> <span class="pre">*owner</span></code></dt><dd><p>module containing the get_bridges function</p>
</dd>
</dl>
<p><strong>Return</strong></p>
<p><a class="reference internal" href="#c.fpga_region" title="fpga_region"><code class="xref c c-struct docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_region</span></code></a> or <a class="reference internal" href="../../core-api/kernel-api.html#c.ERR_PTR" title="ERR_PTR"><code class="xref c c-func docutils literal notranslate"><span class="pre">ERR_PTR()</span></code></a></p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.__fpga_region_register">
<span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#c.fpga_region" title="fpga_region"><span class="n"><span class="pre">fpga_region</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">__fpga_region_register</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="../infrastructure.html#c.device" title="device"><span class="n"><span class="pre">device</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">parent</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="fpga-mgr.html#c.fpga_manager" title="fpga_manager"><span class="n"><span class="pre">fpga_manager</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">mgr</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="p"><span class="pre">(</span></span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">get_bridges</span></span><span class="p"><span class="pre">)</span></span><span class="p"><span class="pre">(</span></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#c.fpga_region" title="fpga_region"><span class="n"><span class="pre">fpga_region</span></span></a><span class="p"><span class="pre">*</span></span><span class="p"><span class="pre">)</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">module</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">owner</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.__fpga_region_register" title="Link to this definition">¶</a><br /></dt>
<dd><p>create and register an FPGA Region device</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*parent</span></code></dt><dd><p>device parent</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*mgr</span></code></dt><dd><p>manager that programs this region</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">int</span> <span class="pre">(*get_bridges)(struct</span> <span class="pre">fpga_region</span> <span class="pre">*)</span></code></dt><dd><p>optional function to get bridges to a list</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">module</span> <span class="pre">*owner</span></code></dt><dd><p>module containing the get_bridges function</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>This simple version of the register function should be sufficient for most users.
The fpga_region_register_full() function is available for users that need to
pass additional, optional parameters.</p>
<p><strong>Return</strong></p>
<p><a class="reference internal" href="#c.fpga_region" title="fpga_region"><code class="xref c c-struct docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_region</span></code></a> or <a class="reference internal" href="../../core-api/kernel-api.html#c.ERR_PTR" title="ERR_PTR"><code class="xref c c-func docutils literal notranslate"><span class="pre">ERR_PTR()</span></code></a></p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.fpga_region_unregister">
<span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_region_unregister</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#c.fpga_region" title="fpga_region"><span class="n"><span class="pre">fpga_region</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">region</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_region_unregister" title="Link to this definition">¶</a><br /></dt>
<dd><p>unregister an FPGA region</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_region</span> <span class="pre">*region</span></code></dt><dd><p>FPGA region</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is intended for use in an FPGA region driver’s remove function.</p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.fpga_mgr_get">
<span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="fpga-mgr.html#c.fpga_manager" title="fpga_manager"><span class="n"><span class="pre">fpga_manager</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_mgr_get</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="../infrastructure.html#c.device" title="device"><span class="n"><span class="pre">device</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">dev</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_get" title="Link to this definition">¶</a><br /></dt>
<dd><p>Given a device, get a reference to an fpga mgr.</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*dev</span></code></dt><dd><p>parent device that fpga mgr was registered with</p>
</dd>
</dl>
<p><strong>Return</strong></p>
<p>fpga manager struct or <a class="reference internal" href="../../core-api/kernel-api.html#c.IS_ERR" title="IS_ERR"><code class="xref c c-func docutils literal notranslate"><span class="pre">IS_ERR()</span></code></a> condition containing error code.</p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.of_fpga_mgr_get">
<span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="fpga-mgr.html#c.fpga_manager" title="fpga_manager"><span class="n"><span class="pre">fpga_manager</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">of_fpga_mgr_get</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">device_node</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">node</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.of_fpga_mgr_get" title="Link to this definition">¶</a><br /></dt>
<dd><p>Given a device node, get a reference to an fpga mgr.</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device_node</span> <span class="pre">*node</span></code></dt><dd><p>device node</p>
</dd>
</dl>
<p><strong>Return</strong></p>
<p>fpga manager struct or <a class="reference internal" href="../../core-api/kernel-api.html#c.IS_ERR" title="IS_ERR"><code class="xref c c-func docutils literal notranslate"><span class="pre">IS_ERR()</span></code></a> condition containing error code.</p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.fpga_mgr_put">
<span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_mgr_put</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="fpga-mgr.html#c.fpga_manager" title="fpga_manager"><span class="n"><span class="pre">fpga_manager</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">mgr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_put" title="Link to this definition">¶</a><br /></dt>
<dd><p>release a reference to an fpga manager</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*mgr</span></code></dt><dd><p>fpga manager structure</p>
</dd>
</dl>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.fpga_bridge_get_to_list">
<span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_bridge_get_to_list</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="../infrastructure.html#c.device" title="device"><span class="n"><span class="pre">device</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">dev</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="fpga-programming.html#c.fpga_image_info" title="fpga_image_info"><span class="n"><span class="pre">fpga_image_info</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">info</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">list_head</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">bridge_list</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_bridge_get_to_list" title="Link to this definition">¶</a><br /></dt>
<dd><p>given device, get a bridge, add it to a list</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*dev</span></code></dt><dd><p>FPGA bridge device</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_image_info</span> <span class="pre">*info</span></code></dt><dd><p>fpga image specific information</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">list_head</span> <span class="pre">*bridge_list</span></code></dt><dd><p>list of FPGA bridges</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>Get an exclusive reference to the bridge and it to the list.</p>
<p><strong>Return</strong></p>
<p>0 for success, error code from fpga_bridge_get() otherwise.</p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.of_fpga_bridge_get_to_list">
<span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">of_fpga_bridge_get_to_list</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">device_node</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">np</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="fpga-programming.html#c.fpga_image_info" title="fpga_image_info"><span class="n"><span class="pre">fpga_image_info</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">info</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">list_head</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">bridge_list</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.of_fpga_bridge_get_to_list" title="Link to this definition">¶</a><br /></dt>
<dd><p>get a bridge, add it to a list</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device_node</span> <span class="pre">*np</span></code></dt><dd><p>node pointer of an FPGA bridge</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">fpga_image_info</span> <span class="pre">*info</span></code></dt><dd><p>fpga image specific information</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">list_head</span> <span class="pre">*bridge_list</span></code></dt><dd><p>list of FPGA bridges</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>Get an exclusive reference to the bridge and it to the list.</p>
<p><strong>Return</strong></p>
<p>0 for success, error code from of_fpga_bridge_get() otherwise.</p>
</div>
<dl class="c function">
<dt class="sig sig-object c" id="c.fpga_bridges_put">
<span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_bridges_put</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="n"><span class="pre">list_head</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">bridge_list</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_bridges_put" title="Link to this definition">¶</a><br /></dt>
<dd><p>put bridges</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">list_head</span> <span class="pre">*bridge_list</span></code></dt><dd><p>list of FPGA bridges</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>For each bridge in the list, put the bridge and remove it from the list.
If list is empty, do nothing.</p>
</div>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/driver-api/fpga/fpga-region.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>