<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>5.000</TargetClockPeriod>
  <AchievedClockPeriod>3.936</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>3.936</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>3.936</CP_SYNTH>
  <CP_TARGET>5.000</CP_TARGET>
  <SLACK_FINAL>1.064</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>1.064</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.064</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>1.064</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>2</BRAM>
    <CLB>0</CLB>
    <DSP>12</DSP>
    <FF>3508</FF>
    <LATCH>0</LATCH>
    <LUT>2220</LUT>
    <SRL>124</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="SgdLR" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="9">faddfsub_32ns_32ns_32_10_full_dsp_1_U16 fdiv_32ns_32ns_32_30_no_dsp_1_U17 fexp_32ns_32ns_32_31_full_dsp_1_U19 fmul_32ns_32ns_32_8_max_dsp_1_U20 gradient_U grp_SgdLR_Pipeline_DOT_fu_93 grp_SgdLR_Pipeline_GRAD_fu_103 grp_SgdLR_Pipeline_UPDATE_fu_112 sitofp_32ns_32_7_no_dsp_1_U18</SubModules>
    <Resources BRAM="2" DSP="12" FF="3508" LUT="2220" LogicLUT="2096" RAMB36="1" SRL="124"/>
    <LocalResources FF="289" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16" BINDMODULE="SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1">
    <Resources DSP="2" FF="362" LUT="193" LogicLUT="190" SRL="3"/>
    <LocalResources FF="97" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17" BINDMODULE="SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1">
    <Resources FF="1412" LUT="773" LogicLUT="737" SRL="36"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/fexp_32ns_32ns_32_31_full_dsp_1_U19" BINDMODULE="SgdLR_fexp_32ns_32ns_32_31_full_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_fexp_32ns_32ns_32_31_full_dsp_1">
    <Resources DSP="7" FF="669" LUT="693" LogicLUT="643" SRL="50"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/fmul_32ns_32ns_32_8_max_dsp_1_U20" BINDMODULE="SgdLR_fmul_32ns_32ns_32_8_max_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_fmul_32ns_32ns_32_8_max_dsp_1">
    <Resources DSP="3" FF="223" LUT="84" LogicLUT="84"/>
    <LocalResources FF="96" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/gradient_U" BINDMODULE="SgdLR_gradient_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_gradient_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_DOT_fu_93" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_SgdLR_Pipeline_DOT">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="206" LUT="188" LogicLUT="188"/>
    <LocalResources FF="204" LUT="156" LogicLUT="156"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="SgdLR_SgdLR_Pipeline_DOT.v" ORIG_REF_NAME="SgdLR_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_GRAD_fu_103" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_SgdLR_Pipeline_GRAD">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="76" LUT="67" LogicLUT="55" SRL="12"/>
    <LocalResources FF="74" LUT="48" LogicLUT="36" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="SgdLR_SgdLR_Pipeline_GRAD.v" ORIG_REF_NAME="SgdLR_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_UPDATE_fu_112" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_SgdLR_Pipeline_UPDATE">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="82" LUT="78" LogicLUT="55" SRL="23"/>
    <LocalResources FF="80" LUT="31" LogicLUT="8" SRL="23"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="SgdLR_SgdLR_Pipeline_UPDATE.v" ORIG_REF_NAME="SgdLR_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="47" LogicLUT="47"/>
  </RtlModule>
  <RtlModule CELL="inst/sitofp_32ns_32_7_no_dsp_1_U18" BINDMODULE="SgdLR_sitofp_32ns_32_7_no_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_sitofp_32ns_32_7_no_dsp_1">
    <Resources FF="189" LUT="125" LogicLUT="125"/>
    <LocalResources FF="8"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="3.929" DATAPATH_LOGIC_DELAY="1.061" DATAPATH_NET_DELAY="2.868" ENDPOINT_PIN="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D" LOGIC_LEVELS="3" MAX_FANOUT="99" SLACK="1.064" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g10_b21" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[0]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[1]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[2]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[3]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/SgdLR_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/SgdLR_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/SgdLR_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/SgdLR_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/SgdLR_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/SgdLR_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
