$date
	Sun Oct 23 09:26:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1001014
b11001 &
b11001 %
1$
b11001 !
1"
#1001015
0"
#1001018
b1001100 &
b1001100 %
#1001022
b100110 &
b100110 %
#1001026
b10011 &
b10011 %
#1001030
b111010 &
b111010 %
#1001034
b11101 &
b11101 %
#1001038
b1011000 &
b1011000 %
#1001042
b101100 &
b101100 %
#1001046
b10110 &
b10110 %
#1001050
b1011 &
b1011 %
#1001054
b100010 &
b100010 %
#1001058
b10001 &
b10001 %
#1001062
b110100 &
b110100 %
#1001066
b11010 &
b11010 %
#1001070
b1101 &
b1101 %
#1001074
b101000 &
b101000 %
#1001078
b10100 &
b10100 %
#1001082
b1010 &
b1010 %
#1001086
b101 &
b101 %
#1001090
b10000 &
b10000 %
#1001094
b1000 &
b1000 %
#1001098
b100 &
b100 %
#1001102
b10 &
b10 %
#1001106
b1 &
b1 %
1#
#1001110
b0 &
0#
b0 %
0$
#2029356
b101 !
1"
#2029358
b101 &
b101 %
1$
#2029359
0"
#2029362
b10000 &
b10000 %
#2029366
b1000 &
b1000 %
#2029370
b100 &
b100 %
#2029374
b10 &
b10 %
#2029378
b1 &
b1 %
1#
#2029382
b0 &
0#
b0 %
0$
#2955500
b11 !
1"
#2955502
b11 &
b11 %
1$
#2955503
0"
#2955506
b1010 &
b1010 %
#2955510
b101 &
b101 %
#2955514
b10000 &
b10000 %
#2955518
b1000 &
b1000 %
#2955522
b100 &
b100 %
#2955526
b10 &
b10 %
#2955530
b1 &
b1 %
1#
#2955534
b0 &
0#
b0 %
0$
#4500012
