Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RETE_INTERCONNESSIONE_BOARD_1_behav xil_defaultlib.tb_RETE_INTERCONNESSIONE_BOARD_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_1 [mux_2_1_default]
Compiling architecture structural of entity xil_defaultlib.mux_4_1 [mux_4_1_default]
Compiling architecture structural of entity xil_defaultlib.MUX_16_1 [mux_16_1_default]
Compiling architecture dataflow of entity xil_defaultlib.DEMUX_1_4 [demux_1_4_default]
Compiling architecture structural of entity xil_defaultlib.RETE_DI_INTERCONNESSIONE [rete_di_interconnessione_default]
Compiling architecture structural of entity xil_defaultlib.RETE_INTERCONNESSIONE_BOARD [rete_interconnessione_board_defa...]
Compiling architecture behavior of entity xil_defaultlib.tb_rete_interconnessione_board_1
Built simulation snapshot tb_RETE_INTERCONNESSIONE_BOARD_1_behav
