# Reading C:/altera/90/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim.mpf} 
# Loading project modelsim
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# 
# Top level modules:
# 	control
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Dataram
# 
# Top level modules:
# 	Dataram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v(1): Cannot open `include file "<mux16>".
# -- Compiling module effective_address
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Execution
# 
# Top level modules:
# 	Execution
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module inc16
# 
# Top level modules:
# 	inc16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Instram
# 
# Top level modules:
# 	Instram
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(1): Cannot open `include file "ALU.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(2): Cannot open `include file "mux16.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(3): Cannot open `include file "RAM_data.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(4): Cannot open `include file "reg16.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(5): Cannot open `include file "register_file.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(6): Cannot open `include file "control.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): Undefined variable: instruction.
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): 'instruction' already declared in this scope (work).
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): Verilog Compiler exiting
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0_bb.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lpm_counter0
# 
# Top level modules:
# 	lpm_counter0
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module mux16
# 
# Top level modules:
# 	mux16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module SE5
# 
# Top level modules:
# 	SE5
# 
# 
# 15 compiles, 2 failed with 2 errors. 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(1): Cannot open `include file "ALU.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(2): Cannot open `include file "mux16.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(3): Cannot open `include file "RAM_data.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(4): Cannot open `include file "reg16.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(5): Cannot open `include file "register_file.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(6): Cannot open `include file "control.v".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): Undefined variable: instruction.
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): 'instruction' already declared in this scope (work).
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): Verilog Compiler exiting
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(1): Cannot open `include file "<ALU>".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(2): Cannot open `include file "<mux16>".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(3): Cannot open `include file "<RAM_data>".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(4): Cannot open `include file "<reg16>".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(5): Cannot open `include file "<register_file>".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(6): Cannot open `include file "<control>".
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): Undefined variable: instruction.
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): 'instruction' already declared in this scope (work).
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(14): Verilog Compiler exiting
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(2): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(7): Undefined variable: instruction.
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(7): 'instruction' already declared in this scope (work).
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v(7): Verilog Compiler exiting
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v(1): Cannot open `include file "<mux16>".
# -- Compiling module effective_address
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module effective_address
# 
# Top level modules:
# 	effective_address
# 
# 
vsim work.control
# vsim work.control 
# Loading work.control
do control_test.do
# Cannot open macro file: control_test.do
# 
# Test R3 = R1 + R5 
# Assert ALU_CONTROL xxxx == 0000 
# 
# Test R2 = R0 & R4 
# Assert ALU_CONTROL xxxx == 0001 
# 
# Test R7 = !R1 
# Assert ALU_CONTROL xxxx == 0100 
# 
# Test R2 = R0 * R5 
# Assert ALU_CONTROL xxxx == 0101 
# 
# Test R3 = << R5 
# Assert ALU_CONTROL xxxx == 0110 
# 
# Test R4 = >> R6 
# Assert ALU_CONTROL xxxx == 0101 
# 
# Test R3 = R1 + R5 
# Assert ALU_CONTROL 0000 == 0000 
# 
# Test R2 = R0 & R4 
# Assert ALU_CONTROL 0001 == 0001 
# 
# Test R7 = !R1 
# Assert ALU_CONTROL 0010 == 0100 
# 
# Test R2 = R0 * R5 
# Assert ALU_CONTROL 0100 == 0101 
# 
# Test R3 = << R5 
# Assert ALU_CONTROL 0110 == 0110 
# 
# Test R4 = >> R6 
# Assert ALU_CONTROL 0101 == 0101 
# 
# Test R3 = R1 + R5 
# ** Error: invalid command name "if(ALU_CONTROL"
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 11
# invalid command name "if(ALU_CONTROL"
#     while executing
# "if(ALU_CONTROL != 'b0000) {
#     echo "Assert Failed: ALU_CONTROL [examine ALU_CONTROL] == 0000";
# }"
quit -sim
vsim work.control
# vsim work.control 
# Loading work.control
do control_test.do
# Cannot open macro file: control_test.do
# 
# Test R3 = R1 + R5 
# ** Error: syntax error in expression "ALU_CONTROL": variable references require preceding $
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 9
# syntax error in expression "ALU_CONTROL": variable references require preceding $
#     while executing
# "if ALU_CONTROL != 'b0000 then"
# 
# Test R3 = R1 + R5 
# ** Error: can't read "ALU_CONTROL": no such variable
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 9
# can't read "ALU_CONTROL": no such variable
#     while executing
# "if $ALU_CONTROL != 'b0000 then"
# 
# Test R3 = R1 + R5 
# ** Error: syntax error in expression "/control/ALU_CONTROL": unexpected operator /
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 9
# syntax error in expression "/control/ALU_CONTROL": unexpected operator /
#     while executing
# "if /control/ALU_CONTROL != 'b0000 then"
# 
# Test R3 = R1 + R5 
# ** Error: invalid command name "/control/ALU_CONTROL"
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 9
# invalid command name "/control/ALU_CONTROL"
#     while executing
# "/control/ALU_CONTROL"
#     invoked from within
# "if [/control/ALU_CONTROL] != 'b0000 then"
# 
# Test R3 = R1 + R5 
# ** Error: wrong # args: extra words after "else" clause in "if" command
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 9
# wrong # args: extra words after "else" clause in "if" command
#     while executing
# "if [examine /control/ALU_CONTROL] != 'b0000 then"
# 
# Test R3 = R1 + R5 
# ** Error: (vish-4014) No objects found matching '!='.
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 9
# ** Error: (vish-4014) No objects found matching '!='.
# 
#     while executing
# "examine /control/ALU_CONTROL != 'b0000"
#     invoked from within
# "if [examine /control/ALU_CONTROL != 'b0000] then"
# 'hDEAD
# 
# Test R3 = R1 + R5 
# 'b0001011001000101
# 0
# ** Error: syntax error in expression "/control/ALU_CONTROL": unexpected operator /
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.tcl line 9
# syntax error in expression "/control/ALU_CONTROL": unexpected operator /
#     while executing
# "if /control/ALU_CONTROL != 'b0000 then"
# error: CanCompile -> can't read "ProjectFiles(C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/test/control_test.tcl)": no such element in array 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# ** Error: syntax error in expression "/control/ALU_CONTROL": unexpected operator /
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 19
# syntax error in expression "/control/ALU_CONTROL": unexpected operator /
#     while executing
# "if /control/ALU_CONTROL != 'b0001 then"
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# Assert Failed: ALU_CONTROL 0000 == 0000 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# Assert Failed: REG_CONTROL HiZ == 0 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# Assert Failed: REG_CONTROL HiZ == 0 
# ** Error: (vish-4014) No objects found matching 'WE'.
# Error in macro C:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\test\control_test.do line 22
# ** Error: (vish-4014) No objects found matching 'WE'.
# 
#     while executing
# "examine WE"
# 
# Test R3 = R1 + R5 
# Assert Failed: REG_CONTROL HiZ == 0 
# Assert Failed: MEM_WE x == 0 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v(25): Register is illegal in left-hand side of continuous assignment
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# 
# Top level modules:
# 	control
# 
# 
vsim work.control
# vsim work.control 
# Loading work.control
# 
# Test R3 = R1 + R5 
# Assert Failed: REG_CONTROL St0 == 0 
# Assert Failed: MEM_WE x == 0 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# Assert Failed: MEM_WE x == 0 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v(27): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v(28): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v(29): Register is illegal in left-hand side of continuous assignment
# 
# 
# vlog -work work -nocovercells {C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module control
# 
# Top level modules:
# 	control
# 
# 
# 
# Test R3 = R1 + R5 
# Assert Failed: MEM_WE x == 0 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
vsim work.control
# vsim work.control 
# Loading work.control
# 
# Test R3 = R1 + R5 
# Assert Failed: MEM_WE St0 == 0 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
restart
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
clear
# invalid command name "clear"
restart
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
delete wave *
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
restart
# 
# Test R3 = R1 + R5 
# 
# Test R2 = R0 & R4 
# 
# Test R7 = !R1 
# 
# Test R2 = R0 * R5 
# 
# Test R3 = << R5 
# 
# Test R4 = >> R6 
