 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:30:23 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.18       0.18 f
  U506/Y (NBUFFX2_RVT)                     0.11       0.29 f
  U713/Y (XOR2X1_RVT)                      0.15       0.45 r
  U714/Y (NOR2X0_RVT)                      0.08       0.53 f
  U734/Y (OAI21X1_RVT)                     0.11       0.64 r
  U738/Y (AOI21X1_RVT)                     0.09       0.73 f
  U739/Y (OAI21X1_RVT)                     0.09       0.82 r
  U778/Y (AOI21X1_RVT)                     0.09       0.92 f
  U810/Y (OAI21X1_RVT)                     0.11       1.03 r
  U930/Y (AO21X1_RVT)                      0.08       1.11 r
  U1452/CO (FADDX1_RVT)                    0.09       1.20 r
  U1458/CO (FADDX1_RVT)                    0.10       1.30 r
  U1464/CO (FADDX1_RVT)                    0.10       1.39 r
  U1470/CO (FADDX1_RVT)                    0.10       1.49 r
  U1476/CO (FADDX1_RVT)                    0.10       1.59 r
  U1482/CO (FADDX1_RVT)                    0.10       1.68 r
  U1488/CO (FADDX1_RVT)                    0.10       1.78 r
  U1499/CO (FADDX1_RVT)                    0.09       1.87 r
  U1502/Y (XOR2X1_RVT)                     0.11       1.98 f
  U1503/Y (NAND2X0_RVT)                    0.04       2.02 r
  U1507/Y (NAND4X0_RVT)                    0.05       2.07 f
  Delay3_out1_reg[63]/D (DFFX1_RVT)        0.00       2.07 f
  data arrival time                                   2.07

  clock clk (rise edge)                    2.20       2.20
  clock network delay (ideal)              0.00       2.20
  Delay3_out1_reg[63]/CLK (DFFX1_RVT)      0.00       2.20 r
  library setup time                      -0.06       2.14
  data required time                                  2.14
  -----------------------------------------------------------
  data required time                                  2.14
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
