
*** Running vivado
    with args -log azadi_soc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source azadi_soc_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source azadi_soc_top.tcl -notrace
Command: synth_design -top azadi_soc_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52009 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1283.523 ; gain = 90.910 ; free physical = 3712 ; free virtual = 10118
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'azadi_soc_top' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:2]
WARNING: [Synth 8-6104] Input port 'gpio_i' has an internal driver [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:17]
WARNING: [Synth 8-6104] Input port 'gpio_i' has an internal driver [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:18]
INFO: [Synth 8-6157] synthesizing module 'brq_core_top' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/brq_core_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'brq_core' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_core.sv:11]
	Parameter PMPEnable bound to: 1'b1 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000010000 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001010 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter RegFile bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b1 
	Parameter WritebackStage bound to: 1'b1 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter Securebrq bound to: 1'b0 
	Parameter DmHaltAddr bound to: 32'b00000000000000000000000000000000 
	Parameter DmExceptionAddr bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_CHAN bound to: 32'b00000000000000000000000000000010 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b1 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'brq_register_file_ff' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_register_file_ff.sv:9]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_WORDS bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'brq_register_file_ff' (1#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_register_file_ff.sv:9]
INFO: [Synth 8-6157] synthesizing module 'brq_pmp' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:2]
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumChan bound to: 32'b00000000000000000000000000000010 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'brq_pmp' (2#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_pmp.sv:2]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_clock_gating.sv:15]
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_gating' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_generic_clock_gating.sv:7]
	Parameter NoFpgaGate bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_gating' (3#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_generic_clock_gating.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (4#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_clock_gating.sv:15]
INFO: [Synth 8-6157] synthesizing module 'brq_ifu' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:12]
	Parameter DmHaltAddr bound to: 32'b00000000000000000000000000000000 
	Parameter DmExceptionAddr bound to: 32'b00000000000000000000000000000000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'brq_ifu_prefetch_buffer' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:8]
	Parameter BranchPredictor bound to: 1'b0 
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'brq_ifu_fifo' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_fifo.sv:12]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu_fifo' (5#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_fifo.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu_prefetch_buffer' (6#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:149]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:149]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:165]
INFO: [Synth 8-6157] synthesizing module 'brq_ifu_compressed_decoder' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:37]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:40]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:40]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:81]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:81]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:119]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:119]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:137]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:203]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu_compressed_decoder' (7#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu' (8#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:12]
INFO: [Synth 8-6157] synthesizing module 'brq_idu' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b1 
	Parameter SpecBranch bound to: 1'b1 
	Parameter WritebackStage bound to: 1'b1 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:304]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:313]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:324]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:292]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:292]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:387]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:387]
INFO: [Synth 8-6157] synthesizing module 'brq_idu_decoder' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:11]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:225]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:265]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:311]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:342]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:342]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:351]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:363]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:387]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:399]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:440]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:541]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:569]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:605]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:665]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:717]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:798]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:798]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:962]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:1082]
INFO: [Synth 8-6155] done synthesizing module 'brq_idu_decoder' (9#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_decoder.sv:11]
INFO: [Synth 8-6157] synthesizing module 'brq_idu_controller' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_controller.sv:8]
	Parameter WritebackStage bound to: 1'b1 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_controller.sv:385]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_controller.sv:665]
INFO: [Synth 8-6155] done synthesizing module 'brq_idu_controller' (10#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu_controller.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:720]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:720]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:722]
INFO: [Synth 8-6155] done synthesizing module 'brq_idu' (11#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_idu.sv:14]
INFO: [Synth 8-6157] synthesizing module 'brq_exu' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu.sv:8]
	Parameter RV32M bound to: 1 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'brq_exu_multdiv_slow' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:10]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:95]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:107]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:182]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:182]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:240]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:240]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:267]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:267]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'brq_exu_multdiv_slow' (12#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_multdiv_slow.sv:10]
INFO: [Synth 8-6157] synthesizing module 'brq_exu_alu' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:5]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:74]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:97]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:281]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:348]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:368]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:1195]
INFO: [Synth 8-6155] done synthesizing module 'brq_exu_alu' (13#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu_alu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'brq_exu' (14#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_exu.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_lsu' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:109]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:109]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:112]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:112]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:120]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:132]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:132]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:146]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:146]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:166]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:166]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:215]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:230]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:230]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:269]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:308]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:308]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:342]
INFO: [Synth 8-6155] done synthesizing module 'brq_lsu' (15#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_lsu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'brq_wbu' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_wbu.sv:12]
	Parameter WritebackStage bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'brq_wbu' (16#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_wbu.sv:12]
INFO: [Synth 8-6157] synthesizing module 'brq_cs_registers' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:11]
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001010 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PMPEnable bound to: 1'b1 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000010000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1 - type: integer 
	Parameter RV32MEnabled bound to: 32'b00000000000000000000000000000001 
	Parameter PMPAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter MISA_VALUE bound to: 32'b01000000000100000001000100000100 
	Parameter MSTATUS_RST_VAL[mie] bound to: 1'b0 
	Parameter MSTATUS_RST_VAL[mpie] bound to: 1'b1 
	Parameter MSTATUS_RST_VAL[mpp] bound to: 2'b00 
	Parameter MSTATUS_RST_VAL[mprv] bound to: 1'b0 
	Parameter MSTATUS_RST_VAL[tw] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[xdebugver] bound to: 4'b0100 
	Parameter DCSR_RESET_VAL[zero2] bound to: 12'b000000000000 
	Parameter DCSR_RESET_VAL[ebreakm] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[zero1] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[ebreaks] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[ebreaku] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[stepie] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[stopcount] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[stoptime] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[cause] bound to: 3'b000 
	Parameter DCSR_RESET_VAL[zero0] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[mprven] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[nmip] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[step] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[prv] bound to: 2'b11 
	Parameter MSTACK_RESET_VAL[mpie] bound to: 1'b1 
	Parameter MSTACK_RESET_VAL[mpp] bound to: 2'b00 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-6157] synthesizing module 'brq_csr' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr' (17#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized0' (17#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:1014]
INFO: [Synth 8-6157] synthesizing module 'brq_counter' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'brq_counter' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized1' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized2' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized2' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized3' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized3' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:693]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized4' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized4' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized5' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized5' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized6' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized6' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized7' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized7' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized8' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized8' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_counter__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'brq_counter__parameterized0' (18#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_counter.sv:1]
WARNING: [Synth 8-5858] RAM pmp_cfg_wdata_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'brq_cs_registers' (19#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_cs_registers.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'brq_core' (20#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_core.sv:11]
INFO: [Synth 8-6157] synthesizing module 'tlul_host_adapter' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_host_adapter.sv:18]
	Parameter MAX_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter WordSize bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'tlul_host_adapter' (21#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_host_adapter.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'brq_core_top' (22#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/brq_core_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xbar_main_t' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/xbar_mai_t.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 12'b000000000000 
	Parameter DRspDepth bound to: 12'b000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000010 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_fifo_sync.sv:6]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000001 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001010101 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000001010101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync' (23#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000110011 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized0' (23#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (24#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_fifo_sync.sv:6]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001010110 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000001010110 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized1' (24#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (24#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_err_resp.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (25#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_err_resp.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (26#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000001001 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 9'b111111111 
	Parameter DRspPass bound to: 9'b111111111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 36'b000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 36'b000000000000000000000000000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000100 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_fifo_sync.sv:6]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000100 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001011000 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized2' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000001011000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized2' (26#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized1' (26#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized0' (26#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_m1.sv:20]
	Parameter M bound to: 32'b00000000000000000000000000000010 
	Parameter HReqPass bound to: 2'b11 
	Parameter HRspPass bound to: 2'b11 
	Parameter HReqDepth bound to: 8'b00000000 
	Parameter HRspDepth bound to: 8'b00000000 
	Parameter DReqPass bound to: 1'b1 
	Parameter DRspPass bound to: 1'b1 
	Parameter DReqDepth bound to: 4'b0000 
	Parameter DRspDepth bound to: 4'b0000 
	Parameter IDW bound to: 32'b00000000000000000000000000001000 
	Parameter STIDW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000000001010110 
	Parameter EnDataPort bound to: 1'b1 
	Parameter EnReqStabA bound to: 1'b0 
	Parameter IdxW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (27#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1' (28#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_m1.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'xbar_main_t' (29#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/xbar_mai_t.sv:4]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/data_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DFFRAMD' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/DFFRAMD.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DFFRAMD' (30#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/DFFRAMD.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tlul_sram_adapter' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_sram_adapter.sv:8]
	Parameter ByteMask bound to: 32'sb00000000000000000000000000000001 
	Parameter SramAw bound to: 32'sb00000000000000000000000000001100 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000100 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized3' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized3' (30#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized4' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized4' (30#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized5' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized5' (30#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_sram_adapter' (31#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_sram_adapter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (32#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/data_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instr_mem_top' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/instr_mem_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DFFRAM' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/DFFRAM.sv:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/home/merl/github_repos/azadi/tools/program.hex'; please make sure the file is added to project and has read permission, ignoring [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/DFFRAM.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'DFFRAM' (33#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/DFFRAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tlul_sram_adapter__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_sram_adapter.sv:8]
	Parameter ByteMask bound to: 32'sb00000000000000000000000000000001 
	Parameter SramAw bound to: 32'sb00000000000000000000000000001100 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000010 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized6' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized6' (33#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized7' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized7' (33#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized8' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized8' (33#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_sram_adapter__parameterized0' (33#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_sram_adapter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem_top' (34#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/dummy_memory/instr_mem_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xbar_periph' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/xbar_periph.sv:25]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000001101 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 13'b1111111111111 
	Parameter DRspPass bound to: 13'b1111111111111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000100 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized1' (34#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'xbar_periph' (35#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/xbar_periph.sv:25]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_filter_ctr.sv:15]
	Parameter Cycles bound to: 32'b00000000000000000000000000010000 
	Parameter CTR_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter CYCLESM1 bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr' (36#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_filter_ctr.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_intr_hw.sv:3]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter FlopOutput bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (37#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_intr_hw.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gpio_reg_top' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio_reg_top.sv:3]
	Parameter AW bound to: 32'sb00000000000000000000000000000110 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter DBW bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_adapter_reg.sv:1]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_err.sv:3]
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter MW bound to: 32'sb00000000000000000000000000000100 
	Parameter SubAW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (38#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_err.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (39#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_adapter_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: W1C - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: W1C - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (40#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (41#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (41#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (41#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_ext.sv:3]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (42#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_ext.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (42#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (42#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_ext.sv:3]
	Parameter DW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (42#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_subreg_ext.sv:3]
WARNING: [Synth 8-689] width (10) of port connection 'wd' does not match port width (16) of module 'prim_subreg_ext__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio_reg_top.sv:250]
WARNING: [Synth 8-689] width (10) of port connection 'd' does not match port width (16) of module 'prim_subreg_ext__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio_reg_top.sv:251]
WARNING: [Synth 8-689] width (10) of port connection 'qs' does not match port width (16) of module 'prim_subreg_ext__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio_reg_top.sv:255]
WARNING: [Synth 8-689] width (10) of port connection 'd' does not match port width (16) of module 'prim_subreg_ext__parameterized0' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio_reg_top.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (43#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio_reg_top.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (44#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/GPIO/rtl/gpio.sv:5]
INFO: [Synth 8-6157] synthesizing module 'iccm_controller' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/new/iccm_controller.v:22]
	Parameter DONE bound to: 2'b11 
	Parameter LOAD bound to: 2'b01 
	Parameter PROG bound to: 2'b10 
	Parameter RESET bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/new/iccm_controller.v:63]
INFO: [Synth 8-6155] done synthesizing module 'iccm_controller' (45#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/new/iccm_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_prog' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/new/uart_rx.v:33]
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
WARNING: [Synth 8-5788] Register r_Rx_Byte_reg in module uart_rx_prog is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/new/uart_rx.v:121]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_prog' (46#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/new/uart_rx.v:33]
WARNING: [Synth 8-6014] Unused sequential element ram_main_instr_rvalid_reg was removed.  [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:58]
WARNING: [Synth 8-6014] Unused sequential element ram_main_data_rvalid_reg was removed.  [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:70]
WARNING: [Synth 8-3848] Net gpio_in in module/entity azadi_soc_top does not have driver. [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'azadi_soc_top' (47#1) [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/azadi_soc/rtl/azadi_soc_top.sv:2]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[31]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[30]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[29]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[28]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[27]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[26]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[25]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[24]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[23]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[22]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[21]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[20]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[19]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[18]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[17]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[16]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[15]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[14]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[13]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[12]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[11]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[10]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[9]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[8]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[7]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[6]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[5]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[4]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[3]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[2]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[1]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[0]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port we
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[31]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[30]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[29]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[28]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[27]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[26]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[25]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[24]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[23]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[22]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[21]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[20]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[19]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[18]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[17]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[16]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[15]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[14]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[13]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[12]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[11]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[10]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[9]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[8]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[31]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[30]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[29]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[28]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[27]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[26]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[25]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[24]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[23]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[22]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[21]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[20]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[19]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[18]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[17]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[16]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[15]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[14]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[13]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[12]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[11]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[10]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[9]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[8]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[7]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[6]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[5]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[4]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[3]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[2]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[1]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized1 has unconnected port q[0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port clk_i
WARNING: [Synth 8-3331] design tlul_err has unconnected port rst_ni
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1393.148 ; gain = 200.535 ; free physical = 3652 ; free virtual = 10068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1393.148 ; gain = 200.535 ; free physical = 3675 ; free virtual = 10083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1401.152 ; gain = 208.539 ; free physical = 3674 ; free virtual = 10083
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_instr_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'instr_rdata_alu_id_o_reg[31:0]' into 'instr_rdata_id_o_reg[31:0]' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:367]
WARNING: [Synth 8-6014] Unused sequential element instr_rdata_alu_id_o_reg was removed.  [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:367]
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_insn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebrk_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mret_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dret_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ecall_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wfi_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "imm_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bt_a_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bt_b_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_access_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "rf_ren_b_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "alu_operator_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mult_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_signed_mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "jump_in_dec_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exc_cause_o0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "controller_run_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_req_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_mux_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'md_state_q_reg' in module 'brq_exu_multdiv_slow'
INFO: [Synth 8-5544] ROM "op_b_shift_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op_a_shift_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multdiv_count_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_state_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "md_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "md_state_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "md_state_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adder_op_b_negate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmp_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'brq_lsu'
INFO: [Synth 8-5544] ROM "ls_fsm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ls_fsm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ls_fsm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tl_h_o[d_opcode]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5545] ROM "dev_sel_s1n_14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dev_sel_s1n_14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_reg' in module 'iccm_controller'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'iccm_controller'
INFO: [Synth 8-5545] ROM "reset_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_byte_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ctrl_fsm_ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'en_latch_reg' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_generic_clock_gating.sv:20]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MD_IDLE |                              000 |                              000
                MD_ABS_A |                              001 |                              001
                MD_ABS_B |                              010 |                              010
                 MD_COMP |                              011 |                              011
                 MD_LAST |                              100 |                              100
          MD_CHANGE_SIGN |                              101 |                              101
               MD_FINISH |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'md_state_q_reg' using encoding 'sequential' in module 'brq_exu_multdiv_slow'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'brq_lsu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_reg' using encoding 'sequential' in module 'iccm_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                               00
                    LOAD |                               01 |                               01
                    PROG |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'iccm_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1444.199 ; gain = 251.586 ; free physical = 3578 ; free virtual = 9988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |brq_pmp            |           1|     26522|
|2     |brq_core__GB1      |           1|     15792|
|3     |brq_core__GB2      |           1|     13978|
|4     |brq_core_top__GC0  |           1|        32|
|5     |azadi_soc_top__GC0 |           1|     21378|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 7     
	   3 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 83    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 7     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 124   
+---RAMs : 
	             128K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 18    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 18    
	   4 Input     33 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 13    
	   3 Input     33 Bit        Muxes := 5     
	   5 Input     33 Bit        Muxes := 2     
	   7 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 154   
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 13    
	  47 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  32 Input     13 Bit        Muxes := 1     
	  16 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	  16 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 80    
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 4     
	  14 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 53    
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 77    
	   4 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 314   
	   4 Input      1 Bit        Muxes := 60    
	   7 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 20    
	  47 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 11    
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module brq_pmp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 32    
Module brq_ifu_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module brq_ifu_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module brq_ifu_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module brq_ifu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module brq_csr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brq_csr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module brq_csr__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module brq_csr__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
Module brq_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
Module brq_csr__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_counter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module brq_csr__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brq_csr__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brq_csr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_cs_registers 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 8     
	  47 Input     32 Bit        Muxes := 1     
	  32 Input     13 Bit        Muxes := 1     
	  16 Input     13 Bit        Muxes := 2     
	  16 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 19    
	  47 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 9     
Module brq_exu_multdiv_slow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 7     
	   3 Input     33 Bit        Muxes := 4     
	   5 Input     33 Bit        Muxes := 2     
	   7 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
Module brq_exu_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module brq_exu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module brq_lsu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 13    
Module brq_wbu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module brq_idu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 5     
	  47 Input      1 Bit        Muxes := 2     
Module brq_idu_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module brq_idu 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 7     
Module brq_register_file_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module brq_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module tlul_host_adapter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_host_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_fifo_sync__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_arbiter_ppc__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xbar_main_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module DFFRAMD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module fifo_sync__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_sync__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_sync__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module tlul_sram_adapter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFFRAM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module fifo_sync__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_sync__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_sync__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_sram_adapter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module instr_mem_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_periph 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
Module prim_intr_hw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module tlul_err 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg_arb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module prim_subreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gpio_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module iccm_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx_prog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element if_stage_i/instr_new_id_q_reg was removed.  [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu.sv:349]
INFO: [Synth 8-5546] ROM "alu_i/adder_op_b_negate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_a_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rf_ren_b_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mult_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r_Clock_Count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cs_registers_i/u_mtvec_csr/\rdata_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[0]' (FDCE) to 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[1]' (FDCE) to 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cs_registers_i/\mcountinhibit_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]' (FDCE) to 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]' (FDCE) to 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[2]' (FDCE) to 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]' (FDCE) to 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]' (FDCE) to 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[4]' (FDCE) to 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]' (FDCE) to 'u_corei_1/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[5]' (FDCE) to 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cs_registers_i/\u_cpuctrl_csr/rdata_q_reg[5] )
INFO: [Synth 8-3886] merging instance 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[6]' (FDCE) to 'u_corei_1/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cs_registers_i/u_mtvec_csr/\rdata_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_stage_i/pc_id_o_reg[0] )
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[7]) is unused and will be removed from module brq_csr__parameterized6.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[0]) is unused and will be removed from module brq_csr__parameterized6.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[31]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[30]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[29]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[28]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[27]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[26]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[25]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[24]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[23]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[22]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[21]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[20]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[19]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[18]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[17]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[16]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[14]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[10]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[9]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[5]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[4]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (rdata_q_reg[3]) is unused and will be removed from module brq_csr__parameterized7.
WARNING: [Synth 8-3332] Sequential element (u_cpuctrl_csr/rdata_q_reg[5]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[1]) is unused and will be removed from module brq_cs_registers.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ex_block_i/\gen_multdiv_slow.multdiv_i/op_b_shift_q_reg[32] )
WARNING: [Synth 8-3332] Sequential element (gen_multdiv_slow.multdiv_i/op_b_shift_q_reg[32]) is unused and will be removed from module brq_exu.
WARNING: [Synth 8-3332] Sequential element (gen_intermediate_val_reg[0].imd_val_q_reg[0][33]) is unused and will be removed from module brq_idu.
WARNING: [Synth 8-3332] Sequential element (gen_intermediate_val_reg[1].imd_val_q_reg[1][33]) is unused and will be removed from module brq_idu.
WARNING: [Synth 8-3332] Sequential element (gen_intermediate_val_reg[1].imd_val_q_reg[1][32]) is unused and will be removed from module brq_idu.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[4].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[5].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[6].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[7].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[8].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[9].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[10].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[11].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[12].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[13].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[14].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[15].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[16].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[17].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[18].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[19].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[20].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[21].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[22].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[23].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[24].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[25].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[26].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[27].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[28].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[29].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[30].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[31].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[4].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[5].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[6].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[7].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[8].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[9].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[10].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[11].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[12].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[13].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[14].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[15].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[16].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[17].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[18].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[19].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[20].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[21].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[22].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[23].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[24].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[25].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[26].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[27].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[28].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[29].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[30].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/\gen_filter[31].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/\err_resp/err_req_pending_reg )
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/PLIC/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/PLIC/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/TIMER_4/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/TIMER_4/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/TIMER_3/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/TIMER_3/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/TIMER_2/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/TIMER_2/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/TIMER_1/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/TIMER_1/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/TIMER_0/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/TIMER_0/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_rspfifo/gen_normal_fifo.storage_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_rspfifo/gen_normal_fifo.storage_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_rspfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_rspfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_reg_if/rspop_reg[1]' (FDCE) to 'i_0/GPIO/u_reg/u_reg_if/reqid_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_reg_if/rspop_reg[2]' (FDCE) to 'i_0/GPIO/u_reg/u_reg_if/reqid_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\periph_switch/u_s1n_14/err_resp/err_source_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/u_reg/\u_reg_if/reqid_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[3][10]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[2][10]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][10]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][10]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[3][12]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[2][12]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][12]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][12]' (FDE) to 'i_0/dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dccm/data_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]' (FDCE) to 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/host_3/dev_select_outstanding_reg[3]' (FDCE) to 'i_0/main_swith/host_3/dev_select_outstanding_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/\dev_select_outstanding_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/main_swith/host_3/dev_select_outstanding_reg[1]' (FDCE) to 'i_0/main_swith/host_3/dev_select_outstanding_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/\dev_select_outstanding_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_swith/host_3/i_0/\num_req_outstanding_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iccm/inst_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iccm/inst_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'i_0/iccm/inst_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][10]' (FDE) to 'i_0/iccm/inst_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'i_0/iccm/inst_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][10]' (FDE) to 'i_0/iccm/inst_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iccm/inst_mem/u_reqfifo/gen_normal_fifo.storage_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\iccm/inst_mem/u_reqfifo/gen_normal_fifo.storage_reg[0][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[4]' (FD) to 'i_0/GPIO/data_in_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[5]' (FD) to 'i_0/GPIO/data_in_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[6]' (FD) to 'i_0/GPIO/data_in_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[7]' (FD) to 'i_0/GPIO/data_in_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[8]' (FD) to 'i_0/GPIO/data_in_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[9]' (FD) to 'i_0/GPIO/data_in_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[10]' (FD) to 'i_0/GPIO/data_in_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[11]' (FD) to 'i_0/GPIO/data_in_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[12]' (FD) to 'i_0/GPIO/data_in_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[13]' (FD) to 'i_0/GPIO/data_in_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[14]' (FD) to 'i_0/GPIO/data_in_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[15]' (FD) to 'i_0/GPIO/data_in_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[16]' (FD) to 'i_0/GPIO/data_in_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[17]' (FD) to 'i_0/GPIO/data_in_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[18]' (FD) to 'i_0/GPIO/data_in_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[19]' (FD) to 'i_0/GPIO/data_in_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[20]' (FD) to 'i_0/GPIO/data_in_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[21]' (FD) to 'i_0/GPIO/data_in_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[22]' (FD) to 'i_0/GPIO/data_in_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[23]' (FD) to 'i_0/GPIO/data_in_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[24]' (FD) to 'i_0/GPIO/data_in_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[25]' (FD) to 'i_0/GPIO/data_in_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[26]' (FD) to 'i_0/GPIO/data_in_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[27]' (FD) to 'i_0/GPIO/data_in_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[28]' (FD) to 'i_0/GPIO/data_in_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[29]' (FD) to 'i_0/GPIO/data_in_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/data_in_q_reg[30]' (FD) to 'i_0/GPIO/data_in_q_reg[31]'
WARNING: [Synth 8-3332] Sequential element (dev_select_outstanding_reg[2]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dev_select_outstanding_reg[0]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[7]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[6]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[5]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[4]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[3]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[2]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[1]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[0]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_size_reg[1]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_size_reg[0]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_rsp_pending_reg) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_req_pending_reg) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_opcode_reg[2]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_opcode_reg[1]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_opcode_reg[0]) is unused and will be removed from module tlul_socket_1n__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__1.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__3.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__4.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__5.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__6.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__7.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__8.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1.
WARNING: [Synth 8-3332] Sequential element (u_reg_if/reqid_reg[0]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_state/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_enable/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[31]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[30]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[29]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[28]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[27]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[26]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[25]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[24]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[23]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[22]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[21]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[20]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[19]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[18]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[17]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[16]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[15]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[14]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[13]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[12]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[11]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[10]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[9]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[8]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[7]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[6]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[5]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[4]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_ctrl_en_rising/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_ctrl_en_falling/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_ctrl_en_lvlhigh/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_ctrl_en_lvllow/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_ctrl_en_input_filter/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (filter_q_reg) is unused and will be removed from module prim_filter_ctr__5.
WARNING: [Synth 8-3332] Sequential element (diff_ctr_q_reg[3]) is unused and will be removed from module prim_filter_ctr__5.
WARNING: [Synth 8-3332] Sequential element (diff_ctr_q_reg[2]) is unused and will be removed from module prim_filter_ctr__5.
WARNING: [Synth 8-3332] Sequential element (diff_ctr_q_reg[1]) is unused and will be removed from module prim_filter_ctr__5.
WARNING: [Synth 8-3332] Sequential element (diff_ctr_q_reg[0]) is unused and will be removed from module prim_filter_ctr__5.
WARNING: [Synth 8-3332] Sequential element (stored_value_q_reg) is unused and will be removed from module prim_filter_ctr__5.
WARNING: [Synth 8-3332] Sequential element (filter_q_reg) is unused and will be removed from module prim_filter_ctr__6.
WARNING: [Synth 8-3332] Sequential element (diff_ctr_q_reg[3]) is unused and will be removed from module prim_filter_ctr__6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/periph_switch/u_s1n_14/err_resp/err_size_reg[0]' (FDCE) to 'i_0/periph_switch/u_s1n_14/err_resp/err_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[20]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[20]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[20]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[20]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_enable/q_reg[20]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[20]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[21]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[21]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[21]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[21]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_enable/q_reg[21]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[21]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[22]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[22]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[22]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[22]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_enable/q_reg[22]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[22]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[23]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[23]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[23]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[23]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_enable/q_reg[23]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[23]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[24]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[24]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[24]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[24]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_enable/q_reg[24]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[24]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[25]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[25]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[25]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[25]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_enable/q_reg[25]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[25]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[26]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[26]' (FDCE) to 'i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[26]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[26]' (FDCE) to 'i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3410 ; free virtual = 9842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DFFRAMD:    | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|DFFRAM:     | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/dccm/dccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/dccm/dccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/dccm/dccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/dccm/dccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_20/iccm/iccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_20/iccm/iccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_20/iccm/iccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_20/iccm/iccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |brq_pmp            |           1|      8737|
|2     |brq_core__GB1      |           1|      8431|
|3     |brq_core__GB2      |           1|      9878|
|4     |brq_core_top__GC0  |           1|         9|
|5     |azadi_soc_top__GC0 |           1|      5873|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:11 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3410 ; free virtual = 9842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DFFRAMD:    | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|DFFRAM:     | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |brq_pmp            |           1|      8737|
|2     |brq_core__GB1      |           1|      8431|
|3     |brq_core__GB2      |           1|      9878|
|4     |brq_core_top__GC0  |           1|         9|
|5     |azadi_soc_top__GC0 |           1|      5873|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [0] with 1st driver pin 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/data_o/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [0] with 2nd driver pin 'VCC' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \tl_brqif_i[a_mask] [0] is connected to constant driver, other driver is ignored [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [1] with 1st driver pin 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/data_o__0/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [1] with 2nd driver pin 'VCC' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \tl_brqif_i[a_mask] [1] is connected to constant driver, other driver is ignored [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [2] with 1st driver pin 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/data_o__1/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [2] with 2nd driver pin 'VCC' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \tl_brqif_i[a_mask] [2] is connected to constant driver, other driver is ignored [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [3] with 1st driver pin 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/data_o__2/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_mask] [3] with 2nd driver pin 'VCC' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \tl_brqif_i[a_mask] [3] is connected to constant driver, other driver is ignored [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_opcode] [0] with 1st driver pin 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/data_o__31/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_opcode] [0] with 2nd driver pin 'GND' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \tl_brqif_i[a_opcode] [0] is connected to constant driver, other driver is ignored [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_opcode] [2] with 1st driver pin 'i_0/main_swith/FLASH_CTRL/gen_arb_ppc.u_reqarb/data_o__32/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net \tl_brqif_i[a_opcode] [2] with 2nd driver pin 'VCC' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-5559] multi-driven net \tl_brqif_i[a_opcode] [2] is connected to constant driver, other driver is ignored [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
INFO: [Synth 8-4480] The timing for the instance dccm/dccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dccm/dccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dccm/dccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dccm/dccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance iccm/iccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance iccm/iccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance iccm/iccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance iccm/iccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3395 ; free virtual = 9828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:17 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3391 ; free virtual = 9825
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][29] with 1st driver pin 'i_9863/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][29] with 2nd driver pin 'i_5791/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][31] with 1st driver pin 'i_9861/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][31] with 2nd driver pin 'i_5783/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][30] with 1st driver pin 'i_9862/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][30] with 2nd driver pin 'i_5787/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][28] with 1st driver pin 'i_9864/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][28] with 2nd driver pin 'i_5795/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][27] with 1st driver pin 'i_9865/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][27] with 2nd driver pin 'i_5799/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][26] with 1st driver pin 'i_9866/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][26] with 2nd driver pin 'i_5803/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][23] with 1st driver pin 'i_9869/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][23] with 2nd driver pin 'i_5815/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][25] with 1st driver pin 'i_9867/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][25] with 2nd driver pin 'i_5807/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][24] with 1st driver pin 'i_9868/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][24] with 2nd driver pin 'i_5811/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][22] with 1st driver pin 'i_9870/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][22] with 2nd driver pin 'i_5819/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][21] with 1st driver pin 'i_9871/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][21] with 2nd driver pin 'i_5823/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][20] with 1st driver pin 'i_9872/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][20] with 2nd driver pin 'i_5827/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][17] with 1st driver pin 'i_9875/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][17] with 2nd driver pin 'i_5839/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][19] with 1st driver pin 'i_9873/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][19] with 2nd driver pin 'i_5831/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][18] with 1st driver pin 'i_9874/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][18] with 2nd driver pin 'i_5835/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][16] with 1st driver pin 'i_9876/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][16] with 2nd driver pin 'i_5843/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][11] with 1st driver pin 'i_9879/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][11] with 2nd driver pin 'i_5863/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][13] with 1st driver pin 'i_9877/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][13] with 2nd driver pin 'i_5855/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][12] with 1st driver pin 'i_9878/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][12] with 2nd driver pin 'i_5859/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][10] with 1st driver pin 'i_9880/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][10] with 2nd driver pin 'i_5867/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][9] with 1st driver pin 'i_9881/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][9] with 2nd driver pin 'i_5871/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][8] with 1st driver pin 'i_9882/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][8] with 2nd driver pin 'i_5875/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][5] with 1st driver pin 'i_9885/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][5] with 2nd driver pin 'i_5779/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][7] with 1st driver pin 'i_9883/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][7] with 2nd driver pin 'i_5879/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][6] with 1st driver pin 'i_9884/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][6] with 2nd driver pin 'i_5882/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][2] with 1st driver pin 'i_9888/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][2] with 2nd driver pin 'i_5767/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][4] with 1st driver pin 'i_9886/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][4] with 2nd driver pin 'i_5775/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][3] with 1st driver pin 'i_9887/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/primitives/rtl/prim_arbiter_ppc.sv:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ifu_to_xbar[a_address][3] with 2nd driver pin 'i_5771/O' [/home/merl-lab/Documents/Vivado Projects/azadi/azadi.srcs/sources_1/imports/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:230]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       28|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:11 ; elapsed = 00:03:17 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3391 ; free virtual = 9825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:12 ; elapsed = 00:03:18 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3392 ; free virtual = 9825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:12 ; elapsed = 00:03:18 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3392 ; free virtual = 9825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3392 ; free virtual = 9825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3392 ; free virtual = 9825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   534|
|3     |LUT1     |    28|
|4     |LUT2     |   351|
|5     |LUT3     |   881|
|6     |LUT4     |  1895|
|7     |LUT5     |  1217|
|8     |LUT6     |  4536|
|9     |MUXF7    |   319|
|10    |MUXF8    |   132|
|11    |RAMB36E1 |     8|
|12    |FDCE     |  3061|
|13    |FDPE     |     7|
|14    |FDRE     |   548|
|15    |IBUF     |     7|
|16    |OBUF     |     4|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+----------------------------------+------+
|      |Instance                                                            |Module                            |Cells |
+------+--------------------------------------------------------------------+----------------------------------+------+
|1     |top                                                                 |                                  | 13529|
|2     |  GPIO                                                              |gpio                              |   448|
|3     |    \gen_filter[0].filter                                           |prim_filter_ctr                   |    12|
|4     |    \gen_filter[1].filter                                           |prim_filter_ctr_51                |    12|
|5     |    \gen_filter[2].filter                                           |prim_filter_ctr_52                |    12|
|6     |    \gen_filter[3].filter                                           |prim_filter_ctr_53                |    12|
|7     |    intr_hw                                                         |prim_intr_hw                      |    24|
|8     |    u_reg                                                           |gpio_reg_top                      |   304|
|9     |      u_ctrl_en_input_filter                                        |prim_subreg__parameterized0       |    20|
|10    |      u_data_in                                                     |prim_subreg__parameterized1       |     4|
|11    |      u_intr_ctrl_en_falling                                        |prim_subreg__parameterized0_54    |    32|
|12    |      u_intr_ctrl_en_lvlhigh                                        |prim_subreg__parameterized0_55    |    20|
|13    |      u_intr_ctrl_en_lvllow                                         |prim_subreg__parameterized0_56    |    49|
|14    |      u_intr_ctrl_en_rising                                         |prim_subreg__parameterized0_57    |    20|
|15    |      u_intr_enable                                                 |prim_subreg__parameterized0_58    |    20|
|16    |      u_intr_state                                                  |prim_subreg                       |   103|
|17    |      u_reg_if                                                      |tlul_adapter_reg                  |    36|
|18    |  dccm                                                              |data_mem                          |   318|
|19    |    data_mem                                                        |tlul_sram_adapter                 |   312|
|20    |      u_reqfifo                                                     |fifo_sync__parameterized3         |    57|
|21    |      u_rspfifo                                                     |fifo_sync__parameterized5         |   180|
|22    |      u_sramreqfifo                                                 |fifo_sync__parameterized4         |    75|
|23    |    dccm                                                            |DFFRAMD                           |     5|
|24    |  iccm                                                              |instr_mem_top                     |   132|
|25    |    iccm                                                            |DFFRAM                            |    10|
|26    |    inst_mem                                                        |tlul_sram_adapter__parameterized0 |   121|
|27    |      u_reqfifo                                                     |fifo_sync__parameterized6         |     8|
|28    |      u_rspfifo                                                     |fifo_sync__parameterized8         |    70|
|29    |      u_sramreqfifo                                                 |fifo_sync__parameterized7         |    43|
|30    |  main_swith                                                        |xbar_main_t                       |   319|
|31    |    host_1                                                          |tlul_socket_1n                    |    85|
|32    |      err_resp                                                      |tlul_err_resp_50                  |    45|
|33    |    host_2                                                          |tlul_socket_1n__parameterized0    |   234|
|34    |      err_resp                                                      |tlul_err_resp_49                  |    66|
|35    |  nolabel_line278                                                   |uart_rx_prog                      |    96|
|36    |  periph_switch                                                     |xbar_periph                       |    71|
|37    |    u_s1n_14                                                        |tlul_socket_1n__parameterized1    |    71|
|38    |      err_resp                                                      |tlul_err_resp                     |    17|
|39    |  u_dut                                                             |iccm_controller                   |    57|
|40    |  u_top                                                             |brq_core_top                      | 12076|
|41    |    u_core                                                          |brq_core                          | 12076|
|42    |      \gen_regfile_ff.register_file_i                               |brq_register_file_ff              |  1888|
|43    |      cs_registers_i                                                |brq_cs_registers                  |  4764|
|44    |        \g_pmp_registers.g_pmp_csrs[0].u_pmp_addr_csr               |brq_csr__parameterized0           |   136|
|45    |        \g_pmp_registers.g_pmp_csrs[0].u_pmp_cfg_csr                |brq_csr                           |    75|
|46    |        \g_pmp_registers.g_pmp_csrs[10].u_pmp_addr_csr              |brq_csr__parameterized0_0         |    80|
|47    |        \g_pmp_registers.g_pmp_csrs[10].u_pmp_cfg_csr               |brq_csr_1                         |   145|
|48    |        \g_pmp_registers.g_pmp_csrs[11].u_pmp_addr_csr              |brq_csr__parameterized0_2         |    86|
|49    |        \g_pmp_registers.g_pmp_csrs[11].u_pmp_cfg_csr               |brq_csr_3                         |   146|
|50    |        \g_pmp_registers.g_pmp_csrs[12].u_pmp_addr_csr              |brq_csr__parameterized0_4         |   104|
|51    |        \g_pmp_registers.g_pmp_csrs[12].u_pmp_cfg_csr               |brq_csr_5                         |   145|
|52    |        \g_pmp_registers.g_pmp_csrs[13].u_pmp_addr_csr              |brq_csr__parameterized0_6         |   111|
|53    |        \g_pmp_registers.g_pmp_csrs[13].u_pmp_cfg_csr               |brq_csr_7                         |   143|
|54    |        \g_pmp_registers.g_pmp_csrs[14].u_pmp_addr_csr              |brq_csr__parameterized0_8         |    94|
|55    |        \g_pmp_registers.g_pmp_csrs[14].u_pmp_cfg_csr               |brq_csr_9                         |   143|
|56    |        \g_pmp_registers.g_pmp_csrs[15].u_pmp_addr_csr              |brq_csr__parameterized0_10        |    96|
|57    |        \g_pmp_registers.g_pmp_csrs[15].u_pmp_cfg_csr               |brq_csr_11                        |   144|
|58    |        \g_pmp_registers.g_pmp_csrs[1].u_pmp_addr_csr               |brq_csr__parameterized0_12        |    87|
|59    |        \g_pmp_registers.g_pmp_csrs[1].u_pmp_cfg_csr                |brq_csr_13                        |   150|
|60    |        \g_pmp_registers.g_pmp_csrs[2].u_pmp_addr_csr               |brq_csr__parameterized0_14        |    85|
|61    |        \g_pmp_registers.g_pmp_csrs[2].u_pmp_cfg_csr                |brq_csr_15                        |   145|
|62    |        \g_pmp_registers.g_pmp_csrs[3].u_pmp_addr_csr               |brq_csr__parameterized0_16        |    84|
|63    |        \g_pmp_registers.g_pmp_csrs[3].u_pmp_cfg_csr                |brq_csr_17                        |   144|
|64    |        \g_pmp_registers.g_pmp_csrs[4].u_pmp_addr_csr               |brq_csr__parameterized0_18        |    85|
|65    |        \g_pmp_registers.g_pmp_csrs[4].u_pmp_cfg_csr                |brq_csr_19                        |   147|
|66    |        \g_pmp_registers.g_pmp_csrs[5].u_pmp_addr_csr               |brq_csr__parameterized0_20        |    84|
|67    |        \g_pmp_registers.g_pmp_csrs[5].u_pmp_cfg_csr                |brq_csr_21                        |   150|
|68    |        \g_pmp_registers.g_pmp_csrs[6].u_pmp_addr_csr               |brq_csr__parameterized0_22        |    84|
|69    |        \g_pmp_registers.g_pmp_csrs[6].u_pmp_cfg_csr                |brq_csr_23                        |   146|
|70    |        \g_pmp_registers.g_pmp_csrs[7].u_pmp_addr_csr               |brq_csr__parameterized0_24        |    85|
|71    |        \g_pmp_registers.g_pmp_csrs[7].u_pmp_cfg_csr                |brq_csr_25                        |   145|
|72    |        \g_pmp_registers.g_pmp_csrs[8].u_pmp_addr_csr               |brq_csr__parameterized0_26        |    85|
|73    |        \g_pmp_registers.g_pmp_csrs[8].u_pmp_cfg_csr                |brq_csr_27                        |   144|
|74    |        \g_pmp_registers.g_pmp_csrs[9].u_pmp_addr_csr               |brq_csr__parameterized0_28        |    86|
|75    |        \g_pmp_registers.g_pmp_csrs[9].u_pmp_cfg_csr                |brq_csr_29                        |   145|
|76    |        \gen_cntrs[0].gen_imp.mcounters_variable_i                  |brq_counter                       |    68|
|77    |        \gen_cntrs[1].gen_imp.mcounters_variable_i                  |brq_counter_30                    |    32|
|78    |        \gen_cntrs[2].gen_imp.mcounters_variable_i                  |brq_counter_31                    |    32|
|79    |        \gen_cntrs[3].gen_imp.mcounters_variable_i                  |brq_counter_32                    |    32|
|80    |        \gen_cntrs[4].gen_imp.mcounters_variable_i                  |brq_counter_33                    |    64|
|81    |        \gen_cntrs[5].gen_imp.mcounters_variable_i                  |brq_counter_34                    |    32|
|82    |        \gen_cntrs[6].gen_imp.mcounters_variable_i                  |brq_counter_35                    |    32|
|83    |        \gen_cntrs[7].gen_imp.mcounters_variable_i                  |brq_counter_36                    |    32|
|84    |        \gen_cntrs[8].gen_imp.mcounters_variable_i                  |brq_counter_37                    |    64|
|85    |        \gen_cntrs[9].gen_imp.mcounters_variable_i                  |brq_counter_38                    |    32|
|86    |        \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr  |brq_csr__parameterized1           |     2|
|87    |        \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr    |brq_csr__parameterized2           |    55|
|88    |        \gen_trigger_regs.g_dbg_tmatch_reg[1].u_tmatch_control_csr  |brq_csr__parameterized1_39        |     4|
|89    |        \gen_trigger_regs.g_dbg_tmatch_reg[1].u_tmatch_value_csr    |brq_csr__parameterized2_40        |    60|
|90    |        \gen_trigger_regs.u_tselect_csr                             |brq_csr__parameterized3           |     1|
|91    |        mcycle_counter_i                                            |brq_counter__parameterized0       |    87|
|92    |        minstret_counter_i                                          |brq_counter__parameterized0_41    |    81|
|93    |        u_dcsr_csr                                                  |brq_csr__parameterized7           |    18|
|94    |        u_depc_csr                                                  |brq_csr__parameterized2_42        |    40|
|95    |        u_dscratch0_csr                                             |brq_csr__parameterized2_43        |    35|
|96    |        u_dscratch1_csr                                             |brq_csr__parameterized2_44        |    40|
|97    |        u_mcause_csr                                                |brq_csr_45                        |     6|
|98    |        u_mepc_csr                                                  |brq_csr__parameterized2_46        |    32|
|99    |        u_mie_csr                                                   |brq_csr__parameterized5           |    20|
|100   |        u_mscratch_csr                                              |brq_csr__parameterized2_47        |    33|
|101   |        u_mstatus_csr                                               |brq_csr__parameterized4           |    14|
|102   |        u_mtval_csr                                                 |brq_csr__parameterized2_48        |    37|
|103   |        u_mtvec_csr                                                 |brq_csr__parameterized6           |    35|
|104   |      ex_block_i                                                    |brq_exu                           |   552|
|105   |        \gen_multdiv_slow.multdiv_i                                 |brq_exu_multdiv_slow              |   538|
|106   |      \g_pmp.pmp_i                                                  |brq_pmp                           |   352|
|107   |      id_stage_i                                                    |brq_idu                           |   465|
|108   |        controller_i                                                |brq_idu_controller                |   384|
|109   |      if_stage_i                                                    |brq_ifu                           |  3693|
|110   |        \gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i              |brq_ifu_prefetch_buffer           |   677|
|111   |          fifo_i                                                    |brq_ifu_fifo                      |   552|
|112   |      load_store_unit_i                                             |brq_lsu                           |   198|
|113   |      wb_stage_i                                                    |brq_wbu                           |   164|
+------+--------------------------------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3392 ; free virtual = 9825
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 75 critical warnings and 863 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1870.441 ; gain = 677.828 ; free physical = 3394 ; free virtual = 9827
Synthesis Optimization Complete : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1870.449 ; gain = 677.828 ; free physical = 3394 ; free virtual = 9827
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
685 Infos, 214 Warnings, 75 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:23 . Memory (MB): peak = 1894.453 ; gain = 714.383 ; free physical = 3396 ; free virtual = 9829
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/merl-lab/Documents/Vivado Projects/azadi/azadi.runs/synth_1/azadi_soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file azadi_soc_top_utilization_synth.rpt -pb azadi_soc_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1918.465 ; gain = 0.000 ; free physical = 3382 ; free virtual = 9817
INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 18:12:53 2021...
