

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1298|     1298|  12.980 us|  12.980 us|  1298|  1298|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4  |     1296|     1296|         2|          1|          1|  1296|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1322|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      626|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      626|    1439|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln53_fu_205_p2                |         +|   0|  0|  127|         120|           1|
    |add_ln56_1_fu_408_p2              |         +|   0|  0|   99|          92|           1|
    |add_ln59_1_fu_394_p2              |         +|   0|  0|   67|          60|           1|
    |add_ln62_fu_368_p2                |         +|   0|  0|   35|          28|           1|
    |x_2_fu_302_p2                     |         +|   0|  0|   39|          32|           1|
    |y_2_fu_266_p2                     |         +|   0|  0|   39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_condition_119                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op77_read_state3     |       and|   0|  0|    2|           1|           1|
    |cmp16_i_fu_339_p2                 |      icmp|   0|  0|   39|          32|           1|
    |cmp20_i_fu_316_p2                 |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln53_fu_200_p2               |      icmp|   0|  0|  127|         120|         120|
    |icmp_ln56_fu_217_p2               |      icmp|   0|  0|   99|          92|          92|
    |icmp_ln59_1_fu_253_p2             |      icmp|   0|  0|   67|          60|          60|
    |icmp_ln59_fu_248_p2               |      icmp|   0|  0|   67|          60|           1|
    |icmp_ln62_1_fu_235_p2             |      icmp|   0|  0|   35|          28|          28|
    |icmp_ln62_fu_230_p2               |      icmp|   0|  0|   35|          28|           1|
    |ult11_fu_345_p2                   |      icmp|   0|  0|   39|          32|          32|
    |ult_fu_322_p2                     |      icmp|   0|  0|   39|          32|          32|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |brmerge10_i_fu_362_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln56_fu_272_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln62_1_fu_380_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln62_fu_374_p2                 |        or|   0|  0|    2|           1|           1|
    |tmp10_fu_333_p2                   |        or|   0|  0|    2|           1|           1|
    |tmp9_fu_356_p2                    |        or|   0|  0|    2|           1|           1|
    |k_3_fu_386_p3                     |    select|   0|  0|   28|           1|           1|
    |select_ln53_1_fu_240_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln53_2_fu_258_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln53_fu_222_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln56_1_fu_286_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln56_2_fu_294_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln56_3_fu_414_p3           |    select|   0|  0|   84|           1|           1|
    |select_ln56_fu_278_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln59_1_fu_400_p3           |    select|   0|  0|   58|           1|           1|
    |select_ln59_fu_308_p3             |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |rev12_fu_350_p2                   |       xor|   0|  0|    2|           1|           2|
    |rev_fu_327_p2                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1322|         903|         462|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_outData_phi_fu_149_p4      |   9|          2|  128|        256|
    |ap_phi_reg_pp0_iter2_outData_reg_145  |   9|          2|  128|        256|
    |conv3_samepad_blk_n                   |   9|          2|    1|          2|
    |conv_a_blk_n                          |   9|          2|    1|          2|
    |indvar_flatten60_fu_80                |   9|          2|   60|        120|
    |indvar_flatten73_fu_88                |   9|          2|   92|        184|
    |indvar_flatten94_fu_92                |   9|          2|  120|        240|
    |k_fu_72                               |   9|          2|   28|         56|
    |x_fu_76                               |   9|          2|   32|         64|
    |y_fu_84                               |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 117|         26|  625|       1250|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_outData_reg_145  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter2_outData_reg_145  |  128|   0|  128|          0|
    |brmerge10_i_reg_530                   |    1|   0|    1|          0|
    |icmp_ln53_reg_526                     |    1|   0|    1|          0|
    |indvar_flatten60_fu_80                |   60|   0|   60|          0|
    |indvar_flatten73_fu_88                |   92|   0|   92|          0|
    |indvar_flatten94_fu_92                |  120|   0|  120|          0|
    |k_fu_72                               |   28|   0|   28|          0|
    |x_fu_76                               |   32|   0|   32|          0|
    |y_fu_84                               |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  626|   0|  626|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4|  return value|
|conv_a_dout           |   in|  128|     ap_fifo|                                                                        conv_a|       pointer|
|conv_a_empty_n        |   in|    1|     ap_fifo|                                                                        conv_a|       pointer|
|conv_a_read           |  out|    1|     ap_fifo|                                                                        conv_a|       pointer|
|conv3_samepad_din     |  out|  128|     ap_fifo|                                                                 conv3_samepad|       pointer|
|conv3_samepad_full_n  |   in|    1|     ap_fifo|                                                                 conv3_samepad|       pointer|
|conv3_samepad_write   |  out|    1|     ap_fifo|                                                                 conv3_samepad|       pointer|
|bound78               |   in|  120|     ap_none|                                                                       bound78|        scalar|
|bound65               |   in|   92|     ap_none|                                                                       bound65|        scalar|
|div12_i_cast          |   in|   28|     ap_none|                                                                  div12_i_cast|        scalar|
|bound58               |   in|   60|     ap_none|                                                                       bound58|        scalar|
|add22_i               |   in|   32|     ap_none|                                                                       add22_i|        scalar|
|add17_i               |   in|   32|     ap_none|                                                                       add17_i|        scalar|
+----------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

