{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583250570695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583250570697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:49:30 2020 " "Processing started: Tue Mar 03 15:49:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583250570697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583250570697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583250570697 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583250570932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583250572465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583250572465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250572515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250572515 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583250573534 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1583250573534 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583250573557 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583250573565 ""}
{ "Info" "ISTA_SDC_FOUND" "h:/dsd_material/task3/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'h:/dsd_material/task3/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583250573593 ""}
{ "Info" "ISTA_SDC_FOUND" "h:/dsd_material/task3/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc " "Reading SDC File: 'h:/dsd_material/task3/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583250573647 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250573706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250573706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250573706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250573706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583250573706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583250573731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250573847 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583250573849 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250573849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583250573849 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583250573914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.030 " "Worst-case setup slack is 10.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.030               0.000 sopc_clk  " "   10.030               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250574098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.213 " "Worst-case hold slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 sopc_clk  " "    0.213               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 altera_reserved_tck  " "    0.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250574146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.476 " "Worst-case recovery slack is 15.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.476               0.000 sopc_clk  " "   15.476               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.195               0.000 altera_reserved_tck  " "   48.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250574183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.220 " "Worst-case removal slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 sopc_clk  " "    0.220               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 altera_reserved_tck  " "    0.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250574218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.894 " "Worst-case minimum pulse width slack is 8.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894               0.000 sopc_clk  " "    8.894               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.936               0.000 altera_reserved_tck  " "   48.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250574246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250574246 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.591 ns " "Worst Case Available Settling Time: 18.591 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250574270 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.030 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.030" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.030  " "Path #1: Setup slack is 10.030 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.226      7.226  R        clock network delay " "     7.226      7.226  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.226      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "     7.226      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.226      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q " "     7.226      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.561      1.335 FF    IC  inst\|sdram\|Equal3~5\|datab " "     8.561      1.335 FF    IC  inst\|sdram\|Equal3~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.023      0.462 FR  CELL  inst\|sdram\|Equal3~5\|combout " "     9.023      0.462 FR  CELL  inst\|sdram\|Equal3~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.491      0.468 RR    IC  inst\|sdram\|pending~3\|datac " "     9.491      0.468 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.914      0.423 RF  CELL  inst\|sdram\|pending~3\|combout " "     9.914      0.423 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.980      1.066 FF    IC  inst\|sdram\|Selector41~0\|dataa " "    10.980      1.066 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.460      0.480 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    11.460      0.480 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.305      0.845 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab " "    12.305      0.845 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.758      0.453 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout " "    12.758      0.453 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.963      1.205 FF    IC  inst\|sdram\|Selector90~0\|datac " "    13.963      1.205 FF    IC  inst\|sdram\|Selector90~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.403      0.440 FF  CELL  inst\|sdram\|Selector90~0\|combout " "    14.403      0.440 FF  CELL  inst\|sdram\|Selector90~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.378      2.975 FF    IC  inst\|sdram\|m_addr\[4\]\|d " "    17.378      2.975 FF    IC  inst\|sdram\|m_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.020      0.642 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    18.020      0.642 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.045      7.045  R        clock network delay " "    27.045      7.045  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.150      1.105           clock pessimism removed " "    28.150      1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.050     -0.100           clock uncertainty " "    28.050     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.050      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    28.050      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.020 " "Data Arrival Time  :    18.020" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    28.050 " "Data Required Time :    28.050" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.030  " "Slack              :    10.030 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.044      6.044  R        clock network delay " "     6.044      6.044  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.044      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "     6.044      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.044      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     6.044      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.890      0.846 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     6.890      0.846 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.589      0.699 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.589      0.699 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.481      8.481  R        clock network delay " "     8.481      8.481  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376     -1.105           clock pessimism removed " "     7.376     -1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.000           clock uncertainty " "     7.376      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.376      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.589 " "Data Arrival Time  :     7.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.376 " "Data Required Time :     7.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Slack              :     0.213 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.260 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.260" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.260  " "Path #1: Hold slack is 0.260 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      2.238  R        clock network delay " "     2.238      2.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     2.238      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     2.238      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      0.233 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad " "     2.471      0.233 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.157 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout " "     2.628      0.157 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     2.628      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.685      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.574      2.574  R        clock network delay " "     2.574      2.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425     -0.149           clock pessimism removed " "     2.425     -0.149           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      0.000           clock uncertainty " "     2.425      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.425      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.685 " "Data Arrival Time  :     2.685" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.425 " "Data Required Time :     2.425" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.260  " "Slack              :     0.260 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.476 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.476  " "Path #1: Recovery slack is 15.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.227      7.227  R        clock network delay " "     7.227      7.227  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.227      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.227      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.227      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.227      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.039      3.812 FF    IC  inst\|cpu\|M_dst_regnum\[2\]~DUPLICATE\|clrn " "    11.039      3.812 FF    IC  inst\|cpu\|M_dst_regnum\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.515      0.476 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "    11.515      0.476 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.990      5.990  R        clock network delay " "    25.990      5.990  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.091      1.101           clock pessimism removed " "    27.091      1.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.991     -0.100           clock uncertainty " "    26.991     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.991      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "    26.991      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.515 " "Data Arrival Time  :    11.515" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.991 " "Data Required Time :    26.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.476  " "Slack              :    15.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.195 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.195" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.195  " "Path #1: Recovery slack is 48.195 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.261      2.261  R        clock network delay " "     2.261      2.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.261      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.261      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.261      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.261      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.553      1.292 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.553      1.292 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.021      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.021      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.483      2.483  F        clock network delay " "    52.483      2.483  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.526      0.043           clock pessimism removed " "    52.526      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.216     -0.310           clock uncertainty " "    52.216     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.216      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.216      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.021 " "Data Arrival Time  :     4.021" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.216 " "Data Required Time :    52.216" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.195  " "Slack              :    48.195 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.220 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.220  " "Path #1: Removal slack is 0.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.036      6.036  R        clock network delay " "     6.036      6.036  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.036      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.036      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.036      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.036      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.355      1.319 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.355      1.319 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.797      0.442 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "     7.797      0.442 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      8.333  R        clock network delay " "     8.333      8.333  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.577     -0.756           clock pessimism removed " "     7.577     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.577      0.000           clock uncertainty " "     7.577      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.577      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "     7.577      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.797 " "Data Arrival Time  :     7.797" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.577 " "Data Required Time :     7.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.220  " "Slack              :     0.220 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.761 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.761" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574394 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.761  " "Path #1: Removal slack is 0.761 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.110      2.110  R        clock network delay " "     2.110      2.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.110      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.110      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.110      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     2.110      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.592 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn " "     2.702      0.592 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      0.429 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.131      0.429 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.438      2.438  R        clock network delay " "     2.438      2.438  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370     -0.068           clock pessimism removed " "     2.370     -0.068           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.000           clock uncertainty " "     2.370      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     2.370      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.131 " "Data Arrival Time  :     3.131" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.370 " "Data Required Time :     2.370" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.761  " "Slack              :     0.761 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250574394 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250574394 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583250574400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583250574445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583250577940 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250578352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250578352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250578352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250578352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583250578352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578470 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583250578471 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.229 " "Worst-case setup slack is 10.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.229               0.000 sopc_clk  " "   10.229               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250578588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 sopc_clk  " "    0.163               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 altera_reserved_tck  " "    0.254               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250578634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.699 " "Worst-case recovery slack is 15.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.699               0.000 sopc_clk  " "   15.699               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.360               0.000 altera_reserved_tck  " "   48.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250578667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.107 " "Worst-case removal slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 sopc_clk  " "    0.107               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 altera_reserved_tck  " "    0.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250578699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.922 " "Worst-case minimum pulse width slack is 8.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.922               0.000 sopc_clk  " "    8.922               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.929               0.000 altera_reserved_tck  " "   48.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250578728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250578728 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.620 ns " "Worst Case Available Settling Time: 18.620 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250578748 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.229 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.229" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.229  " "Path #1: Setup slack is 10.229 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      7.192  R        clock network delay " "     7.192      7.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "     7.192      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q " "     7.192      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.472      1.280 FF    IC  inst\|sdram\|Equal3~5\|datab " "     8.472      1.280 FF    IC  inst\|sdram\|Equal3~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.975      0.503 FR  CELL  inst\|sdram\|Equal3~5\|combout " "     8.975      0.503 FR  CELL  inst\|sdram\|Equal3~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.406      0.431 RR    IC  inst\|sdram\|pending~3\|datac " "     9.406      0.431 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.869      0.463 RF  CELL  inst\|sdram\|pending~3\|combout " "     9.869      0.463 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.868      0.999 FF    IC  inst\|sdram\|Selector41~0\|dataa " "    10.868      0.999 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.389      0.521 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    11.389      0.521 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.176      0.787 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab " "    12.176      0.787 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.666      0.490 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout " "    12.666      0.490 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.817      1.151 FF    IC  inst\|sdram\|Selector90~0\|datac " "    13.817      1.151 FF    IC  inst\|sdram\|Selector90~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.296      0.479 FF  CELL  inst\|sdram\|Selector90~0\|combout " "    14.296      0.479 FF  CELL  inst\|sdram\|Selector90~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.160      2.864 FF    IC  inst\|sdram\|m_addr\[4\]\|d " "    17.160      2.864 FF    IC  inst\|sdram\|m_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.816      0.656 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    17.816      0.656 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.125      7.125  R        clock network delay " "    27.125      7.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.145      1.020           clock pessimism removed " "    28.145      1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.045     -0.100           clock uncertainty " "    28.045     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.045      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    28.045      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.816 " "Data Arrival Time  :    17.816" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    28.045 " "Data Required Time :    28.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.229  " "Slack              :    10.229 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578806 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.163 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.163" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.163  " "Path #1: Hold slack is 0.163 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.092      6.092  R        clock network delay " "     6.092      6.092  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.092      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "     6.092      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.092      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     6.092      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.903      0.811 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     6.903      0.811 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.619      0.716 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.619      0.716 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.476      8.476  R        clock network delay " "     8.476      8.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456     -1.020           clock pessimism removed " "     7.456     -1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000           clock uncertainty " "     7.456      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.456      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.619 " "Data Arrival Time  :     7.619" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.456 " "Data Required Time :     7.456" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.163  " "Slack              :     0.163 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.254 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578834 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.254  " "Path #1: Hold slack is 0.254 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.148      2.148  R        clock network delay " "     2.148      2.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.148      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     2.148      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.148      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     2.148      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      0.217 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad " "     2.365      0.217 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.529      0.164 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout " "     2.529      0.164 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.529      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     2.529      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.586      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.470      2.470  R        clock network delay " "     2.470      2.470  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.332     -0.138           clock pessimism removed " "     2.332     -0.138           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.332      0.000           clock uncertainty " "     2.332      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.332      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.332      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.586 " "Data Arrival Time  :     2.586" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.332 " "Data Required Time :     2.332" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.254  " "Slack              :     0.254 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578834 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578834 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.699 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.699" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.699  " "Path #1: Recovery slack is 15.699 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.184      7.184  R        clock network delay " "     7.184      7.184  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.184      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.184      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.184      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.184      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.791      3.607 FF    IC  inst\|cpu\|M_dst_regnum\[2\]~DUPLICATE\|clrn " "    10.791      3.607 FF    IC  inst\|cpu\|M_dst_regnum\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.258      0.467 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "    11.258      0.467 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.039      6.039  R        clock network delay " "    26.039      6.039  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.057      1.018           clock pessimism removed " "    27.057      1.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.957     -0.100           clock uncertainty " "    26.957     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.957      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "    26.957      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.258 " "Data Arrival Time  :    11.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.957 " "Data Required Time :    26.957" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.699  " "Slack              :    15.699 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.360 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.360" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.360  " "Path #1: Recovery slack is 48.360 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.174      2.174  R        clock network delay " "     2.174      2.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.174      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.174      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.174      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.174      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.392      1.218 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.392      1.218 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     3.851      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.481      2.481  F        clock network delay " "    52.481      2.481  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.521      0.040           clock pessimism removed " "    52.521      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.211     -0.310           clock uncertainty " "    52.211     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.211      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.211      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.851 " "Data Arrival Time  :     3.851" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.211 " "Data Required Time :    52.211" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.360  " "Slack              :    48.360 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.107 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.107  " "Path #1: Removal slack is 0.107 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      6.075  R        clock network delay " "     6.075      6.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.075      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.075      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.307      1.232 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.307      1.232 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.761      0.454 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "     7.761      0.454 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.327      8.327  R        clock network delay " "     8.327      8.327  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654     -0.673           clock pessimism removed " "     7.654     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654      0.000           clock uncertainty " "     7.654      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.654      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "     7.654      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.761 " "Data Arrival Time  :     7.761" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.654 " "Data Required Time :     7.654" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.107  " "Slack              :     0.107 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.703 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578871 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578871 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.703  " "Path #1: Removal slack is 0.703 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.898      1.898  R        clock network delay " "     1.898      1.898  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.898      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.898      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.898      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.898      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.663 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\|clrn " "     2.561      0.663 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.413 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "     2.974      0.413 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      2.311  R        clock network delay " "     2.311      2.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.271     -0.040           clock pessimism removed " "     2.271     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.271      0.000           clock uncertainty " "     2.271      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.271      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "     2.271      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.974 " "Data Arrival Time  :     2.974" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.271 " "Data Required Time :     2.271" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.703  " "Slack              :     0.703 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250578873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250578873 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583250578877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583250579277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583250582410 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250582831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250582831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250582831 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250582831 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583250582831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250582949 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583250582950 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250582950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.980 " "Worst-case setup slack is 13.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250582995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250582995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.980               0.000 sopc_clk  " "   13.980               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250582995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250582995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250582995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 altera_reserved_tck  " "    0.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 sopc_clk  " "    0.130               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250583041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.811 " "Worst-case recovery slack is 16.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.811               0.000 sopc_clk  " "   16.811               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.318               0.000 altera_reserved_tck  " "   49.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250583076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.187 " "Worst-case removal slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 sopc_clk  " "    0.187               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250583107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.497 " "Worst-case minimum pulse width slack is 8.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.497               0.000 sopc_clk  " "    8.497               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.837               0.000 altera_reserved_tck  " "   48.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250583132 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.141 ns " "Worst Case Available Settling Time: 19.141 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250583167 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583167 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.980 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.980" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583210 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583210 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.980  " "Path #1: Setup slack is 13.980 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      3.946  R        clock network delay " "     3.946      3.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "     3.946      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q " "     3.946      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.865      0.919 FF    IC  inst\|sdram\|Equal3~5\|datab " "     4.865      0.919 FF    IC  inst\|sdram\|Equal3~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.072      0.207 FR  CELL  inst\|sdram\|Equal3~5\|combout " "     5.072      0.207 FR  CELL  inst\|sdram\|Equal3~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.328      0.256 RR    IC  inst\|sdram\|pending~3\|datac " "     5.328      0.256 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.208 RF  CELL  inst\|sdram\|pending~3\|combout " "     5.536      0.208 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.284      0.748 FF    IC  inst\|sdram\|Selector41~0\|dataa " "     6.284      0.748 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.505      0.221 FF  CELL  inst\|sdram\|Selector41~0\|combout " "     6.505      0.221 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.069      0.564 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab " "     7.069      0.564 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.280      0.211 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout " "     7.280      0.211 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.103      0.823 FF    IC  inst\|sdram\|Selector90~0\|datac " "     8.103      0.823 FF    IC  inst\|sdram\|Selector90~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.308      0.205 FF  CELL  inst\|sdram\|Selector90~0\|combout " "     8.308      0.205 FF  CELL  inst\|sdram\|Selector90~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.087      1.779 FF    IC  inst\|sdram\|m_addr\[4\]\|d " "    10.087      1.779 FF    IC  inst\|sdram\|m_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.397      0.310 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    10.397      0.310 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.895      3.895  R        clock network delay " "    23.895      3.895  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.477      0.582           clock pessimism removed " "    24.477      0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.377     -0.100           clock uncertainty " "    24.377     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.377      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    24.377      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.397 " "Data Arrival Time  :    10.397" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.377 " "Data Required Time :    24.377" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.980  " "Slack              :    13.980 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583211 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.095 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.095  " "Path #1: Hold slack is 0.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      1.137  R        clock network delay " "     1.137      1.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     1.137      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     1.137      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.266      0.129 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad " "     1.266      0.129 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.352      0.086 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout " "     1.352      0.086 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.352      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     1.352      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.377      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.377      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.359      1.359  R        clock network delay " "     1.359      1.359  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282     -0.077           clock pessimism removed " "     1.282     -0.077           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.000           clock uncertainty " "     1.282      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.282      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.377 " "Data Arrival Time  :     1.377" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.282 " "Data Required Time :     1.282" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.095  " "Slack              :     0.095 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.130  " "Path #1: Hold slack is 0.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      3.328  R        clock network delay " "     3.328      3.328  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.328      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.328      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.490 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     3.818      0.490 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.174      0.356 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.174      0.356 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.626      4.626  R        clock network delay " "     4.626      4.626  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.044     -0.582           clock pessimism removed " "     4.044     -0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.044      0.000           clock uncertainty " "     4.044      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.044      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.044      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.174 " "Data Arrival Time  :     4.174" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.044 " "Data Required Time :     4.044" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.130  " "Slack              :     0.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.811 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.811" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.811  " "Path #1: Recovery slack is 16.811 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.942      3.942  R        clock network delay " "     3.942      3.942  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.942      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.942      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.942      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.942      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.737      2.795 FF    IC  inst\|cpu\|M_dst_regnum\[2\]~DUPLICATE\|clrn " "     6.737      2.795 FF    IC  inst\|cpu\|M_dst_regnum\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.970      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "     6.970      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.301      3.301  R        clock network delay " "    23.301      3.301  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.881      0.580           clock pessimism removed " "    23.881      0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.781     -0.100           clock uncertainty " "    23.781     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.781      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE " "    23.781      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_dst_regnum\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.970 " "Data Arrival Time  :     6.970" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.781 " "Data Required Time :    23.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.811  " "Slack              :    16.811 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.318 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583269 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583269 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.318  " "Path #1: Recovery slack is 49.318 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "     1.134      1.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.134      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.134      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      0.855 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.989      0.855 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.220      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.220      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.830      1.830  F        clock network delay " "    51.830      1.830  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.848      0.018           clock pessimism removed " "    51.848      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.538     -0.310           clock uncertainty " "    51.538     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.538      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.538      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.220 " "Data Arrival Time  :     2.220" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.538 " "Data Required Time :    51.538" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.318  " "Slack              :    49.318 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583270 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.187 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.187  " "Path #1: Removal slack is 0.187 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[11\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      3.321  R        clock network delay " "     3.321      3.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.321      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.321      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.981      0.660 RR    IC  inst\|sdram\|za_data\[11\]\|clrn " "     3.981      0.660 RR    IC  inst\|sdram\|za_data\[11\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.152 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[11\] " "     4.133      0.152 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.526      4.526  R        clock network delay " "     4.526      4.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946     -0.580           clock pessimism removed " "     3.946     -0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000           clock uncertainty " "     3.946      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[11\] " "     3.946      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.133 " "Data Arrival Time  :     4.133" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.946 " "Data Required Time :     3.946" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.187  " "Slack              :     0.187 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583283 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.357  " "Path #1: Removal slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.936      0.936  R        clock network delay " "     0.936      0.936  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.936      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.936      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.936      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.936      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      0.421 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\|clrn " "     1.357      0.421 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.206 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "     1.563      0.206 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.224      1.224  R        clock network delay " "     1.224      1.224  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206     -0.018           clock pessimism removed " "     1.206     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000           clock uncertainty " "     1.206      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "     1.206      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.563 " "Data Arrival Time  :     1.563" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.206 " "Data Required Time :     1.206" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250583289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583289 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583250583294 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250583826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250583826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250583826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583250583826 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583250583826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583945 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583250583946 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250583946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.538 " "Worst-case setup slack is 14.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.538               0.000 sopc_clk  " "   14.538               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250583988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250583988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 altera_reserved_tck  " "    0.076               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 sopc_clk  " "    0.093               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250584036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.229 " "Worst-case recovery slack is 17.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.229               0.000 sopc_clk  " "   17.229               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.487               0.000 altera_reserved_tck  " "   49.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250584070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.105 " "Worst-case removal slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 sopc_clk  " "    0.105               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 altera_reserved_tck  " "    0.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250584107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.450 " "Worst-case minimum pulse width slack is 8.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.450               0.000 sopc_clk  " "    8.450               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.816               0.000 altera_reserved_tck  " "   48.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583250584139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583250584139 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.208 ns " "Worst Case Available Settling Time: 19.208 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583250584167 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584167 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.538 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.538" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584211 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.538  " "Path #1: Setup slack is 14.538 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      3.821  R        clock network delay " "     3.821      3.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address " "     3.821      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|first_nios2_system_sdram_input_efifo_module:the_first_nios2_system_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q " "     3.821      0.000 FF  CELL  inst\|sdram\|the_first_nios2_system_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.618      0.797 FF    IC  inst\|sdram\|Equal3~5\|datab " "     4.618      0.797 FF    IC  inst\|sdram\|Equal3~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.826      0.208 FR  CELL  inst\|sdram\|Equal3~5\|combout " "     4.826      0.208 FR  CELL  inst\|sdram\|Equal3~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.050      0.224 RR    IC  inst\|sdram\|pending~3\|datac " "     5.050      0.224 RR    IC  inst\|sdram\|pending~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.254      0.204 RF  CELL  inst\|sdram\|pending~3\|combout " "     5.254      0.204 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.899      0.645 FF    IC  inst\|sdram\|Selector41~0\|dataa " "     5.899      0.645 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.120      0.221 FF  CELL  inst\|sdram\|Selector41~0\|combout " "     6.120      0.221 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.607      0.487 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab " "     6.607      0.487 FF    IC  inst\|sdram\|m_addr\[0\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.210 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout " "     6.817      0.210 FF  CELL  inst\|sdram\|m_addr\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.533      0.716 FF    IC  inst\|sdram\|Selector90~0\|datac " "     7.533      0.716 FF    IC  inst\|sdram\|Selector90~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.739      0.206 FF  CELL  inst\|sdram\|Selector90~0\|combout " "     7.739      0.206 FF  CELL  inst\|sdram\|Selector90~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.414      1.675 FF    IC  inst\|sdram\|m_addr\[4\]\|d " "     9.414      1.675 FF    IC  inst\|sdram\|m_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.716      0.302 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "     9.716      0.302 FF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.800      3.800  R        clock network delay " "    23.800      3.800  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.354      0.554           clock pessimism removed " "    24.354      0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.254     -0.100           clock uncertainty " "    24.254     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.254      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\] " "    24.254      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.716 " "Data Arrival Time  :     9.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.254 " "Data Required Time :    24.254" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.538  " "Slack              :    14.538 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584213 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584213 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584221 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.076  " "Path #1: Hold slack is 0.076 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.025      1.025  R        clock network delay " "     1.025      1.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.025      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     1.025      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.025      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     1.025      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      0.114 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad " "     1.139      0.114 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      0.081 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout " "     1.220      0.081 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     1.220      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.244      0.024 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.244      0.024 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.238      1.238  R        clock network delay " "     1.238      1.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168     -0.070           clock pessimism removed " "     1.168     -0.070           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168      0.000           clock uncertainty " "     1.168      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.168      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.244 " "Data Arrival Time  :     1.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.168 " "Data Required Time :     1.168" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.076  " "Slack              :     0.076 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.093 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.093" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584255 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.093  " "Path #1: Hold slack is 0.093 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      3.236  R        clock network delay " "     3.236      3.236  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.236      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.236      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.460 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     3.696      0.460 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.041      0.345 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.041      0.345 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      4.502  R        clock network delay " "     4.502      4.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948     -0.554           clock pessimism removed " "     3.948     -0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948      0.000           clock uncertainty " "     3.948      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     3.948      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.041 " "Data Arrival Time  :     4.041" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.948 " "Data Required Time :     3.948" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.093  " "Slack              :     0.093 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.229 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.229" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.229  " "Path #1: Recovery slack is 17.229 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|W_dst_regnum\[2\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|W_dst_regnum\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      3.818  R        clock network delay " "     3.818      3.818  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.818      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.818      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.217      2.399 FF    IC  inst\|cpu\|W_dst_regnum\[2\]\|clrn " "     6.217      2.399 FF    IC  inst\|cpu\|W_dst_regnum\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.435      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|W_dst_regnum\[2\] " "     6.435      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|W_dst_regnum\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.212      3.212  R        clock network delay " "    23.212      3.212  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.764      0.552           clock pessimism removed " "    23.764      0.552           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.664     -0.100           clock uncertainty " "    23.664     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.664      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|W_dst_regnum\[2\] " "    23.664      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|W_dst_regnum\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.435 " "Data Arrival Time  :     6.435" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.664 " "Data Required Time :    23.664" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.229  " "Slack              :    17.229 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.487 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.487" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584274 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.487  " "Path #1: Recovery slack is 49.487 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.037      1.037  R        clock network delay " "     1.037      1.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.037      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.037      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.037      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.037      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.786      0.749 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.786      0.749 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.002      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.002      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.782      1.782  F        clock network delay " "    51.782      1.782  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.799      0.017           clock pessimism removed " "    51.799      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.489     -0.310           clock uncertainty " "    51.489     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.489      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.489      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.002 " "Data Arrival Time  :     2.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.489 " "Data Required Time :    51.489" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.487  " "Slack              :    49.487 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584274 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584274 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.105  " "Path #1: Removal slack is 0.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      3.229  R        clock network delay " "     3.229      3.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.229      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.229      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.718 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     3.947      0.718 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.096      0.149 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     4.096      0.149 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.360      4.360  R        clock network delay " "     4.360      4.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991     -0.369           clock pessimism removed " "     3.991     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000           clock uncertainty " "     3.991      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     3.991      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.096 " "Data Arrival Time  :     4.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.991 " "Data Required Time :     3.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.105  " "Slack              :     0.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.298 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.298" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.298  " "Path #1: Removal slack is 0.298 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.845      0.845  R        clock network delay " "     0.845      0.845  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.845      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.845      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.845      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.845      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.213      0.368 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\|clrn " "     1.213      0.368 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.406      0.193 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "     1.406      0.193 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.126      1.126  R        clock network delay " "     1.126      1.126  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108     -0.018           clock pessimism removed " "     1.108     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108      0.000           clock uncertainty " "     1.108      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\] " "     1.108      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.406 " "Data Arrival Time  :     1.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.108 " "Data Required Time :     1.108" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.298  " "Slack              :     0.298 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583250584293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583250584293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583250586752 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583250586753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5379 " "Peak virtual memory: 5379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583250587199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:49:47 2020 " "Processing ended: Tue Mar 03 15:49:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583250587199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583250587199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583250587199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583250587199 ""}
