[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
DEADLOCK! CPU 0 cycle 1304929
[cpu0_IFETCH] entry:   0 instr_id: 3472625 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304179
[cpu0_IFETCH] entry:   1 instr_id: 3472626 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_IFETCH] entry:   2 instr_id: 3472627 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_IFETCH] entry:   3 instr_id: 3472628 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_IFETCH] entry:   4 instr_id: 3472629 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_IFETCH] entry:   5 instr_id: 3472630 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_IFETCH] entry:   6 instr_id: 3472631 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_IFETCH] entry:   7 instr_id: 3472632 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304181
[cpu0_IFETCH] entry:   8 instr_id: 3472633 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_IFETCH] entry:   9 instr_id: 3472634 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_IFETCH] entry:  10 instr_id: 3472635 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_IFETCH] entry:  11 instr_id: 3472636 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304181
[cpu0_IFETCH] entry:  12 instr_id: 3472637 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304182
[cpu0_IFETCH] entry:  13 instr_id: 3472638 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304182
[cpu0_IFETCH] entry:  14 instr_id: 3472639 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304182
[cpu0_IFETCH] entry:  15 instr_id: 3472640 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304182
[cpu0_IFETCH] entry:  16 instr_id: 3472641 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304182
[cpu0_IFETCH] entry:  17 instr_id: 3472642 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304182
[cpu0_IFETCH] entry:  18 instr_id: 3472643 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304183
[cpu0_IFETCH] entry:  19 instr_id: 3472644 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_IFETCH] entry:  20 instr_id: 3472645 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_IFETCH] entry:  21 instr_id: 3472646 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_IFETCH] entry:  22 instr_id: 3472647 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_IFETCH] entry:  23 instr_id: 3472648 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_IFETCH] entry:  24 instr_id: 3472649 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_IFETCH] entry:  25 instr_id: 3472650 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_IFETCH] entry:  26 instr_id: 3472651 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_IFETCH] entry:  27 instr_id: 3472652 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_IFETCH] entry:  28 instr_id: 3472653 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_IFETCH] entry:  29 instr_id: 3472654 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304184
[cpu0_IFETCH] entry:  30 instr_id: 3472655 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304185
[cpu0_IFETCH] entry:  31 instr_id: 3472656 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_IFETCH] entry:  32 instr_id: 3472657 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_IFETCH] entry:  33 instr_id: 3472658 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_IFETCH] entry:  34 instr_id: 3472659 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304185
[cpu0_IFETCH] entry:  35 instr_id: 3472660 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304185
[cpu0_IFETCH] entry:  36 instr_id: 3472661 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304186
[cpu0_IFETCH] entry:  37 instr_id: 3472662 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304186
[cpu0_IFETCH] entry:  38 instr_id: 3472663 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304186
[cpu0_IFETCH] entry:  39 instr_id: 3472664 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304187
[cpu0_IFETCH] entry:  40 instr_id: 3472665 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_IFETCH] entry:  41 instr_id: 3472666 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_IFETCH] entry:  42 instr_id: 3472667 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304187
[cpu0_IFETCH] entry:  43 instr_id: 3472668 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_IFETCH] entry:  44 instr_id: 3472669 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304208
[cpu0_IFETCH] entry:  45 instr_id: 3472670 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304208
[cpu0_IFETCH] entry:  46 instr_id: 3472671 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304208
[cpu0_IFETCH] entry:  47 instr_id: 3472672 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304208
[cpu0_IFETCH] entry:  48 instr_id: 3472673 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304208
[cpu0_IFETCH] entry:  49 instr_id: 3472674 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_IFETCH] entry:  50 instr_id: 3472675 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_IFETCH] entry:  51 instr_id: 3472676 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_IFETCH] entry:  52 instr_id: 3472677 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_IFETCH] entry:  53 instr_id: 3472678 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_IFETCH] entry:  54 instr_id: 3472679 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_IFETCH] entry:  55 instr_id: 3472680 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_IFETCH] entry:  56 instr_id: 3472681 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_IFETCH] entry:  57 instr_id: 3472682 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_IFETCH] entry:  58 instr_id: 3472683 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_IFETCH] entry:  59 instr_id: 3472684 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_IFETCH] entry:  60 instr_id: 3472685 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_IFETCH] entry:  61 instr_id: 3472686 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_IFETCH] entry:  62 instr_id: 3472687 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304211
[cpu0_IFETCH] entry:  63 instr_id: 3472688 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304211

cpu0_DECODE empty

[cpu0_DISPATCH] entry:   0 instr_id: 3472561 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_DISPATCH] entry:   1 instr_id: 3472562 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_DISPATCH] entry:   2 instr_id: 3472563 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304183
[cpu0_DISPATCH] entry:   3 instr_id: 3472564 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_DISPATCH] entry:   4 instr_id: 3472565 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_DISPATCH] entry:   5 instr_id: 3472566 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_DISPATCH] entry:   6 instr_id: 3472567 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_DISPATCH] entry:   7 instr_id: 3472568 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304184
[cpu0_DISPATCH] entry:   8 instr_id: 3472569 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 2 event: 1304185
[cpu0_DISPATCH] entry:   9 instr_id: 3472570 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304185
[cpu0_DISPATCH] entry:  10 instr_id: 3472571 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304185
[cpu0_DISPATCH] entry:  11 instr_id: 3472572 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304185
[cpu0_DISPATCH] entry:  12 instr_id: 3472573 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304207
[cpu0_DISPATCH] entry:  13 instr_id: 3472574 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304207
[cpu0_DISPATCH] entry:  14 instr_id: 3472575 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304207
[cpu0_DISPATCH] entry:  15 instr_id: 3472576 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304207
[cpu0_DISPATCH] entry:  16 instr_id: 3472577 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304207
[cpu0_DISPATCH] entry:  17 instr_id: 3472578 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304208
[cpu0_DISPATCH] entry:  18 instr_id: 3472579 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304208
[cpu0_DISPATCH] entry:  19 instr_id: 3472580 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304208
[cpu0_DISPATCH] entry:  20 instr_id: 3472581 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304208
[cpu0_DISPATCH] entry:  21 instr_id: 3472582 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304208
[cpu0_DISPATCH] entry:  22 instr_id: 3472583 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304209
[cpu0_DISPATCH] entry:  23 instr_id: 3472584 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_DISPATCH] entry:  24 instr_id: 3472585 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304209
[cpu0_DISPATCH] entry:  25 instr_id: 3472586 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304209
[cpu0_DISPATCH] entry:  26 instr_id: 3472587 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304209
[cpu0_DISPATCH] entry:  27 instr_id: 3472588 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304210
[cpu0_DISPATCH] entry:  28 instr_id: 3472589 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304210
[cpu0_DISPATCH] entry:  29 instr_id: 3472590 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304210
[cpu0_DISPATCH] entry:  30 instr_id: 3472591 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_DISPATCH] entry:  31 instr_id: 3472592 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304210

[cpu0_ROB] entry:   0 instr_id: 3472209 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304095
[cpu0_ROB] entry:   1 instr_id: 3472210 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304096
[cpu0_ROB] entry:   2 instr_id: 3472211 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304096
[cpu0_ROB] entry:   3 instr_id: 3472212 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304096
[cpu0_ROB] entry:   4 instr_id: 3472213 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304096
[cpu0_ROB] entry:   5 instr_id: 3472214 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304097
[cpu0_ROB] entry:   6 instr_id: 3472215 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304097
[cpu0_ROB] entry:   7 instr_id: 3472216 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304097
[cpu0_ROB] entry:   8 instr_id: 3472217 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304097
[cpu0_ROB] entry:   9 instr_id: 3472218 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304098
[cpu0_ROB] entry:  10 instr_id: 3472219 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304098
[cpu0_ROB] entry:  11 instr_id: 3472220 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304098
[cpu0_ROB] entry:  12 instr_id: 3472221 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304098
[cpu0_ROB] entry:  13 instr_id: 3472222 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304099
[cpu0_ROB] entry:  14 instr_id: 3472223 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304099
[cpu0_ROB] entry:  15 instr_id: 3472224 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304099
[cpu0_ROB] entry:  16 instr_id: 3472225 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304099
[cpu0_ROB] entry:  17 instr_id: 3472226 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304100
[cpu0_ROB] entry:  18 instr_id: 3472227 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304100
[cpu0_ROB] entry:  19 instr_id: 3472228 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304100
[cpu0_ROB] entry:  20 instr_id: 3472229 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304100
[cpu0_ROB] entry:  21 instr_id: 3472230 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304101
[cpu0_ROB] entry:  22 instr_id: 3472231 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304101
[cpu0_ROB] entry:  23 instr_id: 3472232 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304101
[cpu0_ROB] entry:  24 instr_id: 3472233 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304101
[cpu0_ROB] entry:  25 instr_id: 3472234 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304102
[cpu0_ROB] entry:  26 instr_id: 3472235 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304102
[cpu0_ROB] entry:  27 instr_id: 3472236 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304102
[cpu0_ROB] entry:  28 instr_id: 3472237 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304102
[cpu0_ROB] entry:  29 instr_id: 3472238 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304103
[cpu0_ROB] entry:  30 instr_id: 3472239 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304103
[cpu0_ROB] entry:  31 instr_id: 3472240 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304103
[cpu0_ROB] entry:  32 instr_id: 3472241 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304103
[cpu0_ROB] entry:  33 instr_id: 3472242 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304104
[cpu0_ROB] entry:  34 instr_id: 3472243 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304104
[cpu0_ROB] entry:  35 instr_id: 3472244 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304104
[cpu0_ROB] entry:  36 instr_id: 3472245 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304104
[cpu0_ROB] entry:  37 instr_id: 3472246 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304105
[cpu0_ROB] entry:  38 instr_id: 3472247 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304105
[cpu0_ROB] entry:  39 instr_id: 3472248 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304105
[cpu0_ROB] entry:  40 instr_id: 3472249 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304105
[cpu0_ROB] entry:  41 instr_id: 3472250 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304106
[cpu0_ROB] entry:  42 instr_id: 3472251 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304106
[cpu0_ROB] entry:  43 instr_id: 3472252 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304106
[cpu0_ROB] entry:  44 instr_id: 3472253 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304106
[cpu0_ROB] entry:  45 instr_id: 3472254 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304107
[cpu0_ROB] entry:  46 instr_id: 3472255 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304107
[cpu0_ROB] entry:  47 instr_id: 3472256 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304107
[cpu0_ROB] entry:  48 instr_id: 3472257 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304107
[cpu0_ROB] entry:  49 instr_id: 3472258 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304108
[cpu0_ROB] entry:  50 instr_id: 3472259 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304108
[cpu0_ROB] entry:  51 instr_id: 3472260 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304108
[cpu0_ROB] entry:  52 instr_id: 3472261 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304108
[cpu0_ROB] entry:  53 instr_id: 3472262 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304109
[cpu0_ROB] entry:  54 instr_id: 3472263 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304109
[cpu0_ROB] entry:  55 instr_id: 3472264 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304109
[cpu0_ROB] entry:  56 instr_id: 3472265 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304109
[cpu0_ROB] entry:  57 instr_id: 3472266 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304110
[cpu0_ROB] entry:  58 instr_id: 3472267 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304110
[cpu0_ROB] entry:  59 instr_id: 3472268 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304110
[cpu0_ROB] entry:  60 instr_id: 3472269 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304110
[cpu0_ROB] entry:  61 instr_id: 3472270 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304111
[cpu0_ROB] entry:  62 instr_id: 3472271 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304111
[cpu0_ROB] entry:  63 instr_id: 3472272 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304111
[cpu0_ROB] entry:  64 instr_id: 3472273 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304111
[cpu0_ROB] entry:  65 instr_id: 3472274 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304112
[cpu0_ROB] entry:  66 instr_id: 3472275 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 1304112
[cpu0_ROB] entry:  67 instr_id: 3472276 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304112
[cpu0_ROB] entry:  68 instr_id: 3472277 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304112
[cpu0_ROB] entry:  69 instr_id: 3472278 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304113
[cpu0_ROB] entry:  70 instr_id: 3472279 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304113
[cpu0_ROB] entry:  71 instr_id: 3472280 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304113
[cpu0_ROB] entry:  72 instr_id: 3472281 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304113
[cpu0_ROB] entry:  73 instr_id: 3472282 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304114
[cpu0_ROB] entry:  74 instr_id: 3472283 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304114
[cpu0_ROB] entry:  75 instr_id: 3472284 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304114
[cpu0_ROB] entry:  76 instr_id: 3472285 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304114
[cpu0_ROB] entry:  77 instr_id: 3472286 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304115
[cpu0_ROB] entry:  78 instr_id: 3472287 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304115
[cpu0_ROB] entry:  79 instr_id: 3472288 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304115
[cpu0_ROB] entry:  80 instr_id: 3472289 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304135
[cpu0_ROB] entry:  81 instr_id: 3472290 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304135
[cpu0_ROB] entry:  82 instr_id: 3472291 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304135
[cpu0_ROB] entry:  83 instr_id: 3472292 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304138
[cpu0_ROB] entry:  84 instr_id: 3472293 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304138
[cpu0_ROB] entry:  85 instr_id: 3472294 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304138
[cpu0_ROB] entry:  86 instr_id: 3472295 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304138
[cpu0_ROB] entry:  87 instr_id: 3472296 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304139
[cpu0_ROB] entry:  88 instr_id: 3472297 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304139
[cpu0_ROB] entry:  89 instr_id: 3472298 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304139
[cpu0_ROB] entry:  90 instr_id: 3472299 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304139
[cpu0_ROB] entry:  91 instr_id: 3472300 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304140
[cpu0_ROB] entry:  92 instr_id: 3472301 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304140
[cpu0_ROB] entry:  93 instr_id: 3472302 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304140
[cpu0_ROB] entry:  94 instr_id: 3472303 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304140
[cpu0_ROB] entry:  95 instr_id: 3472304 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304141
[cpu0_ROB] entry:  96 instr_id: 3472305 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304141
[cpu0_ROB] entry:  97 instr_id: 3472306 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304141
[cpu0_ROB] entry:  98 instr_id: 3472307 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304141
[cpu0_ROB] entry:  99 instr_id: 3472308 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304142
[cpu0_ROB] entry: 100 instr_id: 3472309 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304142
[cpu0_ROB] entry: 101 instr_id: 3472310 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304142
[cpu0_ROB] entry: 102 instr_id: 3472311 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304142
[cpu0_ROB] entry: 103 instr_id: 3472312 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304143
[cpu0_ROB] entry: 104 instr_id: 3472313 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304143
[cpu0_ROB] entry: 105 instr_id: 3472314 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304143
[cpu0_ROB] entry: 106 instr_id: 3472315 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304143
[cpu0_ROB] entry: 107 instr_id: 3472316 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304144
[cpu0_ROB] entry: 108 instr_id: 3472317 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304144
[cpu0_ROB] entry: 109 instr_id: 3472318 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304144
[cpu0_ROB] entry: 110 instr_id: 3472319 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304144
[cpu0_ROB] entry: 111 instr_id: 3472320 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304145
[cpu0_ROB] entry: 112 instr_id: 3472321 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304145
[cpu0_ROB] entry: 113 instr_id: 3472322 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304145
[cpu0_ROB] entry: 114 instr_id: 3472323 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304145
[cpu0_ROB] entry: 115 instr_id: 3472324 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304146
[cpu0_ROB] entry: 116 instr_id: 3472325 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304146
[cpu0_ROB] entry: 117 instr_id: 3472326 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304146
[cpu0_ROB] entry: 118 instr_id: 3472327 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304146
[cpu0_ROB] entry: 119 instr_id: 3472328 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304147
[cpu0_ROB] entry: 120 instr_id: 3472329 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304147
[cpu0_ROB] entry: 121 instr_id: 3472330 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304147
[cpu0_ROB] entry: 122 instr_id: 3472331 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304147
[cpu0_ROB] entry: 123 instr_id: 3472332 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304148
[cpu0_ROB] entry: 124 instr_id: 3472333 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304148
[cpu0_ROB] entry: 125 instr_id: 3472334 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304148
[cpu0_ROB] entry: 126 instr_id: 3472335 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304148
[cpu0_ROB] entry: 127 instr_id: 3472336 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304149
[cpu0_ROB] entry: 128 instr_id: 3472337 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304149
[cpu0_ROB] entry: 129 instr_id: 3472338 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304149
[cpu0_ROB] entry: 130 instr_id: 3472339 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304149
[cpu0_ROB] entry: 131 instr_id: 3472340 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304150
[cpu0_ROB] entry: 132 instr_id: 3472341 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304150
[cpu0_ROB] entry: 133 instr_id: 3472342 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304150
[cpu0_ROB] entry: 134 instr_id: 3472343 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304150
[cpu0_ROB] entry: 135 instr_id: 3472344 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304151
[cpu0_ROB] entry: 136 instr_id: 3472345 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304151
[cpu0_ROB] entry: 137 instr_id: 3472346 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304151
[cpu0_ROB] entry: 138 instr_id: 3472347 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304151
[cpu0_ROB] entry: 139 instr_id: 3472348 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304152
[cpu0_ROB] entry: 140 instr_id: 3472349 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304152
[cpu0_ROB] entry: 141 instr_id: 3472350 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304152
[cpu0_ROB] entry: 142 instr_id: 3472351 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304152
[cpu0_ROB] entry: 143 instr_id: 3472352 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304153
[cpu0_ROB] entry: 144 instr_id: 3472353 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304153
[cpu0_ROB] entry: 145 instr_id: 3472354 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304153
[cpu0_ROB] entry: 146 instr_id: 3472355 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304153
[cpu0_ROB] entry: 147 instr_id: 3472356 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304154
[cpu0_ROB] entry: 148 instr_id: 3472357 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304154
[cpu0_ROB] entry: 149 instr_id: 3472358 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304154
[cpu0_ROB] entry: 150 instr_id: 3472359 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304154
[cpu0_ROB] entry: 151 instr_id: 3472360 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304155
[cpu0_ROB] entry: 152 instr_id: 3472361 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304155
[cpu0_ROB] entry: 153 instr_id: 3472362 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304155
[cpu0_ROB] entry: 154 instr_id: 3472363 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304155
[cpu0_ROB] entry: 155 instr_id: 3472364 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304156
[cpu0_ROB] entry: 156 instr_id: 3472365 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304156
[cpu0_ROB] entry: 157 instr_id: 3472366 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304156
[cpu0_ROB] entry: 158 instr_id: 3472367 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304156
[cpu0_ROB] entry: 159 instr_id: 3472368 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304157
[cpu0_ROB] entry: 160 instr_id: 3472369 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304157
[cpu0_ROB] entry: 161 instr_id: 3472370 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304157
[cpu0_ROB] entry: 162 instr_id: 3472371 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304157
[cpu0_ROB] entry: 163 instr_id: 3472372 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304158
[cpu0_ROB] entry: 164 instr_id: 3472373 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304158
[cpu0_ROB] entry: 165 instr_id: 3472374 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304158
[cpu0_ROB] entry: 166 instr_id: 3472375 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304158
[cpu0_ROB] entry: 167 instr_id: 3472376 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304159
[cpu0_ROB] entry: 168 instr_id: 3472377 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304159
[cpu0_ROB] entry: 169 instr_id: 3472378 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304159
[cpu0_ROB] entry: 170 instr_id: 3472379 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304159
[cpu0_ROB] entry: 171 instr_id: 3472380 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304160
[cpu0_ROB] entry: 172 instr_id: 3472381 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304160
[cpu0_ROB] entry: 173 instr_id: 3472382 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304160
[cpu0_ROB] entry: 174 instr_id: 3472383 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304160
[cpu0_ROB] entry: 175 instr_id: 3472384 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304161
[cpu0_ROB] entry: 176 instr_id: 3472385 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304161
[cpu0_ROB] entry: 177 instr_id: 3472386 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304161
[cpu0_ROB] entry: 178 instr_id: 3472387 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304161
[cpu0_ROB] entry: 179 instr_id: 3472388 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304162
[cpu0_ROB] entry: 180 instr_id: 3472389 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304162
[cpu0_ROB] entry: 181 instr_id: 3472390 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304162
[cpu0_ROB] entry: 182 instr_id: 3472391 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304162
[cpu0_ROB] entry: 183 instr_id: 3472392 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304163
[cpu0_ROB] entry: 184 instr_id: 3472393 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304163
[cpu0_ROB] entry: 185 instr_id: 3472394 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304163
[cpu0_ROB] entry: 186 instr_id: 3472395 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304163
[cpu0_ROB] entry: 187 instr_id: 3472396 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304164
[cpu0_ROB] entry: 188 instr_id: 3472397 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304164
[cpu0_ROB] entry: 189 instr_id: 3472398 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304164
[cpu0_ROB] entry: 190 instr_id: 3472399 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304164
[cpu0_ROB] entry: 191 instr_id: 3472400 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304165
[cpu0_ROB] entry: 192 instr_id: 3472401 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304165
[cpu0_ROB] entry: 193 instr_id: 3472402 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304165
[cpu0_ROB] entry: 194 instr_id: 3472403 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304165
[cpu0_ROB] entry: 195 instr_id: 3472404 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304166
[cpu0_ROB] entry: 196 instr_id: 3472405 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304166
[cpu0_ROB] entry: 197 instr_id: 3472406 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304166
[cpu0_ROB] entry: 198 instr_id: 3472407 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304166
[cpu0_ROB] entry: 199 instr_id: 3472408 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304167
[cpu0_ROB] entry: 200 instr_id: 3472409 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304167
[cpu0_ROB] entry: 201 instr_id: 3472410 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304167
[cpu0_ROB] entry: 202 instr_id: 3472411 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304167
[cpu0_ROB] entry: 203 instr_id: 3472412 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304168
[cpu0_ROB] entry: 204 instr_id: 3472413 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304168
[cpu0_ROB] entry: 205 instr_id: 3472414 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304168
[cpu0_ROB] entry: 206 instr_id: 3472415 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304168
[cpu0_ROB] entry: 207 instr_id: 3472416 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304169
[cpu0_ROB] entry: 208 instr_id: 3472417 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304169
[cpu0_ROB] entry: 209 instr_id: 3472418 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304169
[cpu0_ROB] entry: 210 instr_id: 3472419 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304169
[cpu0_ROB] entry: 211 instr_id: 3472420 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304170
[cpu0_ROB] entry: 212 instr_id: 3472421 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304170
[cpu0_ROB] entry: 213 instr_id: 3472422 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304170
[cpu0_ROB] entry: 214 instr_id: 3472423 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304170
[cpu0_ROB] entry: 215 instr_id: 3472424 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304171
[cpu0_ROB] entry: 216 instr_id: 3472425 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304171
[cpu0_ROB] entry: 217 instr_id: 3472426 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304171
[cpu0_ROB] entry: 218 instr_id: 3472427 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304171
[cpu0_ROB] entry: 219 instr_id: 3472428 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304172
[cpu0_ROB] entry: 220 instr_id: 3472429 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304172
[cpu0_ROB] entry: 221 instr_id: 3472430 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304172
[cpu0_ROB] entry: 222 instr_id: 3472431 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304172
[cpu0_ROB] entry: 223 instr_id: 3472432 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304173
[cpu0_ROB] entry: 224 instr_id: 3472433 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304173
[cpu0_ROB] entry: 225 instr_id: 3472434 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304173
[cpu0_ROB] entry: 226 instr_id: 3472435 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304173
[cpu0_ROB] entry: 227 instr_id: 3472436 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304174
[cpu0_ROB] entry: 228 instr_id: 3472437 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304174
[cpu0_ROB] entry: 229 instr_id: 3472438 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304174
[cpu0_ROB] entry: 230 instr_id: 3472439 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304174
[cpu0_ROB] entry: 231 instr_id: 3472440 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304175
[cpu0_ROB] entry: 232 instr_id: 3472441 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304175
[cpu0_ROB] entry: 233 instr_id: 3472442 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304175
[cpu0_ROB] entry: 234 instr_id: 3472443 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304175
[cpu0_ROB] entry: 235 instr_id: 3472444 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304176
[cpu0_ROB] entry: 236 instr_id: 3472445 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304176
[cpu0_ROB] entry: 237 instr_id: 3472446 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304176
[cpu0_ROB] entry: 238 instr_id: 3472447 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304176
[cpu0_ROB] entry: 239 instr_id: 3472448 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304177
[cpu0_ROB] entry: 240 instr_id: 3472449 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304177
[cpu0_ROB] entry: 241 instr_id: 3472450 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304177
[cpu0_ROB] entry: 242 instr_id: 3472451 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304177
[cpu0_ROB] entry: 243 instr_id: 3472452 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304178
[cpu0_ROB] entry: 244 instr_id: 3472453 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304178
[cpu0_ROB] entry: 245 instr_id: 3472454 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304178
[cpu0_ROB] entry: 246 instr_id: 3472455 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304178
[cpu0_ROB] entry: 247 instr_id: 3472456 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304179
[cpu0_ROB] entry: 248 instr_id: 3472457 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304179
[cpu0_ROB] entry: 249 instr_id: 3472458 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304179
[cpu0_ROB] entry: 250 instr_id: 3472459 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304179
[cpu0_ROB] entry: 251 instr_id: 3472460 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_ROB] entry: 252 instr_id: 3472461 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_ROB] entry: 253 instr_id: 3472462 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_ROB] entry: 254 instr_id: 3472463 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304180
[cpu0_ROB] entry: 255 instr_id: 3472464 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_ROB] entry: 256 instr_id: 3472465 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_ROB] entry: 257 instr_id: 3472466 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_ROB] entry: 258 instr_id: 3472467 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304181
[cpu0_ROB] entry: 259 instr_id: 3472468 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304182
[cpu0_ROB] entry: 260 instr_id: 3472469 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304182
[cpu0_ROB] entry: 261 instr_id: 3472470 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304182
[cpu0_ROB] entry: 262 instr_id: 3472471 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304182
[cpu0_ROB] entry: 263 instr_id: 3472472 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_ROB] entry: 264 instr_id: 3472473 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_ROB] entry: 265 instr_id: 3472474 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_ROB] entry: 266 instr_id: 3472475 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304183
[cpu0_ROB] entry: 267 instr_id: 3472476 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304184
[cpu0_ROB] entry: 268 instr_id: 3472477 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304184
[cpu0_ROB] entry: 269 instr_id: 3472478 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304184
[cpu0_ROB] entry: 270 instr_id: 3472479 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304184
[cpu0_ROB] entry: 271 instr_id: 3472480 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_ROB] entry: 272 instr_id: 3472481 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_ROB] entry: 273 instr_id: 3472482 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_ROB] entry: 274 instr_id: 3472483 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304185
[cpu0_ROB] entry: 275 instr_id: 3472484 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304186
[cpu0_ROB] entry: 276 instr_id: 3472485 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304186
[cpu0_ROB] entry: 277 instr_id: 3472486 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304186
[cpu0_ROB] entry: 278 instr_id: 3472487 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304186
[cpu0_ROB] entry: 279 instr_id: 3472488 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_ROB] entry: 280 instr_id: 3472489 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_ROB] entry: 281 instr_id: 3472490 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_ROB] entry: 282 instr_id: 3472491 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304187
[cpu0_ROB] entry: 283 instr_id: 3472492 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304188
[cpu0_ROB] entry: 284 instr_id: 3472493 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304188
[cpu0_ROB] entry: 285 instr_id: 3472494 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304188
[cpu0_ROB] entry: 286 instr_id: 3472495 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304188
[cpu0_ROB] entry: 287 instr_id: 3472496 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304189
[cpu0_ROB] entry: 288 instr_id: 3472497 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304189
[cpu0_ROB] entry: 289 instr_id: 3472498 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304189
[cpu0_ROB] entry: 290 instr_id: 3472499 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304189
[cpu0_ROB] entry: 291 instr_id: 3472500 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304190
[cpu0_ROB] entry: 292 instr_id: 3472501 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304190
[cpu0_ROB] entry: 293 instr_id: 3472502 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304190
[cpu0_ROB] entry: 294 instr_id: 3472503 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304190
[cpu0_ROB] entry: 295 instr_id: 3472504 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304191
[cpu0_ROB] entry: 296 instr_id: 3472505 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304191
[cpu0_ROB] entry: 297 instr_id: 3472506 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304191
[cpu0_ROB] entry: 298 instr_id: 3472507 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304191
[cpu0_ROB] entry: 299 instr_id: 3472508 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304192
[cpu0_ROB] entry: 300 instr_id: 3472509 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304192
[cpu0_ROB] entry: 301 instr_id: 3472510 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304192
[cpu0_ROB] entry: 302 instr_id: 3472511 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304192
[cpu0_ROB] entry: 303 instr_id: 3472512 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304193
[cpu0_ROB] entry: 304 instr_id: 3472513 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304193
[cpu0_ROB] entry: 305 instr_id: 3472514 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304193
[cpu0_ROB] entry: 306 instr_id: 3472515 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304193
[cpu0_ROB] entry: 307 instr_id: 3472516 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304194
[cpu0_ROB] entry: 308 instr_id: 3472517 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304194
[cpu0_ROB] entry: 309 instr_id: 3472518 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304194
[cpu0_ROB] entry: 310 instr_id: 3472519 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304194
[cpu0_ROB] entry: 311 instr_id: 3472520 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304195
[cpu0_ROB] entry: 312 instr_id: 3472521 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304195
[cpu0_ROB] entry: 313 instr_id: 3472522 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304195
[cpu0_ROB] entry: 314 instr_id: 3472523 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304195
[cpu0_ROB] entry: 315 instr_id: 3472524 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304196
[cpu0_ROB] entry: 316 instr_id: 3472525 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304196
[cpu0_ROB] entry: 317 instr_id: 3472526 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304196
[cpu0_ROB] entry: 318 instr_id: 3472527 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304196
[cpu0_ROB] entry: 319 instr_id: 3472528 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304197
[cpu0_ROB] entry: 320 instr_id: 3472529 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304197
[cpu0_ROB] entry: 321 instr_id: 3472530 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304197
[cpu0_ROB] entry: 322 instr_id: 3472531 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304197
[cpu0_ROB] entry: 323 instr_id: 3472532 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304198
[cpu0_ROB] entry: 324 instr_id: 3472533 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304198
[cpu0_ROB] entry: 325 instr_id: 3472534 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304198
[cpu0_ROB] entry: 326 instr_id: 3472535 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304198
[cpu0_ROB] entry: 327 instr_id: 3472536 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304199
[cpu0_ROB] entry: 328 instr_id: 3472537 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304199
[cpu0_ROB] entry: 329 instr_id: 3472538 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304199
[cpu0_ROB] entry: 330 instr_id: 3472539 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304199
[cpu0_ROB] entry: 331 instr_id: 3472540 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304200
[cpu0_ROB] entry: 332 instr_id: 3472541 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_ROB] entry: 333 instr_id: 3472542 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_ROB] entry: 334 instr_id: 3472543 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_ROB] entry: 335 instr_id: 3472544 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304209
[cpu0_ROB] entry: 336 instr_id: 3472545 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_ROB] entry: 337 instr_id: 3472546 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_ROB] entry: 338 instr_id: 3472547 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_ROB] entry: 339 instr_id: 3472548 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304210
[cpu0_ROB] entry: 340 instr_id: 3472549 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_ROB] entry: 341 instr_id: 3472550 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_ROB] entry: 342 instr_id: 3472551 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_ROB] entry: 343 instr_id: 3472552 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304211
[cpu0_ROB] entry: 344 instr_id: 3472553 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304212
[cpu0_ROB] entry: 345 instr_id: 3472554 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304212
[cpu0_ROB] entry: 346 instr_id: 3472555 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304212
[cpu0_ROB] entry: 347 instr_id: 3472556 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304212
[cpu0_ROB] entry: 348 instr_id: 3472557 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304213
[cpu0_ROB] entry: 349 instr_id: 3472558 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304213
[cpu0_ROB] entry: 350 instr_id: 3472559 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304213
[cpu0_ROB] entry: 351 instr_id: 3472560 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 1304213

Frontend Register Allocation Table        Backend Register Allocation Table
Arch reg:   0    Phys reg:  -1            Arch reg:   0    Phys reg:  -1
Arch reg:   1    Phys reg:  -1            Arch reg:   1    Phys reg:  -1
Arch reg:   2    Phys reg:  -1            Arch reg:   2    Phys reg:  -1
Arch reg:   3    Phys reg:  -1            Arch reg:   3    Phys reg:  -1
Arch reg:   4    Phys reg:  -1            Arch reg:   4    Phys reg:  -1
Arch reg:   5    Phys reg:  -1            Arch reg:   5    Phys reg:  -1
Arch reg:   6    Phys reg:  -1            Arch reg:   6    Phys reg:  -1
Arch reg:   7    Phys reg:  -1            Arch reg:   7    Phys reg:  -1
Arch reg:   8    Phys reg:  -1            Arch reg:   8    Phys reg:  -1
Arch reg:   9    Phys reg:  -1            Arch reg:   9    Phys reg:  -1
Arch reg:  10    Phys reg:  -1            Arch reg:  10    Phys reg:  -1
Arch reg:  11    Phys reg:  -1            Arch reg:  11    Phys reg:  -1
Arch reg:  12    Phys reg:  -1            Arch reg:  12    Phys reg:  -1
Arch reg:  13    Phys reg:  -1            Arch reg:  13    Phys reg:  -1
Arch reg:  14    Phys reg:  -1            Arch reg:  14    Phys reg:  -1
Arch reg:  15    Phys reg:  -1            Arch reg:  15    Phys reg:  -1
Arch reg:  16    Phys reg:  -1            Arch reg:  16    Phys reg:  -1
Arch reg:  17    Phys reg:  -1            Arch reg:  17    Phys reg:  -1
Arch reg:  18    Phys reg:  -1            Arch reg:  18    Phys reg:  -1
Arch reg:  19    Phys reg:  -1            Arch reg:  19    Phys reg:  -1
Arch reg:  20    Phys reg:  -1            Arch reg:  20    Phys reg:  -1
Arch reg:  21    Phys reg:  -1            Arch reg:  21    Phys reg:  -1
Arch reg:  22    Phys reg:  -1            Arch reg:  22    Phys reg:  -1
Arch reg:  23    Phys reg:  -1            Arch reg:  23    Phys reg:  -1
Arch reg:  24    Phys reg:  -1            Arch reg:  24    Phys reg:  -1
Arch reg:  25    Phys reg:  -1            Arch reg:  25    Phys reg:  -1
Arch reg:  26    Phys reg:  -1            Arch reg:  26    Phys reg:  -1
Arch reg:  27    Phys reg:  -1            Arch reg:  27    Phys reg:  -1
Arch reg:  28    Phys reg:  -1            Arch reg:  28    Phys reg:  -1
Arch reg:  29    Phys reg:  -1            Arch reg:  29    Phys reg:  -1
Arch reg:  30    Phys reg:  -1            Arch reg:  30    Phys reg:  -1
Arch reg:  31    Phys reg:  -1            Arch reg:  31    Phys reg:  -1
Arch reg:  32    Phys reg:  -1            Arch reg:  32    Phys reg:  -1
Arch reg:  33    Phys reg:  -1            Arch reg:  33    Phys reg:  -1
Arch reg:  34    Phys reg:  -1            Arch reg:  34    Phys reg:  -1
Arch reg:  35    Phys reg:  -1            Arch reg:  35    Phys reg:  -1
Arch reg:  36    Phys reg:  -1            Arch reg:  36    Phys reg:  -1
Arch reg:  37    Phys reg:  -1            Arch reg:  37    Phys reg:  -1
Arch reg:  38    Phys reg:  -1            Arch reg:  38    Phys reg:  -1
Arch reg:  39    Phys reg:  -1            Arch reg:  39    Phys reg:  -1
Arch reg:  40    Phys reg:  -1            Arch reg:  40    Phys reg:  -1
Arch reg:  41    Phys reg:  -1            Arch reg:  41    Phys reg:  -1
Arch reg:  42    Phys reg:  -1            Arch reg:  42    Phys reg:  -1
Arch reg:  43    Phys reg:  -1            Arch reg:  43    Phys reg:  -1
Arch reg:  44    Phys reg:  -1            Arch reg:  44    Phys reg:  -1
Arch reg:  45    Phys reg:  -1            Arch reg:  45    Phys reg:  -1
Arch reg:  46    Phys reg:  -1            Arch reg:  46    Phys reg:  -1
Arch reg:  47    Phys reg:  -1            Arch reg:  47    Phys reg:  -1
Arch reg:  48    Phys reg:  -1            Arch reg:  48    Phys reg:  -1
Arch reg:  49    Phys reg:  -1            Arch reg:  49    Phys reg:  -1
Arch reg:  50    Phys reg:  -1            Arch reg:  50    Phys reg:  -1
Arch reg:  51    Phys reg:  -1            Arch reg:  51    Phys reg:  -1
Arch reg:  52    Phys reg:  -1            Arch reg:  52    Phys reg:  -1
Arch reg:  53    Phys reg:  -1            Arch reg:  53    Phys reg:  -1
Arch reg:  54    Phys reg:  -1            Arch reg:  54    Phys reg:  -1
Arch reg:  55    Phys reg:  -1            Arch reg:  55    Phys reg:  -1
Arch reg:  56    Phys reg:  -1            Arch reg:  56    Phys reg:  -1
Arch reg:  57    Phys reg:  -1            Arch reg:  57    Phys reg:  -1
Arch reg:  58    Phys reg:  -1            Arch reg:  58    Phys reg:  -1
Arch reg:  59    Phys reg:  -1            Arch reg:  59    Phys reg:  -1
Arch reg:  60    Phys reg:  -1            Arch reg:  60    Phys reg:  -1
Arch reg:  61    Phys reg:  -1            Arch reg:  61    Phys reg:  -1
Arch reg:  62    Phys reg:  -1            Arch reg:  62    Phys reg:  -1
Arch reg:  63    Phys reg:  -1            Arch reg:  63    Phys reg:  -1
Arch reg:  64    Phys reg:  -1            Arch reg:  64    Phys reg:  -1
Arch reg:  65    Phys reg:  -1            Arch reg:  65    Phys reg:  -1
Arch reg:  66    Phys reg:  -1            Arch reg:  66    Phys reg:  -1
Arch reg:  67    Phys reg:  -1            Arch reg:  67    Phys reg:  -1
Arch reg:  68    Phys reg:  -1            Arch reg:  68    Phys reg:  -1
Arch reg:  69    Phys reg:  -1            Arch reg:  69    Phys reg:  -1
Arch reg:  70    Phys reg:  -1            Arch reg:  70    Phys reg:  -1
Arch reg:  71    Phys reg:  -1            Arch reg:  71    Phys reg:  -1
Arch reg:  72    Phys reg:  -1            Arch reg:  72    Phys reg:  -1
Arch reg:  73    Phys reg:  -1            Arch reg:  73    Phys reg:  -1
Arch reg:  74    Phys reg:  -1            Arch reg:  74    Phys reg:  -1
Arch reg:  75    Phys reg:  -1            Arch reg:  75    Phys reg:  -1
Arch reg:  76    Phys reg:  -1            Arch reg:  76    Phys reg:  -1
Arch reg:  77    Phys reg:  -1            Arch reg:  77    Phys reg:  -1
Arch reg:  78    Phys reg:  -1            Arch reg:  78    Phys reg:  -1
Arch reg:  79    Phys reg:  -1            Arch reg:  79    Phys reg:  -1
Arch reg:  80    Phys reg:  -1            Arch reg:  80    Phys reg:  -1
Arch reg:  81    Phys reg:  -1            Arch reg:  81    Phys reg:  -1
Arch reg:  82    Phys reg:  -1            Arch reg:  82    Phys reg:  -1
Arch reg:  83    Phys reg:  -1            Arch reg:  83    Phys reg:  -1
Arch reg:  84    Phys reg:  -1            Arch reg:  84    Phys reg:  -1
Arch reg:  85    Phys reg:  -1            Arch reg:  85    Phys reg:  -1
Arch reg:  86    Phys reg:  -1            Arch reg:  86    Phys reg:  -1
Arch reg:  87    Phys reg:  -1            Arch reg:  87    Phys reg:  -1
Arch reg:  88    Phys reg:  -1            Arch reg:  88    Phys reg:  -1
Arch reg:  89    Phys reg:  -1            Arch reg:  89    Phys reg:  -1
Arch reg:  90    Phys reg:  -1            Arch reg:  90    Phys reg:  -1
Arch reg:  91    Phys reg:  -1            Arch reg:  91    Phys reg:  -1
Arch reg:  92    Phys reg:  -1            Arch reg:  92    Phys reg:  -1
Arch reg:  93    Phys reg:  -1            Arch reg:  93    Phys reg:  -1
Arch reg:  94    Phys reg:  -1            Arch reg:  94    Phys reg:  -1
Arch reg:  95    Phys reg:  -1            Arch reg:  95    Phys reg:  -1
Arch reg:  96    Phys reg:  -1            Arch reg:  96    Phys reg:  -1
Arch reg:  97    Phys reg:  -1            Arch reg:  97    Phys reg:  -1
Arch reg:  98    Phys reg:  -1            Arch reg:  98    Phys reg:  -1
Arch reg:  99    Phys reg:  -1            Arch reg:  99    Phys reg:  -1
Arch reg: 100    Phys reg:  -1            Arch reg: 100    Phys reg:  -1
Arch reg: 101    Phys reg:  -1            Arch reg: 101    Phys reg:  -1
Arch reg: 102    Phys reg:  -1            Arch reg: 102    Phys reg:  -1
Arch reg: 103    Phys reg:  -1            Arch reg: 103    Phys reg:  -1
Arch reg: 104    Phys reg:  -1            Arch reg: 104    Phys reg:  -1
Arch reg: 105    Phys reg:  -1            Arch reg: 105    Phys reg:  -1
Arch reg: 106    Phys reg:  -1            Arch reg: 106    Phys reg:  -1
Arch reg: 107    Phys reg:  -1            Arch reg: 107    Phys reg:  -1
Arch reg: 108    Phys reg:  -1            Arch reg: 108    Phys reg:  -1
Arch reg: 109    Phys reg:  -1            Arch reg: 109    Phys reg:  -1
Arch reg: 110    Phys reg:  -1            Arch reg: 110    Phys reg:  -1
Arch reg: 111    Phys reg:  -1            Arch reg: 111    Phys reg:  -1
Arch reg: 112    Phys reg:  -1            Arch reg: 112    Phys reg:  -1
Arch reg: 113    Phys reg:  -1            Arch reg: 113    Phys reg:  -1
Arch reg: 114    Phys reg:  -1            Arch reg: 114    Phys reg:  -1
Arch reg: 115    Phys reg:  -1            Arch reg: 115    Phys reg:  -1
Arch reg: 116    Phys reg:  -1            Arch reg: 116    Phys reg:  -1
Arch reg: 117    Phys reg:  -1            Arch reg: 117    Phys reg:  -1
Arch reg: 118    Phys reg:  -1            Arch reg: 118    Phys reg:  -1
Arch reg: 119    Phys reg:  -1            Arch reg: 119    Phys reg:  -1
Arch reg: 120    Phys reg:  -1            Arch reg: 120    Phys reg:  -1
Arch reg: 121    Phys reg:  -1            Arch reg: 121    Phys reg:  -1
Arch reg: 122    Phys reg:  -1            Arch reg: 122    Phys reg:  -1
Arch reg: 123    Phys reg:  -1            Arch reg: 123    Phys reg:  -1
Arch reg: 124    Phys reg:  -1            Arch reg: 124    Phys reg:  -1
Arch reg: 125    Phys reg:  -1            Arch reg: 125    Phys reg:  -1
Arch reg: 126    Phys reg:  -1            Arch reg: 126    Phys reg:  -1
Arch reg: 127    Phys reg:  -1            Arch reg: 127    Phys reg:  -1
Arch reg: 128    Phys reg:  -1            Arch reg: 128    Phys reg:  -1
Arch reg: 129    Phys reg:  -1            Arch reg: 129    Phys reg:  -1
Arch reg: 130    Phys reg:  -1            Arch reg: 130    Phys reg:  -1
Arch reg: 131    Phys reg:  -1            Arch reg: 131    Phys reg:  -1
Arch reg: 132    Phys reg:  -1            Arch reg: 132    Phys reg:  -1
Arch reg: 133    Phys reg:  -1            Arch reg: 133    Phys reg:  -1
Arch reg: 134    Phys reg:  -1            Arch reg: 134    Phys reg:  -1
Arch reg: 135    Phys reg:  -1            Arch reg: 135    Phys reg:  -1
Arch reg: 136    Phys reg:  -1            Arch reg: 136    Phys reg:  -1
Arch reg: 137    Phys reg:  -1            Arch reg: 137    Phys reg:  -1
Arch reg: 138    Phys reg:  -1            Arch reg: 138    Phys reg:  -1
Arch reg: 139    Phys reg:  -1            Arch reg: 139    Phys reg:  -1
Arch reg: 140    Phys reg:  -1            Arch reg: 140    Phys reg:  -1
Arch reg: 141    Phys reg:  -1            Arch reg: 141    Phys reg:  -1
Arch reg: 142    Phys reg:  -1            Arch reg: 142    Phys reg:  -1
Arch reg: 143    Phys reg:  -1            Arch reg: 143    Phys reg:  -1
Arch reg: 144    Phys reg:  -1            Arch reg: 144    Phys reg:  -1
Arch reg: 145    Phys reg:  -1            Arch reg: 145    Phys reg:  -1
Arch reg: 146    Phys reg:  -1            Arch reg: 146    Phys reg:  -1
Arch reg: 147    Phys reg:  -1            Arch reg: 147    Phys reg:  -1
Arch reg: 148    Phys reg:  -1            Arch reg: 148    Phys reg:  -1
Arch reg: 149    Phys reg:  -1            Arch reg: 149    Phys reg:  -1
Arch reg: 150    Phys reg:  -1            Arch reg: 150    Phys reg:  -1
Arch reg: 151    Phys reg:  -1            Arch reg: 151    Phys reg:  -1
Arch reg: 152    Phys reg:  -1            Arch reg: 152    Phys reg:  -1
Arch reg: 153    Phys reg:  -1            Arch reg: 153    Phys reg:  -1
Arch reg: 154    Phys reg:  -1            Arch reg: 154    Phys reg:  -1
Arch reg: 155    Phys reg:  -1            Arch reg: 155    Phys reg:  -1
Arch reg: 156    Phys reg:  -1            Arch reg: 156    Phys reg:  -1
Arch reg: 157    Phys reg:  -1            Arch reg: 157    Phys reg:  -1
Arch reg: 158    Phys reg:  -1            Arch reg: 158    Phys reg:  -1
Arch reg: 159    Phys reg:  -1            Arch reg: 159    Phys reg:  -1
Arch reg: 160    Phys reg:  -1            Arch reg: 160    Phys reg:  -1
Arch reg: 161    Phys reg:  -1            Arch reg: 161    Phys reg:  -1
Arch reg: 162    Phys reg:  -1            Arch reg: 162    Phys reg:  -1
Arch reg: 163    Phys reg:  -1            Arch reg: 163    Phys reg:  -1
Arch reg: 164    Phys reg:  -1            Arch reg: 164    Phys reg:  -1
Arch reg: 165    Phys reg:  -1            Arch reg: 165    Phys reg:  -1
Arch reg: 166    Phys reg:  -1            Arch reg: 166    Phys reg:  -1
Arch reg: 167    Phys reg:  -1            Arch reg: 167    Phys reg:  -1
Arch reg: 168    Phys reg:  -1            Arch reg: 168    Phys reg:  -1
Arch reg: 169    Phys reg:  -1            Arch reg: 169    Phys reg:  -1
Arch reg: 170    Phys reg:  -1            Arch reg: 170    Phys reg:  -1
Arch reg: 171    Phys reg:  -1            Arch reg: 171    Phys reg:  -1
Arch reg: 172    Phys reg:  -1            Arch reg: 172    Phys reg:  -1
Arch reg: 173    Phys reg:  -1            Arch reg: 173    Phys reg:  -1
Arch reg: 174    Phys reg:  -1            Arch reg: 174    Phys reg:  -1
Arch reg: 175    Phys reg:  -1            Arch reg: 175    Phys reg:  -1
Arch reg: 176    Phys reg:  -1            Arch reg: 176    Phys reg:  -1
Arch reg: 177    Phys reg:  -1            Arch reg: 177    Phys reg:  -1
Arch reg: 178    Phys reg:  -1            Arch reg: 178    Phys reg:  -1
Arch reg: 179    Phys reg:  -1            Arch reg: 179    Phys reg:  -1
Arch reg: 180    Phys reg:  -1            Arch reg: 180    Phys reg:  -1
Arch reg: 181    Phys reg:  -1            Arch reg: 181    Phys reg:  -1
Arch reg: 182    Phys reg:  -1            Arch reg: 182    Phys reg:  -1
Arch reg: 183    Phys reg:  -1            Arch reg: 183    Phys reg:  -1
Arch reg: 184    Phys reg:  -1            Arch reg: 184    Phys reg:  -1
Arch reg: 185    Phys reg:  -1            Arch reg: 185    Phys reg:  -1
Arch reg: 186    Phys reg:  -1            Arch reg: 186    Phys reg:  -1
Arch reg: 187    Phys reg:  -1            Arch reg: 187    Phys reg:  -1
Arch reg: 188    Phys reg:  -1            Arch reg: 188    Phys reg:  -1
Arch reg: 189    Phys reg:  -1            Arch reg: 189    Phys reg:  -1
Arch reg: 190    Phys reg:  -1            Arch reg: 190    Phys reg:  -1
Arch reg: 191    Phys reg:  -1            Arch reg: 191    Phys reg:  -1
Arch reg: 192    Phys reg:  -1            Arch reg: 192    Phys reg:  -1
Arch reg: 193    Phys reg:  -1            Arch reg: 193    Phys reg:  -1
Arch reg: 194    Phys reg:  -1            Arch reg: 194    Phys reg:  -1
Arch reg: 195    Phys reg:  -1            Arch reg: 195    Phys reg:  -1
Arch reg: 196    Phys reg:  -1            Arch reg: 196    Phys reg:  -1
Arch reg: 197    Phys reg:  -1            Arch reg: 197    Phys reg:  -1
Arch reg: 198    Phys reg:  -1            Arch reg: 198    Phys reg:  -1
Arch reg: 199    Phys reg:  -1            Arch reg: 199    Phys reg:  -1
Arch reg: 200    Phys reg:  -1            Arch reg: 200    Phys reg:  -1
Arch reg: 201    Phys reg:  -1            Arch reg: 201    Phys reg:  -1
Arch reg: 202    Phys reg:  -1            Arch reg: 202    Phys reg:  -1
Arch reg: 203    Phys reg:  -1            Arch reg: 203    Phys reg:  -1
Arch reg: 204    Phys reg:  -1            Arch reg: 204    Phys reg:  -1
Arch reg: 205    Phys reg:  -1            Arch reg: 205    Phys reg:  -1
Arch reg: 206    Phys reg:  -1            Arch reg: 206    Phys reg:  -1
Arch reg: 207    Phys reg:  -1            Arch reg: 207    Phys reg:  -1
Arch reg: 208    Phys reg:  -1            Arch reg: 208    Phys reg:  -1
Arch reg: 209    Phys reg:  -1            Arch reg: 209    Phys reg:  -1
Arch reg: 210    Phys reg:  -1            Arch reg: 210    Phys reg:  -1
Arch reg: 211    Phys reg:  -1            Arch reg: 211    Phys reg:  -1
Arch reg: 212    Phys reg:  -1            Arch reg: 212    Phys reg:  -1
Arch reg: 213    Phys reg:  -1            Arch reg: 213    Phys reg:  -1
Arch reg: 214    Phys reg:  -1            Arch reg: 214    Phys reg:  -1
Arch reg: 215    Phys reg:  -1            Arch reg: 215    Phys reg:  -1
Arch reg: 216    Phys reg:  -1            Arch reg: 216    Phys reg:  -1
Arch reg: 217    Phys reg:  -1            Arch reg: 217    Phys reg:  -1
Arch reg: 218    Phys reg:  -1            Arch reg: 218    Phys reg:  -1
Arch reg: 219    Phys reg:  -1            Arch reg: 219    Phys reg:  -1
Arch reg: 220    Phys reg:  -1            Arch reg: 220    Phys reg:  -1
Arch reg: 221    Phys reg:  -1            Arch reg: 221    Phys reg:  -1
Arch reg: 222    Phys reg:  -1            Arch reg: 222    Phys reg:  -1
Arch reg: 223    Phys reg:  -1            Arch reg: 223    Phys reg:  -1
Arch reg: 224    Phys reg:  -1            Arch reg: 224    Phys reg:  -1
Arch reg: 225    Phys reg:  -1            Arch reg: 225    Phys reg:  -1
Arch reg: 226    Phys reg:  -1            Arch reg: 226    Phys reg:  -1
Arch reg: 227    Phys reg:  -1            Arch reg: 227    Phys reg:  -1
Arch reg: 228    Phys reg:  -1            Arch reg: 228    Phys reg:  -1
Arch reg: 229    Phys reg:  -1            Arch reg: 229    Phys reg:  -1
Arch reg: 230    Phys reg:  -1            Arch reg: 230    Phys reg:  -1
Arch reg: 231    Phys reg:  -1            Arch reg: 231    Phys reg:  -1
Arch reg: 232    Phys reg:  -1            Arch reg: 232    Phys reg:  -1
Arch reg: 233    Phys reg:  -1            Arch reg: 233    Phys reg:  -1
Arch reg: 234    Phys reg:  -1            Arch reg: 234    Phys reg:  -1
Arch reg: 235    Phys reg:  -1            Arch reg: 235    Phys reg:  -1
Arch reg: 236    Phys reg:  -1            Arch reg: 236    Phys reg:  -1
Arch reg: 237    Phys reg:  -1            Arch reg: 237    Phys reg:  -1
Arch reg: 238    Phys reg:  -1            Arch reg: 238    Phys reg:  -1
Arch reg: 239    Phys reg:  -1            Arch reg: 239    Phys reg:  -1
Arch reg: 240    Phys reg:  -1            Arch reg: 240    Phys reg:  -1
Arch reg: 241    Phys reg:  -1            Arch reg: 241    Phys reg:  -1
Arch reg: 242    Phys reg:  -1            Arch reg: 242    Phys reg:  -1
Arch reg: 243    Phys reg:  -1            Arch reg: 243    Phys reg:  -1
Arch reg: 244    Phys reg:  -1            Arch reg: 244    Phys reg:  -1
Arch reg: 245    Phys reg:  -1            Arch reg: 245    Phys reg:  -1
Arch reg: 246    Phys reg:  -1            Arch reg: 246    Phys reg:  -1
Arch reg: 247    Phys reg:  -1            Arch reg: 247    Phys reg:  -1
Arch reg: 248    Phys reg:  -1            Arch reg: 248    Phys reg:  -1
Arch reg: 249    Phys reg:  -1            Arch reg: 249    Phys reg:  -1
Arch reg: 250    Phys reg:  -1            Arch reg: 250    Phys reg:  -1
Arch reg: 251    Phys reg:  -1            Arch reg: 251    Phys reg:  -1
Arch reg: 252    Phys reg:  -1            Arch reg: 252    Phys reg:  -1
Arch reg: 253    Phys reg:  -1            Arch reg: 253    Phys reg:  -1
Arch reg: 254    Phys reg:  -1            Arch reg: 254    Phys reg:  -1
Arch reg: 255    Phys reg:  -1            Arch reg: 255    Phys reg:  -1

Physical Register File
Phys reg:   0	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   1	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   2	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   3	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   4	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   5	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   6	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   7	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   8	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   9	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  10	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  11	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  12	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  13	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  14	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  15	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  16	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  17	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  18	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  19	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  20	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  21	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  22	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  23	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  24	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  25	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  26	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  27	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  28	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  29	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  30	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  31	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  32	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  33	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  34	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  35	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  36	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  37	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  38	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  39	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  40	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  41	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  42	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  43	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  44	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  45	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  46	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  47	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  48	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  49	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  50	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  51	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  52	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  53	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  54	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  55	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  56	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  57	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  58	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  59	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  60	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  61	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  62	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  63	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  64	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  65	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  66	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  67	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  68	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  69	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  70	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  71	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  72	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  73	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  74	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  75	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  76	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  77	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  78	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  79	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  80	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  81	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  82	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  83	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  84	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  85	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  86	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  87	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  88	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  89	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  90	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  91	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  92	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  93	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  94	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  95	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  96	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  97	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  98	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  99	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 100	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 101	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 102	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 103	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 104	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 105	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 106	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 107	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 108	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 109	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 110	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 111	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 112	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 113	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 114	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 115	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 116	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 117	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 118	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 119	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 120	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 121	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 122	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 123	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 124	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 125	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 126	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 127	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false

[cpu0_LQ] entry:   0 empty
[cpu0_LQ] entry:   1 empty
[cpu0_LQ] entry:   2 empty
[cpu0_LQ] entry:   3 empty
[cpu0_LQ] entry:   4 empty
[cpu0_LQ] entry:   5 empty
[cpu0_LQ] entry:   6 empty
[cpu0_LQ] entry:   7 empty
[cpu0_LQ] entry:   8 empty
[cpu0_LQ] entry:   9 empty
[cpu0_LQ] entry:  10 empty
[cpu0_LQ] entry:  11 empty
[cpu0_LQ] entry:  12 empty
[cpu0_LQ] entry:  13 empty
[cpu0_LQ] entry:  14 empty
[cpu0_LQ] entry:  15 empty
[cpu0_LQ] entry:  16 empty
[cpu0_LQ] entry:  17 empty
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 instr_id: 3472209 address: 0x2d39360 fetch_issued: true event_cycle: 1304095 waits on -
[cpu0_LQ] entry:  21 instr_id: 3472211 address: 0x2d39358 fetch_issued: true event_cycle: 1304096 waits on -
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 instr_id: 3472275 address: 0x715d7a0 fetch_issued: true event_cycle: 1304112 waits on -
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty

[cpu0_SQ] entry:   0 instr_id: 3472210 address: 0x7ffd782a3bc8 fetch_issued: true event_cycle: 1304096 LQ waiting: [18446744073709551615]
[cpu0_SQ] entry:   1 instr_id: 3472230 address: 0x7ffd782a3bb8 fetch_issued: true event_cycle: 1304101 LQ waiting: []
[cpu0_SQ] entry:   2 instr_id: 3472231 address: 0x7ffd782a3b98 fetch_issued: true event_cycle: 1304101 LQ waiting: []
[cpu0_SQ] entry:   3 instr_id: 3472232 address: 0x7ffd782a3ba0 fetch_issued: true event_cycle: 1304102 LQ waiting: []
[cpu0_SQ] entry:   4 instr_id: 3472234 address: 0x7ffd782a3ba8 fetch_issued: true event_cycle: 1304102 LQ waiting: []
[cpu0_SQ] entry:   5 instr_id: 3472235 address: 0x7ffd782a3bb0 fetch_issued: true event_cycle: 1304103 LQ waiting: []
[cpu0_SQ] entry:   6 instr_id: 3472245 address: 0x7ffd782a3b90 fetch_issued: true event_cycle: 1304104 LQ waiting: [18446744073709551615, 18446744073709551615]
[cpu0_SQ] entry:   7 instr_id: 3472257 address: 0x7ffd782a3b78 fetch_issued: true event_cycle: 1304107 LQ waiting: [3472257]
[cpu0_SQ] entry:   8 instr_id: 3472258 address: 0x7ffd782a3b70 fetch_issued: true event_cycle: 1304108 LQ waiting: [3472258]
[cpu0_SQ] entry:   9 instr_id: 3472261 address: 0x7ffd782a3b68 fetch_issued: true event_cycle: 1304108 LQ waiting: [18446744073709551615]
[cpu0_SQ] entry:  10 instr_id: 3472263 address: 0x7ffd782a3b60 fetch_issued: true event_cycle: 1304109 LQ waiting: [18446744073709551615]
[cpu0_SQ] entry:  11 instr_id: 3472265 address: 0x7ffd782a3b58 fetch_issued: true event_cycle: 1304109 LQ waiting: [18446744073709551615]
[cpu0_SQ] entry:  12 instr_id: 3472277 address: 0xb4e7429 fetch_issued: true event_cycle: 1304112 LQ waiting: []
[cpu0_SQ] entry:  13 instr_id: 3472289 address: 0x372b7b0 fetch_issued: true event_cycle: 1304135 LQ waiting: []
[cpu0_SQ] entry:  14 instr_id: 3472293 address: 0xb4e742a fetch_issued: true event_cycle: 1304138 LQ waiting: []
[cpu0_SQ] entry:  15 instr_id: 3472297 address: 0x2589b5c fetch_issued: true event_cycle: 1304139 LQ waiting: []
[cpu0_SQ] entry:  16 instr_id: 3472320 address: 0x7ffd782a3bf8 fetch_issued: true event_cycle: 1304145 LQ waiting: []
[cpu0_SQ] entry:  17 instr_id: 3472321 address: 0x7ffd782a3bd8 fetch_issued: true event_cycle: 1304145 LQ waiting: []
[cpu0_SQ] entry:  18 instr_id: 3472322 address: 0x7ffd782a3be8 fetch_issued: true event_cycle: 1304146 LQ waiting: []
[cpu0_SQ] entry:  19 instr_id: 3472324 address: 0x7ffd782a3bf0 fetch_issued: true event_cycle: 1304146 LQ waiting: []
[cpu0_SQ] entry:  20 instr_id: 3472325 address: 0x7ffd782a3bd0 fetch_issued: true event_cycle: 1304147 LQ waiting: []
[cpu0_SQ] entry:  21 instr_id: 3472327 address: 0x7ffd782a3be0 fetch_issued: true event_cycle: 1304147 LQ waiting: []
[cpu0_SQ] entry:  22 instr_id: 3472336 address: 0x7ffd782a3bc8 fetch_issued: true event_cycle: 1304149 LQ waiting: [18446744073709551615]
[cpu0_SQ] entry:  23 instr_id: 3472356 address: 0x7ffd782a3bb8 fetch_issued: true event_cycle: 1304154 LQ waiting: []
[cpu0_SQ] entry:  24 instr_id: 3472357 address: 0x7ffd782a3b98 fetch_issued: true event_cycle: 1304154 LQ waiting: []
[cpu0_SQ] entry:  25 instr_id: 3472358 address: 0x7ffd782a3ba0 fetch_issued: true event_cycle: 1304155 LQ waiting: []
[cpu0_SQ] entry:  26 instr_id: 3472360 address: 0x7ffd782a3ba8 fetch_issued: true event_cycle: 1304155 LQ waiting: []
[cpu0_SQ] entry:  27 instr_id: 3472361 address: 0x7ffd782a3bb0 fetch_issued: true event_cycle: 1304156 LQ waiting: []
[cpu0_SQ] entry:  28 instr_id: 3472371 address: 0x7ffd782a3b90 fetch_issued: true event_cycle: 1304157 LQ waiting: [18446744073709551615, 18446744073709551615]
[cpu0_SQ] entry:  29 instr_id: 3472383 address: 0x7ffd782a3b78 fetch_issued: true event_cycle: 1304160 LQ waiting: []
[cpu0_SQ] entry:  30 instr_id: 3472384 address: 0x7ffd782a3b70 fetch_issued: true event_cycle: 1304161 LQ waiting: []
[cpu0_SQ] entry:  31 instr_id: 3472387 address: 0x7ffd782a3b68 fetch_issued: true event_cycle: 1304161 LQ waiting: []
[cpu0_SQ] entry:  32 instr_id: 3472389 address: 0x7ffd782a3b60 fetch_issued: true event_cycle: 1304162 LQ waiting: []
[cpu0_SQ] entry:  33 instr_id: 3472391 address: 0x7ffd782a3b58 fetch_issued: true event_cycle: 1304162 LQ waiting: []
[cpu0_SQ] entry:  34 instr_id: 3472408 address: 0xb4e742a fetch_issued: true event_cycle: 1304167 LQ waiting: []
[cpu0_SQ] entry:  35 instr_id: 3472413 address: 0xb4e742b fetch_issued: true event_cycle: 1304168 LQ waiting: []
[cpu0_SQ] entry:  36 instr_id: 3472418 address: 0xb4e742c fetch_issued: true event_cycle: 1304169 LQ waiting: []
[cpu0_SQ] entry:  37 instr_id: 3472423 address: 0xb4e742d fetch_issued: true event_cycle: 1304170 LQ waiting: []
[cpu0_SQ] entry:  38 instr_id: 3472428 address: 0xb4e742e fetch_issued: true event_cycle: 1304172 LQ waiting: []
[cpu0_SQ] entry:  39 instr_id: 3472433 address: 0xb4e742f fetch_issued: true event_cycle: 1304173 LQ waiting: []
[cpu0_SQ] entry:  40 instr_id: 3472445 address: 0x7ffd782a3b48 fetch_issued: true event_cycle: 1304176 LQ waiting: []
[cpu0_SQ] entry:  41 instr_id: 3472447 address: 0x7ffd782a3b40 fetch_issued: true event_cycle: 1304176 LQ waiting: []
[cpu0_SQ] entry:  42 instr_id: 3472453 address: 0x7ffd782a3b38 fetch_issued: true event_cycle: 1304178 LQ waiting: []
[cpu0_SQ] entry:  43 instr_id: 3472474 address: 0xb4e7430 fetch_issued: true event_cycle: 1304183 LQ waiting: []
[cpu0_SQ] entry:  44 instr_id: 3472482 address: 0xb4e7438 fetch_issued: true event_cycle: 1304185 LQ waiting: []
[cpu0_SQ] entry:  45 instr_id: 3472490 address: 0xb4e7440 fetch_issued: true event_cycle: 1304187 LQ waiting: []
[cpu0_SQ] entry:  46 instr_id: 3472503 address: 0xb4e7448 fetch_issued: true event_cycle: 1304190 LQ waiting: []
[cpu0_SQ] entry:  47 instr_id: 3472511 address: 0xb4e7450 fetch_issued: true event_cycle: 1304192 LQ waiting: []
[cpu0_SQ] entry:  48 instr_id: 3472519 address: 0xb4e7458 fetch_issued: true event_cycle: 1304194 LQ waiting: []
[cpu0_SQ] entry:  49 instr_id: 3472527 address: 0xb4e7460 fetch_issued: true event_cycle: 1304196 LQ waiting: []
[cpu0_SQ] entry:  50 instr_id: 3472536 address: 0xb4e7468 fetch_issued: true event_cycle: 1304199 LQ waiting: []
[cpu0_SQ] entry:  51 instr_id: 3472551 address: 0xb4e7470 fetch_issued: true event_cycle: 1304211 LQ waiting: []
[cpu0_SQ] entry:  52 instr_id: 3472557 address: 0xb4e7471 fetch_issued: true event_cycle: 1304213 LQ waiting: []

[cpu0_STLB_MSHR] entry:   0 instr_id: 3472209 address: 0x2d39360 v_addr: 0x2d39360 type: LOAD ready: true
[cpu0_STLB_MSHR] entry:   1 instr_id: 3472275 address: 0x715d7a0 v_addr: 0x715d7a0 type: LOAD ready: true

cpu0_STLB_tags empty

cpu0_STLB_translation empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_L2C_MSHR empty

cpu0_L2C_tags empty

cpu0_L2C_translation empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L1I_MSHR empty

cpu0_L1I_tags empty

cpu0_L1I_translation empty

cpu0_L1I_RQ empty

cpu0_L1I_WQ empty

cpu0_L1I_PQ empty

cpu0_L1D_MSHR empty

cpu0_L1D_tags empty

[cpu0_L1D_translation] entry:   0 instr_id: 3472209 address: 0x2d39360 v_addr: 0x2d39360 is_translated: false translate_issued: true event_cycle: 1304207
[cpu0_L1D_translation] entry:   1 instr_id: 3472275 address: 0x715d7a0 v_addr: 0x715d7a0 is_translated: false translate_issued: true event_cycle: 1304221

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

cpu0_ITLB_MSHR empty

cpu0_ITLB_tags empty

cpu0_ITLB_translation empty

cpu0_ITLB_RQ empty

cpu0_ITLB_WQ empty

cpu0_ITLB_PQ empty

[cpu0_DTLB_MSHR] entry:   0 instr_id: 3472209 address: 0x2d39360 v_addr: 0x2d39360 type: LOAD ready: false
[cpu0_DTLB_MSHR] entry:   1 instr_id: 3472275 address: 0x715d7a0 v_addr: 0x715d7a0 type: LOAD ready: false

cpu0_DTLB_tags empty

cpu0_DTLB_translation empty

cpu0_DTLB_RQ empty

cpu0_DTLB_WQ empty

cpu0_DTLB_PQ empty

LLC_MSHR empty

LLC_tags empty

LLC_translation empty

LLC_RQ empty

LLC_WQ empty

LLC_PQ empty

cpu0_PTW_MSHR empty

DRAM Channel 0
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] 