library ieee ;
use ieee.std_logic_1164.all;


entity TenCounter is
	port (
		clk: in std_logic ;
		count : out std_logic_vector(3 downto 0)
	);
end entity;

architecture Behave of TenCounter is
	component DFlipFlop1 is
		port (D, CLK, reset: in std_logic; Q: out std_logic);
	end component;
	signal q : std_logic_vector(3 downto ) := "0000";
	signal n: std_logic_vector( 3  downto 0) := "1111";
	signal reset : std_logic := '1' ;
	begin
		
		n <= not q;
		
		reset <= q(3) and q(1) ;
		
		dff1 : DFlipFlop1 port map( D=>n(0), CLK=>clk, reset=>reset, Q=>q(0));
		dff2 : DFlipFlop1 port map( D=>n(1), CLK=>n(0), reset=>reset, Q=>q(1));
		dff3 : DFlipFlop1 port map( D=>n(2), CLK=>n(1), reset=>reset, Q=>q(2));
		dff4 : DFlipFlop1 port map( D=>n(3), CLK=>n(2), reset=>reset, Q=>q(3));
		
		
		count <= q;
		
end Behave;

