
Str_Wheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000327c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800333c  0800333c  0001333c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033c0  080033c0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080033c0  080033c0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080033c0  080033c0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033c0  080033c0  000133c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080033c4  080033c4  000133c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080033c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000010  080033d8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  080033d8  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b42e  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018f9  00000000  00000000  0002b466  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cc8  00000000  00000000  0002cd60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c20  00000000  00000000  0002da28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001851d  00000000  00000000  0002e648  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009ece  00000000  00000000  00046b65  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008fae4  00000000  00000000  00050a33  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e0517  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e2c  00000000  00000000  000e0594  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003324 	.word	0x08003324

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003324 	.word	0x08003324

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_TIM_PeriodElapsedCallback>:
static void MX_GPIO_Init(void);
static void MX_CAN_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM1_Init(void);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim1) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]

	// Przerwanie wywolywane z czestotliwoscia 5Hz

	static uint8_t state = 1;

	switch (state) {
 8000228:	4b6b      	ldr	r3, [pc, #428]	; (80003d8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b12      	cmp	r3, #18
 800022e:	d900      	bls.n	8000232 <HAL_TIM_PeriodElapsedCallback+0x12>
 8000230:	e0c6      	b.n	80003c0 <HAL_TIM_PeriodElapsedCallback+0x1a0>
 8000232:	009a      	lsls	r2, r3, #2
 8000234:	4b69      	ldr	r3, [pc, #420]	; (80003dc <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000236:	18d3      	adds	r3, r2, r3
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	469f      	mov	pc, r3

	case 1:
	case 5:
		if(HAL_GPIO_ReadPin(SWITCH1_GPIO_Port, SWITCH1_Pin)==GPIO_PIN_RESET){
 800023c:	4b68      	ldr	r3, [pc, #416]	; (80003e0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800023e:	2108      	movs	r1, #8
 8000240:	0018      	movs	r0, r3
 8000242:	f001 fa87 	bl	8001754 <HAL_GPIO_ReadPin>
 8000246:	1e03      	subs	r3, r0, #0
 8000248:	d10e      	bne.n	8000268 <HAL_TIM_PeriodElapsedCallback+0x48>
			  	    HAL_GPIO_WritePin(LED1_KATODA_GPIO_Port, LED1_KATODA_Pin,GPIO_PIN_SET);
 800024a:	2390      	movs	r3, #144	; 0x90
 800024c:	05db      	lsls	r3, r3, #23
 800024e:	2201      	movs	r2, #1
 8000250:	2104      	movs	r1, #4
 8000252:	0018      	movs	r0, r3
 8000254:	f001 fa9b 	bl	800178e <HAL_GPIO_WritePin>
			  	    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET);
 8000258:	2390      	movs	r3, #144	; 0x90
 800025a:	05db      	lsls	r3, r3, #23
 800025c:	2201      	movs	r2, #1
 800025e:	2101      	movs	r1, #1
 8000260:	0018      	movs	r0, r3
 8000262:	f001 fa94 	bl	800178e <HAL_GPIO_WritePin>
		}
		else{
			        HAL_GPIO_WritePin(LED1_KATODA_GPIO_Port, LED1_KATODA_Pin,GPIO_PIN_RESET);
		            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
		}
		break;
 8000266:	e0ac      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
			        HAL_GPIO_WritePin(LED1_KATODA_GPIO_Port, LED1_KATODA_Pin,GPIO_PIN_RESET);
 8000268:	2390      	movs	r3, #144	; 0x90
 800026a:	05db      	lsls	r3, r3, #23
 800026c:	2200      	movs	r2, #0
 800026e:	2104      	movs	r1, #4
 8000270:	0018      	movs	r0, r3
 8000272:	f001 fa8c 	bl	800178e <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
 8000276:	2390      	movs	r3, #144	; 0x90
 8000278:	05db      	lsls	r3, r3, #23
 800027a:	2200      	movs	r2, #0
 800027c:	2101      	movs	r1, #1
 800027e:	0018      	movs	r0, r3
 8000280:	f001 fa85 	bl	800178e <HAL_GPIO_WritePin>
		break;
 8000284:	e09d      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>

	case 2:
	case 6:
		if(HAL_GPIO_ReadPin(SWITCH2_GPIO_Port, SWITCH2_Pin)==GPIO_PIN_RESET){
 8000286:	4b56      	ldr	r3, [pc, #344]	; (80003e0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000288:	2110      	movs	r1, #16
 800028a:	0018      	movs	r0, r3
 800028c:	f001 fa62 	bl	8001754 <HAL_GPIO_ReadPin>
 8000290:	1e03      	subs	r3, r0, #0
 8000292:	d11c      	bne.n	80002ce <HAL_TIM_PeriodElapsedCallback+0xae>
					  	    HAL_GPIO_WritePin(LED1_KATODA_GPIO_Port, LED1_KATODA_Pin,GPIO_PIN_RESET);
 8000294:	2390      	movs	r3, #144	; 0x90
 8000296:	05db      	lsls	r3, r3, #23
 8000298:	2200      	movs	r2, #0
 800029a:	2104      	movs	r1, #4
 800029c:	0018      	movs	r0, r3
 800029e:	f001 fa76 	bl	800178e <HAL_GPIO_WritePin>
					  	    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
 80002a2:	2390      	movs	r3, #144	; 0x90
 80002a4:	05db      	lsls	r3, r3, #23
 80002a6:	2200      	movs	r2, #0
 80002a8:	2101      	movs	r1, #1
 80002aa:	0018      	movs	r0, r3
 80002ac:	f001 fa6f 	bl	800178e <HAL_GPIO_WritePin>
					  	    HAL_GPIO_WritePin(LED2_KATODA_GPIO_Port, LED2_KATODA_Pin,GPIO_PIN_SET);
 80002b0:	2390      	movs	r3, #144	; 0x90
 80002b2:	05db      	lsls	r3, r3, #23
 80002b4:	2201      	movs	r2, #1
 80002b6:	2108      	movs	r1, #8
 80002b8:	0018      	movs	r0, r3
 80002ba:	f001 fa68 	bl	800178e <HAL_GPIO_WritePin>
					  	    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_SET);
 80002be:	2390      	movs	r3, #144	; 0x90
 80002c0:	05db      	lsls	r3, r3, #23
 80002c2:	2201      	movs	r2, #1
 80002c4:	2102      	movs	r1, #2
 80002c6:	0018      	movs	r0, r3
 80002c8:	f001 fa61 	bl	800178e <HAL_GPIO_WritePin>
				}
				else{
					        HAL_GPIO_WritePin(LED2_KATODA_GPIO_Port, LED2_KATODA_Pin,GPIO_PIN_RESET);
						    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET);
				}
		break;
 80002cc:	e079      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
					        HAL_GPIO_WritePin(LED2_KATODA_GPIO_Port, LED2_KATODA_Pin,GPIO_PIN_RESET);
 80002ce:	2390      	movs	r3, #144	; 0x90
 80002d0:	05db      	lsls	r3, r3, #23
 80002d2:	2200      	movs	r2, #0
 80002d4:	2108      	movs	r1, #8
 80002d6:	0018      	movs	r0, r3
 80002d8:	f001 fa59 	bl	800178e <HAL_GPIO_WritePin>
						    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET);
 80002dc:	2390      	movs	r3, #144	; 0x90
 80002de:	05db      	lsls	r3, r3, #23
 80002e0:	2200      	movs	r2, #0
 80002e2:	2102      	movs	r1, #2
 80002e4:	0018      	movs	r0, r3
 80002e6:	f001 fa52 	bl	800178e <HAL_GPIO_WritePin>
		break;
 80002ea:	e06a      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>

	case 3:
	case 7:
		if(HAL_GPIO_ReadPin(SWITCH3_GPIO_Port, SWITCH3_Pin)==GPIO_PIN_RESET){
 80002ec:	4b3c      	ldr	r3, [pc, #240]	; (80003e0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80002ee:	2120      	movs	r1, #32
 80002f0:	0018      	movs	r0, r3
 80002f2:	f001 fa2f 	bl	8001754 <HAL_GPIO_ReadPin>
 80002f6:	1e03      	subs	r3, r0, #0
 80002f8:	d115      	bne.n	8000326 <HAL_TIM_PeriodElapsedCallback+0x106>
							  	    HAL_GPIO_WritePin(LED2_KATODA_GPIO_Port, LED2_KATODA_Pin,GPIO_PIN_RESET);
 80002fa:	2390      	movs	r3, #144	; 0x90
 80002fc:	05db      	lsls	r3, r3, #23
 80002fe:	2200      	movs	r2, #0
 8000300:	2108      	movs	r1, #8
 8000302:	0018      	movs	r0, r3
 8000304:	f001 fa43 	bl	800178e <HAL_GPIO_WritePin>
							  	    HAL_GPIO_WritePin(LED3_KATODA_GPIO_Port, LED3_KATODA_Pin,GPIO_PIN_SET);
 8000308:	2390      	movs	r3, #144	; 0x90
 800030a:	05db      	lsls	r3, r3, #23
 800030c:	2201      	movs	r2, #1
 800030e:	2110      	movs	r1, #16
 8000310:	0018      	movs	r0, r3
 8000312:	f001 fa3c 	bl	800178e <HAL_GPIO_WritePin>
							  	    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET);
 8000316:	2390      	movs	r3, #144	; 0x90
 8000318:	05db      	lsls	r3, r3, #23
 800031a:	2201      	movs	r2, #1
 800031c:	2101      	movs	r1, #1
 800031e:	0018      	movs	r0, r3
 8000320:	f001 fa35 	bl	800178e <HAL_GPIO_WritePin>
						else{
							        HAL_GPIO_WritePin(LED3_KATODA_GPIO_Port, LED3_KATODA_Pin,GPIO_PIN_RESET);
								    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET);
								    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
						}
		break;
 8000324:	e04d      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
							        HAL_GPIO_WritePin(LED3_KATODA_GPIO_Port, LED3_KATODA_Pin,GPIO_PIN_RESET);
 8000326:	2390      	movs	r3, #144	; 0x90
 8000328:	05db      	lsls	r3, r3, #23
 800032a:	2200      	movs	r2, #0
 800032c:	2110      	movs	r1, #16
 800032e:	0018      	movs	r0, r3
 8000330:	f001 fa2d 	bl	800178e <HAL_GPIO_WritePin>
								    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET);
 8000334:	2390      	movs	r3, #144	; 0x90
 8000336:	05db      	lsls	r3, r3, #23
 8000338:	2200      	movs	r2, #0
 800033a:	2102      	movs	r1, #2
 800033c:	0018      	movs	r0, r3
 800033e:	f001 fa26 	bl	800178e <HAL_GPIO_WritePin>
								    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
 8000342:	2390      	movs	r3, #144	; 0x90
 8000344:	05db      	lsls	r3, r3, #23
 8000346:	2200      	movs	r2, #0
 8000348:	2101      	movs	r1, #1
 800034a:	0018      	movs	r0, r3
 800034c:	f001 fa1f 	bl	800178e <HAL_GPIO_WritePin>
		break;
 8000350:	e037      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>

	case 4:
	case 8:
		if(HAL_GPIO_ReadPin(SWITCH4_GPIO_Port, SWITCH4_Pin)==GPIO_PIN_RESET){
 8000352:	4b23      	ldr	r3, [pc, #140]	; (80003e0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000354:	2140      	movs	r1, #64	; 0x40
 8000356:	0018      	movs	r0, r3
 8000358:	f001 f9fc 	bl	8001754 <HAL_GPIO_ReadPin>
 800035c:	1e03      	subs	r3, r0, #0
 800035e:	d115      	bne.n	800038c <HAL_TIM_PeriodElapsedCallback+0x16c>
									  	    HAL_GPIO_WritePin(LED3_KATODA_GPIO_Port, LED3_KATODA_Pin,GPIO_PIN_RESET);
 8000360:	2390      	movs	r3, #144	; 0x90
 8000362:	05db      	lsls	r3, r3, #23
 8000364:	2200      	movs	r2, #0
 8000366:	2110      	movs	r1, #16
 8000368:	0018      	movs	r0, r3
 800036a:	f001 fa10 	bl	800178e <HAL_GPIO_WritePin>
									  	    HAL_GPIO_WritePin(LED4_KATODA_GPIO_Port, LED4_KATODA_Pin,GPIO_PIN_SET);
 800036e:	2390      	movs	r3, #144	; 0x90
 8000370:	05db      	lsls	r3, r3, #23
 8000372:	2201      	movs	r2, #1
 8000374:	2180      	movs	r1, #128	; 0x80
 8000376:	0018      	movs	r0, r3
 8000378:	f001 fa09 	bl	800178e <HAL_GPIO_WritePin>
									  	    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET);
 800037c:	2390      	movs	r3, #144	; 0x90
 800037e:	05db      	lsls	r3, r3, #23
 8000380:	2201      	movs	r2, #1
 8000382:	2101      	movs	r1, #1
 8000384:	0018      	movs	r0, r3
 8000386:	f001 fa02 	bl	800178e <HAL_GPIO_WritePin>
								else{
									        HAL_GPIO_WritePin(LED4_KATODA_GPIO_Port, LED4_KATODA_Pin,GPIO_PIN_RESET);
										    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET);
										    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
								}
		break;
 800038a:	e01a      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
									        HAL_GPIO_WritePin(LED4_KATODA_GPIO_Port, LED4_KATODA_Pin,GPIO_PIN_RESET);
 800038c:	2390      	movs	r3, #144	; 0x90
 800038e:	05db      	lsls	r3, r3, #23
 8000390:	2200      	movs	r2, #0
 8000392:	2180      	movs	r1, #128	; 0x80
 8000394:	0018      	movs	r0, r3
 8000396:	f001 f9fa 	bl	800178e <HAL_GPIO_WritePin>
										    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET);
 800039a:	2390      	movs	r3, #144	; 0x90
 800039c:	05db      	lsls	r3, r3, #23
 800039e:	2200      	movs	r2, #0
 80003a0:	2102      	movs	r1, #2
 80003a2:	0018      	movs	r0, r3
 80003a4:	f001 f9f3 	bl	800178e <HAL_GPIO_WritePin>
										    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET);
 80003a8:	2390      	movs	r3, #144	; 0x90
 80003aa:	05db      	lsls	r3, r3, #23
 80003ac:	2200      	movs	r2, #0
 80003ae:	2101      	movs	r1, #1
 80003b0:	0018      	movs	r0, r3
 80003b2:	f001 f9ec 	bl	800178e <HAL_GPIO_WritePin>
		break;
 80003b6:	e004      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>

	case 18:
		state = 0;
 80003b8:	4b07      	ldr	r3, [pc, #28]	; (80003d8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	701a      	strb	r2, [r3, #0]
		break;
 80003be:	e000      	b.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x1a2>

	default:
		break;
 80003c0:	46c0      	nop			; (mov r8, r8)
	}
	++state;
 80003c2:	4b05      	ldr	r3, [pc, #20]	; (80003d8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	3301      	adds	r3, #1
 80003c8:	b2da      	uxtb	r2, r3
 80003ca:	4b03      	ldr	r3, [pc, #12]	; (80003d8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80003cc:	701a      	strb	r2, [r3, #0]
}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	46bd      	mov	sp, r7
 80003d2:	b002      	add	sp, #8
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	20000000 	.word	0x20000000
 80003dc:	0800335c 	.word	0x0800335c
 80003e0:	48000400 	.word	0x48000400

080003e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003e8:	f000 fba8 	bl	8000b3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ec:	f000 f88a 	bl	8000504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f0:	f000 f9c4 	bl	800077c <MX_GPIO_Init>
  MX_CAN_Init();
 80003f4:	f000 f8e6 	bl	80005c4 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80003f8:	f000 f990 	bl	800071c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80003fc:	f000 f91a 	bl	8000634 <MX_TIM1_Init>




  /* Ustawienia filtracji ramek*/
  sFilterConfig.FilterBank = 0;
 8000400:	4b3a      	ldr	r3, [pc, #232]	; (80004ec <main+0x108>)
 8000402:	2200      	movs	r2, #0
 8000404:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000406:	4b39      	ldr	r3, [pc, #228]	; (80004ec <main+0x108>)
 8000408:	2200      	movs	r2, #0
 800040a:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800040c:	4b37      	ldr	r3, [pc, #220]	; (80004ec <main+0x108>)
 800040e:	2201      	movs	r2, #1
 8000410:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 8000412:	4b36      	ldr	r3, [pc, #216]	; (80004ec <main+0x108>)
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 8000418:	4b34      	ldr	r3, [pc, #208]	; (80004ec <main+0x108>)
 800041a:	2200      	movs	r2, #0
 800041c:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 800041e:	4b33      	ldr	r3, [pc, #204]	; (80004ec <main+0x108>)
 8000420:	2200      	movs	r2, #0
 8000422:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8000424:	4b31      	ldr	r3, [pc, #196]	; (80004ec <main+0x108>)
 8000426:	2200      	movs	r2, #0
 8000428:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800042a:	4b30      	ldr	r3, [pc, #192]	; (80004ec <main+0x108>)
 800042c:	2200      	movs	r2, #0
 800042e:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8000430:	4b2e      	ldr	r3, [pc, #184]	; (80004ec <main+0x108>)
 8000432:	2201      	movs	r2, #1
 8000434:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 14;
 8000436:	4b2d      	ldr	r3, [pc, #180]	; (80004ec <main+0x108>)
 8000438:	220e      	movs	r2, #14
 800043a:	625a      	str	r2, [r3, #36]	; 0x24


    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800043c:	4a2b      	ldr	r2, [pc, #172]	; (80004ec <main+0x108>)
 800043e:	4b2c      	ldr	r3, [pc, #176]	; (80004f0 <main+0x10c>)
 8000440:	0011      	movs	r1, r2
 8000442:	0018      	movs	r0, r3
 8000444:	f000 fcfe 	bl	8000e44 <HAL_CAN_ConfigFilter>
 8000448:	1e03      	subs	r3, r0, #0
 800044a:	d001      	beq.n	8000450 <main+0x6c>
    {
      /* Filter configuration Error */
      Error_Handler();
 800044c:	f000 fa1a 	bl	8000884 <Error_Handler>
    }

    if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000450:	4b27      	ldr	r3, [pc, #156]	; (80004f0 <main+0x10c>)
 8000452:	0018      	movs	r0, r3
 8000454:	f000 fde8 	bl	8001028 <HAL_CAN_Start>
 8000458:	1e03      	subs	r3, r0, #0
 800045a:	d001      	beq.n	8000460 <main+0x7c>
     {
       /* Start Error */
       Error_Handler();
 800045c:	f000 fa12 	bl	8000884 <Error_Handler>
     }

    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8000460:	4b23      	ldr	r3, [pc, #140]	; (80004f0 <main+0x10c>)
 8000462:	2103      	movs	r1, #3
 8000464:	0018      	movs	r0, r3
 8000466:	f000 ff04 	bl	8001272 <HAL_CAN_ActivateNotification>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <main+0x8e>
      {
        /* Notification Error */
        Error_Handler();
 800046e:	f000 fa09 	bl	8000884 <Error_Handler>
      }

    TxHeader.StdId = 0x321;
 8000472:	4b20      	ldr	r3, [pc, #128]	; (80004f4 <main+0x110>)
 8000474:	4a20      	ldr	r2, [pc, #128]	; (80004f8 <main+0x114>)
 8000476:	601a      	str	r2, [r3, #0]
     TxHeader.ExtId = 0x01;
 8000478:	4b1e      	ldr	r3, [pc, #120]	; (80004f4 <main+0x110>)
 800047a:	2201      	movs	r2, #1
 800047c:	605a      	str	r2, [r3, #4]
     TxHeader.RTR = CAN_RTR_DATA;
 800047e:	4b1d      	ldr	r3, [pc, #116]	; (80004f4 <main+0x110>)
 8000480:	2200      	movs	r2, #0
 8000482:	60da      	str	r2, [r3, #12]
     TxHeader.IDE = CAN_ID_STD;
 8000484:	4b1b      	ldr	r3, [pc, #108]	; (80004f4 <main+0x110>)
 8000486:	2200      	movs	r2, #0
 8000488:	609a      	str	r2, [r3, #8]
     TxHeader.DLC = 8;
 800048a:	4b1a      	ldr	r3, [pc, #104]	; (80004f4 <main+0x110>)
 800048c:	2208      	movs	r2, #8
 800048e:	611a      	str	r2, [r3, #16]
     TxHeader.TransmitGlobalTime = DISABLE;
 8000490:	4b18      	ldr	r3, [pc, #96]	; (80004f4 <main+0x110>)
 8000492:	2200      	movs	r2, #0
 8000494:	751a      	strb	r2, [r3, #20]
     TxData[0] = 1;
 8000496:	4b19      	ldr	r3, [pc, #100]	; (80004fc <main+0x118>)
 8000498:	2201      	movs	r2, #1
 800049a:	701a      	strb	r2, [r3, #0]
     TxData[1] = 2;
 800049c:	4b17      	ldr	r3, [pc, #92]	; (80004fc <main+0x118>)
 800049e:	2202      	movs	r2, #2
 80004a0:	705a      	strb	r2, [r3, #1]
     TxData[2] = 3;
 80004a2:	4b16      	ldr	r3, [pc, #88]	; (80004fc <main+0x118>)
 80004a4:	2203      	movs	r2, #3
 80004a6:	709a      	strb	r2, [r3, #2]
     TxData[3] = 4;
 80004a8:	4b14      	ldr	r3, [pc, #80]	; (80004fc <main+0x118>)
 80004aa:	2204      	movs	r2, #4
 80004ac:	70da      	strb	r2, [r3, #3]
     TxData[4] = 5;
 80004ae:	4b13      	ldr	r3, [pc, #76]	; (80004fc <main+0x118>)
 80004b0:	2205      	movs	r2, #5
 80004b2:	711a      	strb	r2, [r3, #4]
     TxData[5] = 6;
 80004b4:	4b11      	ldr	r3, [pc, #68]	; (80004fc <main+0x118>)
 80004b6:	2206      	movs	r2, #6
 80004b8:	715a      	strb	r2, [r3, #5]
     TxData[6] = 7;
 80004ba:	4b10      	ldr	r3, [pc, #64]	; (80004fc <main+0x118>)
 80004bc:	2207      	movs	r2, #7
 80004be:	719a      	strb	r2, [r3, #6]
     TxData[7] = 8;
 80004c0:	4b0e      	ldr	r3, [pc, #56]	; (80004fc <main+0x118>)
 80004c2:	2208      	movs	r2, #8
 80004c4:	71da      	strb	r2, [r3, #7]

    /* USER CODE BEGIN 3 */



	  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 80004c6:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <main+0x11c>)
 80004c8:	4a0c      	ldr	r2, [pc, #48]	; (80004fc <main+0x118>)
 80004ca:	490a      	ldr	r1, [pc, #40]	; (80004f4 <main+0x110>)
 80004cc:	4808      	ldr	r0, [pc, #32]	; (80004f0 <main+0x10c>)
 80004ce:	f000 fdf1 	bl	80010b4 <HAL_CAN_AddTxMessage>
	        HAL_Delay(500);
 80004d2:	23fa      	movs	r3, #250	; 0xfa
 80004d4:	005b      	lsls	r3, r3, #1
 80004d6:	0018      	movs	r0, r3
 80004d8:	f000 fb94 	bl	8000c04 <HAL_Delay>
	        TxData[7] = TxData[7] + 1;
 80004dc:	4b07      	ldr	r3, [pc, #28]	; (80004fc <main+0x118>)
 80004de:	79db      	ldrb	r3, [r3, #7]
 80004e0:	3301      	adds	r3, #1
 80004e2:	b2da      	uxtb	r2, r3
 80004e4:	4b05      	ldr	r3, [pc, #20]	; (80004fc <main+0x118>)
 80004e6:	71da      	strb	r2, [r3, #7]
	  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 80004e8:	e7ed      	b.n	80004c6 <main+0xe2>
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	2000002c 	.word	0x2000002c
 80004f0:	20000054 	.word	0x20000054
 80004f4:	2000015c 	.word	0x2000015c
 80004f8:	00000321 	.word	0x00000321
 80004fc:	20000100 	.word	0x20000100
 8000500:	20000150 	.word	0x20000150

08000504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000504:	b590      	push	{r4, r7, lr}
 8000506:	b099      	sub	sp, #100	; 0x64
 8000508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050a:	242c      	movs	r4, #44	; 0x2c
 800050c:	193b      	adds	r3, r7, r4
 800050e:	0018      	movs	r0, r3
 8000510:	2334      	movs	r3, #52	; 0x34
 8000512:	001a      	movs	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f002 fefd 	bl	8003314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051a:	231c      	movs	r3, #28
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	0018      	movs	r0, r3
 8000520:	2310      	movs	r3, #16
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	f002 fef5 	bl	8003314 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	0018      	movs	r0, r3
 800052e:	2318      	movs	r3, #24
 8000530:	001a      	movs	r2, r3
 8000532:	2100      	movs	r1, #0
 8000534:	f002 feee 	bl	8003314 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000538:	0021      	movs	r1, r4
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2201      	movs	r2, #1
 800053e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2201      	movs	r2, #1
 8000544:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2202      	movs	r2, #2
 800054a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2280      	movs	r2, #128	; 0x80
 8000550:	0252      	lsls	r2, r2, #9
 8000552:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2280      	movs	r2, #128	; 0x80
 8000558:	02d2      	lsls	r2, r2, #11
 800055a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2200      	movs	r2, #0
 8000560:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000562:	187b      	adds	r3, r7, r1
 8000564:	0018      	movs	r0, r3
 8000566:	f001 f92f 	bl	80017c8 <HAL_RCC_OscConfig>
 800056a:	1e03      	subs	r3, r0, #0
 800056c:	d001      	beq.n	8000572 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800056e:	f000 f989 	bl	8000884 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000572:	211c      	movs	r1, #28
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2207      	movs	r2, #7
 8000578:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2202      	movs	r2, #2
 800057e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2200      	movs	r2, #0
 8000584:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2200      	movs	r2, #0
 800058a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2101      	movs	r1, #1
 8000590:	0018      	movs	r0, r3
 8000592:	f001 fc9f 	bl	8001ed4 <HAL_RCC_ClockConfig>
 8000596:	1e03      	subs	r3, r0, #0
 8000598:	d001      	beq.n	800059e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800059a:	f000 f973 	bl	8000884 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2201      	movs	r2, #1
 80005a2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	0018      	movs	r0, r3
 80005ae:	f001 fe0b 	bl	80021c8 <HAL_RCCEx_PeriphCLKConfig>
 80005b2:	1e03      	subs	r3, r0, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80005b6:	f000 f965 	bl	8000884 <Error_Handler>
  }
}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	b019      	add	sp, #100	; 0x64
 80005c0:	bd90      	pop	{r4, r7, pc}
	...

080005c4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80005c8:	4b18      	ldr	r3, [pc, #96]	; (800062c <MX_CAN_Init+0x68>)
 80005ca:	4a19      	ldr	r2, [pc, #100]	; (8000630 <MX_CAN_Init+0x6c>)
 80005cc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 24;
 80005ce:	4b17      	ldr	r3, [pc, #92]	; (800062c <MX_CAN_Init+0x68>)
 80005d0:	2218      	movs	r2, #24
 80005d2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80005d4:	4b15      	ldr	r3, [pc, #84]	; (800062c <MX_CAN_Init+0x68>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005da:	4b14      	ldr	r3, [pc, #80]	; (800062c <MX_CAN_Init+0x68>)
 80005dc:	2200      	movs	r2, #0
 80005de:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <MX_CAN_Init+0x68>)
 80005e2:	22c0      	movs	r2, #192	; 0xc0
 80005e4:	0312      	lsls	r2, r2, #12
 80005e6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <MX_CAN_Init+0x68>)
 80005ea:	2280      	movs	r2, #128	; 0x80
 80005ec:	0352      	lsls	r2, r2, #13
 80005ee:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80005f0:	4b0e      	ldr	r3, [pc, #56]	; (800062c <MX_CAN_Init+0x68>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80005f6:	4b0d      	ldr	r3, [pc, #52]	; (800062c <MX_CAN_Init+0x68>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80005fc:	4b0b      	ldr	r3, [pc, #44]	; (800062c <MX_CAN_Init+0x68>)
 80005fe:	2200      	movs	r2, #0
 8000600:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000602:	4b0a      	ldr	r3, [pc, #40]	; (800062c <MX_CAN_Init+0x68>)
 8000604:	2200      	movs	r2, #0
 8000606:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000608:	4b08      	ldr	r3, [pc, #32]	; (800062c <MX_CAN_Init+0x68>)
 800060a:	2200      	movs	r2, #0
 800060c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800060e:	4b07      	ldr	r3, [pc, #28]	; (800062c <MX_CAN_Init+0x68>)
 8000610:	2200      	movs	r2, #0
 8000612:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <MX_CAN_Init+0x68>)
 8000616:	0018      	movs	r0, r3
 8000618:	f000 fb16 	bl	8000c48 <HAL_CAN_Init>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000620:	f000 f930 	bl	8000884 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	20000054 	.word	0x20000054
 8000630:	40006400 	.word	0x40006400

08000634 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b08c      	sub	sp, #48	; 0x30
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063a:	2320      	movs	r3, #32
 800063c:	18fb      	adds	r3, r7, r3
 800063e:	0018      	movs	r0, r3
 8000640:	2310      	movs	r3, #16
 8000642:	001a      	movs	r2, r3
 8000644:	2100      	movs	r1, #0
 8000646:	f002 fe65 	bl	8003314 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800064a:	230c      	movs	r3, #12
 800064c:	18fb      	adds	r3, r7, r3
 800064e:	0018      	movs	r0, r3
 8000650:	2314      	movs	r3, #20
 8000652:	001a      	movs	r2, r3
 8000654:	2100      	movs	r1, #0
 8000656:	f002 fe5d 	bl	8003314 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	0018      	movs	r0, r3
 800065e:	2308      	movs	r3, #8
 8000660:	001a      	movs	r2, r3
 8000662:	2100      	movs	r1, #0
 8000664:	f002 fe56 	bl	8003314 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000668:	4b28      	ldr	r3, [pc, #160]	; (800070c <MX_TIM1_Init+0xd8>)
 800066a:	4a29      	ldr	r2, [pc, #164]	; (8000710 <MX_TIM1_Init+0xdc>)
 800066c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9999;
 800066e:	4b27      	ldr	r3, [pc, #156]	; (800070c <MX_TIM1_Init+0xd8>)
 8000670:	4a28      	ldr	r2, [pc, #160]	; (8000714 <MX_TIM1_Init+0xe0>)
 8000672:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000674:	4b25      	ldr	r3, [pc, #148]	; (800070c <MX_TIM1_Init+0xd8>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 800067a:	4b24      	ldr	r3, [pc, #144]	; (800070c <MX_TIM1_Init+0xd8>)
 800067c:	4a26      	ldr	r2, [pc, #152]	; (8000718 <MX_TIM1_Init+0xe4>)
 800067e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000680:	4b22      	ldr	r3, [pc, #136]	; (800070c <MX_TIM1_Init+0xd8>)
 8000682:	2200      	movs	r2, #0
 8000684:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000686:	4b21      	ldr	r3, [pc, #132]	; (800070c <MX_TIM1_Init+0xd8>)
 8000688:	2200      	movs	r2, #0
 800068a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800068c:	4b1f      	ldr	r3, [pc, #124]	; (800070c <MX_TIM1_Init+0xd8>)
 800068e:	2200      	movs	r2, #0
 8000690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000692:	4b1e      	ldr	r3, [pc, #120]	; (800070c <MX_TIM1_Init+0xd8>)
 8000694:	0018      	movs	r0, r3
 8000696:	f001 fe85 	bl	80023a4 <HAL_TIM_Base_Init>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800069e:	f000 f8f1 	bl	8000884 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006a2:	2120      	movs	r1, #32
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2280      	movs	r2, #128	; 0x80
 80006a8:	0152      	lsls	r2, r2, #5
 80006aa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006ac:	187a      	adds	r2, r7, r1
 80006ae:	4b17      	ldr	r3, [pc, #92]	; (800070c <MX_TIM1_Init+0xd8>)
 80006b0:	0011      	movs	r1, r2
 80006b2:	0018      	movs	r0, r3
 80006b4:	f001 ffdc 	bl	8002670 <HAL_TIM_ConfigClockSource>
 80006b8:	1e03      	subs	r3, r0, #0
 80006ba:	d001      	beq.n	80006c0 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80006bc:	f000 f8e2 	bl	8000884 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80006c0:	210c      	movs	r1, #12
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2210      	movs	r2, #16
 80006cc:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80006ce:	187a      	adds	r2, r7, r1
 80006d0:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_TIM1_Init+0xd8>)
 80006d2:	0011      	movs	r1, r2
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 f889 	bl	80027ec <HAL_TIM_SlaveConfigSynchro>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80006de:	f000 f8d1 	bl	8000884 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2200      	movs	r2, #0
 80006ec:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80006ee:	1d3a      	adds	r2, r7, #4
 80006f0:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_TIM1_Init+0xd8>)
 80006f2:	0011      	movs	r1, r2
 80006f4:	0018      	movs	r0, r3
 80006f6:	f002 fa73 	bl	8002be0 <HAL_TIMEx_MasterConfigSynchronization>
 80006fa:	1e03      	subs	r3, r0, #0
 80006fc:	d001      	beq.n	8000702 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80006fe:	f000 f8c1 	bl	8000884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	b00c      	add	sp, #48	; 0x30
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	20000108 	.word	0x20000108
 8000710:	40012c00 	.word	0x40012c00
 8000714:	0000270f 	.word	0x0000270f
 8000718:	00001387 	.word	0x00001387

0800071c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000720:	4b14      	ldr	r3, [pc, #80]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000722:	4a15      	ldr	r2, [pc, #84]	; (8000778 <MX_USART1_UART_Init+0x5c>)
 8000724:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000726:	4b13      	ldr	r3, [pc, #76]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000728:	2296      	movs	r2, #150	; 0x96
 800072a:	0212      	lsls	r2, r2, #8
 800072c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800072e:	4b11      	ldr	r3, [pc, #68]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000734:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_USART1_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000742:	220c      	movs	r2, #12
 8000744:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_USART1_UART_Init+0x58>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_USART1_UART_Init+0x58>)
 800075a:	2200      	movs	r2, #0
 800075c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800075e:	4b05      	ldr	r3, [pc, #20]	; (8000774 <MX_USART1_UART_Init+0x58>)
 8000760:	0018      	movs	r0, r3
 8000762:	f002 faa5 	bl	8002cb0 <HAL_UART_Init>
 8000766:	1e03      	subs	r3, r0, #0
 8000768:	d001      	beq.n	800076e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800076a:	f000 f88b 	bl	8000884 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	2000007c 	.word	0x2000007c
 8000778:	40013800 	.word	0x40013800

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b089      	sub	sp, #36	; 0x24
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	240c      	movs	r4, #12
 8000784:	193b      	adds	r3, r7, r4
 8000786:	0018      	movs	r0, r3
 8000788:	2314      	movs	r3, #20
 800078a:	001a      	movs	r2, r3
 800078c:	2100      	movs	r1, #0
 800078e:	f002 fdc1 	bl	8003314 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000792:	4b39      	ldr	r3, [pc, #228]	; (8000878 <MX_GPIO_Init+0xfc>)
 8000794:	695a      	ldr	r2, [r3, #20]
 8000796:	4b38      	ldr	r3, [pc, #224]	; (8000878 <MX_GPIO_Init+0xfc>)
 8000798:	2180      	movs	r1, #128	; 0x80
 800079a:	03c9      	lsls	r1, r1, #15
 800079c:	430a      	orrs	r2, r1
 800079e:	615a      	str	r2, [r3, #20]
 80007a0:	4b35      	ldr	r3, [pc, #212]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007a2:	695a      	ldr	r2, [r3, #20]
 80007a4:	2380      	movs	r3, #128	; 0x80
 80007a6:	03db      	lsls	r3, r3, #15
 80007a8:	4013      	ands	r3, r2
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	4b32      	ldr	r3, [pc, #200]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007b0:	695a      	ldr	r2, [r3, #20]
 80007b2:	4b31      	ldr	r3, [pc, #196]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007b4:	2180      	movs	r1, #128	; 0x80
 80007b6:	0289      	lsls	r1, r1, #10
 80007b8:	430a      	orrs	r2, r1
 80007ba:	615a      	str	r2, [r3, #20]
 80007bc:	4b2e      	ldr	r3, [pc, #184]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007be:	695a      	ldr	r2, [r3, #20]
 80007c0:	2380      	movs	r3, #128	; 0x80
 80007c2:	029b      	lsls	r3, r3, #10
 80007c4:	4013      	ands	r3, r2
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	4b2b      	ldr	r3, [pc, #172]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007cc:	695a      	ldr	r2, [r3, #20]
 80007ce:	4b2a      	ldr	r3, [pc, #168]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007d0:	2180      	movs	r1, #128	; 0x80
 80007d2:	02c9      	lsls	r1, r1, #11
 80007d4:	430a      	orrs	r2, r1
 80007d6:	615a      	str	r2, [r3, #20]
 80007d8:	4b27      	ldr	r3, [pc, #156]	; (8000878 <MX_GPIO_Init+0xfc>)
 80007da:	695a      	ldr	r2, [r3, #20]
 80007dc:	2380      	movs	r3, #128	; 0x80
 80007de:	02db      	lsls	r3, r3, #11
 80007e0:	4013      	ands	r3, r2
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin|LED1_KATODA_Pin|LED2_KATODA_Pin
 80007e6:	4925      	ldr	r1, [pc, #148]	; (800087c <MX_GPIO_Init+0x100>)
 80007e8:	2390      	movs	r3, #144	; 0x90
 80007ea:	05db      	lsls	r3, r3, #23
 80007ec:	2200      	movs	r2, #0
 80007ee:	0018      	movs	r0, r3
 80007f0:	f000 ffcd 	bl	800178e <HAL_GPIO_WritePin>
                          |LED3_KATODA_Pin|CLK_Pin|SERIAL_OUTPUT_Pin|LED4_KATODA_Pin
                          |CE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PL_GPIO_Port, PL_Pin, GPIO_PIN_RESET);
 80007f4:	4b22      	ldr	r3, [pc, #136]	; (8000880 <MX_GPIO_Init+0x104>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	2102      	movs	r1, #2
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 ffc7 	bl	800178e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin LED1_KATODA_Pin LED2_KATODA_Pin
                           LED3_KATODA_Pin CLK_Pin SERIAL_OUTPUT_Pin LED4_KATODA_Pin
                           CE_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|LED1_KATODA_Pin|LED2_KATODA_Pin
 8000800:	193b      	adds	r3, r7, r4
 8000802:	4a1e      	ldr	r2, [pc, #120]	; (800087c <MX_GPIO_Init+0x100>)
 8000804:	601a      	str	r2, [r3, #0]
                          |LED3_KATODA_Pin|CLK_Pin|SERIAL_OUTPUT_Pin|LED4_KATODA_Pin
                          |CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	193b      	adds	r3, r7, r4
 8000808:	2201      	movs	r2, #1
 800080a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	193b      	adds	r3, r7, r4
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	193b      	adds	r3, r7, r4
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000818:	193a      	adds	r2, r7, r4
 800081a:	2390      	movs	r3, #144	; 0x90
 800081c:	05db      	lsls	r3, r3, #23
 800081e:	0011      	movs	r1, r2
 8000820:	0018      	movs	r0, r3
 8000822:	f000 fe2f 	bl	8001484 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL_Pin */
  GPIO_InitStruct.Pin = PL_Pin;
 8000826:	0021      	movs	r1, r4
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2202      	movs	r2, #2
 800082c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2201      	movs	r2, #1
 8000832:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PL_GPIO_Port, &GPIO_InitStruct);
 8000840:	000c      	movs	r4, r1
 8000842:	187b      	adds	r3, r7, r1
 8000844:	4a0e      	ldr	r2, [pc, #56]	; (8000880 <MX_GPIO_Init+0x104>)
 8000846:	0019      	movs	r1, r3
 8000848:	0010      	movs	r0, r2
 800084a:	f000 fe1b 	bl	8001484 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin SWITCH4_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 800084e:	0021      	movs	r1, r4
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2278      	movs	r2, #120	; 0x78
 8000854:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2200      	movs	r2, #0
 800085a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000862:	187b      	adds	r3, r7, r1
 8000864:	4a06      	ldr	r2, [pc, #24]	; (8000880 <MX_GPIO_Init+0x104>)
 8000866:	0019      	movs	r1, r3
 8000868:	0010      	movs	r0, r2
 800086a:	f000 fe0b 	bl	8001484 <HAL_GPIO_Init>

}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b009      	add	sp, #36	; 0x24
 8000874:	bd90      	pop	{r4, r7, pc}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	40021000 	.word	0x40021000
 800087c:	000001ff 	.word	0x000001ff
 8000880:	48000400 	.word	0x48000400

08000884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <HAL_MspInit+0x44>)
 8000898:	699a      	ldr	r2, [r3, #24]
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <HAL_MspInit+0x44>)
 800089c:	2101      	movs	r1, #1
 800089e:	430a      	orrs	r2, r1
 80008a0:	619a      	str	r2, [r3, #24]
 80008a2:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <HAL_MspInit+0x44>)
 80008a4:	699b      	ldr	r3, [r3, #24]
 80008a6:	2201      	movs	r2, #1
 80008a8:	4013      	ands	r3, r2
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <HAL_MspInit+0x44>)
 80008b0:	69da      	ldr	r2, [r3, #28]
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <HAL_MspInit+0x44>)
 80008b4:	2180      	movs	r1, #128	; 0x80
 80008b6:	0549      	lsls	r1, r1, #21
 80008b8:	430a      	orrs	r2, r1
 80008ba:	61da      	str	r2, [r3, #28]
 80008bc:	4b05      	ldr	r3, [pc, #20]	; (80008d4 <HAL_MspInit+0x44>)
 80008be:	69da      	ldr	r2, [r3, #28]
 80008c0:	2380      	movs	r3, #128	; 0x80
 80008c2:	055b      	lsls	r3, r3, #21
 80008c4:	4013      	ands	r3, r2
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b002      	add	sp, #8
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	40021000 	.word	0x40021000

080008d8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	; 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e0:	2314      	movs	r3, #20
 80008e2:	18fb      	adds	r3, r7, r3
 80008e4:	0018      	movs	r0, r3
 80008e6:	2314      	movs	r3, #20
 80008e8:	001a      	movs	r2, r3
 80008ea:	2100      	movs	r1, #0
 80008ec:	f002 fd12 	bl	8003314 <memset>
  if(hcan->Instance==CAN)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a1d      	ldr	r2, [pc, #116]	; (800096c <HAL_CAN_MspInit+0x94>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d133      	bne.n	8000962 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80008fa:	4b1d      	ldr	r3, [pc, #116]	; (8000970 <HAL_CAN_MspInit+0x98>)
 80008fc:	69da      	ldr	r2, [r3, #28]
 80008fe:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <HAL_CAN_MspInit+0x98>)
 8000900:	2180      	movs	r1, #128	; 0x80
 8000902:	0489      	lsls	r1, r1, #18
 8000904:	430a      	orrs	r2, r1
 8000906:	61da      	str	r2, [r3, #28]
 8000908:	4b19      	ldr	r3, [pc, #100]	; (8000970 <HAL_CAN_MspInit+0x98>)
 800090a:	69da      	ldr	r2, [r3, #28]
 800090c:	2380      	movs	r3, #128	; 0x80
 800090e:	049b      	lsls	r3, r3, #18
 8000910:	4013      	ands	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
 8000914:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	4b16      	ldr	r3, [pc, #88]	; (8000970 <HAL_CAN_MspInit+0x98>)
 8000918:	695a      	ldr	r2, [r3, #20]
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_CAN_MspInit+0x98>)
 800091c:	2180      	movs	r1, #128	; 0x80
 800091e:	0289      	lsls	r1, r1, #10
 8000920:	430a      	orrs	r2, r1
 8000922:	615a      	str	r2, [r3, #20]
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <HAL_CAN_MspInit+0x98>)
 8000926:	695a      	ldr	r2, [r3, #20]
 8000928:	2380      	movs	r3, #128	; 0x80
 800092a:	029b      	lsls	r3, r3, #10
 800092c:	4013      	ands	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000932:	2114      	movs	r1, #20
 8000934:	187b      	adds	r3, r7, r1
 8000936:	22c0      	movs	r2, #192	; 0xc0
 8000938:	0152      	lsls	r2, r2, #5
 800093a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	187b      	adds	r3, r7, r1
 800093e:	2202      	movs	r2, #2
 8000940:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	187b      	adds	r3, r7, r1
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000948:	187b      	adds	r3, r7, r1
 800094a:	2203      	movs	r2, #3
 800094c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800094e:	187b      	adds	r3, r7, r1
 8000950:	2204      	movs	r2, #4
 8000952:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000954:	187a      	adds	r2, r7, r1
 8000956:	2390      	movs	r3, #144	; 0x90
 8000958:	05db      	lsls	r3, r3, #23
 800095a:	0011      	movs	r1, r2
 800095c:	0018      	movs	r0, r3
 800095e:	f000 fd91 	bl	8001484 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	46bd      	mov	sp, r7
 8000966:	b00a      	add	sp, #40	; 0x28
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	40006400 	.word	0x40006400
 8000970:	40021000 	.word	0x40021000

08000974 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a0e      	ldr	r2, [pc, #56]	; (80009bc <HAL_TIM_Base_MspInit+0x48>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d115      	bne.n	80009b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000986:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <HAL_TIM_Base_MspInit+0x4c>)
 8000988:	699a      	ldr	r2, [r3, #24]
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <HAL_TIM_Base_MspInit+0x4c>)
 800098c:	2180      	movs	r1, #128	; 0x80
 800098e:	0109      	lsls	r1, r1, #4
 8000990:	430a      	orrs	r2, r1
 8000992:	619a      	str	r2, [r3, #24]
 8000994:	4b0a      	ldr	r3, [pc, #40]	; (80009c0 <HAL_TIM_Base_MspInit+0x4c>)
 8000996:	699a      	ldr	r2, [r3, #24]
 8000998:	2380      	movs	r3, #128	; 0x80
 800099a:	011b      	lsls	r3, r3, #4
 800099c:	4013      	ands	r3, r2
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	200d      	movs	r0, #13
 80009a8:	f000 fd3a 	bl	8001420 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80009ac:	200d      	movs	r0, #13
 80009ae:	f000 fd4c 	bl	800144a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	46bd      	mov	sp, r7
 80009b6:	b004      	add	sp, #16
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	40012c00 	.word	0x40012c00
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08a      	sub	sp, #40	; 0x28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	2314      	movs	r3, #20
 80009ce:	18fb      	adds	r3, r7, r3
 80009d0:	0018      	movs	r0, r3
 80009d2:	2314      	movs	r3, #20
 80009d4:	001a      	movs	r2, r3
 80009d6:	2100      	movs	r1, #0
 80009d8:	f002 fc9c 	bl	8003314 <memset>
  if(huart->Instance==USART1)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a1d      	ldr	r2, [pc, #116]	; (8000a58 <HAL_UART_MspInit+0x94>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d133      	bne.n	8000a4e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009e6:	4b1d      	ldr	r3, [pc, #116]	; (8000a5c <HAL_UART_MspInit+0x98>)
 80009e8:	699a      	ldr	r2, [r3, #24]
 80009ea:	4b1c      	ldr	r3, [pc, #112]	; (8000a5c <HAL_UART_MspInit+0x98>)
 80009ec:	2180      	movs	r1, #128	; 0x80
 80009ee:	01c9      	lsls	r1, r1, #7
 80009f0:	430a      	orrs	r2, r1
 80009f2:	619a      	str	r2, [r3, #24]
 80009f4:	4b19      	ldr	r3, [pc, #100]	; (8000a5c <HAL_UART_MspInit+0x98>)
 80009f6:	699a      	ldr	r2, [r3, #24]
 80009f8:	2380      	movs	r3, #128	; 0x80
 80009fa:	01db      	lsls	r3, r3, #7
 80009fc:	4013      	ands	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
 8000a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	4b16      	ldr	r3, [pc, #88]	; (8000a5c <HAL_UART_MspInit+0x98>)
 8000a04:	695a      	ldr	r2, [r3, #20]
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <HAL_UART_MspInit+0x98>)
 8000a08:	2180      	movs	r1, #128	; 0x80
 8000a0a:	0289      	lsls	r1, r1, #10
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	615a      	str	r2, [r3, #20]
 8000a10:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <HAL_UART_MspInit+0x98>)
 8000a12:	695a      	ldr	r2, [r3, #20]
 8000a14:	2380      	movs	r3, #128	; 0x80
 8000a16:	029b      	lsls	r3, r3, #10
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a1e:	2114      	movs	r1, #20
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	22c0      	movs	r2, #192	; 0xc0
 8000a24:	00d2      	lsls	r2, r2, #3
 8000a26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	2203      	movs	r2, #3
 8000a38:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a40:	187a      	adds	r2, r7, r1
 8000a42:	2390      	movs	r3, #144	; 0x90
 8000a44:	05db      	lsls	r3, r3, #23
 8000a46:	0011      	movs	r1, r2
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f000 fd1b 	bl	8001484 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b00a      	add	sp, #40	; 0x28
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	40013800 	.word	0x40013800
 8000a5c:	40021000 	.word	0x40021000

08000a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a64:	46c0      	nop			; (mov r8, r8)
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <HardFault_Handler+0x4>

08000a70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a74:	46c0      	nop			; (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a88:	f000 f8a0 	bl	8000bcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a8c:	46c0      	nop			; (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f001 fcd2 	bl	8002444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	20000108 	.word	0x20000108

08000aac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
	...

08000ab8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ab8:	4813      	ldr	r0, [pc, #76]	; (8000b08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aba:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000abc:	4813      	ldr	r0, [pc, #76]	; (8000b0c <LoopForever+0x6>)
    LDR R1, [R0]
 8000abe:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000ac0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000ac2:	4a13      	ldr	r2, [pc, #76]	; (8000b10 <LoopForever+0xa>)
    CMP R1, R2
 8000ac4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000ac6:	d105      	bne.n	8000ad4 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000ac8:	4812      	ldr	r0, [pc, #72]	; (8000b14 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000aca:	4913      	ldr	r1, [pc, #76]	; (8000b18 <LoopForever+0x12>)
    STR R1, [R0]
 8000acc:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000ace:	4813      	ldr	r0, [pc, #76]	; (8000b1c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000ad0:	4913      	ldr	r1, [pc, #76]	; (8000b20 <LoopForever+0x1a>)
    STR R1, [R0]
 8000ad2:	6001      	str	r1, [r0, #0]

08000ad4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ad4:	4813      	ldr	r0, [pc, #76]	; (8000b24 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000ad6:	4914      	ldr	r1, [pc, #80]	; (8000b28 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000ad8:	4a14      	ldr	r2, [pc, #80]	; (8000b2c <LoopForever+0x26>)
  movs r3, #0
 8000ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000adc:	e002      	b.n	8000ae4 <LoopCopyDataInit>

08000ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae2:	3304      	adds	r3, #4

08000ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae8:	d3f9      	bcc.n	8000ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aea:	4a11      	ldr	r2, [pc, #68]	; (8000b30 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000aec:	4c11      	ldr	r4, [pc, #68]	; (8000b34 <LoopForever+0x2e>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af0:	e001      	b.n	8000af6 <LoopFillZerobss>

08000af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af4:	3204      	adds	r2, #4

08000af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af8:	d3fb      	bcc.n	8000af2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000afa:	f7ff ffd7 	bl	8000aac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000afe:	f002 fbe5 	bl	80032cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b02:	f7ff fc6f 	bl	80003e4 <main>

08000b06 <LoopForever>:

LoopForever:
    b LoopForever
 8000b06:	e7fe      	b.n	8000b06 <LoopForever>
  ldr   r0, =_estack
 8000b08:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000b0c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000b10:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000b14:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000b18:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000b1c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000b20:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000b2c:	080033c8 	.word	0x080033c8
  ldr r2, =_sbss
 8000b30:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b34:	20000194 	.word	0x20000194

08000b38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC1_IRQHandler>
	...

08000b3c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <HAL_Init+0x24>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <HAL_Init+0x24>)
 8000b46:	2110      	movs	r1, #16
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f000 f809 	bl	8000b64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b52:	f7ff fe9d 	bl	8000890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	0018      	movs	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	40022000 	.word	0x40022000

08000b64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b6c:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <HAL_InitTick+0x5c>)
 8000b6e:	681c      	ldr	r4, [r3, #0]
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <HAL_InitTick+0x60>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	0019      	movs	r1, r3
 8000b76:	23fa      	movs	r3, #250	; 0xfa
 8000b78:	0098      	lsls	r0, r3, #2
 8000b7a:	f7ff fac5 	bl	8000108 <__udivsi3>
 8000b7e:	0003      	movs	r3, r0
 8000b80:	0019      	movs	r1, r3
 8000b82:	0020      	movs	r0, r4
 8000b84:	f7ff fac0 	bl	8000108 <__udivsi3>
 8000b88:	0003      	movs	r3, r0
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f000 fc6d 	bl	800146a <HAL_SYSTICK_Config>
 8000b90:	1e03      	subs	r3, r0, #0
 8000b92:	d001      	beq.n	8000b98 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	e00f      	b.n	8000bb8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	d80b      	bhi.n	8000bb6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b9e:	6879      	ldr	r1, [r7, #4]
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	425b      	negs	r3, r3
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f000 fc3a 	bl	8001420 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <HAL_InitTick+0x64>)
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e000      	b.n	8000bb8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
}
 8000bb8:	0018      	movs	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b003      	add	sp, #12
 8000bbe:	bd90      	pop	{r4, r7, pc}
 8000bc0:	20000004 	.word	0x20000004
 8000bc4:	2000000c 	.word	0x2000000c
 8000bc8:	20000008 	.word	0x20000008

08000bcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bd0:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <HAL_IncTick+0x1c>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	4b05      	ldr	r3, [pc, #20]	; (8000bec <HAL_IncTick+0x20>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	18d2      	adds	r2, r2, r3
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <HAL_IncTick+0x20>)
 8000bde:	601a      	str	r2, [r3, #0]
}
 8000be0:	46c0      	nop			; (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	2000000c 	.word	0x2000000c
 8000bec:	20000190 	.word	0x20000190

08000bf0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf4:	4b02      	ldr	r3, [pc, #8]	; (8000c00 <HAL_GetTick+0x10>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
}
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	20000190 	.word	0x20000190

08000c04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c0c:	f7ff fff0 	bl	8000bf0 <HAL_GetTick>
 8000c10:	0003      	movs	r3, r0
 8000c12:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	d005      	beq.n	8000c2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c1e:	4b09      	ldr	r3, [pc, #36]	; (8000c44 <HAL_Delay+0x40>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	001a      	movs	r2, r3
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	189b      	adds	r3, r3, r2
 8000c28:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	f7ff ffe0 	bl	8000bf0 <HAL_GetTick>
 8000c30:	0002      	movs	r2, r0
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d8f7      	bhi.n	8000c2c <HAL_Delay+0x28>
  {
  }
}
 8000c3c:	46c0      	nop			; (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b004      	add	sp, #16
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	2000000c 	.word	0x2000000c

08000c48 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e0f0      	b.n	8000e3c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2220      	movs	r2, #32
 8000c5e:	5c9b      	ldrb	r3, [r3, r2]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d103      	bne.n	8000c6e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f7ff fe35 	bl	80008d8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2102      	movs	r1, #2
 8000c7a:	438a      	bics	r2, r1
 8000c7c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c7e:	f7ff ffb7 	bl	8000bf0 <HAL_GetTick>
 8000c82:	0003      	movs	r3, r0
 8000c84:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c86:	e013      	b.n	8000cb0 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c88:	f7ff ffb2 	bl	8000bf0 <HAL_GetTick>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b0a      	cmp	r3, #10
 8000c94:	d90c      	bls.n	8000cb0 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c9a:	2280      	movs	r2, #128	; 0x80
 8000c9c:	0292      	lsls	r2, r2, #10
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	2105      	movs	r1, #5
 8000caa:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e0c5      	b.n	8000e3c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	4013      	ands	r3, r2
 8000cba:	d1e5      	bne.n	8000c88 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ccc:	f7ff ff90 	bl	8000bf0 <HAL_GetTick>
 8000cd0:	0003      	movs	r3, r0
 8000cd2:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cd4:	e013      	b.n	8000cfe <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cd6:	f7ff ff8b 	bl	8000bf0 <HAL_GetTick>
 8000cda:	0002      	movs	r2, r0
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	2b0a      	cmp	r3, #10
 8000ce2:	d90c      	bls.n	8000cfe <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce8:	2280      	movs	r2, #128	; 0x80
 8000cea:	0292      	lsls	r2, r2, #10
 8000cec:	431a      	orrs	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2220      	movs	r2, #32
 8000cf6:	2105      	movs	r1, #5
 8000cf8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e09e      	b.n	8000e3c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	2201      	movs	r2, #1
 8000d06:	4013      	ands	r3, r2
 8000d08:	d0e5      	beq.n	8000cd6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	7e1b      	ldrb	r3, [r3, #24]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d108      	bne.n	8000d24 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2180      	movs	r1, #128	; 0x80
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	e007      	b.n	8000d34 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2180      	movs	r1, #128	; 0x80
 8000d30:	438a      	bics	r2, r1
 8000d32:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7e5b      	ldrb	r3, [r3, #25]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d108      	bne.n	8000d4e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2140      	movs	r1, #64	; 0x40
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	e007      	b.n	8000d5e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2140      	movs	r1, #64	; 0x40
 8000d5a:	438a      	bics	r2, r1
 8000d5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	7e9b      	ldrb	r3, [r3, #26]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d108      	bne.n	8000d78 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2120      	movs	r1, #32
 8000d72:	430a      	orrs	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	e007      	b.n	8000d88 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2120      	movs	r1, #32
 8000d84:	438a      	bics	r2, r1
 8000d86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	7edb      	ldrb	r3, [r3, #27]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d108      	bne.n	8000da2 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	438a      	bics	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	e007      	b.n	8000db2 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2110      	movs	r1, #16
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	7f1b      	ldrb	r3, [r3, #28]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d108      	bne.n	8000dcc <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2108      	movs	r1, #8
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	e007      	b.n	8000ddc <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2108      	movs	r1, #8
 8000dd8:	438a      	bics	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	7f5b      	ldrb	r3, [r3, #29]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d108      	bne.n	8000df6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2104      	movs	r1, #4
 8000df0:	430a      	orrs	r2, r1
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	e007      	b.n	8000e06 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2104      	movs	r1, #4
 8000e02:	438a      	bics	r2, r1
 8000e04:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	431a      	orrs	r2, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	0011      	movs	r1, r2
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	1e5a      	subs	r2, r3, #1
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2220      	movs	r2, #32
 8000e36:	2101      	movs	r1, #1
 8000e38:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000e3a:	2300      	movs	r3, #0
}
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b004      	add	sp, #16
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e54:	2013      	movs	r0, #19
 8000e56:	183b      	adds	r3, r7, r0
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	2120      	movs	r1, #32
 8000e5c:	5c52      	ldrb	r2, [r2, r1]
 8000e5e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e60:	183b      	adds	r3, r7, r0
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d005      	beq.n	8000e74 <HAL_CAN_ConfigFilter+0x30>
 8000e68:	2313      	movs	r3, #19
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d000      	beq.n	8000e74 <HAL_CAN_ConfigFilter+0x30>
 8000e72:	e0cd      	b.n	8001010 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	2380      	movs	r3, #128	; 0x80
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	58d3      	ldr	r3, [r2, r3]
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	0011      	movs	r1, r2
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	2380      	movs	r3, #128	; 0x80
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	221f      	movs	r2, #31
 8000e90:	4013      	ands	r3, r2
 8000e92:	2201      	movs	r2, #1
 8000e94:	409a      	lsls	r2, r3
 8000e96:	0013      	movs	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	2387      	movs	r3, #135	; 0x87
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	58d3      	ldr	r3, [r2, r3]
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	43d2      	mvns	r2, r2
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	0011      	movs	r1, r2
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	2387      	movs	r3, #135	; 0x87
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d129      	bne.n	8000f0e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	2383      	movs	r3, #131	; 0x83
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	58d3      	ldr	r3, [r2, r3]
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	43d2      	mvns	r2, r2
 8000ec6:	401a      	ands	r2, r3
 8000ec8:	0011      	movs	r1, r2
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	2383      	movs	r3, #131	; 0x83
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	041b      	lsls	r3, r3, #16
 8000ede:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ee4:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3248      	adds	r2, #72	; 0x48
 8000eea:	00d2      	lsls	r2, r2, #3
 8000eec:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	041b      	lsls	r3, r3, #16
 8000efa:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f00:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f02:	6979      	ldr	r1, [r7, #20]
 8000f04:	3348      	adds	r3, #72	; 0x48
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	18cb      	adds	r3, r1, r3
 8000f0a:	3304      	adds	r3, #4
 8000f0c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d128      	bne.n	8000f68 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	2383      	movs	r3, #131	; 0x83
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	58d2      	ldr	r2, [r2, r3]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	431a      	orrs	r2, r3
 8000f22:	0011      	movs	r1, r2
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	2383      	movs	r3, #131	; 0x83
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	041b      	lsls	r3, r3, #16
 8000f38:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f3e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	3248      	adds	r2, #72	; 0x48
 8000f44:	00d2      	lsls	r2, r2, #3
 8000f46:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	041b      	lsls	r3, r3, #16
 8000f54:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f5c:	6979      	ldr	r1, [r7, #20]
 8000f5e:	3348      	adds	r3, #72	; 0x48
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	18cb      	adds	r3, r1, r3
 8000f64:	3304      	adds	r3, #4
 8000f66:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10c      	bne.n	8000f8a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f70:	697a      	ldr	r2, [r7, #20]
 8000f72:	2381      	movs	r3, #129	; 0x81
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	58d3      	ldr	r3, [r2, r3]
 8000f78:	68fa      	ldr	r2, [r7, #12]
 8000f7a:	43d2      	mvns	r2, r2
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	0011      	movs	r1, r2
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	2381      	movs	r3, #129	; 0x81
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	50d1      	str	r1, [r2, r3]
 8000f88:	e00a      	b.n	8000fa0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000f8a:	697a      	ldr	r2, [r7, #20]
 8000f8c:	2381      	movs	r3, #129	; 0x81
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	58d2      	ldr	r2, [r2, r3]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	431a      	orrs	r2, r3
 8000f96:	0011      	movs	r1, r2
 8000f98:	697a      	ldr	r2, [r7, #20]
 8000f9a:	2381      	movs	r3, #129	; 0x81
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	691b      	ldr	r3, [r3, #16]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10c      	bne.n	8000fc2 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	2385      	movs	r3, #133	; 0x85
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	58d3      	ldr	r3, [r2, r3]
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	43d2      	mvns	r2, r2
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	2385      	movs	r3, #133	; 0x85
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	50d1      	str	r1, [r2, r3]
 8000fc0:	e00a      	b.n	8000fd8 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	2385      	movs	r3, #133	; 0x85
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	58d2      	ldr	r2, [r2, r3]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	0011      	movs	r1, r2
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	2385      	movs	r3, #133	; 0x85
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d10a      	bne.n	8000ff6 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	2387      	movs	r3, #135	; 0x87
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	58d2      	ldr	r2, [r2, r3]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	431a      	orrs	r2, r3
 8000fec:	0011      	movs	r1, r2
 8000fee:	697a      	ldr	r2, [r7, #20]
 8000ff0:	2387      	movs	r3, #135	; 0x87
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ff6:	697a      	ldr	r2, [r7, #20]
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	58d3      	ldr	r3, [r2, r3]
 8000ffe:	2201      	movs	r2, #1
 8001000:	4393      	bics	r3, r2
 8001002:	0019      	movs	r1, r3
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800100c:	2300      	movs	r3, #0
 800100e:	e007      	b.n	8001020 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	02d2      	lsls	r2, r2, #11
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
  }
}
 8001020:	0018      	movs	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	b006      	add	sp, #24
 8001026:	bd80      	pop	{r7, pc}

08001028 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2220      	movs	r2, #32
 8001034:	5c9b      	ldrb	r3, [r3, r2]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b01      	cmp	r3, #1
 800103a:	d12f      	bne.n	800109c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2220      	movs	r2, #32
 8001040:	2102      	movs	r1, #2
 8001042:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2101      	movs	r1, #1
 8001050:	438a      	bics	r2, r1
 8001052:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001054:	f7ff fdcc 	bl	8000bf0 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800105c:	e013      	b.n	8001086 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800105e:	f7ff fdc7 	bl	8000bf0 <HAL_GetTick>
 8001062:	0002      	movs	r2, r0
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b0a      	cmp	r3, #10
 800106a:	d90c      	bls.n	8001086 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001070:	2280      	movs	r2, #128	; 0x80
 8001072:	0292      	lsls	r2, r2, #10
 8001074:	431a      	orrs	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2220      	movs	r2, #32
 800107e:	2105      	movs	r1, #5
 8001080:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e012      	b.n	80010ac <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	2201      	movs	r2, #1
 800108e:	4013      	ands	r3, r2
 8001090:	d1e5      	bne.n	800105e <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001098:	2300      	movs	r3, #0
 800109a:	e007      	b.n	80010ac <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a0:	2280      	movs	r2, #128	; 0x80
 80010a2:	0312      	lsls	r2, r2, #12
 80010a4:	431a      	orrs	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
  }
}
 80010ac:	0018      	movs	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b004      	add	sp, #16
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
 80010c0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80010c2:	201f      	movs	r0, #31
 80010c4:	183b      	adds	r3, r7, r0
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	2120      	movs	r1, #32
 80010ca:	5c52      	ldrb	r2, [r2, r1]
 80010cc:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80010d6:	183b      	adds	r3, r7, r0
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d005      	beq.n	80010ea <HAL_CAN_AddTxMessage+0x36>
 80010de:	231f      	movs	r3, #31
 80010e0:	18fb      	adds	r3, r7, r3
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d000      	beq.n	80010ea <HAL_CAN_AddTxMessage+0x36>
 80010e8:	e0b7      	b.n	800125a <HAL_CAN_AddTxMessage+0x1a6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	2380      	movs	r3, #128	; 0x80
 80010ee:	04db      	lsls	r3, r3, #19
 80010f0:	4013      	ands	r3, r2
 80010f2:	d10a      	bne.n	800110a <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	051b      	lsls	r3, r3, #20
 80010fa:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80010fc:	d105      	bne.n	800110a <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME2) != 0U))
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	055b      	lsls	r3, r3, #21
 8001104:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001106:	d100      	bne.n	800110a <HAL_CAN_AddTxMessage+0x56>
 8001108:	e09e      	b.n	8001248 <HAL_CAN_AddTxMessage+0x194>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	0e1b      	lsrs	r3, r3, #24
 800110e:	2203      	movs	r2, #3
 8001110:	4013      	ands	r3, r2
 8001112:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d908      	bls.n	800112c <HAL_CAN_AddTxMessage+0x78>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111e:	2280      	movs	r2, #128	; 0x80
 8001120:	0412      	lsls	r2, r2, #16
 8001122:	431a      	orrs	r2, r3
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e09e      	b.n	800126a <HAL_CAN_AddTxMessage+0x1b6>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800112c:	2201      	movs	r2, #1
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	409a      	lsls	r2, r3
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d10c      	bne.n	8001158 <HAL_CAN_AddTxMessage+0xa4>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4311      	orrs	r1, r2
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	3218      	adds	r2, #24
 8001152:	0112      	lsls	r2, r2, #4
 8001154:	50d1      	str	r1, [r2, r3]
 8001156:	e00f      	b.n	8001178 <HAL_CAN_AddTxMessage+0xc4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001162:	431a      	orrs	r2, r3
 8001164:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 800116e:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	3218      	adds	r2, #24
 8001174:	0112      	lsls	r2, r2, #4
 8001176:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	6819      	ldr	r1, [r3, #0]
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	691a      	ldr	r2, [r3, #16]
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	3318      	adds	r3, #24
 8001184:	011b      	lsls	r3, r3, #4
 8001186:	18cb      	adds	r3, r1, r3
 8001188:	3304      	adds	r3, #4
 800118a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	7d1b      	ldrb	r3, [r3, #20]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d112      	bne.n	80011ba <HAL_CAN_AddTxMessage+0x106>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	3318      	adds	r3, #24
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	18d3      	adds	r3, r2, r3
 80011a0:	3304      	adds	r3, #4
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6819      	ldr	r1, [r3, #0]
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	431a      	orrs	r2, r3
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	3318      	adds	r3, #24
 80011b2:	011b      	lsls	r3, r3, #4
 80011b4:	18cb      	adds	r3, r1, r3
 80011b6:	3304      	adds	r3, #4
 80011b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3307      	adds	r3, #7
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	061a      	lsls	r2, r3, #24
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3306      	adds	r3, #6
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	041b      	lsls	r3, r3, #16
 80011ca:	431a      	orrs	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3305      	adds	r3, #5
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	431a      	orrs	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	3304      	adds	r3, #4
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	0019      	movs	r1, r3
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6818      	ldr	r0, [r3, #0]
 80011e2:	430a      	orrs	r2, r1
 80011e4:	6979      	ldr	r1, [r7, #20]
 80011e6:	23c6      	movs	r3, #198	; 0xc6
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	0109      	lsls	r1, r1, #4
 80011ec:	1841      	adds	r1, r0, r1
 80011ee:	18cb      	adds	r3, r1, r3
 80011f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3303      	adds	r3, #3
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	061a      	lsls	r2, r3, #24
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3302      	adds	r3, #2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	041b      	lsls	r3, r3, #16
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3301      	adds	r3, #1
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	431a      	orrs	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	0019      	movs	r1, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	6979      	ldr	r1, [r7, #20]
 800121c:	23c4      	movs	r3, #196	; 0xc4
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	0109      	lsls	r1, r1, #4
 8001222:	1841      	adds	r1, r0, r1
 8001224:	18cb      	adds	r3, r1, r3
 8001226:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	3218      	adds	r2, #24
 8001230:	0112      	lsls	r2, r2, #4
 8001232:	58d2      	ldr	r2, [r2, r3]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2101      	movs	r1, #1
 800123a:	4311      	orrs	r1, r2
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	3218      	adds	r2, #24
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	e010      	b.n	800126a <HAL_CAN_AddTxMessage+0x1b6>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124c:	2280      	movs	r2, #128	; 0x80
 800124e:	0392      	lsls	r2, r2, #14
 8001250:	431a      	orrs	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e007      	b.n	800126a <HAL_CAN_AddTxMessage+0x1b6>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125e:	2280      	movs	r2, #128	; 0x80
 8001260:	02d2      	lsls	r2, r2, #11
 8001262:	431a      	orrs	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
  }
}
 800126a:	0018      	movs	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	b008      	add	sp, #32
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800127c:	200f      	movs	r0, #15
 800127e:	183b      	adds	r3, r7, r0
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	2120      	movs	r1, #32
 8001284:	5c52      	ldrb	r2, [r2, r1]
 8001286:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001288:	183b      	adds	r3, r7, r0
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d004      	beq.n	800129a <HAL_CAN_ActivateNotification+0x28>
 8001290:	230f      	movs	r3, #15
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d109      	bne.n	80012ae <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6959      	ldr	r1, [r3, #20]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	683a      	ldr	r2, [r7, #0]
 80012a6:	430a      	orrs	r2, r1
 80012a8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80012aa:	2300      	movs	r3, #0
 80012ac:	e007      	b.n	80012be <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b2:	2280      	movs	r2, #128	; 0x80
 80012b4:	02d2      	lsls	r2, r2, #11
 80012b6:	431a      	orrs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
  }
}
 80012be:	0018      	movs	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	b004      	add	sp, #16
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	0002      	movs	r2, r0
 80012d0:	1dfb      	adds	r3, r7, #7
 80012d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012d4:	1dfb      	adds	r3, r7, #7
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b7f      	cmp	r3, #127	; 0x7f
 80012da:	d809      	bhi.n	80012f0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012dc:	1dfb      	adds	r3, r7, #7
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	001a      	movs	r2, r3
 80012e2:	231f      	movs	r3, #31
 80012e4:	401a      	ands	r2, r3
 80012e6:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <__NVIC_EnableIRQ+0x30>)
 80012e8:	2101      	movs	r1, #1
 80012ea:	4091      	lsls	r1, r2
 80012ec:	000a      	movs	r2, r1
 80012ee:	601a      	str	r2, [r3, #0]
  }
}
 80012f0:	46c0      	nop			; (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b002      	add	sp, #8
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	0002      	movs	r2, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	1dfb      	adds	r3, r7, #7
 8001308:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b7f      	cmp	r3, #127	; 0x7f
 8001310:	d828      	bhi.n	8001364 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001312:	4a2f      	ldr	r2, [pc, #188]	; (80013d0 <__NVIC_SetPriority+0xd4>)
 8001314:	1dfb      	adds	r3, r7, #7
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	b25b      	sxtb	r3, r3
 800131a:	089b      	lsrs	r3, r3, #2
 800131c:	33c0      	adds	r3, #192	; 0xc0
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	589b      	ldr	r3, [r3, r2]
 8001322:	1dfa      	adds	r2, r7, #7
 8001324:	7812      	ldrb	r2, [r2, #0]
 8001326:	0011      	movs	r1, r2
 8001328:	2203      	movs	r2, #3
 800132a:	400a      	ands	r2, r1
 800132c:	00d2      	lsls	r2, r2, #3
 800132e:	21ff      	movs	r1, #255	; 0xff
 8001330:	4091      	lsls	r1, r2
 8001332:	000a      	movs	r2, r1
 8001334:	43d2      	mvns	r2, r2
 8001336:	401a      	ands	r2, r3
 8001338:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	019b      	lsls	r3, r3, #6
 800133e:	22ff      	movs	r2, #255	; 0xff
 8001340:	401a      	ands	r2, r3
 8001342:	1dfb      	adds	r3, r7, #7
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	0018      	movs	r0, r3
 8001348:	2303      	movs	r3, #3
 800134a:	4003      	ands	r3, r0
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001350:	481f      	ldr	r0, [pc, #124]	; (80013d0 <__NVIC_SetPriority+0xd4>)
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	b25b      	sxtb	r3, r3
 8001358:	089b      	lsrs	r3, r3, #2
 800135a:	430a      	orrs	r2, r1
 800135c:	33c0      	adds	r3, #192	; 0xc0
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001362:	e031      	b.n	80013c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001364:	4a1b      	ldr	r2, [pc, #108]	; (80013d4 <__NVIC_SetPriority+0xd8>)
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	0019      	movs	r1, r3
 800136c:	230f      	movs	r3, #15
 800136e:	400b      	ands	r3, r1
 8001370:	3b08      	subs	r3, #8
 8001372:	089b      	lsrs	r3, r3, #2
 8001374:	3306      	adds	r3, #6
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	18d3      	adds	r3, r2, r3
 800137a:	3304      	adds	r3, #4
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	1dfa      	adds	r2, r7, #7
 8001380:	7812      	ldrb	r2, [r2, #0]
 8001382:	0011      	movs	r1, r2
 8001384:	2203      	movs	r2, #3
 8001386:	400a      	ands	r2, r1
 8001388:	00d2      	lsls	r2, r2, #3
 800138a:	21ff      	movs	r1, #255	; 0xff
 800138c:	4091      	lsls	r1, r2
 800138e:	000a      	movs	r2, r1
 8001390:	43d2      	mvns	r2, r2
 8001392:	401a      	ands	r2, r3
 8001394:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	019b      	lsls	r3, r3, #6
 800139a:	22ff      	movs	r2, #255	; 0xff
 800139c:	401a      	ands	r2, r3
 800139e:	1dfb      	adds	r3, r7, #7
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	0018      	movs	r0, r3
 80013a4:	2303      	movs	r3, #3
 80013a6:	4003      	ands	r3, r0
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013ac:	4809      	ldr	r0, [pc, #36]	; (80013d4 <__NVIC_SetPriority+0xd8>)
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	001c      	movs	r4, r3
 80013b4:	230f      	movs	r3, #15
 80013b6:	4023      	ands	r3, r4
 80013b8:	3b08      	subs	r3, #8
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	430a      	orrs	r2, r1
 80013be:	3306      	adds	r3, #6
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	18c3      	adds	r3, r0, r3
 80013c4:	3304      	adds	r3, #4
 80013c6:	601a      	str	r2, [r3, #0]
}
 80013c8:	46c0      	nop			; (mov r8, r8)
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b003      	add	sp, #12
 80013ce:	bd90      	pop	{r4, r7, pc}
 80013d0:	e000e100 	.word	0xe000e100
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	4a0c      	ldr	r2, [pc, #48]	; (8001418 <SysTick_Config+0x40>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d901      	bls.n	80013ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ea:	2301      	movs	r3, #1
 80013ec:	e010      	b.n	8001410 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ee:	4b0b      	ldr	r3, [pc, #44]	; (800141c <SysTick_Config+0x44>)
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	3a01      	subs	r2, #1
 80013f4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013f6:	2301      	movs	r3, #1
 80013f8:	425b      	negs	r3, r3
 80013fa:	2103      	movs	r1, #3
 80013fc:	0018      	movs	r0, r3
 80013fe:	f7ff ff7d 	bl	80012fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <SysTick_Config+0x44>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001408:	4b04      	ldr	r3, [pc, #16]	; (800141c <SysTick_Config+0x44>)
 800140a:	2207      	movs	r2, #7
 800140c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800140e:	2300      	movs	r3, #0
}
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b002      	add	sp, #8
 8001416:	bd80      	pop	{r7, pc}
 8001418:	00ffffff 	.word	0x00ffffff
 800141c:	e000e010 	.word	0xe000e010

08001420 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
 800142a:	210f      	movs	r1, #15
 800142c:	187b      	adds	r3, r7, r1
 800142e:	1c02      	adds	r2, r0, #0
 8001430:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	187b      	adds	r3, r7, r1
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	b25b      	sxtb	r3, r3
 800143a:	0011      	movs	r1, r2
 800143c:	0018      	movs	r0, r3
 800143e:	f7ff ff5d 	bl	80012fc <__NVIC_SetPriority>
}
 8001442:	46c0      	nop			; (mov r8, r8)
 8001444:	46bd      	mov	sp, r7
 8001446:	b004      	add	sp, #16
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	0002      	movs	r2, r0
 8001452:	1dfb      	adds	r3, r7, #7
 8001454:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001456:	1dfb      	adds	r3, r7, #7
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	b25b      	sxtb	r3, r3
 800145c:	0018      	movs	r0, r3
 800145e:	f7ff ff33 	bl	80012c8 <__NVIC_EnableIRQ>
}
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	46bd      	mov	sp, r7
 8001466:	b002      	add	sp, #8
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	0018      	movs	r0, r3
 8001476:	f7ff ffaf 	bl	80013d8 <SysTick_Config>
 800147a:	0003      	movs	r3, r0
}
 800147c:	0018      	movs	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	b002      	add	sp, #8
 8001482:	bd80      	pop	{r7, pc}

08001484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001492:	e149      	b.n	8001728 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2101      	movs	r1, #1
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	4091      	lsls	r1, r2
 800149e:	000a      	movs	r2, r1
 80014a0:	4013      	ands	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d100      	bne.n	80014ac <HAL_GPIO_Init+0x28>
 80014aa:	e13a      	b.n	8001722 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d00b      	beq.n	80014cc <HAL_GPIO_Init+0x48>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d007      	beq.n	80014cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014c0:	2b11      	cmp	r3, #17
 80014c2:	d003      	beq.n	80014cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	2b12      	cmp	r3, #18
 80014ca:	d130      	bne.n	800152e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	409a      	lsls	r2, r3
 80014da:	0013      	movs	r3, r2
 80014dc:	43da      	mvns	r2, r3
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	4013      	ands	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	68da      	ldr	r2, [r3, #12]
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	409a      	lsls	r2, r3
 80014ee:	0013      	movs	r3, r2
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001502:	2201      	movs	r2, #1
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	409a      	lsls	r2, r3
 8001508:	0013      	movs	r3, r2
 800150a:	43da      	mvns	r2, r3
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4013      	ands	r3, r2
 8001510:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	091b      	lsrs	r3, r3, #4
 8001518:	2201      	movs	r2, #1
 800151a:	401a      	ands	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	409a      	lsls	r2, r3
 8001520:	0013      	movs	r3, r2
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	2203      	movs	r2, #3
 800153a:	409a      	lsls	r2, r3
 800153c:	0013      	movs	r3, r2
 800153e:	43da      	mvns	r2, r3
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	4013      	ands	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	689a      	ldr	r2, [r3, #8]
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	409a      	lsls	r2, r3
 8001550:	0013      	movs	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	4313      	orrs	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	2b02      	cmp	r3, #2
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0xea>
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b12      	cmp	r3, #18
 800156c:	d123      	bne.n	80015b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	08da      	lsrs	r2, r3, #3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3208      	adds	r2, #8
 8001576:	0092      	lsls	r2, r2, #2
 8001578:	58d3      	ldr	r3, [r2, r3]
 800157a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	2207      	movs	r2, #7
 8001580:	4013      	ands	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	220f      	movs	r2, #15
 8001586:	409a      	lsls	r2, r3
 8001588:	0013      	movs	r3, r2
 800158a:	43da      	mvns	r2, r3
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4013      	ands	r3, r2
 8001590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	691a      	ldr	r2, [r3, #16]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	2107      	movs	r1, #7
 800159a:	400b      	ands	r3, r1
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	409a      	lsls	r2, r3
 80015a0:	0013      	movs	r3, r2
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	08da      	lsrs	r2, r3, #3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3208      	adds	r2, #8
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	6939      	ldr	r1, [r7, #16]
 80015b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	2203      	movs	r2, #3
 80015c2:	409a      	lsls	r2, r3
 80015c4:	0013      	movs	r3, r2
 80015c6:	43da      	mvns	r2, r3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	2203      	movs	r2, #3
 80015d4:	401a      	ands	r2, r3
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	409a      	lsls	r2, r3
 80015dc:	0013      	movs	r3, r2
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	055b      	lsls	r3, r3, #21
 80015f2:	4013      	ands	r3, r2
 80015f4:	d100      	bne.n	80015f8 <HAL_GPIO_Init+0x174>
 80015f6:	e094      	b.n	8001722 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f8:	4b51      	ldr	r3, [pc, #324]	; (8001740 <HAL_GPIO_Init+0x2bc>)
 80015fa:	699a      	ldr	r2, [r3, #24]
 80015fc:	4b50      	ldr	r3, [pc, #320]	; (8001740 <HAL_GPIO_Init+0x2bc>)
 80015fe:	2101      	movs	r1, #1
 8001600:	430a      	orrs	r2, r1
 8001602:	619a      	str	r2, [r3, #24]
 8001604:	4b4e      	ldr	r3, [pc, #312]	; (8001740 <HAL_GPIO_Init+0x2bc>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	2201      	movs	r2, #1
 800160a:	4013      	ands	r3, r2
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001610:	4a4c      	ldr	r2, [pc, #304]	; (8001744 <HAL_GPIO_Init+0x2c0>)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	089b      	lsrs	r3, r3, #2
 8001616:	3302      	adds	r3, #2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	589b      	ldr	r3, [r3, r2]
 800161c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	2203      	movs	r2, #3
 8001622:	4013      	ands	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	220f      	movs	r2, #15
 8001628:	409a      	lsls	r2, r3
 800162a:	0013      	movs	r3, r2
 800162c:	43da      	mvns	r2, r3
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	4013      	ands	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	2390      	movs	r3, #144	; 0x90
 8001638:	05db      	lsls	r3, r3, #23
 800163a:	429a      	cmp	r2, r3
 800163c:	d00d      	beq.n	800165a <HAL_GPIO_Init+0x1d6>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a41      	ldr	r2, [pc, #260]	; (8001748 <HAL_GPIO_Init+0x2c4>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d007      	beq.n	8001656 <HAL_GPIO_Init+0x1d2>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a40      	ldr	r2, [pc, #256]	; (800174c <HAL_GPIO_Init+0x2c8>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d101      	bne.n	8001652 <HAL_GPIO_Init+0x1ce>
 800164e:	2302      	movs	r3, #2
 8001650:	e004      	b.n	800165c <HAL_GPIO_Init+0x1d8>
 8001652:	2305      	movs	r3, #5
 8001654:	e002      	b.n	800165c <HAL_GPIO_Init+0x1d8>
 8001656:	2301      	movs	r3, #1
 8001658:	e000      	b.n	800165c <HAL_GPIO_Init+0x1d8>
 800165a:	2300      	movs	r3, #0
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	2103      	movs	r1, #3
 8001660:	400a      	ands	r2, r1
 8001662:	0092      	lsls	r2, r2, #2
 8001664:	4093      	lsls	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800166c:	4935      	ldr	r1, [pc, #212]	; (8001744 <HAL_GPIO_Init+0x2c0>)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	089b      	lsrs	r3, r3, #2
 8001672:	3302      	adds	r3, #2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800167a:	4b35      	ldr	r3, [pc, #212]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	43da      	mvns	r2, r3
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	4013      	ands	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	2380      	movs	r3, #128	; 0x80
 8001690:	025b      	lsls	r3, r3, #9
 8001692:	4013      	ands	r3, r2
 8001694:	d003      	beq.n	800169e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800169e:	4b2c      	ldr	r3, [pc, #176]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80016a4:	4b2a      	ldr	r3, [pc, #168]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	43da      	mvns	r2, r3
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	4013      	ands	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	2380      	movs	r3, #128	; 0x80
 80016ba:	029b      	lsls	r3, r3, #10
 80016bc:	4013      	ands	r3, r2
 80016be:	d003      	beq.n	80016c8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016c8:	4b21      	ldr	r3, [pc, #132]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ce:	4b20      	ldr	r3, [pc, #128]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	43da      	mvns	r2, r3
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	4013      	ands	r3, r2
 80016dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	2380      	movs	r3, #128	; 0x80
 80016e4:	035b      	lsls	r3, r3, #13
 80016e6:	4013      	ands	r3, r2
 80016e8:	d003      	beq.n	80016f2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80016f2:	4b17      	ldr	r3, [pc, #92]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80016f8:	4b15      	ldr	r3, [pc, #84]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	43da      	mvns	r2, r3
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	039b      	lsls	r3, r3, #14
 8001710:	4013      	ands	r3, r2
 8001712:	d003      	beq.n	800171c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4313      	orrs	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <HAL_GPIO_Init+0x2cc>)
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	40da      	lsrs	r2, r3
 8001730:	1e13      	subs	r3, r2, #0
 8001732:	d000      	beq.n	8001736 <HAL_GPIO_Init+0x2b2>
 8001734:	e6ae      	b.n	8001494 <HAL_GPIO_Init+0x10>
  } 
}
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	46bd      	mov	sp, r7
 800173a:	b006      	add	sp, #24
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	40021000 	.word	0x40021000
 8001744:	40010000 	.word	0x40010000
 8001748:	48000400 	.word	0x48000400
 800174c:	48000800 	.word	0x48000800
 8001750:	40010400 	.word	0x40010400

08001754 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	000a      	movs	r2, r1
 800175e:	1cbb      	adds	r3, r7, #2
 8001760:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	1cba      	adds	r2, r7, #2
 8001768:	8812      	ldrh	r2, [r2, #0]
 800176a:	4013      	ands	r3, r2
 800176c:	d004      	beq.n	8001778 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800176e:	230f      	movs	r3, #15
 8001770:	18fb      	adds	r3, r7, r3
 8001772:	2201      	movs	r2, #1
 8001774:	701a      	strb	r2, [r3, #0]
 8001776:	e003      	b.n	8001780 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001778:	230f      	movs	r3, #15
 800177a:	18fb      	adds	r3, r7, r3
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001780:	230f      	movs	r3, #15
 8001782:	18fb      	adds	r3, r7, r3
 8001784:	781b      	ldrb	r3, [r3, #0]
  }
 8001786:	0018      	movs	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	b004      	add	sp, #16
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
 8001796:	0008      	movs	r0, r1
 8001798:	0011      	movs	r1, r2
 800179a:	1cbb      	adds	r3, r7, #2
 800179c:	1c02      	adds	r2, r0, #0
 800179e:	801a      	strh	r2, [r3, #0]
 80017a0:	1c7b      	adds	r3, r7, #1
 80017a2:	1c0a      	adds	r2, r1, #0
 80017a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017a6:	1c7b      	adds	r3, r7, #1
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d004      	beq.n	80017b8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017ae:	1cbb      	adds	r3, r7, #2
 80017b0:	881a      	ldrh	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017b6:	e003      	b.n	80017c0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017b8:	1cbb      	adds	r3, r7, #2
 80017ba:	881a      	ldrh	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017c0:	46c0      	nop			; (mov r8, r8)
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b002      	add	sp, #8
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d102      	bne.n	80017dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	f000 fb76 	bl	8001ec8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2201      	movs	r2, #1
 80017e2:	4013      	ands	r3, r2
 80017e4:	d100      	bne.n	80017e8 <HAL_RCC_OscConfig+0x20>
 80017e6:	e08e      	b.n	8001906 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80017e8:	4bc5      	ldr	r3, [pc, #788]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	220c      	movs	r2, #12
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b04      	cmp	r3, #4
 80017f2:	d00e      	beq.n	8001812 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017f4:	4bc2      	ldr	r3, [pc, #776]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	220c      	movs	r2, #12
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	d117      	bne.n	8001830 <HAL_RCC_OscConfig+0x68>
 8001800:	4bbf      	ldr	r3, [pc, #764]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	23c0      	movs	r3, #192	; 0xc0
 8001806:	025b      	lsls	r3, r3, #9
 8001808:	401a      	ands	r2, r3
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	025b      	lsls	r3, r3, #9
 800180e:	429a      	cmp	r2, r3
 8001810:	d10e      	bne.n	8001830 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001812:	4bbb      	ldr	r3, [pc, #748]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	029b      	lsls	r3, r3, #10
 800181a:	4013      	ands	r3, r2
 800181c:	d100      	bne.n	8001820 <HAL_RCC_OscConfig+0x58>
 800181e:	e071      	b.n	8001904 <HAL_RCC_OscConfig+0x13c>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d000      	beq.n	800182a <HAL_RCC_OscConfig+0x62>
 8001828:	e06c      	b.n	8001904 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	f000 fb4c 	bl	8001ec8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d107      	bne.n	8001848 <HAL_RCC_OscConfig+0x80>
 8001838:	4bb1      	ldr	r3, [pc, #708]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	4bb0      	ldr	r3, [pc, #704]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800183e:	2180      	movs	r1, #128	; 0x80
 8001840:	0249      	lsls	r1, r1, #9
 8001842:	430a      	orrs	r2, r1
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	e02f      	b.n	80018a8 <HAL_RCC_OscConfig+0xe0>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d10c      	bne.n	800186a <HAL_RCC_OscConfig+0xa2>
 8001850:	4bab      	ldr	r3, [pc, #684]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4baa      	ldr	r3, [pc, #680]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001856:	49ab      	ldr	r1, [pc, #684]	; (8001b04 <HAL_RCC_OscConfig+0x33c>)
 8001858:	400a      	ands	r2, r1
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	4ba8      	ldr	r3, [pc, #672]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4ba7      	ldr	r3, [pc, #668]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001862:	49a9      	ldr	r1, [pc, #676]	; (8001b08 <HAL_RCC_OscConfig+0x340>)
 8001864:	400a      	ands	r2, r1
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	e01e      	b.n	80018a8 <HAL_RCC_OscConfig+0xe0>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	2b05      	cmp	r3, #5
 8001870:	d10e      	bne.n	8001890 <HAL_RCC_OscConfig+0xc8>
 8001872:	4ba3      	ldr	r3, [pc, #652]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4ba2      	ldr	r3, [pc, #648]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001878:	2180      	movs	r1, #128	; 0x80
 800187a:	02c9      	lsls	r1, r1, #11
 800187c:	430a      	orrs	r2, r1
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	4b9f      	ldr	r3, [pc, #636]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4b9e      	ldr	r3, [pc, #632]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001886:	2180      	movs	r1, #128	; 0x80
 8001888:	0249      	lsls	r1, r1, #9
 800188a:	430a      	orrs	r2, r1
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	e00b      	b.n	80018a8 <HAL_RCC_OscConfig+0xe0>
 8001890:	4b9b      	ldr	r3, [pc, #620]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b9a      	ldr	r3, [pc, #616]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001896:	499b      	ldr	r1, [pc, #620]	; (8001b04 <HAL_RCC_OscConfig+0x33c>)
 8001898:	400a      	ands	r2, r1
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	4b98      	ldr	r3, [pc, #608]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b97      	ldr	r3, [pc, #604]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80018a2:	4999      	ldr	r1, [pc, #612]	; (8001b08 <HAL_RCC_OscConfig+0x340>)
 80018a4:	400a      	ands	r2, r1
 80018a6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d014      	beq.n	80018da <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b0:	f7ff f99e 	bl	8000bf0 <HAL_GetTick>
 80018b4:	0003      	movs	r3, r0
 80018b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018b8:	e008      	b.n	80018cc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018ba:	f7ff f999 	bl	8000bf0 <HAL_GetTick>
 80018be:	0002      	movs	r2, r0
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	2b64      	cmp	r3, #100	; 0x64
 80018c6:	d901      	bls.n	80018cc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80018c8:	2303      	movs	r3, #3
 80018ca:	e2fd      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018cc:	4b8c      	ldr	r3, [pc, #560]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	029b      	lsls	r3, r3, #10
 80018d4:	4013      	ands	r3, r2
 80018d6:	d0f0      	beq.n	80018ba <HAL_RCC_OscConfig+0xf2>
 80018d8:	e015      	b.n	8001906 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7ff f989 	bl	8000bf0 <HAL_GetTick>
 80018de:	0003      	movs	r3, r0
 80018e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018e4:	f7ff f984 	bl	8000bf0 <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b64      	cmp	r3, #100	; 0x64
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e2e8      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f6:	4b82      	ldr	r3, [pc, #520]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	029b      	lsls	r3, r3, #10
 80018fe:	4013      	ands	r3, r2
 8001900:	d1f0      	bne.n	80018e4 <HAL_RCC_OscConfig+0x11c>
 8001902:	e000      	b.n	8001906 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001904:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2202      	movs	r2, #2
 800190c:	4013      	ands	r3, r2
 800190e:	d100      	bne.n	8001912 <HAL_RCC_OscConfig+0x14a>
 8001910:	e06c      	b.n	80019ec <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001912:	4b7b      	ldr	r3, [pc, #492]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	220c      	movs	r2, #12
 8001918:	4013      	ands	r3, r2
 800191a:	d00e      	beq.n	800193a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800191c:	4b78      	ldr	r3, [pc, #480]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	220c      	movs	r2, #12
 8001922:	4013      	ands	r3, r2
 8001924:	2b08      	cmp	r3, #8
 8001926:	d11f      	bne.n	8001968 <HAL_RCC_OscConfig+0x1a0>
 8001928:	4b75      	ldr	r3, [pc, #468]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	23c0      	movs	r3, #192	; 0xc0
 800192e:	025b      	lsls	r3, r3, #9
 8001930:	401a      	ands	r2, r3
 8001932:	2380      	movs	r3, #128	; 0x80
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	429a      	cmp	r2, r3
 8001938:	d116      	bne.n	8001968 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	4b71      	ldr	r3, [pc, #452]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2202      	movs	r2, #2
 8001940:	4013      	ands	r3, r2
 8001942:	d005      	beq.n	8001950 <HAL_RCC_OscConfig+0x188>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d001      	beq.n	8001950 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e2bb      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001950:	4b6b      	ldr	r3, [pc, #428]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	22f8      	movs	r2, #248	; 0xf8
 8001956:	4393      	bics	r3, r2
 8001958:	0019      	movs	r1, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	00da      	lsls	r2, r3, #3
 8001960:	4b67      	ldr	r3, [pc, #412]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001962:	430a      	orrs	r2, r1
 8001964:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001966:	e041      	b.n	80019ec <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d024      	beq.n	80019ba <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001970:	4b63      	ldr	r3, [pc, #396]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b62      	ldr	r3, [pc, #392]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001976:	2101      	movs	r1, #1
 8001978:	430a      	orrs	r2, r1
 800197a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197c:	f7ff f938 	bl	8000bf0 <HAL_GetTick>
 8001980:	0003      	movs	r3, r0
 8001982:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001986:	f7ff f933 	bl	8000bf0 <HAL_GetTick>
 800198a:	0002      	movs	r2, r0
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e297      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	4b59      	ldr	r3, [pc, #356]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2202      	movs	r2, #2
 800199e:	4013      	ands	r3, r2
 80019a0:	d0f1      	beq.n	8001986 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a2:	4b57      	ldr	r3, [pc, #348]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	22f8      	movs	r2, #248	; 0xf8
 80019a8:	4393      	bics	r3, r2
 80019aa:	0019      	movs	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	00da      	lsls	r2, r3, #3
 80019b2:	4b53      	ldr	r3, [pc, #332]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80019b4:	430a      	orrs	r2, r1
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	e018      	b.n	80019ec <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ba:	4b51      	ldr	r3, [pc, #324]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	4b50      	ldr	r3, [pc, #320]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80019c0:	2101      	movs	r1, #1
 80019c2:	438a      	bics	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c6:	f7ff f913 	bl	8000bf0 <HAL_GetTick>
 80019ca:	0003      	movs	r3, r0
 80019cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d0:	f7ff f90e 	bl	8000bf0 <HAL_GetTick>
 80019d4:	0002      	movs	r2, r0
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e272      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e2:	4b47      	ldr	r3, [pc, #284]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2202      	movs	r2, #2
 80019e8:	4013      	ands	r3, r2
 80019ea:	d1f1      	bne.n	80019d0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2208      	movs	r2, #8
 80019f2:	4013      	ands	r3, r2
 80019f4:	d036      	beq.n	8001a64 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d019      	beq.n	8001a32 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019fe:	4b40      	ldr	r3, [pc, #256]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a02:	4b3f      	ldr	r3, [pc, #252]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a04:	2101      	movs	r1, #1
 8001a06:	430a      	orrs	r2, r1
 8001a08:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0a:	f7ff f8f1 	bl	8000bf0 <HAL_GetTick>
 8001a0e:	0003      	movs	r3, r0
 8001a10:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a14:	f7ff f8ec 	bl	8000bf0 <HAL_GetTick>
 8001a18:	0002      	movs	r2, r0
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e250      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a26:	4b36      	ldr	r3, [pc, #216]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d0f1      	beq.n	8001a14 <HAL_RCC_OscConfig+0x24c>
 8001a30:	e018      	b.n	8001a64 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a32:	4b33      	ldr	r3, [pc, #204]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a36:	4b32      	ldr	r3, [pc, #200]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a38:	2101      	movs	r1, #1
 8001a3a:	438a      	bics	r2, r1
 8001a3c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3e:	f7ff f8d7 	bl	8000bf0 <HAL_GetTick>
 8001a42:	0003      	movs	r3, r0
 8001a44:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a48:	f7ff f8d2 	bl	8000bf0 <HAL_GetTick>
 8001a4c:	0002      	movs	r2, r0
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e236      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a5a:	4b29      	ldr	r3, [pc, #164]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5e:	2202      	movs	r2, #2
 8001a60:	4013      	ands	r3, r2
 8001a62:	d1f1      	bne.n	8001a48 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2204      	movs	r2, #4
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d100      	bne.n	8001a70 <HAL_RCC_OscConfig+0x2a8>
 8001a6e:	e0b5      	b.n	8001bdc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a70:	231f      	movs	r3, #31
 8001a72:	18fb      	adds	r3, r7, r3
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a78:	4b21      	ldr	r3, [pc, #132]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a7a:	69da      	ldr	r2, [r3, #28]
 8001a7c:	2380      	movs	r3, #128	; 0x80
 8001a7e:	055b      	lsls	r3, r3, #21
 8001a80:	4013      	ands	r3, r2
 8001a82:	d111      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a84:	4b1e      	ldr	r3, [pc, #120]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a86:	69da      	ldr	r2, [r3, #28]
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a8a:	2180      	movs	r1, #128	; 0x80
 8001a8c:	0549      	lsls	r1, r1, #21
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	61da      	str	r2, [r3, #28]
 8001a92:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001a94:	69da      	ldr	r2, [r3, #28]
 8001a96:	2380      	movs	r3, #128	; 0x80
 8001a98:	055b      	lsls	r3, r3, #21
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001aa0:	231f      	movs	r3, #31
 8001aa2:	18fb      	adds	r3, r7, r3
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <HAL_RCC_OscConfig+0x344>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d11a      	bne.n	8001aea <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <HAL_RCC_OscConfig+0x344>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <HAL_RCC_OscConfig+0x344>)
 8001aba:	2180      	movs	r1, #128	; 0x80
 8001abc:	0049      	lsls	r1, r1, #1
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ac2:	f7ff f895 	bl	8000bf0 <HAL_GetTick>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001acc:	f7ff f890 	bl	8000bf0 <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b64      	cmp	r3, #100	; 0x64
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e1f4      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <HAL_RCC_OscConfig+0x344>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	2380      	movs	r3, #128	; 0x80
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d0f0      	beq.n	8001acc <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d10e      	bne.n	8001b10 <HAL_RCC_OscConfig+0x348>
 8001af2:	4b03      	ldr	r3, [pc, #12]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001af4:	6a1a      	ldr	r2, [r3, #32]
 8001af6:	4b02      	ldr	r3, [pc, #8]	; (8001b00 <HAL_RCC_OscConfig+0x338>)
 8001af8:	2101      	movs	r1, #1
 8001afa:	430a      	orrs	r2, r1
 8001afc:	621a      	str	r2, [r3, #32]
 8001afe:	e035      	b.n	8001b6c <HAL_RCC_OscConfig+0x3a4>
 8001b00:	40021000 	.word	0x40021000
 8001b04:	fffeffff 	.word	0xfffeffff
 8001b08:	fffbffff 	.word	0xfffbffff
 8001b0c:	40007000 	.word	0x40007000
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d10c      	bne.n	8001b32 <HAL_RCC_OscConfig+0x36a>
 8001b18:	4bca      	ldr	r3, [pc, #808]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b1a:	6a1a      	ldr	r2, [r3, #32]
 8001b1c:	4bc9      	ldr	r3, [pc, #804]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b1e:	2101      	movs	r1, #1
 8001b20:	438a      	bics	r2, r1
 8001b22:	621a      	str	r2, [r3, #32]
 8001b24:	4bc7      	ldr	r3, [pc, #796]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b26:	6a1a      	ldr	r2, [r3, #32]
 8001b28:	4bc6      	ldr	r3, [pc, #792]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b2a:	2104      	movs	r1, #4
 8001b2c:	438a      	bics	r2, r1
 8001b2e:	621a      	str	r2, [r3, #32]
 8001b30:	e01c      	b.n	8001b6c <HAL_RCC_OscConfig+0x3a4>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	2b05      	cmp	r3, #5
 8001b38:	d10c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x38c>
 8001b3a:	4bc2      	ldr	r3, [pc, #776]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b3c:	6a1a      	ldr	r2, [r3, #32]
 8001b3e:	4bc1      	ldr	r3, [pc, #772]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b40:	2104      	movs	r1, #4
 8001b42:	430a      	orrs	r2, r1
 8001b44:	621a      	str	r2, [r3, #32]
 8001b46:	4bbf      	ldr	r3, [pc, #764]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b48:	6a1a      	ldr	r2, [r3, #32]
 8001b4a:	4bbe      	ldr	r3, [pc, #760]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	621a      	str	r2, [r3, #32]
 8001b52:	e00b      	b.n	8001b6c <HAL_RCC_OscConfig+0x3a4>
 8001b54:	4bbb      	ldr	r3, [pc, #748]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b56:	6a1a      	ldr	r2, [r3, #32]
 8001b58:	4bba      	ldr	r3, [pc, #744]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	621a      	str	r2, [r3, #32]
 8001b60:	4bb8      	ldr	r3, [pc, #736]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b62:	6a1a      	ldr	r2, [r3, #32]
 8001b64:	4bb7      	ldr	r3, [pc, #732]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b66:	2104      	movs	r1, #4
 8001b68:	438a      	bics	r2, r1
 8001b6a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d014      	beq.n	8001b9e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b74:	f7ff f83c 	bl	8000bf0 <HAL_GetTick>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b7c:	e009      	b.n	8001b92 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b7e:	f7ff f837 	bl	8000bf0 <HAL_GetTick>
 8001b82:	0002      	movs	r2, r0
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	4aaf      	ldr	r2, [pc, #700]	; (8001e48 <HAL_RCC_OscConfig+0x680>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e19a      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b92:	4bac      	ldr	r3, [pc, #688]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	2202      	movs	r2, #2
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d0f0      	beq.n	8001b7e <HAL_RCC_OscConfig+0x3b6>
 8001b9c:	e013      	b.n	8001bc6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff f827 	bl	8000bf0 <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba6:	e009      	b.n	8001bbc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ba8:	f7ff f822 	bl	8000bf0 <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	4aa5      	ldr	r2, [pc, #660]	; (8001e48 <HAL_RCC_OscConfig+0x680>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e185      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bbc:	4ba1      	ldr	r3, [pc, #644]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bc6:	231f      	movs	r3, #31
 8001bc8:	18fb      	adds	r3, r7, r3
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d105      	bne.n	8001bdc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd0:	4b9c      	ldr	r3, [pc, #624]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001bd2:	69da      	ldr	r2, [r3, #28]
 8001bd4:	4b9b      	ldr	r3, [pc, #620]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001bd6:	499d      	ldr	r1, [pc, #628]	; (8001e4c <HAL_RCC_OscConfig+0x684>)
 8001bd8:	400a      	ands	r2, r1
 8001bda:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2210      	movs	r2, #16
 8001be2:	4013      	ands	r3, r2
 8001be4:	d063      	beq.n	8001cae <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d12a      	bne.n	8001c44 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bee:	4b95      	ldr	r3, [pc, #596]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001bf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bf2:	4b94      	ldr	r3, [pc, #592]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001bf4:	2104      	movs	r1, #4
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001bfa:	4b92      	ldr	r3, [pc, #584]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001bfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bfe:	4b91      	ldr	r3, [pc, #580]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c00:	2101      	movs	r1, #1
 8001c02:	430a      	orrs	r2, r1
 8001c04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c06:	f7fe fff3 	bl	8000bf0 <HAL_GetTick>
 8001c0a:	0003      	movs	r3, r0
 8001c0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c10:	f7fe ffee 	bl	8000bf0 <HAL_GetTick>
 8001c14:	0002      	movs	r2, r0
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e152      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c22:	4b88      	ldr	r3, [pc, #544]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c26:	2202      	movs	r2, #2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d0f1      	beq.n	8001c10 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c2c:	4b85      	ldr	r3, [pc, #532]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c30:	22f8      	movs	r2, #248	; 0xf8
 8001c32:	4393      	bics	r3, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	00da      	lsls	r2, r3, #3
 8001c3c:	4b81      	ldr	r3, [pc, #516]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	635a      	str	r2, [r3, #52]	; 0x34
 8001c42:	e034      	b.n	8001cae <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	3305      	adds	r3, #5
 8001c4a:	d111      	bne.n	8001c70 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c4c:	4b7d      	ldr	r3, [pc, #500]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c50:	4b7c      	ldr	r3, [pc, #496]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c52:	2104      	movs	r1, #4
 8001c54:	438a      	bics	r2, r1
 8001c56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c58:	4b7a      	ldr	r3, [pc, #488]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c5c:	22f8      	movs	r2, #248	; 0xf8
 8001c5e:	4393      	bics	r3, r2
 8001c60:	0019      	movs	r1, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	00da      	lsls	r2, r3, #3
 8001c68:	4b76      	ldr	r3, [pc, #472]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	635a      	str	r2, [r3, #52]	; 0x34
 8001c6e:	e01e      	b.n	8001cae <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c70:	4b74      	ldr	r3, [pc, #464]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c74:	4b73      	ldr	r3, [pc, #460]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c76:	2104      	movs	r1, #4
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c7c:	4b71      	ldr	r3, [pc, #452]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c80:	4b70      	ldr	r3, [pc, #448]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001c82:	2101      	movs	r1, #1
 8001c84:	438a      	bics	r2, r1
 8001c86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c88:	f7fe ffb2 	bl	8000bf0 <HAL_GetTick>
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c92:	f7fe ffad 	bl	8000bf0 <HAL_GetTick>
 8001c96:	0002      	movs	r2, r0
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e111      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ca4:	4b67      	ldr	r3, [pc, #412]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca8:	2202      	movs	r2, #2
 8001caa:	4013      	ands	r3, r2
 8001cac:	d1f1      	bne.n	8001c92 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2220      	movs	r2, #32
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d05c      	beq.n	8001d72 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001cb8:	4b62      	ldr	r3, [pc, #392]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	220c      	movs	r2, #12
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	2b0c      	cmp	r3, #12
 8001cc2:	d00e      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001cc4:	4b5f      	ldr	r3, [pc, #380]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	220c      	movs	r2, #12
 8001cca:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d114      	bne.n	8001cfa <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001cd0:	4b5c      	ldr	r3, [pc, #368]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	23c0      	movs	r3, #192	; 0xc0
 8001cd6:	025b      	lsls	r3, r3, #9
 8001cd8:	401a      	ands	r2, r3
 8001cda:	23c0      	movs	r3, #192	; 0xc0
 8001cdc:	025b      	lsls	r3, r3, #9
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d10b      	bne.n	8001cfa <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001ce2:	4b58      	ldr	r3, [pc, #352]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	025b      	lsls	r3, r3, #9
 8001cea:	4013      	ands	r3, r2
 8001cec:	d040      	beq.n	8001d70 <HAL_RCC_OscConfig+0x5a8>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a1b      	ldr	r3, [r3, #32]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d03c      	beq.n	8001d70 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e0e6      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d01b      	beq.n	8001d3a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d02:	4b50      	ldr	r3, [pc, #320]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d06:	4b4f      	ldr	r3, [pc, #316]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d08:	2180      	movs	r1, #128	; 0x80
 8001d0a:	0249      	lsls	r1, r1, #9
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d10:	f7fe ff6e 	bl	8000bf0 <HAL_GetTick>
 8001d14:	0003      	movs	r3, r0
 8001d16:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d1a:	f7fe ff69 	bl	8000bf0 <HAL_GetTick>
 8001d1e:	0002      	movs	r2, r0
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e0cd      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d2c:	4b45      	ldr	r3, [pc, #276]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	025b      	lsls	r3, r3, #9
 8001d34:	4013      	ands	r3, r2
 8001d36:	d0f0      	beq.n	8001d1a <HAL_RCC_OscConfig+0x552>
 8001d38:	e01b      	b.n	8001d72 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d3a:	4b42      	ldr	r3, [pc, #264]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d3e:	4b41      	ldr	r3, [pc, #260]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d40:	4943      	ldr	r1, [pc, #268]	; (8001e50 <HAL_RCC_OscConfig+0x688>)
 8001d42:	400a      	ands	r2, r1
 8001d44:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7fe ff53 	bl	8000bf0 <HAL_GetTick>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d50:	f7fe ff4e 	bl	8000bf0 <HAL_GetTick>
 8001d54:	0002      	movs	r2, r0
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e0b2      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d62:	4b38      	ldr	r3, [pc, #224]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	025b      	lsls	r3, r3, #9
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d1f0      	bne.n	8001d50 <HAL_RCC_OscConfig+0x588>
 8001d6e:	e000      	b.n	8001d72 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d70:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d100      	bne.n	8001d7c <HAL_RCC_OscConfig+0x5b4>
 8001d7a:	e0a4      	b.n	8001ec6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d7c:	4b31      	ldr	r3, [pc, #196]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	220c      	movs	r2, #12
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d100      	bne.n	8001d8a <HAL_RCC_OscConfig+0x5c2>
 8001d88:	e078      	b.n	8001e7c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d14c      	bne.n	8001e2c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d92:	4b2c      	ldr	r3, [pc, #176]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	4b2b      	ldr	r3, [pc, #172]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001d98:	492e      	ldr	r1, [pc, #184]	; (8001e54 <HAL_RCC_OscConfig+0x68c>)
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9e:	f7fe ff27 	bl	8000bf0 <HAL_GetTick>
 8001da2:	0003      	movs	r3, r0
 8001da4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da8:	f7fe ff22 	bl	8000bf0 <HAL_GetTick>
 8001dac:	0002      	movs	r2, r0
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e086      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	4b22      	ldr	r3, [pc, #136]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	2380      	movs	r3, #128	; 0x80
 8001dc0:	049b      	lsls	r3, r3, #18
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d1f0      	bne.n	8001da8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dc6:	4b1f      	ldr	r3, [pc, #124]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dca:	220f      	movs	r2, #15
 8001dcc:	4393      	bics	r3, r2
 8001dce:	0019      	movs	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dd4:	4b1b      	ldr	r3, [pc, #108]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dda:	4b1a      	ldr	r3, [pc, #104]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	4a1e      	ldr	r2, [pc, #120]	; (8001e58 <HAL_RCC_OscConfig+0x690>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	0019      	movs	r1, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dec:	431a      	orrs	r2, r3
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001df0:	430a      	orrs	r2, r1
 8001df2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001df4:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001dfa:	2180      	movs	r1, #128	; 0x80
 8001dfc:	0449      	lsls	r1, r1, #17
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e02:	f7fe fef5 	bl	8000bf0 <HAL_GetTick>
 8001e06:	0003      	movs	r3, r0
 8001e08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0c:	f7fe fef0 	bl	8000bf0 <HAL_GetTick>
 8001e10:	0002      	movs	r2, r0
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e054      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e1e:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	2380      	movs	r3, #128	; 0x80
 8001e24:	049b      	lsls	r3, r3, #18
 8001e26:	4013      	ands	r3, r2
 8001e28:	d0f0      	beq.n	8001e0c <HAL_RCC_OscConfig+0x644>
 8001e2a:	e04c      	b.n	8001ec6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e2c:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b04      	ldr	r3, [pc, #16]	; (8001e44 <HAL_RCC_OscConfig+0x67c>)
 8001e32:	4908      	ldr	r1, [pc, #32]	; (8001e54 <HAL_RCC_OscConfig+0x68c>)
 8001e34:	400a      	ands	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e38:	f7fe feda 	bl	8000bf0 <HAL_GetTick>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e40:	e015      	b.n	8001e6e <HAL_RCC_OscConfig+0x6a6>
 8001e42:	46c0      	nop			; (mov r8, r8)
 8001e44:	40021000 	.word	0x40021000
 8001e48:	00001388 	.word	0x00001388
 8001e4c:	efffffff 	.word	0xefffffff
 8001e50:	fffeffff 	.word	0xfffeffff
 8001e54:	feffffff 	.word	0xfeffffff
 8001e58:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e5c:	f7fe fec8 	bl	8000bf0 <HAL_GetTick>
 8001e60:	0002      	movs	r2, r0
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e02c      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6e:	4b18      	ldr	r3, [pc, #96]	; (8001ed0 <HAL_RCC_OscConfig+0x708>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	2380      	movs	r3, #128	; 0x80
 8001e74:	049b      	lsls	r3, r3, #18
 8001e76:	4013      	ands	r3, r2
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x694>
 8001e7a:	e024      	b.n	8001ec6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d101      	bne.n	8001e88 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e01f      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001e88:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <HAL_RCC_OscConfig+0x708>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001e8e:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <HAL_RCC_OscConfig+0x708>)
 8001e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e92:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	23c0      	movs	r3, #192	; 0xc0
 8001e98:	025b      	lsls	r3, r3, #9
 8001e9a:	401a      	ands	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d10e      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	220f      	movs	r2, #15
 8001ea8:	401a      	ands	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d107      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	23f0      	movs	r3, #240	; 0xf0
 8001eb6:	039b      	lsls	r3, r3, #14
 8001eb8:	401a      	ands	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d001      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b008      	add	sp, #32
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d101      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e0bf      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ee8:	4b61      	ldr	r3, [pc, #388]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2201      	movs	r2, #1
 8001eee:	4013      	ands	r3, r2
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d911      	bls.n	8001f1a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef6:	4b5e      	ldr	r3, [pc, #376]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2201      	movs	r2, #1
 8001efc:	4393      	bics	r3, r2
 8001efe:	0019      	movs	r1, r3
 8001f00:	4b5b      	ldr	r3, [pc, #364]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f08:	4b59      	ldr	r3, [pc, #356]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	4013      	ands	r3, r2
 8001f10:	683a      	ldr	r2, [r7, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d001      	beq.n	8001f1a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e0a6      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2202      	movs	r2, #2
 8001f20:	4013      	ands	r3, r2
 8001f22:	d015      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2204      	movs	r2, #4
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d006      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f2e:	4b51      	ldr	r3, [pc, #324]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	4b50      	ldr	r3, [pc, #320]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f34:	21e0      	movs	r1, #224	; 0xe0
 8001f36:	00c9      	lsls	r1, r1, #3
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f3c:	4b4d      	ldr	r3, [pc, #308]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	22f0      	movs	r2, #240	; 0xf0
 8001f42:	4393      	bics	r3, r2
 8001f44:	0019      	movs	r1, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	4b4a      	ldr	r3, [pc, #296]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2201      	movs	r2, #1
 8001f56:	4013      	ands	r3, r2
 8001f58:	d04c      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d107      	bne.n	8001f72 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f62:	4b44      	ldr	r3, [pc, #272]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	2380      	movs	r3, #128	; 0x80
 8001f68:	029b      	lsls	r3, r3, #10
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d120      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e07a      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7a:	4b3e      	ldr	r3, [pc, #248]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	049b      	lsls	r3, r3, #18
 8001f82:	4013      	ands	r3, r2
 8001f84:	d114      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e06e      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	d107      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001f92:	4b38      	ldr	r3, [pc, #224]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001f94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	025b      	lsls	r3, r3, #9
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d108      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e062      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa2:	4b34      	ldr	r3, [pc, #208]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d101      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e05b      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fb0:	4b30      	ldr	r3, [pc, #192]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2203      	movs	r2, #3
 8001fb6:	4393      	bics	r3, r2
 8001fb8:	0019      	movs	r1, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	4b2d      	ldr	r3, [pc, #180]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fc4:	f7fe fe14 	bl	8000bf0 <HAL_GetTick>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fcc:	e009      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fce:	f7fe fe0f 	bl	8000bf0 <HAL_GetTick>
 8001fd2:	0002      	movs	r2, r0
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	4a27      	ldr	r2, [pc, #156]	; (8002078 <HAL_RCC_ClockConfig+0x1a4>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e042      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe2:	4b24      	ldr	r3, [pc, #144]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	401a      	ands	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d1ec      	bne.n	8001fce <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ff4:	4b1e      	ldr	r3, [pc, #120]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	683a      	ldr	r2, [r7, #0]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d211      	bcs.n	8002026 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002002:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2201      	movs	r2, #1
 8002008:	4393      	bics	r3, r2
 800200a:	0019      	movs	r1, r3
 800200c:	4b18      	ldr	r3, [pc, #96]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002014:	4b16      	ldr	r3, [pc, #88]	; (8002070 <HAL_RCC_ClockConfig+0x19c>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2201      	movs	r2, #1
 800201a:	4013      	ands	r3, r2
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	429a      	cmp	r2, r3
 8002020:	d001      	beq.n	8002026 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e020      	b.n	8002068 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2204      	movs	r2, #4
 800202c:	4013      	ands	r3, r2
 800202e:	d009      	beq.n	8002044 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002030:	4b10      	ldr	r3, [pc, #64]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4a11      	ldr	r2, [pc, #68]	; (800207c <HAL_RCC_ClockConfig+0x1a8>)
 8002036:	4013      	ands	r3, r2
 8002038:	0019      	movs	r1, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 8002040:	430a      	orrs	r2, r1
 8002042:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002044:	f000 f820 	bl	8002088 <HAL_RCC_GetSysClockFreq>
 8002048:	0001      	movs	r1, r0
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_RCC_ClockConfig+0x1a0>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	091b      	lsrs	r3, r3, #4
 8002050:	220f      	movs	r2, #15
 8002052:	4013      	ands	r3, r2
 8002054:	4a0a      	ldr	r2, [pc, #40]	; (8002080 <HAL_RCC_ClockConfig+0x1ac>)
 8002056:	5cd3      	ldrb	r3, [r2, r3]
 8002058:	000a      	movs	r2, r1
 800205a:	40da      	lsrs	r2, r3
 800205c:	4b09      	ldr	r3, [pc, #36]	; (8002084 <HAL_RCC_ClockConfig+0x1b0>)
 800205e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002060:	2000      	movs	r0, #0
 8002062:	f7fe fd7f 	bl	8000b64 <HAL_InitTick>
  
  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	b004      	add	sp, #16
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40022000 	.word	0x40022000
 8002074:	40021000 	.word	0x40021000
 8002078:	00001388 	.word	0x00001388
 800207c:	fffff8ff 	.word	0xfffff8ff
 8002080:	080033a8 	.word	0x080033a8
 8002084:	20000004 	.word	0x20000004

08002088 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b08f      	sub	sp, #60	; 0x3c
 800208c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800208e:	2314      	movs	r3, #20
 8002090:	18fb      	adds	r3, r7, r3
 8002092:	4a37      	ldr	r2, [pc, #220]	; (8002170 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002094:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002096:	c313      	stmia	r3!, {r0, r1, r4}
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	4a35      	ldr	r2, [pc, #212]	; (8002174 <HAL_RCC_GetSysClockFreq+0xec>)
 80020a0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020a2:	c313      	stmia	r3!, {r0, r1, r4}
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020ac:	2300      	movs	r3, #0
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80020b0:	2300      	movs	r3, #0
 80020b2:	637b      	str	r3, [r7, #52]	; 0x34
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80020bc:	4b2e      	ldr	r3, [pc, #184]	; (8002178 <HAL_RCC_GetSysClockFreq+0xf0>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c4:	220c      	movs	r2, #12
 80020c6:	4013      	ands	r3, r2
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d006      	beq.n	80020da <HAL_RCC_GetSysClockFreq+0x52>
 80020cc:	2b0c      	cmp	r3, #12
 80020ce:	d043      	beq.n	8002158 <HAL_RCC_GetSysClockFreq+0xd0>
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	d144      	bne.n	800215e <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020d4:	4b29      	ldr	r3, [pc, #164]	; (800217c <HAL_RCC_GetSysClockFreq+0xf4>)
 80020d6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80020d8:	e044      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80020da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020dc:	0c9b      	lsrs	r3, r3, #18
 80020de:	220f      	movs	r2, #15
 80020e0:	4013      	ands	r3, r2
 80020e2:	2214      	movs	r2, #20
 80020e4:	18ba      	adds	r2, r7, r2
 80020e6:	5cd3      	ldrb	r3, [r2, r3]
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80020ea:	4b23      	ldr	r3, [pc, #140]	; (8002178 <HAL_RCC_GetSysClockFreq+0xf0>)
 80020ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ee:	220f      	movs	r2, #15
 80020f0:	4013      	ands	r3, r2
 80020f2:	1d3a      	adds	r2, r7, #4
 80020f4:	5cd3      	ldrb	r3, [r2, r3]
 80020f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80020f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020fa:	23c0      	movs	r3, #192	; 0xc0
 80020fc:	025b      	lsls	r3, r3, #9
 80020fe:	401a      	ands	r2, r3
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	025b      	lsls	r3, r3, #9
 8002104:	429a      	cmp	r2, r3
 8002106:	d109      	bne.n	800211c <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002108:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800210a:	481c      	ldr	r0, [pc, #112]	; (800217c <HAL_RCC_GetSysClockFreq+0xf4>)
 800210c:	f7fd fffc 	bl	8000108 <__udivsi3>
 8002110:	0003      	movs	r3, r0
 8002112:	001a      	movs	r2, r3
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	4353      	muls	r3, r2
 8002118:	637b      	str	r3, [r7, #52]	; 0x34
 800211a:	e01a      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800211c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800211e:	23c0      	movs	r3, #192	; 0xc0
 8002120:	025b      	lsls	r3, r3, #9
 8002122:	401a      	ands	r2, r3
 8002124:	23c0      	movs	r3, #192	; 0xc0
 8002126:	025b      	lsls	r3, r3, #9
 8002128:	429a      	cmp	r2, r3
 800212a:	d109      	bne.n	8002140 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800212c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800212e:	4814      	ldr	r0, [pc, #80]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002130:	f7fd ffea 	bl	8000108 <__udivsi3>
 8002134:	0003      	movs	r3, r0
 8002136:	001a      	movs	r2, r3
 8002138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213a:	4353      	muls	r3, r2
 800213c:	637b      	str	r3, [r7, #52]	; 0x34
 800213e:	e008      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002140:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002142:	4810      	ldr	r0, [pc, #64]	; (8002184 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002144:	f7fd ffe0 	bl	8000108 <__udivsi3>
 8002148:	0003      	movs	r3, r0
 800214a:	001a      	movs	r2, r3
 800214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214e:	4353      	muls	r3, r2
 8002150:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002154:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002156:	e005      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002158:	4b09      	ldr	r3, [pc, #36]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 800215a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800215c:	e002      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002160:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002162:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002166:	0018      	movs	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	b00f      	add	sp, #60	; 0x3c
 800216c:	bd90      	pop	{r4, r7, pc}
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	0800333c 	.word	0x0800333c
 8002174:	0800334c 	.word	0x0800334c
 8002178:	40021000 	.word	0x40021000
 800217c:	00f42400 	.word	0x00f42400
 8002180:	02dc6c00 	.word	0x02dc6c00
 8002184:	007a1200 	.word	0x007a1200

08002188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800218c:	4b02      	ldr	r3, [pc, #8]	; (8002198 <HAL_RCC_GetHCLKFreq+0x10>)
 800218e:	681b      	ldr	r3, [r3, #0]
}
 8002190:	0018      	movs	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	20000004 	.word	0x20000004

0800219c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80021a0:	f7ff fff2 	bl	8002188 <HAL_RCC_GetHCLKFreq>
 80021a4:	0001      	movs	r1, r0
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	0a1b      	lsrs	r3, r3, #8
 80021ac:	2207      	movs	r2, #7
 80021ae:	4013      	ands	r3, r2
 80021b0:	4a04      	ldr	r2, [pc, #16]	; (80021c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021b2:	5cd3      	ldrb	r3, [r2, r3]
 80021b4:	40d9      	lsrs	r1, r3
 80021b6:	000b      	movs	r3, r1
}    
 80021b8:	0018      	movs	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	40021000 	.word	0x40021000
 80021c4:	080033b8 	.word	0x080033b8

080021c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	025b      	lsls	r3, r3, #9
 80021e0:	4013      	ands	r3, r2
 80021e2:	d100      	bne.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80021e4:	e08f      	b.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80021e6:	2317      	movs	r3, #23
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	2200      	movs	r2, #0
 80021ec:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ee:	4b67      	ldr	r3, [pc, #412]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021f0:	69da      	ldr	r2, [r3, #28]
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	055b      	lsls	r3, r3, #21
 80021f6:	4013      	ands	r3, r2
 80021f8:	d111      	bne.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80021fa:	4b64      	ldr	r3, [pc, #400]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80021fc:	69da      	ldr	r2, [r3, #28]
 80021fe:	4b63      	ldr	r3, [pc, #396]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002200:	2180      	movs	r1, #128	; 0x80
 8002202:	0549      	lsls	r1, r1, #21
 8002204:	430a      	orrs	r2, r1
 8002206:	61da      	str	r2, [r3, #28]
 8002208:	4b60      	ldr	r3, [pc, #384]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800220a:	69da      	ldr	r2, [r3, #28]
 800220c:	2380      	movs	r3, #128	; 0x80
 800220e:	055b      	lsls	r3, r3, #21
 8002210:	4013      	ands	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002216:	2317      	movs	r3, #23
 8002218:	18fb      	adds	r3, r7, r3
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221e:	4b5c      	ldr	r3, [pc, #368]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4013      	ands	r3, r2
 8002228:	d11a      	bne.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800222a:	4b59      	ldr	r3, [pc, #356]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4b58      	ldr	r3, [pc, #352]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002230:	2180      	movs	r1, #128	; 0x80
 8002232:	0049      	lsls	r1, r1, #1
 8002234:	430a      	orrs	r2, r1
 8002236:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002238:	f7fe fcda 	bl	8000bf0 <HAL_GetTick>
 800223c:	0003      	movs	r3, r0
 800223e:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002240:	e008      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002242:	f7fe fcd5 	bl	8000bf0 <HAL_GetTick>
 8002246:	0002      	movs	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b64      	cmp	r3, #100	; 0x64
 800224e:	d901      	bls.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e097      	b.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002254:	4b4e      	ldr	r3, [pc, #312]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	4013      	ands	r3, r2
 800225e:	d0f0      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002260:	4b4a      	ldr	r3, [pc, #296]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002262:	6a1a      	ldr	r2, [r3, #32]
 8002264:	23c0      	movs	r3, #192	; 0xc0
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d034      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	23c0      	movs	r3, #192	; 0xc0
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4013      	ands	r3, r2
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	429a      	cmp	r2, r3
 8002280:	d02c      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002282:	4b42      	ldr	r3, [pc, #264]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	4a43      	ldr	r2, [pc, #268]	; (8002394 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002288:	4013      	ands	r3, r2
 800228a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800228c:	4b3f      	ldr	r3, [pc, #252]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800228e:	6a1a      	ldr	r2, [r3, #32]
 8002290:	4b3e      	ldr	r3, [pc, #248]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002292:	2180      	movs	r1, #128	; 0x80
 8002294:	0249      	lsls	r1, r1, #9
 8002296:	430a      	orrs	r2, r1
 8002298:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800229a:	4b3c      	ldr	r3, [pc, #240]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800229c:	6a1a      	ldr	r2, [r3, #32]
 800229e:	4b3b      	ldr	r3, [pc, #236]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022a0:	493d      	ldr	r1, [pc, #244]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a2:	400a      	ands	r2, r1
 80022a4:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80022a6:	4b39      	ldr	r3, [pc, #228]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2201      	movs	r2, #1
 80022b0:	4013      	ands	r3, r2
 80022b2:	d013      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7fe fc9c 	bl	8000bf0 <HAL_GetTick>
 80022b8:	0003      	movs	r3, r0
 80022ba:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022bc:	e009      	b.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022be:	f7fe fc97 	bl	8000bf0 <HAL_GetTick>
 80022c2:	0002      	movs	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	4a34      	ldr	r2, [pc, #208]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e058      	b.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d2:	4b2e      	ldr	r3, [pc, #184]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	2202      	movs	r2, #2
 80022d8:	4013      	ands	r3, r2
 80022da:	d0f0      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4a2c      	ldr	r2, [pc, #176]	; (8002394 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	0019      	movs	r1, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	4b28      	ldr	r3, [pc, #160]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022ec:	430a      	orrs	r2, r1
 80022ee:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022f0:	2317      	movs	r3, #23
 80022f2:	18fb      	adds	r3, r7, r3
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d105      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fa:	4b24      	ldr	r3, [pc, #144]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022fc:	69da      	ldr	r2, [r3, #28]
 80022fe:	4b23      	ldr	r3, [pc, #140]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002300:	4927      	ldr	r1, [pc, #156]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002302:	400a      	ands	r2, r1
 8002304:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2201      	movs	r2, #1
 800230c:	4013      	ands	r3, r2
 800230e:	d009      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002310:	4b1e      	ldr	r3, [pc, #120]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002314:	2203      	movs	r2, #3
 8002316:	4393      	bics	r3, r2
 8002318:	0019      	movs	r1, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002320:	430a      	orrs	r2, r1
 8002322:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2220      	movs	r2, #32
 800232a:	4013      	ands	r3, r2
 800232c:	d009      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800232e:	4b17      	ldr	r3, [pc, #92]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	2210      	movs	r2, #16
 8002334:	4393      	bics	r3, r2
 8002336:	0019      	movs	r1, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	4b13      	ldr	r3, [pc, #76]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800233e:	430a      	orrs	r2, r1
 8002340:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	2380      	movs	r3, #128	; 0x80
 8002348:	029b      	lsls	r3, r3, #10
 800234a:	4013      	ands	r3, r2
 800234c:	d009      	beq.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	2280      	movs	r2, #128	; 0x80
 8002354:	4393      	bics	r3, r2
 8002356:	0019      	movs	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	695a      	ldr	r2, [r3, #20]
 800235c:	4b0b      	ldr	r3, [pc, #44]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800235e:	430a      	orrs	r2, r1
 8002360:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	4013      	ands	r3, r2
 800236c:	d009      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800236e:	4b07      	ldr	r3, [pc, #28]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	2240      	movs	r2, #64	; 0x40
 8002374:	4393      	bics	r3, r2
 8002376:	0019      	movs	r1, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691a      	ldr	r2, [r3, #16]
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800237e:	430a      	orrs	r2, r1
 8002380:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	0018      	movs	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	b006      	add	sp, #24
 800238a:	bd80      	pop	{r7, pc}
 800238c:	40021000 	.word	0x40021000
 8002390:	40007000 	.word	0x40007000
 8002394:	fffffcff 	.word	0xfffffcff
 8002398:	fffeffff 	.word	0xfffeffff
 800239c:	00001388 	.word	0x00001388
 80023a0:	efffffff 	.word	0xefffffff

080023a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e042      	b.n	800243c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	223d      	movs	r2, #61	; 0x3d
 80023ba:	5c9b      	ldrb	r3, [r3, r2]
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d107      	bne.n	80023d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	223c      	movs	r2, #60	; 0x3c
 80023c6:	2100      	movs	r1, #0
 80023c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	0018      	movs	r0, r3
 80023ce:	f7fe fad1 	bl	8000974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	223d      	movs	r2, #61	; 0x3d
 80023d6:	2102      	movs	r1, #2
 80023d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3304      	adds	r3, #4
 80023e2:	0019      	movs	r1, r3
 80023e4:	0010      	movs	r0, r2
 80023e6:	f000 fa67 	bl	80028b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2246      	movs	r2, #70	; 0x46
 80023ee:	2101      	movs	r1, #1
 80023f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	223e      	movs	r2, #62	; 0x3e
 80023f6:	2101      	movs	r1, #1
 80023f8:	5499      	strb	r1, [r3, r2]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	223f      	movs	r2, #63	; 0x3f
 80023fe:	2101      	movs	r1, #1
 8002400:	5499      	strb	r1, [r3, r2]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2240      	movs	r2, #64	; 0x40
 8002406:	2101      	movs	r1, #1
 8002408:	5499      	strb	r1, [r3, r2]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2241      	movs	r2, #65	; 0x41
 800240e:	2101      	movs	r1, #1
 8002410:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2242      	movs	r2, #66	; 0x42
 8002416:	2101      	movs	r1, #1
 8002418:	5499      	strb	r1, [r3, r2]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2243      	movs	r2, #67	; 0x43
 800241e:	2101      	movs	r1, #1
 8002420:	5499      	strb	r1, [r3, r2]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2244      	movs	r2, #68	; 0x44
 8002426:	2101      	movs	r1, #1
 8002428:	5499      	strb	r1, [r3, r2]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2245      	movs	r2, #69	; 0x45
 800242e:	2101      	movs	r1, #1
 8002430:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	223d      	movs	r2, #61	; 0x3d
 8002436:	2101      	movs	r1, #1
 8002438:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	0018      	movs	r0, r3
 800243e:	46bd      	mov	sp, r7
 8002440:	b002      	add	sp, #8
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	2202      	movs	r2, #2
 8002454:	4013      	ands	r3, r2
 8002456:	2b02      	cmp	r3, #2
 8002458:	d124      	bne.n	80024a4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	2202      	movs	r2, #2
 8002462:	4013      	ands	r3, r2
 8002464:	2b02      	cmp	r3, #2
 8002466:	d11d      	bne.n	80024a4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2203      	movs	r2, #3
 800246e:	4252      	negs	r2, r2
 8002470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	2203      	movs	r2, #3
 8002480:	4013      	ands	r3, r2
 8002482:	d004      	beq.n	800248e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	0018      	movs	r0, r3
 8002488:	f000 f9fe 	bl	8002888 <HAL_TIM_IC_CaptureCallback>
 800248c:	e007      	b.n	800249e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	0018      	movs	r0, r3
 8002492:	f000 f9f1 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	0018      	movs	r0, r3
 800249a:	f000 f9fd 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	2204      	movs	r2, #4
 80024ac:	4013      	ands	r3, r2
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d125      	bne.n	80024fe <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	2204      	movs	r2, #4
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d11e      	bne.n	80024fe <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2205      	movs	r2, #5
 80024c6:	4252      	negs	r2, r2
 80024c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2202      	movs	r2, #2
 80024ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	699a      	ldr	r2, [r3, #24]
 80024d6:	23c0      	movs	r3, #192	; 0xc0
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4013      	ands	r3, r2
 80024dc:	d004      	beq.n	80024e8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	0018      	movs	r0, r3
 80024e2:	f000 f9d1 	bl	8002888 <HAL_TIM_IC_CaptureCallback>
 80024e6:	e007      	b.n	80024f8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	0018      	movs	r0, r3
 80024ec:	f000 f9c4 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 f9d0 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	2208      	movs	r2, #8
 8002506:	4013      	ands	r3, r2
 8002508:	2b08      	cmp	r3, #8
 800250a:	d124      	bne.n	8002556 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	2208      	movs	r2, #8
 8002514:	4013      	ands	r3, r2
 8002516:	2b08      	cmp	r3, #8
 8002518:	d11d      	bne.n	8002556 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2209      	movs	r2, #9
 8002520:	4252      	negs	r2, r2
 8002522:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2204      	movs	r2, #4
 8002528:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	2203      	movs	r2, #3
 8002532:	4013      	ands	r3, r2
 8002534:	d004      	beq.n	8002540 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	0018      	movs	r0, r3
 800253a:	f000 f9a5 	bl	8002888 <HAL_TIM_IC_CaptureCallback>
 800253e:	e007      	b.n	8002550 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	0018      	movs	r0, r3
 8002544:	f000 f998 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	0018      	movs	r0, r3
 800254c:	f000 f9a4 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	2210      	movs	r2, #16
 800255e:	4013      	ands	r3, r2
 8002560:	2b10      	cmp	r3, #16
 8002562:	d125      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	2210      	movs	r2, #16
 800256c:	4013      	ands	r3, r2
 800256e:	2b10      	cmp	r3, #16
 8002570:	d11e      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2211      	movs	r2, #17
 8002578:	4252      	negs	r2, r2
 800257a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2208      	movs	r2, #8
 8002580:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	69da      	ldr	r2, [r3, #28]
 8002588:	23c0      	movs	r3, #192	; 0xc0
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4013      	ands	r3, r2
 800258e:	d004      	beq.n	800259a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	0018      	movs	r0, r3
 8002594:	f000 f978 	bl	8002888 <HAL_TIM_IC_CaptureCallback>
 8002598:	e007      	b.n	80025aa <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	0018      	movs	r0, r3
 800259e:	f000 f96b 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	0018      	movs	r0, r3
 80025a6:	f000 f977 	bl	8002898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	2201      	movs	r2, #1
 80025b8:	4013      	ands	r3, r2
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d10f      	bne.n	80025de <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	2201      	movs	r2, #1
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d108      	bne.n	80025de <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2202      	movs	r2, #2
 80025d2:	4252      	negs	r2, r2
 80025d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	0018      	movs	r0, r3
 80025da:	f7fd fe21 	bl	8000220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	2280      	movs	r2, #128	; 0x80
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b80      	cmp	r3, #128	; 0x80
 80025ea:	d10f      	bne.n	800260c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2280      	movs	r2, #128	; 0x80
 80025f4:	4013      	ands	r3, r2
 80025f6:	2b80      	cmp	r3, #128	; 0x80
 80025f8:	d108      	bne.n	800260c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2281      	movs	r2, #129	; 0x81
 8002600:	4252      	negs	r2, r2
 8002602:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	0018      	movs	r0, r3
 8002608:	f000 fb4a 	bl	8002ca0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2240      	movs	r2, #64	; 0x40
 8002614:	4013      	ands	r3, r2
 8002616:	2b40      	cmp	r3, #64	; 0x40
 8002618:	d10f      	bne.n	800263a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2240      	movs	r2, #64	; 0x40
 8002622:	4013      	ands	r3, r2
 8002624:	2b40      	cmp	r3, #64	; 0x40
 8002626:	d108      	bne.n	800263a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2241      	movs	r2, #65	; 0x41
 800262e:	4252      	negs	r2, r2
 8002630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0018      	movs	r0, r3
 8002636:	f000 f937 	bl	80028a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	2220      	movs	r2, #32
 8002642:	4013      	ands	r3, r2
 8002644:	2b20      	cmp	r3, #32
 8002646:	d10f      	bne.n	8002668 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	2220      	movs	r2, #32
 8002650:	4013      	ands	r3, r2
 8002652:	2b20      	cmp	r3, #32
 8002654:	d108      	bne.n	8002668 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2221      	movs	r2, #33	; 0x21
 800265c:	4252      	negs	r2, r2
 800265e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	0018      	movs	r0, r3
 8002664:	f000 fb14 	bl	8002c90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002668:	46c0      	nop			; (mov r8, r8)
 800266a:	46bd      	mov	sp, r7
 800266c:	b002      	add	sp, #8
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	223c      	movs	r2, #60	; 0x3c
 800267e:	5c9b      	ldrb	r3, [r3, r2]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d101      	bne.n	8002688 <HAL_TIM_ConfigClockSource+0x18>
 8002684:	2302      	movs	r3, #2
 8002686:	e0ab      	b.n	80027e0 <HAL_TIM_ConfigClockSource+0x170>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	223c      	movs	r2, #60	; 0x3c
 800268c:	2101      	movs	r1, #1
 800268e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	223d      	movs	r2, #61	; 0x3d
 8002694:	2102      	movs	r1, #2
 8002696:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2277      	movs	r2, #119	; 0x77
 80026a4:	4393      	bics	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4a4f      	ldr	r2, [pc, #316]	; (80027e8 <HAL_TIM_ConfigClockSource+0x178>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2b40      	cmp	r3, #64	; 0x40
 80026be:	d100      	bne.n	80026c2 <HAL_TIM_ConfigClockSource+0x52>
 80026c0:	e06b      	b.n	800279a <HAL_TIM_ConfigClockSource+0x12a>
 80026c2:	d80e      	bhi.n	80026e2 <HAL_TIM_ConfigClockSource+0x72>
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d100      	bne.n	80026ca <HAL_TIM_ConfigClockSource+0x5a>
 80026c8:	e077      	b.n	80027ba <HAL_TIM_ConfigClockSource+0x14a>
 80026ca:	d803      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x64>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d100      	bne.n	80026d2 <HAL_TIM_ConfigClockSource+0x62>
 80026d0:	e073      	b.n	80027ba <HAL_TIM_ConfigClockSource+0x14a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80026d2:	e07c      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d100      	bne.n	80026da <HAL_TIM_ConfigClockSource+0x6a>
 80026d8:	e06f      	b.n	80027ba <HAL_TIM_ConfigClockSource+0x14a>
 80026da:	2b30      	cmp	r3, #48	; 0x30
 80026dc:	d100      	bne.n	80026e0 <HAL_TIM_ConfigClockSource+0x70>
 80026de:	e06c      	b.n	80027ba <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80026e0:	e075      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80026e2:	2b70      	cmp	r3, #112	; 0x70
 80026e4:	d00e      	beq.n	8002704 <HAL_TIM_ConfigClockSource+0x94>
 80026e6:	d804      	bhi.n	80026f2 <HAL_TIM_ConfigClockSource+0x82>
 80026e8:	2b50      	cmp	r3, #80	; 0x50
 80026ea:	d036      	beq.n	800275a <HAL_TIM_ConfigClockSource+0xea>
 80026ec:	2b60      	cmp	r3, #96	; 0x60
 80026ee:	d044      	beq.n	800277a <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80026f0:	e06d      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80026f2:	2280      	movs	r2, #128	; 0x80
 80026f4:	0152      	lsls	r2, r2, #5
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d068      	beq.n	80027cc <HAL_TIM_ConfigClockSource+0x15c>
 80026fa:	2280      	movs	r2, #128	; 0x80
 80026fc:	0192      	lsls	r2, r2, #6
 80026fe:	4293      	cmp	r3, r2
 8002700:	d017      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002702:	e064      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6818      	ldr	r0, [r3, #0]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	6899      	ldr	r1, [r3, #8]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f000 fa44 	bl	8002ba0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2277      	movs	r2, #119	; 0x77
 8002724:	4313      	orrs	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	609a      	str	r2, [r3, #8]
      break;
 8002730:	e04d      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6899      	ldr	r1, [r3, #8]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f000 fa2d 	bl	8002ba0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2180      	movs	r1, #128	; 0x80
 8002752:	01c9      	lsls	r1, r1, #7
 8002754:	430a      	orrs	r2, r1
 8002756:	609a      	str	r2, [r3, #8]
      break;
 8002758:	e039      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	6859      	ldr	r1, [r3, #4]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	001a      	movs	r2, r3
 8002768:	f000 f9a0 	bl	8002aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2150      	movs	r1, #80	; 0x50
 8002772:	0018      	movs	r0, r3
 8002774:	f000 f9fa 	bl	8002b6c <TIM_ITRx_SetConfig>
      break;
 8002778:	e029      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	6859      	ldr	r1, [r3, #4]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	001a      	movs	r2, r3
 8002788:	f000 f9be 	bl	8002b08 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2160      	movs	r1, #96	; 0x60
 8002792:	0018      	movs	r0, r3
 8002794:	f000 f9ea 	bl	8002b6c <TIM_ITRx_SetConfig>
      break;
 8002798:	e019      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6818      	ldr	r0, [r3, #0]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	6859      	ldr	r1, [r3, #4]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	001a      	movs	r2, r3
 80027a8:	f000 f980 	bl	8002aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2140      	movs	r1, #64	; 0x40
 80027b2:	0018      	movs	r0, r3
 80027b4:	f000 f9da 	bl	8002b6c <TIM_ITRx_SetConfig>
      break;
 80027b8:	e009      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	0019      	movs	r1, r3
 80027c4:	0010      	movs	r0, r2
 80027c6:	f000 f9d1 	bl	8002b6c <TIM_ITRx_SetConfig>
        break;
 80027ca:	e000      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80027cc:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	223d      	movs	r2, #61	; 0x3d
 80027d2:	2101      	movs	r1, #1
 80027d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	223c      	movs	r2, #60	; 0x3c
 80027da:	2100      	movs	r1, #0
 80027dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	0018      	movs	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b004      	add	sp, #16
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	ffff00ff 	.word	0xffff00ff

080027ec <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	223c      	movs	r2, #60	; 0x3c
 80027fa:	5c9b      	ldrb	r3, [r3, r2]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d101      	bne.n	8002804 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002800:	2302      	movs	r3, #2
 8002802:	e032      	b.n	800286a <HAL_TIM_SlaveConfigSynchro+0x7e>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	223c      	movs	r2, #60	; 0x3c
 8002808:	2101      	movs	r1, #1
 800280a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	223d      	movs	r2, #61	; 0x3d
 8002810:	2102      	movs	r1, #2
 8002812:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	0011      	movs	r1, r2
 800281a:	0018      	movs	r0, r3
 800281c:	f000 f8c2 	bl	80029a4 <TIM_SlaveTimer_SetConfig>
 8002820:	1e03      	subs	r3, r0, #0
 8002822:	d009      	beq.n	8002838 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	223d      	movs	r2, #61	; 0x3d
 8002828:	2101      	movs	r1, #1
 800282a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	223c      	movs	r2, #60	; 0x3c
 8002830:	2100      	movs	r1, #0
 8002832:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e018      	b.n	800286a <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2140      	movs	r1, #64	; 0x40
 8002844:	438a      	bics	r2, r1
 8002846:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4908      	ldr	r1, [pc, #32]	; (8002874 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8002854:	400a      	ands	r2, r1
 8002856:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	223d      	movs	r2, #61	; 0x3d
 800285c:	2101      	movs	r1, #1
 800285e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	223c      	movs	r2, #60	; 0x3c
 8002864:	2100      	movs	r1, #0
 8002866:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	0018      	movs	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	b002      	add	sp, #8
 8002870:	bd80      	pop	{r7, pc}
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	ffffbfff 	.word	0xffffbfff

08002878 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002880:	46c0      	nop			; (mov r8, r8)
 8002882:	46bd      	mov	sp, r7
 8002884:	b002      	add	sp, #8
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b002      	add	sp, #8
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028b0:	46c0      	nop			; (mov r8, r8)
 80028b2:	46bd      	mov	sp, r7
 80028b4:	b002      	add	sp, #8
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a30      	ldr	r2, [pc, #192]	; (800298c <TIM_Base_SetConfig+0xd4>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d008      	beq.n	80028e2 <TIM_Base_SetConfig+0x2a>
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	2380      	movs	r3, #128	; 0x80
 80028d4:	05db      	lsls	r3, r3, #23
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d003      	beq.n	80028e2 <TIM_Base_SetConfig+0x2a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a2c      	ldr	r2, [pc, #176]	; (8002990 <TIM_Base_SetConfig+0xd8>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d108      	bne.n	80028f4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2270      	movs	r2, #112	; 0x70
 80028e6:	4393      	bics	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a25      	ldr	r2, [pc, #148]	; (800298c <TIM_Base_SetConfig+0xd4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d014      	beq.n	8002926 <TIM_Base_SetConfig+0x6e>
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	2380      	movs	r3, #128	; 0x80
 8002900:	05db      	lsls	r3, r3, #23
 8002902:	429a      	cmp	r2, r3
 8002904:	d00f      	beq.n	8002926 <TIM_Base_SetConfig+0x6e>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a21      	ldr	r2, [pc, #132]	; (8002990 <TIM_Base_SetConfig+0xd8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00b      	beq.n	8002926 <TIM_Base_SetConfig+0x6e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a20      	ldr	r2, [pc, #128]	; (8002994 <TIM_Base_SetConfig+0xdc>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d007      	beq.n	8002926 <TIM_Base_SetConfig+0x6e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a1f      	ldr	r2, [pc, #124]	; (8002998 <TIM_Base_SetConfig+0xe0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d003      	beq.n	8002926 <TIM_Base_SetConfig+0x6e>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a1e      	ldr	r2, [pc, #120]	; (800299c <TIM_Base_SetConfig+0xe4>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d108      	bne.n	8002938 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4a1d      	ldr	r2, [pc, #116]	; (80029a0 <TIM_Base_SetConfig+0xe8>)
 800292a:	4013      	ands	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2280      	movs	r2, #128	; 0x80
 800293c:	4393      	bics	r3, r2
 800293e:	001a      	movs	r2, r3
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	4313      	orrs	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a0a      	ldr	r2, [pc, #40]	; (800298c <TIM_Base_SetConfig+0xd4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <TIM_Base_SetConfig+0xbe>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a0b      	ldr	r2, [pc, #44]	; (8002998 <TIM_Base_SetConfig+0xe0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d003      	beq.n	8002976 <TIM_Base_SetConfig+0xbe>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a0a      	ldr	r2, [pc, #40]	; (800299c <TIM_Base_SetConfig+0xe4>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d103      	bne.n	800297e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	691a      	ldr	r2, [r3, #16]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	615a      	str	r2, [r3, #20]
}
 8002984:	46c0      	nop			; (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	b004      	add	sp, #16
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40012c00 	.word	0x40012c00
 8002990:	40000400 	.word	0x40000400
 8002994:	40002000 	.word	0x40002000
 8002998:	40014400 	.word	0x40014400
 800299c:	40014800 	.word	0x40014800
 80029a0:	fffffcff 	.word	0xfffffcff

080029a4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2270      	movs	r2, #112	; 0x70
 80029ba:	4393      	bics	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2207      	movs	r2, #7
 80029cc:	4393      	bics	r3, r2
 80029ce:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	2b30      	cmp	r3, #48	; 0x30
 80029e8:	d05a      	beq.n	8002aa0 <TIM_SlaveTimer_SetConfig+0xfc>
 80029ea:	d806      	bhi.n	80029fa <TIM_SlaveTimer_SetConfig+0x56>
 80029ec:	2b10      	cmp	r3, #16
 80029ee:	d057      	beq.n	8002aa0 <TIM_SlaveTimer_SetConfig+0xfc>
 80029f0:	2b20      	cmp	r3, #32
 80029f2:	d055      	beq.n	8002aa0 <TIM_SlaveTimer_SetConfig+0xfc>
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d053      	beq.n	8002aa0 <TIM_SlaveTimer_SetConfig+0xfc>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 80029f8:	e053      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 80029fa:	2b50      	cmp	r3, #80	; 0x50
 80029fc:	d03c      	beq.n	8002a78 <TIM_SlaveTimer_SetConfig+0xd4>
 80029fe:	d802      	bhi.n	8002a06 <TIM_SlaveTimer_SetConfig+0x62>
 8002a00:	2b40      	cmp	r3, #64	; 0x40
 8002a02:	d010      	beq.n	8002a26 <TIM_SlaveTimer_SetConfig+0x82>
      break;
 8002a04:	e04d      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8002a06:	2b60      	cmp	r3, #96	; 0x60
 8002a08:	d040      	beq.n	8002a8c <TIM_SlaveTimer_SetConfig+0xe8>
 8002a0a:	2b70      	cmp	r3, #112	; 0x70
 8002a0c:	d000      	beq.n	8002a10 <TIM_SlaveTimer_SetConfig+0x6c>
      break;
 8002a0e:	e048      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_ETR_SetConfig(htim->Instance,
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6818      	ldr	r0, [r3, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68d9      	ldr	r1, [r3, #12]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	f000 f8be 	bl	8002ba0 <TIM_ETR_SetConfig>
      break;
 8002a24:	e03d      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2b05      	cmp	r3, #5
 8002a2c:	d101      	bne.n	8002a32 <TIM_SlaveTimer_SetConfig+0x8e>
        return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e038      	b.n	8002aa4 <TIM_SlaveTimer_SetConfig+0x100>
      tmpccer = htim->Instance->CCER;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6a1a      	ldr	r2, [r3, #32]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2101      	movs	r1, #1
 8002a46:	438a      	bics	r2, r1
 8002a48:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	22f0      	movs	r2, #240	; 0xf0
 8002a56:	4393      	bics	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	621a      	str	r2, [r3, #32]
      break;
 8002a76:	e014      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6818      	ldr	r0, [r3, #0]
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	6899      	ldr	r1, [r3, #8]
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	001a      	movs	r2, r3
 8002a86:	f000 f811 	bl	8002aac <TIM_TI1_ConfigInputStage>
      break;
 8002a8a:	e00a      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6818      	ldr	r0, [r3, #0]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	6899      	ldr	r1, [r3, #8]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	691b      	ldr	r3, [r3, #16]
 8002a98:	001a      	movs	r2, r3
 8002a9a:	f000 f835 	bl	8002b08 <TIM_TI2_ConfigInputStage>
      break;
 8002a9e:	e000      	b.n	8002aa2 <TIM_SlaveTimer_SetConfig+0xfe>
        break;
 8002aa0:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b006      	add	sp, #24
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a1b      	ldr	r3, [r3, #32]
 8002abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	4393      	bics	r3, r2
 8002ac6:	001a      	movs	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	22f0      	movs	r2, #240	; 0xf0
 8002ad6:	4393      	bics	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	220a      	movs	r2, #10
 8002ae8:	4393      	bics	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	621a      	str	r2, [r3, #32]
}
 8002b00:	46c0      	nop			; (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b006      	add	sp, #24
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	2210      	movs	r2, #16
 8002b1a:	4393      	bics	r3, r2
 8002b1c:	001a      	movs	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	4a0d      	ldr	r2, [pc, #52]	; (8002b68 <TIM_TI2_ConfigInputStage+0x60>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	031b      	lsls	r3, r3, #12
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	22a0      	movs	r2, #160	; 0xa0
 8002b44:	4393      	bics	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	011b      	lsls	r3, r3, #4
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	621a      	str	r2, [r3, #32]
}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b006      	add	sp, #24
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	ffff0fff 	.word	0xffff0fff

08002b6c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2270      	movs	r2, #112	; 0x70
 8002b80:	4393      	bics	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	2207      	movs	r2, #7
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	609a      	str	r2, [r3, #8]
}
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b004      	add	sp, #16
 8002b9c:	bd80      	pop	{r7, pc}
	...

08002ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
 8002bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	4a09      	ldr	r2, [pc, #36]	; (8002bdc <TIM_ETR_SetConfig+0x3c>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	021a      	lsls	r2, r3, #8
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	609a      	str	r2, [r3, #8]
}
 8002bd4:	46c0      	nop			; (mov r8, r8)
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b006      	add	sp, #24
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	ffff00ff 	.word	0xffff00ff

08002be0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	223c      	movs	r2, #60	; 0x3c
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e042      	b.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	223c      	movs	r2, #60	; 0x3c
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	223d      	movs	r2, #61	; 0x3d
 8002c04:	2102      	movs	r1, #2
 8002c06:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2270      	movs	r2, #112	; 0x70
 8002c1c:	4393      	bics	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a14      	ldr	r2, [pc, #80]	; (8002c88 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d00a      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	05db      	lsls	r3, r3, #23
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d004      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a0f      	ldr	r2, [pc, #60]	; (8002c8c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10c      	bne.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2280      	movs	r2, #128	; 0x80
 8002c56:	4393      	bics	r3, r2
 8002c58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	223d      	movs	r2, #61	; 0x3d
 8002c70:	2101      	movs	r1, #1
 8002c72:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	223c      	movs	r2, #60	; 0x3c
 8002c78:	2100      	movs	r1, #0
 8002c7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	0018      	movs	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b004      	add	sp, #16
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	40012c00 	.word	0x40012c00
 8002c8c:	40000400 	.word	0x40000400

08002c90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c98:	46c0      	nop			; (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	b002      	add	sp, #8
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ca8:	46c0      	nop			; (mov r8, r8)
 8002caa:	46bd      	mov	sp, r7
 8002cac:	b002      	add	sp, #8
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e044      	b.n	8002d4c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d107      	bne.n	8002cda <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2274      	movs	r2, #116	; 0x74
 8002cce:	2100      	movs	r1, #0
 8002cd0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f7fd fe75 	bl	80009c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2224      	movs	r2, #36	; 0x24
 8002cde:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2101      	movs	r1, #1
 8002cec:	438a      	bics	r2, r1
 8002cee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f000 f830 	bl	8002d58 <UART_SetConfig>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e024      	b.n	8002d4c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	f000 f961 	bl	8002fd4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	490d      	ldr	r1, [pc, #52]	; (8002d54 <HAL_UART_Init+0xa4>)
 8002d1e:	400a      	ands	r2, r1
 8002d20:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	212a      	movs	r1, #42	; 0x2a
 8002d2e:	438a      	bics	r2, r1
 8002d30:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0018      	movs	r0, r3
 8002d46:	f000 f9f9 	bl	800313c <UART_CheckIdleState>
 8002d4a:	0003      	movs	r3, r0
}
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b002      	add	sp, #8
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	ffffb7ff 	.word	0xffffb7ff

08002d58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b088      	sub	sp, #32
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d60:	231e      	movs	r3, #30
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	2200      	movs	r2, #0
 8002d66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a8b      	ldr	r2, [pc, #556]	; (8002fb4 <UART_SetConfig+0x25c>)
 8002d88:	4013      	ands	r3, r2
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	4a86      	ldr	r2, [pc, #536]	; (8002fb8 <UART_SetConfig+0x260>)
 8002d9e:	4013      	ands	r3, r2
 8002da0:	0019      	movs	r1, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	4a7d      	ldr	r2, [pc, #500]	; (8002fbc <UART_SetConfig+0x264>)
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	0019      	movs	r1, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a79      	ldr	r2, [pc, #484]	; (8002fc0 <UART_SetConfig+0x268>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d125      	bne.n	8002e2a <UART_SetConfig+0xd2>
 8002dde:	4b79      	ldr	r3, [pc, #484]	; (8002fc4 <UART_SetConfig+0x26c>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de2:	2203      	movs	r2, #3
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d00f      	beq.n	8002e0a <UART_SetConfig+0xb2>
 8002dea:	d304      	bcc.n	8002df6 <UART_SetConfig+0x9e>
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d011      	beq.n	8002e14 <UART_SetConfig+0xbc>
 8002df0:	2b03      	cmp	r3, #3
 8002df2:	d005      	beq.n	8002e00 <UART_SetConfig+0xa8>
 8002df4:	e013      	b.n	8002e1e <UART_SetConfig+0xc6>
 8002df6:	231f      	movs	r3, #31
 8002df8:	18fb      	adds	r3, r7, r3
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
 8002dfe:	e022      	b.n	8002e46 <UART_SetConfig+0xee>
 8002e00:	231f      	movs	r3, #31
 8002e02:	18fb      	adds	r3, r7, r3
 8002e04:	2202      	movs	r2, #2
 8002e06:	701a      	strb	r2, [r3, #0]
 8002e08:	e01d      	b.n	8002e46 <UART_SetConfig+0xee>
 8002e0a:	231f      	movs	r3, #31
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	2204      	movs	r2, #4
 8002e10:	701a      	strb	r2, [r3, #0]
 8002e12:	e018      	b.n	8002e46 <UART_SetConfig+0xee>
 8002e14:	231f      	movs	r3, #31
 8002e16:	18fb      	adds	r3, r7, r3
 8002e18:	2208      	movs	r2, #8
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	e013      	b.n	8002e46 <UART_SetConfig+0xee>
 8002e1e:	231f      	movs	r3, #31
 8002e20:	18fb      	adds	r3, r7, r3
 8002e22:	2210      	movs	r2, #16
 8002e24:	701a      	strb	r2, [r3, #0]
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	e00d      	b.n	8002e46 <UART_SetConfig+0xee>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a66      	ldr	r2, [pc, #408]	; (8002fc8 <UART_SetConfig+0x270>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d104      	bne.n	8002e3e <UART_SetConfig+0xe6>
 8002e34:	231f      	movs	r3, #31
 8002e36:	18fb      	adds	r3, r7, r3
 8002e38:	2200      	movs	r2, #0
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	e003      	b.n	8002e46 <UART_SetConfig+0xee>
 8002e3e:	231f      	movs	r3, #31
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	2210      	movs	r2, #16
 8002e44:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69da      	ldr	r2, [r3, #28]
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	021b      	lsls	r3, r3, #8
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d15c      	bne.n	8002f0c <UART_SetConfig+0x1b4>
  {
    switch (clocksource)
 8002e52:	231f      	movs	r3, #31
 8002e54:	18fb      	adds	r3, r7, r3
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d00d      	beq.n	8002e78 <UART_SetConfig+0x120>
 8002e5c:	dc02      	bgt.n	8002e64 <UART_SetConfig+0x10c>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d005      	beq.n	8002e6e <UART_SetConfig+0x116>
 8002e62:	e015      	b.n	8002e90 <UART_SetConfig+0x138>
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d00a      	beq.n	8002e7e <UART_SetConfig+0x126>
 8002e68:	2b08      	cmp	r3, #8
 8002e6a:	d00d      	beq.n	8002e88 <UART_SetConfig+0x130>
 8002e6c:	e010      	b.n	8002e90 <UART_SetConfig+0x138>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e6e:	f7ff f995 	bl	800219c <HAL_RCC_GetPCLK1Freq>
 8002e72:	0003      	movs	r3, r0
 8002e74:	61bb      	str	r3, [r7, #24]
        break;
 8002e76:	e012      	b.n	8002e9e <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e78:	4b54      	ldr	r3, [pc, #336]	; (8002fcc <UART_SetConfig+0x274>)
 8002e7a:	61bb      	str	r3, [r7, #24]
        break;
 8002e7c:	e00f      	b.n	8002e9e <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e7e:	f7ff f903 	bl	8002088 <HAL_RCC_GetSysClockFreq>
 8002e82:	0003      	movs	r3, r0
 8002e84:	61bb      	str	r3, [r7, #24]
        break;
 8002e86:	e00a      	b.n	8002e9e <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e88:	2380      	movs	r3, #128	; 0x80
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	61bb      	str	r3, [r7, #24]
        break;
 8002e8e:	e006      	b.n	8002e9e <UART_SetConfig+0x146>
      default:
        pclk = 0U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e94:	231e      	movs	r3, #30
 8002e96:	18fb      	adds	r3, r7, r3
 8002e98:	2201      	movs	r2, #1
 8002e9a:	701a      	strb	r2, [r3, #0]
        break;
 8002e9c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d100      	bne.n	8002ea6 <UART_SetConfig+0x14e>
 8002ea4:	e079      	b.n	8002f9a <UART_SetConfig+0x242>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	005a      	lsls	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	085b      	lsrs	r3, r3, #1
 8002eb0:	18d2      	adds	r2, r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	0010      	movs	r0, r2
 8002eba:	f7fd f925 	bl	8000108 <__udivsi3>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	d91b      	bls.n	8002f02 <UART_SetConfig+0x1aa>
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	4a40      	ldr	r2, [pc, #256]	; (8002fd0 <UART_SetConfig+0x278>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d817      	bhi.n	8002f02 <UART_SetConfig+0x1aa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	200e      	movs	r0, #14
 8002ed8:	183b      	adds	r3, r7, r0
 8002eda:	210f      	movs	r1, #15
 8002edc:	438a      	bics	r2, r1
 8002ede:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	085b      	lsrs	r3, r3, #1
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	2207      	movs	r2, #7
 8002ee8:	4013      	ands	r3, r2
 8002eea:	b299      	uxth	r1, r3
 8002eec:	183b      	adds	r3, r7, r0
 8002eee:	183a      	adds	r2, r7, r0
 8002ef0:	8812      	ldrh	r2, [r2, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	183a      	adds	r2, r7, r0
 8002efc:	8812      	ldrh	r2, [r2, #0]
 8002efe:	60da      	str	r2, [r3, #12]
 8002f00:	e04b      	b.n	8002f9a <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 8002f02:	231e      	movs	r3, #30
 8002f04:	18fb      	adds	r3, r7, r3
 8002f06:	2201      	movs	r2, #1
 8002f08:	701a      	strb	r2, [r3, #0]
 8002f0a:	e046      	b.n	8002f9a <UART_SetConfig+0x242>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f0c:	231f      	movs	r3, #31
 8002f0e:	18fb      	adds	r3, r7, r3
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d00d      	beq.n	8002f32 <UART_SetConfig+0x1da>
 8002f16:	dc02      	bgt.n	8002f1e <UART_SetConfig+0x1c6>
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d005      	beq.n	8002f28 <UART_SetConfig+0x1d0>
 8002f1c:	e015      	b.n	8002f4a <UART_SetConfig+0x1f2>
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d00a      	beq.n	8002f38 <UART_SetConfig+0x1e0>
 8002f22:	2b08      	cmp	r3, #8
 8002f24:	d00d      	beq.n	8002f42 <UART_SetConfig+0x1ea>
 8002f26:	e010      	b.n	8002f4a <UART_SetConfig+0x1f2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f28:	f7ff f938 	bl	800219c <HAL_RCC_GetPCLK1Freq>
 8002f2c:	0003      	movs	r3, r0
 8002f2e:	61bb      	str	r3, [r7, #24]
        break;
 8002f30:	e012      	b.n	8002f58 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f32:	4b26      	ldr	r3, [pc, #152]	; (8002fcc <UART_SetConfig+0x274>)
 8002f34:	61bb      	str	r3, [r7, #24]
        break;
 8002f36:	e00f      	b.n	8002f58 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f38:	f7ff f8a6 	bl	8002088 <HAL_RCC_GetSysClockFreq>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	61bb      	str	r3, [r7, #24]
        break;
 8002f40:	e00a      	b.n	8002f58 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f42:	2380      	movs	r3, #128	; 0x80
 8002f44:	021b      	lsls	r3, r3, #8
 8002f46:	61bb      	str	r3, [r7, #24]
        break;
 8002f48:	e006      	b.n	8002f58 <UART_SetConfig+0x200>
      default:
        pclk = 0U;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f4e:	231e      	movs	r3, #30
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
        break;
 8002f56:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d01d      	beq.n	8002f9a <UART_SetConfig+0x242>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	085a      	lsrs	r2, r3, #1
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	18d2      	adds	r2, r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	0019      	movs	r1, r3
 8002f6e:	0010      	movs	r0, r2
 8002f70:	f7fd f8ca 	bl	8000108 <__udivsi3>
 8002f74:	0003      	movs	r3, r0
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	2b0f      	cmp	r3, #15
 8002f7e:	d908      	bls.n	8002f92 <UART_SetConfig+0x23a>
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4a13      	ldr	r2, [pc, #76]	; (8002fd0 <UART_SetConfig+0x278>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d804      	bhi.n	8002f92 <UART_SetConfig+0x23a>
      {
        huart->Instance->BRR = usartdiv;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	60da      	str	r2, [r3, #12]
 8002f90:	e003      	b.n	8002f9a <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 8002f92:	231e      	movs	r3, #30
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	2201      	movs	r2, #1
 8002f98:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002fa6:	231e      	movs	r3, #30
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	781b      	ldrb	r3, [r3, #0]
}
 8002fac:	0018      	movs	r0, r3
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	b008      	add	sp, #32
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	efff69f3 	.word	0xefff69f3
 8002fb8:	ffffcfff 	.word	0xffffcfff
 8002fbc:	fffff4ff 	.word	0xfffff4ff
 8002fc0:	40013800 	.word	0x40013800
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40004400 	.word	0x40004400
 8002fcc:	007a1200 	.word	0x007a1200
 8002fd0:	0000ffff 	.word	0x0000ffff

08002fd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d00b      	beq.n	8002ffe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	4a4a      	ldr	r2, [pc, #296]	; (8003118 <UART_AdvFeatureConfig+0x144>)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	0019      	movs	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003002:	2202      	movs	r2, #2
 8003004:	4013      	ands	r3, r2
 8003006:	d00b      	beq.n	8003020 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	4a43      	ldr	r2, [pc, #268]	; (800311c <UART_AdvFeatureConfig+0x148>)
 8003010:	4013      	ands	r3, r2
 8003012:	0019      	movs	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	2204      	movs	r2, #4
 8003026:	4013      	ands	r3, r2
 8003028:	d00b      	beq.n	8003042 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4a3b      	ldr	r2, [pc, #236]	; (8003120 <UART_AdvFeatureConfig+0x14c>)
 8003032:	4013      	ands	r3, r2
 8003034:	0019      	movs	r1, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003046:	2208      	movs	r2, #8
 8003048:	4013      	ands	r3, r2
 800304a:	d00b      	beq.n	8003064 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	4a34      	ldr	r2, [pc, #208]	; (8003124 <UART_AdvFeatureConfig+0x150>)
 8003054:	4013      	ands	r3, r2
 8003056:	0019      	movs	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003068:	2210      	movs	r2, #16
 800306a:	4013      	ands	r3, r2
 800306c:	d00b      	beq.n	8003086 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	4a2c      	ldr	r2, [pc, #176]	; (8003128 <UART_AdvFeatureConfig+0x154>)
 8003076:	4013      	ands	r3, r2
 8003078:	0019      	movs	r1, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	2220      	movs	r2, #32
 800308c:	4013      	ands	r3, r2
 800308e:	d00b      	beq.n	80030a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	4a25      	ldr	r2, [pc, #148]	; (800312c <UART_AdvFeatureConfig+0x158>)
 8003098:	4013      	ands	r3, r2
 800309a:	0019      	movs	r1, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	2240      	movs	r2, #64	; 0x40
 80030ae:	4013      	ands	r3, r2
 80030b0:	d01d      	beq.n	80030ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	4a1d      	ldr	r2, [pc, #116]	; (8003130 <UART_AdvFeatureConfig+0x15c>)
 80030ba:	4013      	ands	r3, r2
 80030bc:	0019      	movs	r1, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030ce:	2380      	movs	r3, #128	; 0x80
 80030d0:	035b      	lsls	r3, r3, #13
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d10b      	bne.n	80030ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4a15      	ldr	r2, [pc, #84]	; (8003134 <UART_AdvFeatureConfig+0x160>)
 80030de:	4013      	ands	r3, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	4013      	ands	r3, r2
 80030f6:	d00b      	beq.n	8003110 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	4a0e      	ldr	r2, [pc, #56]	; (8003138 <UART_AdvFeatureConfig+0x164>)
 8003100:	4013      	ands	r3, r2
 8003102:	0019      	movs	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	605a      	str	r2, [r3, #4]
  }
}
 8003110:	46c0      	nop			; (mov r8, r8)
 8003112:	46bd      	mov	sp, r7
 8003114:	b002      	add	sp, #8
 8003116:	bd80      	pop	{r7, pc}
 8003118:	fffdffff 	.word	0xfffdffff
 800311c:	fffeffff 	.word	0xfffeffff
 8003120:	fffbffff 	.word	0xfffbffff
 8003124:	ffff7fff 	.word	0xffff7fff
 8003128:	ffffefff 	.word	0xffffefff
 800312c:	ffffdfff 	.word	0xffffdfff
 8003130:	ffefffff 	.word	0xffefffff
 8003134:	ff9fffff 	.word	0xff9fffff
 8003138:	fff7ffff 	.word	0xfff7ffff

0800313c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af02      	add	r7, sp, #8
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2280      	movs	r2, #128	; 0x80
 8003148:	2100      	movs	r1, #0
 800314a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800314c:	f7fd fd50 	bl	8000bf0 <HAL_GetTick>
 8003150:	0003      	movs	r3, r0
 8003152:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2208      	movs	r2, #8
 800315c:	4013      	ands	r3, r2
 800315e:	2b08      	cmp	r3, #8
 8003160:	d10d      	bne.n	800317e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	2380      	movs	r3, #128	; 0x80
 8003166:	0399      	lsls	r1, r3, #14
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	4b18      	ldr	r3, [pc, #96]	; (80031cc <UART_CheckIdleState+0x90>)
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	0013      	movs	r3, r2
 8003170:	2200      	movs	r2, #0
 8003172:	f000 f82d 	bl	80031d0 <UART_WaitOnFlagUntilTimeout>
 8003176:	1e03      	subs	r3, r0, #0
 8003178:	d001      	beq.n	800317e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e022      	b.n	80031c4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2204      	movs	r2, #4
 8003186:	4013      	ands	r3, r2
 8003188:	2b04      	cmp	r3, #4
 800318a:	d10d      	bne.n	80031a8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	2380      	movs	r3, #128	; 0x80
 8003190:	03d9      	lsls	r1, r3, #15
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	4b0d      	ldr	r3, [pc, #52]	; (80031cc <UART_CheckIdleState+0x90>)
 8003196:	9300      	str	r3, [sp, #0]
 8003198:	0013      	movs	r3, r2
 800319a:	2200      	movs	r2, #0
 800319c:	f000 f818 	bl	80031d0 <UART_WaitOnFlagUntilTimeout>
 80031a0:	1e03      	subs	r3, r0, #0
 80031a2:	d001      	beq.n	80031a8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e00d      	b.n	80031c4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2220      	movs	r2, #32
 80031ac:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2220      	movs	r2, #32
 80031b2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2274      	movs	r2, #116	; 0x74
 80031be:	2100      	movs	r1, #0
 80031c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	0018      	movs	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b004      	add	sp, #16
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	01ffffff 	.word	0x01ffffff

080031d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	1dfb      	adds	r3, r7, #7
 80031de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e0:	e05e      	b.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	3301      	adds	r3, #1
 80031e6:	d05b      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031e8:	f7fd fd02 	bl	8000bf0 <HAL_GetTick>
 80031ec:	0002      	movs	r2, r0
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d302      	bcc.n	80031fe <UART_WaitOnFlagUntilTimeout+0x2e>
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d11b      	bne.n	8003236 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	492f      	ldr	r1, [pc, #188]	; (80032c8 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800320a:	400a      	ands	r2, r1
 800320c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2101      	movs	r1, #1
 800321a:	438a      	bics	r2, r1
 800321c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2220      	movs	r2, #32
 8003228:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2274      	movs	r2, #116	; 0x74
 800322e:	2100      	movs	r1, #0
 8003230:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e044      	b.n	80032c0 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2204      	movs	r2, #4
 800323e:	4013      	ands	r3, r2
 8003240:	d02e      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	69da      	ldr	r2, [r3, #28]
 8003248:	2380      	movs	r3, #128	; 0x80
 800324a:	011b      	lsls	r3, r3, #4
 800324c:	401a      	ands	r2, r3
 800324e:	2380      	movs	r3, #128	; 0x80
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	429a      	cmp	r2, r3
 8003254:	d124      	bne.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2280      	movs	r2, #128	; 0x80
 800325c:	0112      	lsls	r2, r2, #4
 800325e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4917      	ldr	r1, [pc, #92]	; (80032c8 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800326c:	400a      	ands	r2, r1
 800326e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2101      	movs	r1, #1
 800327c:	438a      	bics	r2, r1
 800327e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2220      	movs	r2, #32
 800328a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2280      	movs	r2, #128	; 0x80
 8003290:	2120      	movs	r1, #32
 8003292:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2274      	movs	r2, #116	; 0x74
 8003298:	2100      	movs	r1, #0
 800329a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e00f      	b.n	80032c0 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	4013      	ands	r3, r2
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	425a      	negs	r2, r3
 80032b0:	4153      	adcs	r3, r2
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	001a      	movs	r2, r3
 80032b6:	1dfb      	adds	r3, r7, #7
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d091      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	0018      	movs	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	b004      	add	sp, #16
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	fffffe5f 	.word	0xfffffe5f

080032cc <__libc_init_array>:
 80032cc:	b570      	push	{r4, r5, r6, lr}
 80032ce:	2600      	movs	r6, #0
 80032d0:	4d0c      	ldr	r5, [pc, #48]	; (8003304 <__libc_init_array+0x38>)
 80032d2:	4c0d      	ldr	r4, [pc, #52]	; (8003308 <__libc_init_array+0x3c>)
 80032d4:	1b64      	subs	r4, r4, r5
 80032d6:	10a4      	asrs	r4, r4, #2
 80032d8:	42a6      	cmp	r6, r4
 80032da:	d109      	bne.n	80032f0 <__libc_init_array+0x24>
 80032dc:	2600      	movs	r6, #0
 80032de:	f000 f821 	bl	8003324 <_init>
 80032e2:	4d0a      	ldr	r5, [pc, #40]	; (800330c <__libc_init_array+0x40>)
 80032e4:	4c0a      	ldr	r4, [pc, #40]	; (8003310 <__libc_init_array+0x44>)
 80032e6:	1b64      	subs	r4, r4, r5
 80032e8:	10a4      	asrs	r4, r4, #2
 80032ea:	42a6      	cmp	r6, r4
 80032ec:	d105      	bne.n	80032fa <__libc_init_array+0x2e>
 80032ee:	bd70      	pop	{r4, r5, r6, pc}
 80032f0:	00b3      	lsls	r3, r6, #2
 80032f2:	58eb      	ldr	r3, [r5, r3]
 80032f4:	4798      	blx	r3
 80032f6:	3601      	adds	r6, #1
 80032f8:	e7ee      	b.n	80032d8 <__libc_init_array+0xc>
 80032fa:	00b3      	lsls	r3, r6, #2
 80032fc:	58eb      	ldr	r3, [r5, r3]
 80032fe:	4798      	blx	r3
 8003300:	3601      	adds	r6, #1
 8003302:	e7f2      	b.n	80032ea <__libc_init_array+0x1e>
 8003304:	080033c0 	.word	0x080033c0
 8003308:	080033c0 	.word	0x080033c0
 800330c:	080033c0 	.word	0x080033c0
 8003310:	080033c4 	.word	0x080033c4

08003314 <memset>:
 8003314:	0003      	movs	r3, r0
 8003316:	1812      	adds	r2, r2, r0
 8003318:	4293      	cmp	r3, r2
 800331a:	d100      	bne.n	800331e <memset+0xa>
 800331c:	4770      	bx	lr
 800331e:	7019      	strb	r1, [r3, #0]
 8003320:	3301      	adds	r3, #1
 8003322:	e7f9      	b.n	8003318 <memset+0x4>

08003324 <_init>:
 8003324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800332a:	bc08      	pop	{r3}
 800332c:	469e      	mov	lr, r3
 800332e:	4770      	bx	lr

08003330 <_fini>:
 8003330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003336:	bc08      	pop	{r3}
 8003338:	469e      	mov	lr, r3
 800333a:	4770      	bx	lr
