INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
