0.7
2020.2
Oct 14 2022
05:20:55
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/TBs/SYS_TOP_TB.v,1695112165,verilog,,,,SYS_TOP_TB,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/TBs/submodules/ALU_TB.v,1694935331,verilog,,,,ALU_TB,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/TBs/submodules/ClkDiv_TB.v,1695066087,verilog,,,,ClkDiv_TB,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/TBs/submodules/Register_File_TB.v,1694936680,verilog,,,,Register_File_TB,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/Vivado/LP_Multi_Clock_System.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ALU.v,1695059306,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO.v,,ALU,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO.v,1695038212,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_BIT_SYNC.v,,ASYNC_FIFO,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_BIT_SYNC.v,1694688948,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_MEMORY.v,,ASYNC_FIFO_BIT_SYNC,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_MEMORY.v,1694693235,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_RD.v,,ASYNC_FIFO_MEMORY,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_RD.v,1695038226,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_WR.v,,ASYNC_FIFO_RD,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/ASYNC_FIFO/ASYNC_FIFO_WR.v,1695038230,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/CLK_DIV.v,,ASYNC_FIFO_WR,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/CLK_DIV.v,1695149914,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/CLK_GATING.v,,CLK_DIV,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/CLK_GATING.v,1694968572,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC.v,,CLK_GATING,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC.v,1694954476,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC_EN_SYNC.v,,DATA_SYNC,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC_EN_SYNC.v,1694867561,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC_OP.v,,DATA_SYNC_EN_SYNC,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC_OP.v,1694862816,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC_PULSE_GEN.v,,DATA_SYNC_OP,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/DATA_SYNC/DATA_SYNC_PULSE_GEN.v,1694862013,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/PULSE_GEN.v,,DATA_SYNC_PULSE_GEN,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/PULSE_GEN.v,1694957510,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/Prescale_to_DivRatio.v,,PULSE_GEN,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/Prescale_to_DivRatio.v,1694970404,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/RST_SYNC.v,,Prescale_to_DivRatio,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/RST_SYNC.v,1694951464,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_DATA_SAMPLING.v,,RST_SYNC,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/Register_File.v,1695110563,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/SYS_CTRL.v,,Register_File,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/SYS_CTRL.v,1695149845,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/SYS_TOP.v,,SYS_CTRL,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/SYS_TOP.v,1695110552,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_FSM.v,,SYS_TOP,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_DATA_SAMPLING.v,1695106694,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_DESERIALIZER.v,,RX_DATA_SAMPLING,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_DESERIALIZER.v,1693865572,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_EDGE_BIT_COUNTER.v,,RX_DESERIALIZER,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_EDGE_BIT_COUNTER.v,1693862124,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_FSM.v,,RX_EDGE_BIT_COUNTER,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_FSM.v,1695104653,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_PARITY_CHECK.v,,RX_FSM,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_PARITY_CHECK.v,1695106788,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_START_CHECK.v,,RX_PARITY_CHECK,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_START_CHECK.v,1693860083,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_STOP_CHECK.v,,RX_START_CHECK,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/RX_STOP_CHECK.v,1695106795,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/Register_File.v,,RX_STOP_CHECK,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_FSM.v,1695030628,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_OUTPUT.v,,TX_FSM,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_OUTPUT.v,1692408912,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_PARITY_CALC.v,,TX_OUTPUT,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_PARITY_CALC.v,1692706086,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_SERIALIZER.v,,TX_PARITY_CALC,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/TX_SERIALIZER.v,1692602732,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/UART.v,,TX_SERIALIZER,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/UART.v,1695106612,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/UART_RX.v,,UART,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/UART_RX.v,1695148968,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/UART_TX.v,,UART_RX,,,,,,,,
F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/rtl/UART/UART_TX.v,1692602718,verilog,,F:/Digital_Track/Design_Projects/Low_Power_Configurable_Multi_Clock_Digital_System/TBs/SYS_TOP_TB.v,,UART_TX,,,,,,,,
