Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:59]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:70]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:81]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:92]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:103]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:114]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:125]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:129]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:130]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:131]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:132]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:133]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:134]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'B_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:135]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 8 for port 'A_out' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IDX' [C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jaebum324/Desktop/종합설계/Project/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.hPE
Compiling module xil_defaultlib.tile8x8
Compiling module xil_defaultlib.X_REG
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SystolicArray
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
