# 920 Text Editor syntax file ==========================================
#
# Modified by: Jecelyin (www.jecelyin.com)
# If you optimize it better, please share it to: jecelyin@gmail.com
#
# Reference from VIM syntax file.
# ======================================================================

# Vim syntax file
# Language:	Verilog
# Maintainer:	Mun Johl <Mun.Johl@emulex.com>
# Last Update:  Fri Oct 13 11:44:32 PDT 2006


# A bunch of useful Verilog keywords

syn keyword verilogStatement   always and assign automatic buf
syn keyword verilogStatement   bufif0 bufif1 cell cmos
syn keyword verilogStatement   config deassign defparam design
syn keyword verilogStatement   disable edge endconfig
syn keyword verilogStatement   endfunction endgenerate endmodule
syn keyword verilogStatement   endprimitive endspecify endtable endtask
syn keyword verilogStatement   event force function
syn keyword verilogStatement   generate genvar highz0 highz1 ifnone
syn keyword verilogStatement   incdir include initial inout input
syn keyword verilogStatement   instance integer large liblist
syn keyword verilogStatement   library localparam macromodule medium
syn keyword verilogStatement   module nand negedge nmos nor
syn keyword verilogStatement   noshowcancelled not notif0 notif1 or
syn keyword verilogStatement   output parameter pmos posedge primitive
syn keyword verilogStatement   pull0 pull1 pulldown pullup
syn keyword verilogStatement   pulsestyle_onevent pulsestyle_ondetect
syn keyword verilogStatement   rcmos real realtime reg release
syn keyword verilogStatement   rnmos rpmos rtran rtranif0 rtranif1
syn keyword verilogStatement   scalared showcancelled signed small
syn keyword verilogStatement   specify specparam strong0 strong1
syn keyword verilogStatement   supply0 supply1 table task time tran
syn keyword verilogStatement   tranif0 tranif1 tri tri0 tri1 triand
syn keyword verilogStatement   trior trireg unsigned use vectored wait
syn keyword verilogStatement   wand weak0 weak1 wire wor xnor xor
syn keyword verilogLabel       begin end fork join
syn keyword verilogConditional if else case casex casez default endcase
syn keyword verilogRepeat      forever repeat while for


syn region  verilogComment start="/*" end="*/"
syn region  verilogComment start="//" end="$"

# `celldefine
syn keyword verilogGlobal celldefine
syn keyword verilogGlobal default_nettype
syn keyword verilogGlobal define
syn keyword verilogGlobal else
syn keyword verilogGlobal elsif
syn keyword verilogGlobal endcelldefine
syn keyword verilogGlobal endif
syn keyword verilogGlobal ifdef
syn keyword verilogGlobal ifndef
syn keyword verilogGlobal include
syn keyword verilogGlobal line
syn keyword verilogGlobal nounconnected_drive
syn keyword verilogGlobal resetall
syn keyword verilogGlobal timescale
syn keyword verilogGlobal unconnected_drive
syn keyword verilogGlobal undef


syn region  verilogString start=+"+ skip=+\\|\"+ end=+"+


# Directives
#syn match   verilogDirective   "//\s*synopsys\>.*$"
#syn region  verilogDirective   start="/\*\s*synopsys\>" end="\*/"
#syn region  verilogDirective   start="//\s*synopsys dc_script_begin\>" end="//\s*synopsys dc_script_end\>"

#syn match   verilogDirective   "//\s*\$s\>.*$"
#syn region  verilogDirective   start="/\*\s*\$s\>" end="\*/"
#syn region  verilogDirective   start="//\s*\$s dc_script_begin\>" end="//\s*\$s dc_script_end\>"


# The default highlighting.
HiLink verilogConditional     Keyword
HiLink verilogRepeat		 Keyword
HiLink verilogString		 String
HiLink verilogComment	 Comment
HiLink verilogLabel		 Keyword
HiLink verilogStatement	 Keyword
HiLink verilogGlobal Keyword

# vim: ts=8