
#Begin clock constraint
define_clock -name {p:Simple_Dual_Port_Ram_1024x8bit_Ent|iclkA} -period 10000000.000 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 5000000.000 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {p:Simple_Dual_Port_Ram_1024x8bit_Ent|iclkB} -period 10000000.000 -clockgroup Autoconstr_clkgroup_1 -rise 0.000 -fall 5000000.000 -route 0.000 
#End clock constraint
