{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1606334339780 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1606334339780 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1606334341010 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1606334341040 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1606334341040 ""}
{ "Info" "" "" "2020.11.25.13:59:23 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.11.25.13:59:23 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1606334364010 ""}
{ "Info" "" "" "2020.11.25.13:59:24 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.11.25.13:59:24 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1606334364020 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.11.25.13:59:45 Info: Saving generation log to C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Saving generation log to C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system" 0 0 "Shell" 0 -1 1606334385260 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1606334385260 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: qsys-generate C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2020.11.25.13:59:45 Info: qsys-generate C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1606334385270 ""}
{ "Info" "soc_system.qsys" "" "2020.11.25.13:59:45 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1606334385310 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Reading input file" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Reading input file" 0 0 "Shell" 0 -1 1606334385480 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1606334385480 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1606334385480 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334385480 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1606334385480 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1606334385490 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Building connections" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Building connections" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Parameterizing connections" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:45 Info: Validating" {  } {  } 0 0 "2020.11.25.13:59:45 Info: Validating" 0 0 "Shell" 0 -1 1606334385500 ""}
{ "Info" "" "" "2020.11.25.13:59:52 Info: Done reading input file" {  } {  } 0 0 "2020.11.25.13:59:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1606334392550 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.11.25.13:59:55 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.11.25.13:59:55 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Warning" "" "" "2020.11.25.13:59:55 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.11.25.13:59:55 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Warning" "" "" "2020.11.25.13:59:55 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.11.25.13:59:55 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1606334395280 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1606334395290 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1606334395290 ""}
{ "Info" "" "" "2020.11.25.13:59:55 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.11.25.13:59:55 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1606334395290 ""}
{ "Info" "" "" "2020.11.25.13:59:57 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.11.25.13:59:57 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1606334397150 ""}
{ "Info" "" "" "2020.11.25.14:00:01 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.11.25.14:00:01 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1606334401433 ""}
{ "Info" "" "" "2020.11.25.14:00:04 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.11.25.14:00:04 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1606334404373 ""}
{ "Info" "" "" "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1606334405069 ""}
{ "Info" "" "" "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1606334405069 ""}
{ "Info" "" "" "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1606334405069 ""}
{ "Info" "" "" "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.11.25.14:00:05 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1606334405069 ""}
{ "Warning" "" "" "2020.11.25.14:00:05 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.11.25.14:00:05 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1606334405502 ""}
{ "Warning" "" "" "2020.11.25.14:00:05 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.11.25.14:00:05 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1606334405502 ""}
{ "Warning" "" "" "2020.11.25.14:00:05 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.11.25.14:00:05 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1606334405512 ""}
{ "Warning" "" "" "2020.11.25.14:00:05 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.11.25.14:00:05 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1606334405512 ""}
{ "Info" "" "" "2020.11.25.14:00:10 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.11.25.14:00:10 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1606334410346 ""}
{ "Info" "" "" "2020.11.25.14:00:10 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.11.25.14:00:10 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1606334410366 ""}
{ "Info" "  ]" "" "2020.11.25.14:00:10 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0003_button_pio_gen" {  } {  } 0 0 "2020.11.25.14:00:10 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1606334410366 ""}
{ "Info" "" "" "2020.11.25.14:00:11 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.11.25.14:00:11 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1606334411446 ""}
{ "Info" "" "" "2020.11.25.14:00:11 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.11.25.14:00:11 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1606334411456 ""}
{ "Info" "" "" "2020.11.25.14:00:11 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.11.25.14:00:11 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1606334411466 ""}
{ "Info" "  ]" "" "2020.11.25.14:00:11 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2020.11.25.14:00:11 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1606334411466 ""}
{ "Info" "" "" "2020.11.25.14:00:11 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.11.25.14:00:11 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1606334411766 ""}
{ "Info" "" "" "2020.11.25.14:00:11 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.11.25.14:00:11 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1606334411776 ""}
{ "Info" "" "" "2020.11.25.14:00:12 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.11.25.14:00:12 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1606334412175 ""}
{ "Info" "" "" "2020.11.25.14:00:12 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.11.25.14:00:12 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1606334412175 ""}
{ "Info" "" "" "2020.11.25.14:00:12 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.11.25.14:00:12 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1606334412785 ""}
{ "Info" "" "" "2020.11.25.14:00:13 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.11.25.14:00:13 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1606334413235 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.11.25.14:00:13 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.11.25.14:00:13 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1606334413235 ""}
{ "Warning" "" "" "2020.11.25.14:00:13 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.11.25.14:00:13 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1606334413235 ""}
{ "Warning" "" "" "2020.11.25.14:00:13 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.11.25.14:00:13 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1606334413235 ""}
{ "Info" "" "" "2020.11.25.14:00:14 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.11.25.14:00:14 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1606334414913 ""}
{ "Info" "" "" "2020.11.25.14:00:14 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.11.25.14:00:14 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1606334414923 ""}
{ "Info" "  ]" "" "2020.11.25.14:00:14 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2020.11.25.14:00:14 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1606334414923 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.11.25.14:00:15 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1606334415283 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.11.25.14:00:15 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1606334415293 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.11.25.14:00:15 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1606334415293 ""}
{ "Info" "  ]" "" "2020.11.25.14:00:15 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0006_led_pio_gen" {  } {  } 0 0 "2020.11.25.14:00:15 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1606334415293 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.11.25.14:00:15 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1606334415523 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.11.25.14:00:15 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1606334415533 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.11.25.14:00:15 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1606334415543 ""}
{ "Info" "" "" "2020.11.25.14:00:15 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.11.25.14:00:15 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1606334415563 ""}
{ "Info" "" "" "2020.11.25.14:00:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334416206 ""}
{ "Info" "" "" "2020.11.25.14:00:16 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.11.25.14:00:16 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1606334416651 ""}
{ "Info" "" "" "2020.11.25.14:00:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334418605 ""}
{ "Info" "" "" "2020.11.25.14:00:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334418784 ""}
{ "Info" "" "" "2020.11.25.14:00:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334418994 ""}
{ "Info" "" "" "2020.11.25.14:00:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334419224 ""}
{ "Info" "" "" "2020.11.25.14:00:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334419425 ""}
{ "Info" "" "" "2020.11.25.14:00:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334419604 ""}
{ "Info" "" "" "2020.11.25.14:00:21 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.11.25.14:00:21 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1606334421069 ""}
{ "Info" "" "" "2020.11.25.14:00:21 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.11.25.14:00:21 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1606334421699 ""}
{ "Info" "" "" "2020.11.25.14:00:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:00:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334422456 ""}
{ "Info" "" "" "2020.11.25.14:00:22 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.11.25.14:00:22 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1606334422890 ""}
{ "Info" "" "" "2020.11.25.14:00:22 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.11.25.14:00:22 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1606334422900 ""}
{ "Info" "" "" "2020.11.25.14:00:22 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.11.25.14:00:22 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1606334422900 ""}
{ "Info" "" "" "2020.11.25.14:00:22 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.11.25.14:00:22 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1606334422910 ""}
{ "Info" "" "" "2020.11.25.14:00:22 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.11.25.14:00:22 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1606334422940 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1606334423050 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1606334423070 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1606334423080 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1606334423100 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1606334423110 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1606334423120 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1606334423140 ""}
{ "Info" "" "" "2020.11.25.14:00:23 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.11.25.14:00:23 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1606334423140 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1606334477296 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477326 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477326 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477326 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1606334477837 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1606334477847 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477857 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1606334477867 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477877 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1606334477887 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477897 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477907 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334477927 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1606334477957 ""}
{ "Info" "" "" "2020.11.25.14:01:17 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.11.25.14:01:17 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1606334477967 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477977 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477977 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:17 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334477987 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478007 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478017 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478027 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478027 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478027 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478027 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478037 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334478037 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334478057 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478067 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606334478067 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334478077 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478087 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1606334478494 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1606334478494 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478504 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1606334478514 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478524 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334478544 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1606334478564 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1606334478594 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478594 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478594 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334478604 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334478615 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478615 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606334478624 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334478635 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478635 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1606334478654 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478654 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478654 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478654 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334478684 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1606334478704 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334478714 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334478724 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478724 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606334478734 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334478744 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478754 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1606334478764 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478764 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478774 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334478795 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1606334478814 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334478814 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334478834 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478834 ""}
{ "Info" "" "" "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:01:18 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334478845 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:18 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334478845 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.11.25.14:01:19 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1606334479231 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.11.25.14:01:19 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1606334479341 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479341 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479341 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479341 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479351 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479351 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479361 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1606334479361 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.11.25.14:01:19 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1606334479361 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.11.25.14:01:19 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1606334479371 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" {  } {  } 0 0 "2020.11.25.14:01:19 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" 0 0 "Shell" 0 -1 1606334479371 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.11.25.14:01:19 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1606334479461 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1606334479461 ""}
{ "Info" "" "" "2020.11.25.14:01:19 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.11.25.14:01:19 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1606334479461 ""}
{ "Info" " --use-relative-paths=true" "" "2020.11.25.14:01:19 Info: sim-script-gen --spd=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:19 Info: sim-script-gen --spd=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334479461 ""}
{ "Info" " --use-relative-paths=true" "" "2020.11.25.14:01:19 Info: Doing: ip-make-simscript --spd=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:19 Info: Doing: ip-make-simscript --spd=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334479461 ""}
{ "Info" " directory:" "" "2020.11.25.14:01:20 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:20 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334480631 ""}
{ "Info" "msim_setup.tcl" "" "2020.11.25.14:01:20 Info:     mentor" {  } {  } 0 0 "2020.11.25.14:01:20 Info:     mentor" 0 0 "Shell" 0 -1 1606334480641 ""}
{ "Info" " directory:" "" "2020.11.25.14:01:20 Info: Generating the following file(s) for VCS simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:20 Info: Generating the following file(s) for VCS simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334480651 ""}
{ "Info" "vcs_setup.sh" "" "2020.11.25.14:01:20 Info:     synopsys/vcs" {  } {  } 0 0 "2020.11.25.14:01:20 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1606334480661 ""}
{ "Info" " directory:" "" "2020.11.25.14:01:20 Info: Generating the following file(s) for VCSMX simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:20 Info: Generating the following file(s) for VCSMX simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334480682 ""}
{ "Info" "synopsys_sim.setup" "" "2020.11.25.14:01:20 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.11.25.14:01:20 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1606334480682 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.11.25.14:01:20 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.11.25.14:01:20 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1606334480691 ""}
{ "Info" " directory:" "" "2020.11.25.14:01:20 Info: Generating the following file(s) for NCSIM simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:20 Info: Generating the following file(s) for NCSIM simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334480721 ""}
{ "Info" "cds.lib" "" "2020.11.25.14:01:20 Info:     cadence" {  } {  } 0 0 "2020.11.25.14:01:20 Info:     cadence" 0 0 "Shell" 0 -1 1606334480731 ""}
{ "Info" "hdl.var" "" "2020.11.25.14:01:20 Info:     cadence" {  } {  } 0 0 "2020.11.25.14:01:20 Info:     cadence" 0 0 "Shell" 0 -1 1606334480991 ""}
{ "Info" "ncsim_setup.sh" "" "2020.11.25.14:01:21 Info:     cadence" {  } {  } 0 0 "2020.11.25.14:01:21 Info:     cadence" 0 0 "Shell" 0 -1 1606334481001 ""}
{ "Info" " directory" "" "2020.11.25.14:01:21 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.11.25.14:01:21 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1606334481001 ""}
{ "Info" " directory:" "" "2020.11.25.14:01:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334481011 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.11.25.14:01:21 Info:     aldec" {  } {  } 0 0 "2020.11.25.14:01:21 Info:     aldec" 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "." "" "2020.11.25.14:01:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.11.25.14:01:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.11.25.14:01:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.11.25.14:01:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: qsys-generate C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2020.11.25.14:01:21 Info: qsys-generate C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "soc_system.qsys" "" "2020.11.25.14:01:21 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1606334481021 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Reading input file" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Reading input file" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1606334481211 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Building connections" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Building connections" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Parameterizing connections" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:21 Info: Validating" {  } {  } 0 0 "2020.11.25.14:01:21 Info: Validating" 0 0 "Shell" 0 -1 1606334481221 ""}
{ "Info" "" "" "2020.11.25.14:01:29 Info: Done reading input file" {  } {  } 0 0 "2020.11.25.14:01:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1606334489421 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.11.25.14:01:32 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.11.25.14:01:32 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Warning" "" "" "2020.11.25.14:01:32 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.11.25.14:01:32 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Warning" "" "" "2020.11.25.14:01:32 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.11.25.14:01:32 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.11.25.14:01:32 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1606334492332 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.11.25.14:01:32 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1606334492752 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1606334492752 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info:" {  } {  } 0 0 "2020.11.25.14:01:32 Info:" 0 0 "Shell" 0 -1 1606334492752 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1606334492752 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: qsys-generate C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2020.11.25.14:01:32 Info: qsys-generate C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\joseluisjimenez\\Desktop\\TEC\\7_semestre\\Lab_embebidos\\DE10_Standard_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1606334492752 ""}
{ "Info" "soc_system.qsys" "" "2020.11.25.14:01:32 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1606334492752 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Reading input file" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Reading input file" 0 0 "Shell" 0 -1 1606334492912 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1606334492922 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Building connections" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Building connections" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Parameterizing connections" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:32 Info: Validating" {  } {  } 0 0 "2020.11.25.14:01:32 Info: Validating" 0 0 "Shell" 0 -1 1606334492941 ""}
{ "Info" "" "" "2020.11.25.14:01:40 Info: Done reading input file" {  } {  } 0 0 "2020.11.25.14:01:40 Info: Done reading input file" 0 0 "Shell" 0 -1 1606334500391 ""}
{ "Info" "" "" "2020.11.25.14:01:43 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1606334503171 ""}
{ "Info" "" "" "2020.11.25.14:01:43 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1606334503171 ""}
{ "Info" "" "" "2020.11.25.14:01:43 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1606334503171 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.11.25.14:01:43 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2020.11.25.14:01:43 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2020.11.25.14:01:43 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1606334503171 ""}
{ "Warning" "" "" "2020.11.25.14:01:43 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.11.25.14:01:43 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1606334503171 ""}
{ "Warning" "" "" "2020.11.25.14:01:43 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.11.25.14:01:43 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1606334503171 ""}
{ "Info" "" "" "2020.11.25.14:01:43 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1606334503181 ""}
{ "Info" "" "" "2020.11.25.14:01:43 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1606334503181 ""}
{ "Info" "" "" "2020.11.25.14:01:43 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.11.25.14:01:43 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1606334503181 ""}
{ "Info" "" "" "2020.11.25.14:01:45 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.11.25.14:01:45 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1606334505952 ""}
{ "Info" "" "" "2020.11.25.14:01:49 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.11.25.14:01:49 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1606334509351 ""}
{ "Info" "" "" "2020.11.25.14:01:51 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.11.25.14:01:51 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1606334511326 ""}
{ "Info" "" "" "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1606334511915 ""}
{ "Info" "" "" "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1606334511915 ""}
{ "Info" "" "" "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1606334511915 ""}
{ "Info" "" "" "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.11.25.14:01:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1606334511915 ""}
{ "Warning" "" "" "2020.11.25.14:01:52 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.11.25.14:01:52 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1606334512343 ""}
{ "Warning" "" "" "2020.11.25.14:01:52 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.11.25.14:01:52 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1606334512343 ""}
{ "Warning" "" "" "2020.11.25.14:01:52 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.11.25.14:01:52 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1606334512343 ""}
{ "Warning" "" "" "2020.11.25.14:01:52 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.11.25.14:01:52 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1606334512343 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.11.25.14:01:57 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1606334517337 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.11.25.14:01:57 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1606334517347 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.25.14:01:57 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0059_button_pio_gen/" {  } {  } 0 0 "2020.11.25.14:01:57 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1606334517347 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.11.25.14:01:57 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1606334517637 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.11.25.14:01:57 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1606334517657 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.11.25.14:01:57 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1606334517657 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.25.14:01:57 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2020.11.25.14:01:57 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1606334517657 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.11.25.14:01:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1606334517967 ""}
{ "Info" "" "" "2020.11.25.14:01:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.11.25.14:01:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1606334517977 ""}
{ "Info" "" "" "2020.11.25.14:01:58 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.11.25.14:01:58 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1606334518403 ""}
{ "Info" "" "" "2020.11.25.14:01:58 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.11.25.14:01:58 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1606334518413 ""}
{ "Info" "" "" "2020.11.25.14:01:59 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.11.25.14:01:59 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1606334519073 ""}
{ "Info" "" "" "2020.11.25.14:01:59 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.11.25.14:01:59 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1606334519554 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.11.25.14:01:59 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.11.25.14:01:59 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1606334519564 ""}
{ "Warning" "" "" "2020.11.25.14:01:59 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.11.25.14:01:59 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1606334519564 ""}
{ "Warning" "" "" "2020.11.25.14:01:59 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.11.25.14:01:59 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1606334519564 ""}
{ "Info" "" "" "2020.11.25.14:02:00 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.11.25.14:02:00 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1606334520826 ""}
{ "Info" "" "" "2020.11.25.14:02:00 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.11.25.14:02:00 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1606334520826 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.25.14:02:00 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2020.11.25.14:02:00 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1606334520826 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.11.25.14:02:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1606334521176 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.11.25.14:02:01 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1606334521186 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.11.25.14:02:01 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1606334521186 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.25.14:02:01 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0062_led_pio_gen/" {  } {  } 0 0 "2020.11.25.14:02:01 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt8591_5765337985141140395.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1606334521186 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.11.25.14:02:01 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1606334521436 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.11.25.14:02:01 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1606334521436 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.11.25.14:02:01 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1606334521436 ""}
{ "Info" "" "" "2020.11.25.14:02:01 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.11.25.14:02:01 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1606334521446 ""}
{ "Info" "" "" "2020.11.25.14:02:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334522039 ""}
{ "Info" "" "" "2020.11.25.14:02:02 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.11.25.14:02:02 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1606334522453 ""}
{ "Info" "" "" "2020.11.25.14:02:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334524563 ""}
{ "Info" "" "" "2020.11.25.14:02:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334524762 ""}
{ "Info" "" "" "2020.11.25.14:02:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334524953 ""}
{ "Info" "" "" "2020.11.25.14:02:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334525143 ""}
{ "Info" "" "" "2020.11.25.14:02:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334525342 ""}
{ "Info" "" "" "2020.11.25.14:02:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334525552 ""}
{ "Info" "" "" "2020.11.25.14:02:07 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.11.25.14:02:07 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1606334527047 ""}
{ "Info" "" "" "2020.11.25.14:02:07 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.11.25.14:02:07 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1606334527670 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.25.14:02:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606334528437 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1606334528851 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1606334528851 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1606334528861 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1606334528861 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1606334528861 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1606334528871 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1606334528881 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1606334528881 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1606334528881 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1606334528891 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1606334528891 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1606334528891 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1606334528901 ""}
{ "Info" "" "" "2020.11.25.14:02:08 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.11.25.14:02:08 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1606334528991 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1606334529387 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1606334529387 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1606334529397 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1606334529397 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334529407 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1606334529417 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1606334529427 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529437 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529437 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529437 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334529447 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334529457 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606334529467 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334529477 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529487 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1606334529811 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1606334529821 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1606334529821 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334529841 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1606334529851 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1606334529851 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529861 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529871 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334529871 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334529881 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529881 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606334529891 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334529901 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529901 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1606334529901 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529911 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529911 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529921 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334529941 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1606334529951 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334529951 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334529961 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529971 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606334529971 ""}
{ "Info" "" "" "2020.11.25.14:02:09 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:02:09 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334529991 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:09 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334529991 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1606334530001 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334530001 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334530001 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606334530021 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1606334530031 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606334530031 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606334530041 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334530051 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606334530061 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.11.25.14:02:10 Info: Reusing file C:/Users/joseluisjimenez/Desktop/TEC/7_semestre/Lab_embebidos/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1606334530061 ""}
{ "Info" "" "" "2020.11.25.14:02:10 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.11.25.14:02:10 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1606334530420 ""}
{ "Info" "" "" "2020.11.25.14:02:33 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.11.25.14:02:33 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1606334553952 ""}
{ "Info" "" "" "2020.11.25.14:02:33 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.11.25.14:02:33 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1606334553982 ""}
{ "Info" "" "" "2020.11.25.14:02:33 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.11.25.14:02:33 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1606334553992 ""}
{ "Info" "" "" "2020.11.25.14:02:33 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2020.11.25.14:02:33 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1606334553992 ""}
{ "Info" "" "" "2020.11.25.14:02:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.11.25.14:02:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1606334555282 ""}
{ "Info" "" "" "2020.11.25.14:02:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.11.25.14:02:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1606334555282 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1606334565012 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1606334565012 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1606334578992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606334578992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 14:02:58 2020 " "Processing ended: Wed Nov 25 14:02:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606334578992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:13 " "Elapsed time: 00:04:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606334578992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:36 " "Total CPU time (on all processors): 00:06:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606334578992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1606334578992 ""}
