<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="toplevel" xd:componentRef="toplevel" xd:initiationInterval="x" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(ram)" xd:originalName="ram" xd:direction="inout" xd:interfaceRef="m_axi_MAXI" xd:busTypeRef="aximm" xd:dataWidth="1" xd:bufferDirection="inout"/>
  <xd:arg xd:name="ram" xd:originalName="ram" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_MAXI" xd:dataWidth="64" xd:offset="0x10" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="*(code)" xd:originalName="code" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:dataWidth="1" xd:offset="0x10" xd:handshakeRef="ap_vld" xd:statusOffset="0x14"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="20068" xd:FF="6054" xd:BRAM="82" xd:DSP="5"/>
</xd:acceleratorMap>
