library verilog;
use verilog.vl_types.all;
entity subtract4bit is
    port(
        A               : in     vl_logic_vector(3 downto 0);
        B               : in     vl_logic_vector(3 downto 0);
        borrow_in       : in     vl_logic;
        diff            : out    vl_logic_vector(3 downto 0);
        borrow_out      : out    vl_logic
    );
end subtract4bit;
