module sinx(input [15:0]Sreg,input clk,rst,ldS,initS,output [15:0]Result);
always@(posedge clk,rst) begin
if(rst) Result <=16'b0; else begin
if(initS) Result<=16'b0;
else if (lds) Result <=Sreg;
end
end
endmodule
