INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado Projects/ECGR 5146/Lab-2-FullAdder/Lab-2-FullAdder.sim/sim_1/synth/func/xsim/FullAdderSim_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado Projects/ECGR 5146/Lab-2-FullAdder/Lab-2-FullAdder.srcs/sim_1/new/fulladdersim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdderSim'
