[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F003F6P6 production of GEEHY from the text: \nwww.geehy .com \n Page 0  \n  \nVersion:V 1.8 APM32F003x4x6  \nArm® Cortex®-M0+ based  32-bit MCU   \nDatasheet  \n \nwww.geehy .com \n Page 1  1.    Product Characteristics  \n\uf06e Systems Architecture  \n- 32-bit Arm® Cortex®-M0+ core \n- The maximum working \nfrequency is 48MHz  \n- AHB bus, APB bus  \n\uf06e Power, clock and reset  \n- Power supply voltage is \n2.0~5.5V  \n- Clock: built -in factory calibrated \n48MHz high -speed clock, built -\nin factory calibrated 128KHz \nlow-speed clock, and external \n1MHz -24MHz crystal oscillator  \n- Reset: power -on reset and \npower -down reset  \n\uf06e Memories  \n- Up to 32Kbytes Flash  \n- Up to 4Kbytes SRAM  \n\uf06e Low power \nconsumption mode  \n- Support three low power \nconsumption modes: wait, \nactive -halt and halt  \n\uf06e I/O \n- Up to 16 I/O, all of which can be \nmapped to external interrupt \ncontrollers  \n\uf06e Timer and PWM  \n- Two 16 -bit advanced timers with \n4-channel  capture comparison \nfunction, PWM complementary output and dead time control  \n- 1 16-bit general timer, which \nsupports PWM mode and 3 -\nchannel capture comparison \nfunction  \n- 1 8-bit basic timer  \n- 2 watchdog timers  \n- 1 system tick timer  \n- 1 automatic wake -up timer  \n\uf06e ADC  \n- 1 12bit resolution, 8 external \nchannels, supporting differential \ninput  \n\uf06e communication \ninterface  \n- 3 USART  \n- 1 I2C  \n- 1 SPI  \n\uf06e 1 BUZZER  \n\uf06e Serial wire debugging \nSWD interface  \n\uf06e Chip package  \n- TSSOP20/QFN20/SOP20  \n\uf06e 96-bit UID  \n\uf06e Application field  \n- Smart home  \n- Medical equipment  \n- Motor driver  \n- Industrial sensor  \n- Auto parts  \n  \n \nwww.geehy .com \n Page 2   Contents   \n1. Product Characteristics  ................................ ................................ ...................  1 \n2. Product Information  ................................ ................................ .........................  5 \n3. Pin Information  ................................ ................................ ................................  6 \n Pin Distribution  ................................ ................................ ................................  6 \n Pin Function Description  ................................ ................................ .................  7 \n4. Function Description  ................................ ................................ ......................  11 \n System Architecture  ................................ ................................ .......................  11 \n4.1.1.  System block diagram  ................................ ................................ ....................  11 \n4.1.2.  Address mapping  ................................ ................................ ..........................  12 \n Core ................................ ................................ ................................ ..............  13 \n Interrupt controller  ................................ ................................ .........................  13 \n4.3.1. Nested Vector Interrupt Controller (NVIC)  ................................ ....................  13 \n4.3.2.  External interrupt controller (EINT)  ................................ ...............................  13 \n Memory  ................................ ................................ ................................ .........  13 \n Clock  ................................ ................................ ................................ .............  14 \n4.5.1.  Clock tree  ................................ ................................ ................................ ...... 14 \n Power management  ................................ ................................ ......................  15 \n4.6.1.  Power supply scheme  ................................ ................................ ...................  15 \n4.6.2.  Power supply monitor  ................................ ................................ ...................  15 \n Low power consumption mode  ................................ ................................ ..... 16 \n General purpose input/output port (GPIO)  ................................ ....................  17 \n Communication interface  ................................ ................................ ..............  17 \n4.9.1.  Universal asynchronous transceiver (USART)  ................................ .............  17 \n \nwww.geehy .com \n Page 3  4.9.2.  I2C bus  ................................ ................................ ................................ ..........  18 \n4.9.3.  Seria l peripheral interface (SPI)  ................................ ................................ .... 19 \n Analog/digital converter (ADC)  ................................ ................................ ..... 19 \n Timer  ................................ ................................ ................................ .............  20 \n4.11.1 .Advanced control timer (TMR1 and TMR1A) ................................ ................  20 \n4.11.2.General timer (TMR2)  ................................ ................................ ...................  21 \n4.11.3.Basic timer (TMR4)  ................................ ................................ .......................  22 \n4.11.4.Watchdog (WDT)  ................................ ................................ ..........................  22 \n4.11.5.System tick timer (SysTick) ................................ ................................ ...........  24 \n4.11.6.Automatic wake -up timer (WUPT)  ................................ ................................  24 \n BUZZER (Buzzer)  ................................ ................................ .........................  24 \n5. Electrical Specification  ................................ ................................ ..................  25 \n Test condition  ................................ ................................ ................................  25 \n5.1.1.  Maximum and minimum value  ................................ ................................ ...... 25 \n5.1.2.  Typical value  ................................ ................................ ................................ . 25 \n5.1.3.  Typical curve  ................................ ................................ ................................ . 25 \n5.1.4.  Load capacitance  ................................ ................................ ..........................  25 \n Testing under general  working conditions  ................................ .....................  26 \n Absolute maximum rating  ................................ ................................ .............  26 \n5.3.1.  Maximum temperature characteristics  ................................ ..........................  26 \n5.3.2.  Maximum rated voltage characteristics  ................................ ........................  26 \n5.3.3.  Maximum rated current characteristics  ................................ .........................  27 \n5.3.4.  Maximum electrostatic characteristics  ................................ ..........................  27 \n5.3.5.  Static latch ................................ ................................ ................................ ..... 28 \n Flash memory characteristics  ................................ ................................ ....... 28 \n \nwww.geehy .com \n Page 4  \n Clock  ................................ ................................ ................................ .............  28 \n5.5.1.  External clock source characteristics  ................................ ............................  28 \n5.5.2.  Internal clock source characteristics  ................................ .............................  29 \n Power -on/power -down reset characteristic test  ................................ ............  31 \n Power consumption  ................................ ................................ ......................  31 \n I/O port characteristics  ................................ ................................ ..................  36 \n NRST pin characteristics  ................................ ................................ ..............  37 \n Communication interface  ................................ ................................ ..............  38 \n5.10.1.I2C interface characteristics  ................................ ................................ .........  38 \n5.10.2.SPI interface characteristics  ................................ ................................ .........  39 \n ADC characteristics  ................................ ................................ ......................  42 \n6. Package Information  ................................ ................................ .....................  43 \n7. Packaging Information  ................................ ................................ ..................  47 \n8. Ordering Information  ................................ ................................ .....................  51 \n9. Naming of Common Functional Modules  ................................ ......................  53 \n10. Version History  ................................ ................................ ..............................  54 \n   \n \nwww.geehy .com \n Page 5  2.    Product Information  \nSee the following table for specific APM32F003x4x6  product functions and \nperipheral configuration.  \n The APM32F003x4x6  product functions and peripheral configuration  \nProducts  APM32F003x4x6  \nF4P6  F6P6  F4U6  F6U6  F4M6  F6M6  \nEncapsulation  TSSOP20  TSSOP20  QFN20  QFN20  SOP20  SOP20  \nFlash(Kbytes)  16 32 16 32 16 32 \nSRAM(Kbytes)  2 4 2 4 2 4 \nTimer  Advanced  \n（16bit） 2 \nGeneral  \n(16bit)  1 \nBasic  \n(8bit)  1 \nSysTick  \n(24bit)  1 \nWUPT  1 \nWDT  2 \nCommunication  \nInterface  USART  3 \nI2C 1 \nSPI 1 \n12bit  \nADC  unit 1 \nchannels  8 \nGPIOs  16 \nBUZZER  1 \nCore  Arm® Cortex®-M0+ \nFrequency  48MHz  \nService voltage  2.0~5.5V  \n \nwww.geehy .com \n Page 6  3.    Pin Information  \n Pin Distribution  \n Pin configuration diagram of QFN20  \n \n Pin configuration diagram of TSSOP20 and SOP20  \n \nNRST\nOSCIN/PA1\nOSCOUT/PA2\nVSS\nVCAP1\n2\n3\n4\n5\nVDD\nPA3\nPB5\nPB4\nPC367891015\n14\n13\n12\n11PD1\nPC7\nPC6\nPC5\nPC41617181920PD6\nPD5\nPD4\nPD3\nPD2\nQFN20\nPD4\nPD51\n2\nPD6\nNRST3\n4\nOSCIN/PA1\nOSCOUT/PA25\n6\nVSS\nVCAP7\n8\nVDD\nPA39\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11PD3\nPD2\nPD1\nPC7\nPC6\nPC5\nPC4\nPC3\nPB4\nPB5TSSOP20\n/SOP20\n \nwww.geehy .com \n Page 7  \n Pin Function Description  \n Pin definition of APM32F003x4x6(20PIN)   \nPin number  \nPin name  \nType (1)  Input  Output  \nFunction after \nreset  Redefinin\ng \nfunctions  TSSOP20  \nSOP20  \nQFN20  \nfloating  \nwpu \nExt.interrupt  \nHigh sink  \nSpeed  \nOD \nPP \n1 1 18 PD4 \nBUZZER  \nTMR2_CH1  \nUSART1_CK  \nTMR1A_CH2  I/O X X X HS O3 X X PD4 - \n2 2 19 PD5 \nAIN5  \nUSART1_TX  \nTMR1A_CH3  \nVAIN2  \n[TMR1A_CH1N]  I/O X X X HS O3 X X PD5 TMR1A_C\nH1N \n[AFR5]  \n3 3 20 PD6 \nAIN6  \nUSART1_RX  \nTMR1A_CH4  \nVAIP2  \n[TMR1A_CH2N]  I/O X X X HS O3 X X PD6 TMR1A_C\nH2N \n[AFR5]  \n4 4 1 NRST  I/O - X - - - - - Reset  - \n5 5 2 PA1 \nOSCIN(2) I/O X X X - O1 X X PA1 - \n6 6 3 PA2 \nOSCOUT  I/O X X X - O1 X X PA2 - \n7 7 4 VSS S - - - - - - - - - \n8 8 5 VCAP S - - - - - - - 1.5V \nregulat\n/capaci\ntor - \n \nwww.geehy .com \n Page 8  Pin number  \nPin name  \nType (1)  Input  Output  \nFunction after \nreset  Redefinin\ng \nfunctions  TSSOP20  \nSOP20  \nQFN20  \nfloating  \nwpu \nExt.interrupt  \nHigh sink  \nSpeed  \nOD \nPP \n9 9 6 VDD S - - - - - - - - - \n10 10 7 PA3 \nTMR2_CH3  \nTMR1_ETR  \nUSART3_CK  \n[SPI_NSS]  I/O X X X HS O3 X X PA3 SPI_NSS  \n[AFR1]  \n11 11 8 PB5 \nI2C_SDA  \nUSART3_RX  \n[TMR1_BKIN]  I/O X - X  O1 T - PB5 TMR1_BKI\nN \n[AFR4]  \n12 12 9 PB4 \nI2C_SCL  \nUSART3_TX  \n[ADC_ETR]  I/O X - X  O1 T - PB4 ADC_ETR  \n[AFR4]  \n13 13 10 PC3 \nTMR1_CH3  \nAIN7  \nVAIN3  \n[TLI] \n[TMR1_CH1N]  I/O X X X HS O3 X X PC3 TLI \n[AFR3]  \nTMR1_CH\n1N \n[AFR7]  \n14 14 11 PC4 \nTMR1_CH4  \nCLK_CCO  \nAIN2  \nVAIP1  \n[TMR2_CH2N]  I/O X X X HS O3 X X PC4 TMR1_CH\n2N \n[AFR7]  \n15 15 12 PC5 \nSPI_SCK  \nAIN0  \nVAIP0  \n[TMR2_CH1]  I/O X X X HS O3 X X PC5 [TMR2_CH\n1] \n[AFR0]  \n16 16 13 PC6 \nSPI_MOSI  \nAIN1  \nVAIN0  \n[TMR1_CH1]  I/O X X X HS O3 X X PC6 TMR1_CH\n1 \n[AFR0]  \n \nwww.geehy .com \n Page 9  Pin number  \nPin name  \nType (1)  Input  Output  \nFunction after \nreset  Redefinin\ng \nfunctions  TSSOP20  \nSOP20  \nQFN20  \nfloating  \nwpu \nExt.interrupt  \nHigh sink  \nSpeed  \nOD \nPP \n17 17 14 PC7 \nSPI_MISO  \n[TMR1_CH2]  I/O X X X HS O3 X X PC7 TMR1_CH\n2 \n[AFR0]  \n18 18 15 PD1 \nSWD  \nUSART2_CK  \nTMR1A_CH1  I/O X X X HS O4 X X PD1 - \n19 19 16 PD2 \nAIN3  \nSWCLK  \nUSART2_RX  \nTMR1A_BKIN  \nVAIN1  \n[TMR2_CH3]  I/O X X X HS O3 X X PD2 TMR2_CH\n3 \n[AFR1]  \n20 20 17 PD3 \nAIN4  \nTMR2_CH2  \nADC_ETR  \nUSART2_TX  \nTMR1A_ETR  \nVAIP3  I/O X X X HS O3 X X PD3 - \nNote:  \n（1） I= input, O= output, S= power supply  \n（2） X: initial state after reset  \n（3） T: true open drain I/O  \n（4） Floating= high resistance, HS= maximum sink current, OD= open \ndrain, PP= push pull, wpu= weak pull up  \n（5） Speed: O1 = low speed, maximum 2M; O2= high speed, up to 10M ；; \nO3= compatible with high and low speed, low speed at startup; O4= \nCompatible with high and low speed, high speed at startup  \n（6） PA1 does not support halt mode or wake up in active halt  mode  \n \nwww.geehy .com \n Page 10  （7） After the low power consumption mode is turned on, PA1 can only \nmaintain the input state and cannot drive the output state  \n  \n \nwww.geehy .com \n Page 11  4.    Function Description  \n System Architecture  \n4.1.1.  System block diagram  \n System block diagram of APM32F003x4x6 series  \nBus matrix\nFlashSRAM\nSystem bus\nAPB1 busWWDT\nIWDT\nUSART1/2/3\nI2CArm® Cortex ®-M0+\n(Fmax:48MHz)\nSWD\nNVICSCB STKAHB busRCM\nFMCTMR1/1A/2/4\nPMU\nEINT\nADCSPIAHB/APB1 bridge\nBUZZER\n \n  \n \nwww.geehy .com \n Page 12  4.1.2.  Address mapping  \n Address map of APM32F003x4x6 series  \nPeripheral0xFFFF FFFF\n0xE010 0000\n0xE000 0000Cortex-M0+\n0xC000 0000\n0xA000 0000\n0x8000 0000\n0x6000 0000\n0x4000 0000\n0x2000 0000\n0x0000 0000SRAMCode 0x0000 0000 - 0x0000 7FFF\nROM0x0002 0400 - 0x0002 07FF\nreservedOption byteFlash Interface0x4001 1400 - 0x4001 14FF\n0x4001 1000 - 0x4001 13FF\nRCM0x4001 0400 - 0x4001 0FFF\n0x4001 0000 - 0x4001 03FF\nUSART3\nADC 0x4000 4400 - 0x4000 47FF0x4000 4800 –0x4000 4BFF\nTMR4\nTMR2\nTMR10x4000 4000 - 0x4000 43FF\n0x4000 3C00 - 0x4000 3FFF\n0x4000 3800 - 0x4000 3BFF\nUSART1\nI2C0x4000 3400 - 0x4000 37FF\n0x4000 3000 - 0x4000 33FF\nSPI\nBUZZER\nWUPT0x4000 2C00 - 0x4000 2FFF\n0x4000 2800 - 0x4000 2BFF\n0x4000 2400 - 0x4000 27FF\nIWDT\nWWDT\nEINT0x4000 2000 - 0x4000 23FF\n0x4000 1C00 - 0x4000 1FFF\n0x4000 1800 - 0x4000 1BFF\nUSART2\nGPIOD\nGPIOC\nGPIOB\nGPIOA0x4000 1400 - 0x4000 17FF\nTMR1A 0x4000 1000 - 0x4000 13FF\n0x4000 0C00 - 0x4000 0FFF\n0x4000 0800 - 0x4000 0BFF\n0x4000 0400 - 0x4000 07FF\n0x4000 0000 - 0x4000 03FFCMU 0x4001 0000 - 0x4001 03FF\n0x0000 8000 - 0x0002 03FF\n \n  \n \nwww.geehy .com \n Page 13  \n Core  \nThe Arm® Cortex®-M0+ core is built into the product, and the working frequency \nis 24MHz, which i s compatible with mainstream Arm  tools and software.  \nThe system block diagram of APM32F003x4x6  series chips is shown in Figure \n3. \n Interrupt controller  \n4.3.1.  Nested Vector Interrupt Controller (NVIC)  \nThe APM32F003x4x6 series chips are embedded with a nested vector interrupt \ncontroller, which can handle up to 23 mas ked interrupt channels (excluding \nCortex®-M0+interrupt lines) and 4 priorities.  \nNested Vector Interrupt Controller (NVIC) has tightly coupled NVIC interface, \nwhich can directly transmit interrupt vector entry address to kernel, and can \nachieve low -latency interrupt response processing. In addition, it can give \npriority to high -priority interrupts, automatically save processor state, and \nautomatically recover when interrupts return, without extra instruction overhead.  \nThe module provides flexible interrupt m anagement with minimal interrupt \ndelay.  \n4.3.2.  External interrupt controller (EINT)  \nThe external interrupt controller includes four edge detectors for generating \ninterrupt requests. Each interrupt line can be independently configured with \ntrigger events and can b e individually shielded. All I/O pins have external \ninterrupt capability, and each port has an independent interrupt vector.  \n Memory  \nSee the following table for details of memory:  \n Memory description  \nMemory  Max bytes  Function  \nBuilt-in Flash  32Kbytes  Used to  store programs and data.  \nBuilt-in SRAM  4Kbytes  It can be accessed in bytes, half words (16 \nbits) or full words (32 bits).  \n \nwww.geehy .com \n Page 14  \n Clock  \nThe four clock sources HXT, HXT user -ext, HIRC and LIRC can be the master \nclock, as shown in the following table:  \n It can be used as the clock source of the master clock   \nClock source  description  \nHXT 1-24MHz high speed external crystal oscillator  \nHXT user -ext Maximum 24MHz high -speed external clock signal  \nHIRC  48MHz high speed internal RC oscillator  \nLIRC  128KHz low speed internal RC oscillator  \nEach clock source can be turned on or off independently to optimize power \nconsumption. In order to make the system start quickly, the clock controller \nautomatically uses HIRC\'s divide by 8 (HIRC/8) as the master clock after reset. \nThe reason is that the stabilization time of HIRC is short, and the HIRC/8 can \nensure the safe start of the system under poor V DD conditions. Once other clock \nsources are stable, the user program can switch the master clock to another \nclock source.  \n4.5.1.  Clock t ree \n Clock tree of APM32F003x4x6 series  \n \nwww.geehy .com \n Page 15  \nHXT OSC\n1-24MHz\nLIRC\n128KHzHIRC RC\n48MHzHIRCDIV[2]\n/1,3HIRCDIV[1:0]\n/1,2,4,8\nCSS\nIWDTCLK\nWUPTHXT clock\nHIRC\nHXT\nLIRC\nfMASTER\nfCPU/1,2,4,8,16\n,32,64HIRCDIVPeripheral \nclock\nCCOCPU \nprescalefCPUOSC_OUTOSC_IN fMASTERMCC[7:0] \nNote: the counter of WUPT is not provided by f MASTER , so even if the clock of the \nregister has been turned off, the peripheral can continue to run.  \n Power management  \n4.6.1.  Power supply scheme  \n Power supply scheme  \nName  Abbreviation of name  Voltage range  \nMain power supply  VDD/VSS 2.0~5.5V  \nAnalog partial power supply  VDDA/VSSA 2.4~5.5v  \nThe V DD/VSS pin can supply power to the internal main voltage regulator (MVR) \nand the internal low power voltage regulator (LPVR), and the outputs of these \ntwo regulators together provide 1.5V power supply to the core, Flash and \nSRAM.  \n4.6.2.  Power supply monitor  \nTwo circuits of power -on reset (POR) and power -down reset (PDR), are \nintegrated inside the product. The t wo circuits are always in working state, \n \nwww.geehy .com \n Page 16  ensuring the normal operation of the system when the power supply exceeds \n2V. When the power supply voltage is monitored to be lower than the specified \nthreshold value V POR/PDR , the system keeps the reset state with out an external \nreset circuit.  \nSee 8. Electrical Characteristics for details of V POR/PDR . \n Low power consumption mode  \nThe product supports three low power consumption modes: Wait mode, Halt \nmode and Active Halt mode, which can be switched between these mode s by \nsetting, as shown in the following table:  \n Low power consumption mode  \nMode type  description  \nWait mode  - In the wait mode, the contents of all registers and RAM \nremain unchanged, and the previously defined clock \n(master clock state register CLK_CMSR) configuration \nalso remains unchanged.  \n- When an internal or external interrupt request is \ngenerated, the CPU wakes up from the wait mode and \nresumes working.  \nHalt mode  - In halt mode, the contents of all registers and RAM remain \nunchanged, and the configurati on of clock (master clock \nstatus register CLK_CMSR) remains unchanged by \ndefault.  \n- In this mode, in order to save power consumption, the \nmain voltage regulator is turned off, and only the low \nvoltage regulator (and power -down reset) is in working \nstate.  \n- HIRC starts up faster than HXT (see electrical \ncharacteristic parameters in data manual). Therefore, in \norder to reduce the wake -up time of MCU, it is \nrecommended to select HIRC as the clock source of \nfMASTER before entering pause mode.  \n \nwww.geehy .com \n Page 17  Mode type  description  \nActive halt mode  \n(Active halt) mode  - Active halt mode is similar to halt mode, but it does not \nrequire external interrupt wake -up. It uses WUPT to \ngenerate an internal wake -up event after a certain delay, \nand the delayed time can be programmed by the user.  \n- In default status , the main voltage regulator is active and \ncan wake up quickly from active halt mode, but its current \nconsumption cannot be ignored.  \n- In active halt mode, fast wake -up can reduce the \nresponse time of CPU and make the switching time \nbetween MCU running state  and low power consumption \nmode shortest.  \n General purpose input/output port (GPIO)  \n16 GPIO pins are embedded, which can switch between input (pull -up, floating), \noutput (push -pull, open drain) or multiplexing functions. Most GPIO pins are \nshared with mult iplexed peripherals. In addition, some pins have redefined \nfunctions, such as analog input, external interrupt, and input/output of chip \nperipherals, but only one function can be mapped to a pin at the same time. \nThe remapping of multiplexing functions can  be realized by controlling option \nbytes. Please refer to the description of option bytes in the data manual.  \n Communication interface  \n4.9.1.  Universal asynchronous transceiver (USART)  \nEmbedded with three USART communication interfaces, USART interface can \nsupport  2.5Mbit/s communication rate, and it has SPI emulation, high -precision \nbaud rate generator, smart card emulation, IrDA SIR codec, LIN main mode and \nsingle -line half -duplex mode.  \n Communication mode of universal asynchronous transceiver  \nCommunication mode  description  \nFull duplex NRZ standard format communication \n(mark/space)  \n \nwww.geehy .com \n Page 18  Communication mode  description  \nAsynchronous \ncommunication (USART \nmode)  Programmable transmission an d reception baud rate is up \nto 2.5 Mbit/s, which can follow any standard baud rate at \ninput frequency  \nIndependent enable bits for sending and receiving  \nThere are two wake -up modes: address bit (MSB) and idle \nline (interrupt)  \nTransmission error detection and interrupt generation  \nParity control  \nSynchronous \ncommunication  Full duplex synchronous transmission  \nSPI main operation  \n8-bit data communication  \nMaximum speed: 1mbit/s at 16MHz (fcpu/16)  \nLIN main mode  Transmit: generate a 13 -bit synchronous interrupt frame  \nReceive: detect an 11 -bit interrupt frame  \n4.9.2.  I2C bus  \nEmbedded with an I2C interface, it is led out through data pin (SDA) and clock \npin (SCL), and can turn on or interrupt disable. It can work in multi -master mode \nor slave mode, supports 7 -bit and 10 -bit addressing, and allows connection to \nstandard (up to 100kHz) or fast (up to 400kHz) I2C bus. I2C can  receive and \nsend data, convert serial data into parallel data when receiving, and convert \nparallel data into serial data when sending.  \nI2C bus functions are as follows:  \n I2C bus function  \nName  description  \nI2C main function  Generate start and end clocks  \nI2C slave function  Programmable I2C address detection  \nStop bit detection  \nI2C Other functions  General generation and detection of 7 -bit /10 -bit addressing  \nSupport different communication rates:  \n- Standard speed (up to 100KHz)  \n- Fastest speed (up to 400KHz)  \n \nwww.geehy .com \n Page 19  4.9.3.  Serial peripheral interface (SPI)  \nEmbedded with an SPI interface, it allows the chip to communicate with \nexternal devices in half/full duplex serial mode. It can be configured as master \nmode or slave mode, with 8 bits per frame. Full -duplex and half -duplex  \ncommunication rates can support 8 Mbit/s. SPI interface has wake -up function.  \n Characteristics of serial peripheral interface  \nCharacteristics  description  \nMaximum speed  Master/slave 8Mbit/s(f MASTER/2 ) \nFull duplex synchronous \ntransmission  Synchronous transmission is transmitted on two data \nlines with or without bidirectional transmission  \nMaster -slave operation with \ntwo choices  Hardware or software  \nCRC calculation  - \nTx and Rx buffers  1 byte  \nSlave/master select input \npin - \n Analog/digital converter (ADC)  \nADC is a 12 -bit successive comparison analog -to-digital converter, which can \nprovide 8 multifunctional external input channels and 1 internal channel. \nchannels AIN0~AIN7 come from IO channel, while channel AIN8 comes from \non-chip VREF_BUFFER (a relat ively stable standard voltage of 1.2V). ADC \nsupports differential input mode in addition to single -ended mode, but channel \nAIN8 only supports single -ended input mode.  \nThe analog watchdog function allows one channel, multiple channels or all \nselected channe ls to be monitored very accurately. When the monitored signal \nexceeds the preset threshold, an interrupt will be generated.  \nEvents generated by the advanced control timer (TMR1) can cascade trigger \nADC respectively, and applications can synchronize AD conv ersion with clock.  \n ADC product features  \nProduct features  description  \nInput voltage value  0 to V DDA \n \nwww.geehy .com \n Page 20  Product features  description  \nConversion mode  Single, continuous and buffered continuous conversion mode  \nBuffer  Size (10x12 bits)  \nConversion channel  9, which can be converted once or continuously  \nDifferential input  Four pairs  \nAnalog watchdog  Programmable upper and lower limits of analog watchdog  \nAnalog watchdog \ninterrupt  Convenient handling of analog watchdog events  \nExternal trigger input  It can be triggered by a rising edge event on the ADC_ETR \npin \nTriggered from TMR1 \nTRGO  Yes \nEnd of conversion \ninterrupt  Settable  \n Timer  \nThe product includes two advanced control timers (TMR1 and TMR1A), one \ngeneral timer (TMR2), one basic timer (TMR4), two watchdog timers, one \nsystem tick timer and one automatic wake -up timer.  \n4.11.1.  Advanced control timer (TMR1 and TMR1A)  \nAdvanced timer functions are shown in the following table:  \n Advanced control timer  \nTimer type  Advanced control timer  \nTimer  TMR1  TMR1A  \nCounting resolution  16 bits  16 bits  \nCounter type Up, down, up/down  Up, down, up/down  \nPrescaler coefficient  Any integer between 1 and \n65536  Any integer between 1 and \n65536  \nCapture/  Comparison \nChannels  4 4 \nComplementary output  Yes Yes \n \nwww.geehy .com \n Page 21  Timer type  Advanced control timer  \nFunction description  - Control the synchronous mode of timer with  external \nsignal  \n- When the braking signal appears, the timer can be \nforced to output to a specific state  \n- Two complementary outputs and software controllable \ndead time channels  \n- Encoder mode  \n- Interrupt source: 4 input capture/output comparison, 1 \noverflow/upda te and 1 brake signal interrupt  \nThis is a high -end timer, which is suitable for various \ncontrol applications. Its complementary output, dead -time \ncontrol and center -aligned PWM functions make its \napplication fields extend to motor control, lighting and hal f-\nbridge driving modes.  \n4.11.2.  General timer (TMR2)  \nGeneral timer functions are shown in the following table:  \n General timer  \nTimer type  General timer  \nTimer  TMR2  \nCounting resolution  16 bits  \nCounter type  Up \nPrescaler coefficient  Exponential power of 2 between 1  and 32768  \nCapture/  Comparison \nChannels  3 \nComplementary \noutput  - \nFunction description  Use external signal to control timer and synchronization circuit \ninterconnected by timer  \nInterrupt generation event:  \n- Update: the counter overflows upwards, and the counter \ninitializes (via software)  \n- Input capture  \n \nwww.geehy .com \n Page 22  Timer type  General timer  \n- Output comparison  \n4.11.3.  Basic timer (TMR4)  \nThe basic timer functions are as follows:  \n Basic timer  \nTimer type  Basic timer  \nTimer  TMR4  \nCounting resolution  8 bits  \nCounter type  Up \nPrescaler coefficient  Exponential power of any 2 from 1 to 128  \nCapture/  Comparison \nChannels  0 \nComplementary output  - \nFunction description  - Used to connect with external signals or cascade \ntimers.  \n- Interrupt generation. [When the counter is updated \n(the counter overflows) and when the trigger signal is \ninput]  \n4.11.4.  Watchdog (WDT)  \nTwo watchdogs (independent watchdog and window watchdog) are embedded \nin the product, which can be used to detect and solve faults caused by software \nerrors, thus improving the system security. The followin g table shows the \ncomparative data of two watchdogs.  \n Watchdog (WDT)  \nName  Counter  \nResolver  Counter \ntype Prescaler  coefficient  Function description  \nIndependent \nwatchdog \n(IWDT)  8 bits  down  Between 4 and 256  \nAny exponential \npower of 2  - It is driven by an \ninternal independent \n128kHz LIRC RC \noscillator as a clock \nsource, so it still works \n \nwww.geehy .com \n Page 23  Name  Counter  \nResolver  Counter \ntype Prescaler  coefficient  Function description  \nas usual even if the \nmaster clock fails.  \n- The whole system can \nbe reset in case of \nproblems.  \n- It can provide timeout \nmanagement for \napplications.  \n- It can be  configured \nas a software or \nhardware startup \nwatchdog.  \nWindow \nwatchdog  \n（WWDT） 7 bits  down  - - Used to detect \nsoftware faults, when \nit happens is \ngenerated by external \ninterference or \nunexpected logic \nconditions, which \ncauses the application \nto abandon its normal \nsequence.  \n- Driven by the master \nclock, it has early \ninterrupt warning \nfunction.  \n- It can be configured \nas a software or \nhardware startup \nwatchdog.  \n \nwww.geehy .com \n Page 24  4.11.5.  System tick timer (SysTick)  \nSystem tick timer is a standard 24 -bit down counter with automatic reloading  \nfunction. When the counter is 0, it can generate a masked system interrupt.  \n4.11.6.  Automatic wake -up timer (WUPT)  \nWUPT can provide an internal wake -up time reference when MCU enters low \npower Active Halt mode. The clock of the time reference is provided by the \ninternal low -speed RC oscillator clock (LIRC) or the pre -divided HXT crystal \noscillator clock.  \n BUZZER (Buzzer)  \nEmbedded with a buzzer, when the LS clock works at 128kHz, it can generate a \nbuzzer signal with frequency of 1kHz, 2kHz or 4kHz.  \n  \n \nwww.geehy .com \n Page 25  5.    Electrical Specification  \n Test condition  \nUnless otherwise specified, all voltage parameters are referenced to V SS. \n5.1.1.  Maximum and minimum value  \nUnless otherwise specified, all products are tested on the production line at TA \n= 25℃. Its maximum and minimum values can support the worst environmental \ntemperature, power supply voltage and clock frequency.  \nIn the notes at the bottom of each table, it is stated that the data obtained \nthrough comprehensive evaluation, design simulation or process characteristics \nare not test ed on the production line; On the basis of comprehensive \nevaluation, after passing the sample test, take the average value and add and \nsubtract three times the standard deviation (average ±3 ∑) to get the maximum \nand minimum values.  \n5.1.2.  Typical value  \nUnless oth erwise specified, typical data are based on T A=25°C and V DD=3.3V \nand 5V.  \n5.1.3.  Typical curve  \nUnless otherwise specified, typical curves are only used for design guidance.  \n5.1.4.  Load capacitance  \n Load conditions when measuring pin parameters  \n50PFAPM32F003x4x6 pin\n \n \n \nwww.geehy .com \n Page 26  \n Pin input voltage measurement scheme  \nAPM32F003x4x6 pin\nVIN\n \n Testing under general working conditions  \n General working conditions  \nSymbol  Parameter  Condition  Min Max Unit \nfHCLK Internal AHB clock frequency  - - 48 MHz \nVDD Standard operating voltage  - 2.0 5.5 V \nVCAP VCORE external capacitance  - 470 3300  nF \n Absolute maximum rating  \nIf the load on the device exceeds the absolute maximum rating, it will cause \npermanent damage to the device. Only the maximum load that can be borne is \ngiven here, and there  is no guarantee that the device functions normally under \nthis condition.  \n5.3.1.  Maximum temperature characteristics  \n Temperature characteristics  \nSymbol  description  Numerical value  Unit \nTSTG Storage temperature range  -65 ~150  °C \nTJ Maximum junction temperature  150 °C \n5.3.2.  Maximum rated voltage characteristics  \n \n \n \nwww.geehy .com \n Page 27  \n Maximum rated voltage characteristics  \nSymbol  description  Min Max Unit \nVDD-VSS External main supply voltage (including \nVDDA and V DD) 0.3 - \nV \nVIN Input voltage on the true open drain pin  VSS-0.3 6.5 \nInput voltage on other pins  VSS-0.3 VDD+0.3 \n|VDDx-VDD| Voltage difference between different power \nsupply pins  - 50 \nmV \n|VSSx-VSS| Voltage difference between different \ngrounding pins  - 50 \n5.3.3.  Maximum rated current characteristics  \n Maximum rated current characteristics  \nSymbol  description  Max Unit \nIVDD Total current through V DD/VDDA power line (supply \ncurrent)  100 \nmA IVSS Total current through VSS ground (outflow current)  80 \nIIO Current sink on any I/O and control pins  20 \nPull current on any I/O and  control pins  -20 \nIINJ(PIN)  Injection current of NRST pin  ±4 \nInjection current of OSC_IN pin of HXT and OSC_IN \npin of LXT  ±4 \nInjection current of other pins  ±4 \nΣIINJ(PIN)  Total injection current on all I/O and control pins  ± 20 \n5.3.4.  Maximum electrostatic characteristics  \n Electrostatic discharge (ESD) （1） \nSymbol  Parameter  Condition  Max Unit \nVESD(HBM)  Electrostatic discharge voltage (manikin)  TA=+25° C  8000  \nV \nVESD(CDM)  Electrostatic discharge voltage (charging \nequipment model)  TA=+25° C  2000  \nNote:  Samples are measured by a third -party testing organization and are not \ntested in production.  \n \nwww.geehy .com \n Page 28  5.3.5.  Static latch  \n Static latch  \nSymbol  Parameter  Condition  Type  \nLU Static latch class  TA=+25° C/105° C  A \n Flash memory characteristics  \n Flash storage characteristics  \nSymbol  Parameter  Condition  Min Typ Max Unit \ntprog 16-bit programming time  TA=-40~105° C  \nVDD=2.95~5.0V  22.4 22.97  23.8 μs \ntERASE  Page (1kbyte) erase time  TA=-40~105° C  \nVDD=2.95~5.0V  1.48 1.55 1.64 ms \ntME Whole erase time  TA=25° C  \nVDD=3.3V  6.32 6.57 6.96 ms \ntRET Data saving time  TA=55° C  20 - - years  \nNRW Erase cycle  TA=25° C  100K - - cycles  \nVprog Programming voltage  TA=-40~105° C  2 - 5.5 V \n Clock  \n5.5.1.  External clock source characteristics  \nHigh Speed External Clock Generated by Crystal Resonator (HXT osc)  \nFor detailed parameters (frequency, package, precision, etc.) of crystal \nresonator, please consult the corresponding manufacturer.  \n Characteristics of HXT 1 -48MHz oscillator \nSymbol  Parameter  Condition  Min Typ Max Unit \nfHXT Oscillator frequency  - 1 - 48 MHz \nRF Feedback resistance  - - 300 - kΩ \nC Recommended load \ncapacitance  - - - 20 pF \nIDD(HXT)  HXT oscillator power \nconsumption  C=20pF,  \nfOSC=16MHz  - - 6 (startup) \n1.6 \n(stabilized)  mA \n \nwww.geehy .com \n Page 29  Symbol  Parameter  Condition  Min Typ Max Unit \nC=10pF,  \nfOSC=16MHz  - - 6 (startup) \n1.2 \n(stabilized)  \ntSU(HXT)  Startup time  VDD is \nstable  - 1 - ms \n5.5.2.  Internal clock source characteristics  \nTest of High Speed Internal (HIRC) Oscillator  \n HIRC oscillator characteristics  \nSymbol  Paramete\nr Condition  Min Typ Max Unit \nfHIRC Frequency  - - 48 - MHz \nACC HIRC Accuracy \nof HIRC \noscillator  User \ncalibrati\non Given V DD \nand T A, the \nuser uses the \nCLK_HIRCT\nRIMR register \nfor \ncalibration.  -1 - 1 % \nFactory \ncalibrati\non VDD=3.3-5V, \n-\n40°C≤T A≤105\n°C -5 - 5 % \ntSU(HIRC)  HIRC \noscillator \nstart-up \ntime \n(including \ncalibration\n) - - - 0.8 μs \nIDD(HIRC)  HIRC \noscillator - - 120  μA \n \nwww.geehy .com \n Page 30   \n \nLow speed internal (LIRC) oscillator test  \n LIRC oscillator characteristics  \nSymbol  Parameter  Min Typ Max Unit \nfLIRC Frequency  - 128 - KHz \nACC LIRC Accuracy of oscillator  \n(VDD=3.3-5V,-40°C≤T A≤105°C)  -5 - 5 % \ntSU(LIRC)  Startup time of LIRC oscillator  - - 5 μs \nIDD(LIRC)  LIRC oscillator power \nconsumption  - 5 - μA \nTime to wake up from low power mode  \nHIRC is used as the clock source for wake -up. \n Wake -up time in low power mode  \nSymbol  Parameter  Condition  Typ Max Unit \ntWU(WFI)  Wake -up \ntime from \nwaiting to \nrunning  fCPU=fMASTER =48MHz  0.61 - \nus fCPU=fMASTER =24MHz  1.17 - \nfCPU=fMASTER =12MHz  2.36 - \nfCPU=fMASTER =6MHz  4.67 - \ntWU(AH)  Wake -up \ntime from \nactive \nshutdown \nmode to run \nmode  MVR on  Flash \nrunning  HIRC \nafter \nwake -\nup 5.52 8.36 \nMVR off  Flash \nrunning  HIRC \nafter 53.13  55 power \nconsumpti\non \n \nwww.geehy .com \n Page 31  Symbol  Parameter  Condition  Typ Max Unit \nwake -\nup \ntWU(H) Wake -up \ntime from \nshutdown to \noperation  Flash running mode  55.21  - \n \n Power -on/power -down reset characteristic test  \n Power -on/power -down reset working conditions (T A=25℃) \nSymbol  Parameter  Condition  Min Typ Max Unit \ntTEMP Reset release delay  VDD rising  0.58 0.79 0.92 ms \nVIT+ Power -on reset \nthreshold  - 1.79 1.83 1.86 V \nVIT- Power failure reset \nthreshold  - 1.70 1.73 1.76 V \nVHYS(BOR)  BOR hysteresis  - - 100 - mV \n Power consumption  \nThe current consumption of MCU is affected by many parameters, such as \nvoltage, temperature, IO status, program location in memory, software \nconfiguration, frequency and so on. The current values given in this section are \nmeasured by executing CRC algorithm, compiling environment Keil V5 and \ncompiling optimization level L0.  \nThe microcontroller is under the following conditions:  \n\uf06c All I/O pins are in input mode and connected to a static level V DD orV SS \n(non-loaded).  \n\uf06c Unless otherwise specified, all peripherals are turned off.  \n\uf06c Unless otherwise specified, typical values are measured at 25 ℃, 3.3V or \n5V. \n\uf06c Unless otherwise specified, the maximum values are measured at 105 ℃ \nand 5.5V power supply.  \n \nwww.geehy .com \n Page 32  \n Typical operating mode power consumption  \n  Symbol  Parameter  Condition  Voltage(T A=25℃) \nUnit \n3.3V 5V \nIDD Supply \ncurrent in \nrunning \nmode in \nRAM  HXT=24MHz ，FCPU=24MHz  2.5 3.1 \nmA HXT=16MHz ，FCPU=16MHz  2 2.6 \nHIRC=48MHz ，FCPU=48MHz  3.2 3.2 \nHIRC=48MHz ，FCPU=24MHz  2.2 2.2 \nHIRC=48MHz ，FCPU=375KHz  0.94 0.96 \nHIRC=48MHz ，\nFCPU=46.875KHz  0.51 0.51 \nHIRC=16MHz ，FCPU=16MHz  1.4 1.4 \nHIRC=16MHz ，FCPU=125KHz  0.61 0.61 \nHIRC=16MHz ，\nFCPU=15.625MHz  0.47 0.47 \nLIRC=128KHz ，FCPU=128KHz  0.33 0.34 \nSupply \ncurrent in \nrunning \nmode in \nFlash  HXT=24MHz ，FCPU=24MHz  4.2 4.7 \nHXT=16MHz ，FCPU=16MHz  3.1 3.7 \nHIRC=48MHz ，FCPU=48MHz  4.8 4.8 \nHIRC=48MHz ，FCPU=24MHz  3.8 3.8 \nHIRC=48MHz ，FCPU=375KHz  0.97 0.97 \nHIRC=48MHz ，\nFCPU=46.875KHz  0.51 0.52 \nHIRC=16MHz ，FCPU=16MHz  2.5 2.6 \nHIRC=16MHz ，FCPU=125KHz  0.62 0.63 \nHIRC=16MHz ，\nFCPU=15.625KHz  0.47 0.47 \nLIRC=128KHz ，FCPU=128KHz  0.34 0.34 \n \nwww.geehy .com \n Page 33  \n Maximum power consumption in operation mode  \nSymbol  Parameter  Condition  Voltage \n(TA=105℃) Unit \n3.3V 5V 5.5V \nIDD Supply \ncurrent in \nrunning \nmode in \nRAM  HXT=24MHz ，FCPU=24MHz  2.68 3.30 3.56 \nmA HXT=16MHz ，FCPU=16MHz  2.14 2.75 2.99 \nHIRC=48MHz ，FCPU=48MHz  3.63 3.70 3.75 \nHIRC=48MHz ，FCPU=24MHz  2.42 2.47 2.54 \nHIRC=48MHz ，FCPU=375KHz  1.11 1.13 1.22 \nHIRC=48MHz ，FCPU=46.875KHz  0.63 0.64 0.74 \nHIRC=16MHz ，FCPU=16MHz  1.57 1.58 1.68 \nHIRC=16MHz ，FCPU=125KHz  0.73 0.74 0.84 \nHIRC=16MHz ，FCPU=15.625MHz  0.58 0.58 0.68 \nLIRC=128KHz ，FCPU=128KHz  0.43 0.43 0.55 \nSupply \ncurrent in \nrunning \nmode in \nFlash  HXT=24MHz ，FCPU=24MHz  4.61 5.30 5.49 \nHXT=16MHz ，FCPU=16MHz  3.42 4.10 4.30 \nHIRC=48MHz ，FCPU=48MHz  5.47 5.62 5.64 \nHIRC=48MHz ，FCPU=24MHz  4.35 4.47 4.50 \nHIRC=48MHz ，FCPU=375KHz  1.14 1.25 1.28 \nHIRC=48MHz ，FCPU=46.875KHz  0.63 0.73 0.77 \nHIRC=16MHz ，FCPU=16MHz  2.85 2.86 2.96 \nHIRC=16MHz ，FCPU=125KHz  0.75 0.75 0.85 \nHIRC=16MHz ，FCPU=15.625KHz  0.58 0.58 0.68 \nLIRC=128KHz ，FCPU=128KHz  0.44 0.55 0.58 \n Typical power consumption in WAIT mode  \nSymbol  Parameter  Condition  Voltage (T A=25℃) \nUnit \n3.3V 5V \nIDD Supply \ncurrent in \nWAIT mode  HXT=24MHz ，FCPU=24MHz  1.5 2.04 \nmA HXT=16MHz ，FCPU=16MHz  1.32 1.9 \nHIRC=48MHz ，FCPU=48MHz  1.2 1.2 \nHIRC=48MHz ，FCPU=24MHz  1.1 1.1 \nHIRC=48MHz ，FCPU=375KHz  0.93 0.93 \nHIRC=48MHz,F CPU=46.875KHz  0.51 0.51 \n \nwww.geehy .com \n Page 34  Symbol  Parameter  Condition  Voltage (T A=25℃) \nUnit \n3.3V 5V \nHIRC=16MHz ，FCPU=16MHz  0.68 0.69 \nHIRC=16MHz ，FCPU=125KHz  0.60 0.61 \nHIRC=16MHz,F CPU=15.625MHz  0.46 0.47 \nLIRC=128KHz ，FCPU=128KHz  0.33 0.33 \n Maximum power consumption in WAIT mode  \nSymbol  Parameter  Condition  Voltage (T A=105℃) \nUnit \n3.3V 5V 5.5V \nIDD Supply \ncurrent in \nWAIT \nmode  HXT=24MHz ，FCPU=24MHz  1.55 2.10 2.40 \nmA HXT=16MHz ，FCPU=16MHz  1.39 1.95 2.21 \nHIRC=48MHz ，FCPU=48MHz  1.36 1.36 1.45 \nHIRC=48MHz ，FCPU=24MHz  1.27 1.27 1.37 \nHIRC=48MHz ，FCPU=375KHz  1.09 1.09 1.18 \nHIRC=48MHz,F CPU=46.875KHz  0.62 0.63 0.71 \nHIRC=16MHz ，FCPU=16MHz  0.82 0.83 0.90 \nHIRC=16MHz ，FCPU=125KHz  0.73 0.73 0.86 \nHIRC=16MHz,F CPU=15.625MHz  0.58 0.58 0.71 \nLIRC=128KHz ，FCPU=128KHz  0.43 0.43 0.51 \n Typical power consumption in active halt mode  \nSymbol  Parameter  Condition  Voltage \n(TA=25℃) \nUnit \nMVR  Flash \nmode  Clock source  3.3V 5V \nIDD Supply \ncurrent in \nactive \nshutdown \nmode  Turn on  Operation  HXT=16MHz  780 1360  \nµA Turn on  Operation  HXT=24MHz  800 1390  \nTurn on  Power down  HXT=16MHz  780 1360  \nTurn on  Power down  HXT=24MHz  800 1390  \nTurn on  Operation  LIRC=128KHz  17.1 18.8 \nTurn on  Power down  LIRC=128KHz  17.0 18.5 \nTurn off  Operation  LIRC=128KHz  4.9 6.6 \nTurn off  Power down  LIRC=128KHz  4.8 6.4 \n  \n \nwww.geehy .com \n Page 35  \n Maximum power consumption in active halt mode  \nSymbo\nl Paramete\nr Condition  Voltage (T A=105℃) \nUni\nt MV\nR Flash \nmode  Clock \nsource  3.3V 5V 5.5V \nIDD Supply \ncurrent in \nactive \nshutdown \nmode  Turn \non Operatio\nn HXT=16MHz  780 1350  1640  \nµA Turn \non Operatio\nn HXT=24MHz  810 1380  1670  \nTurn \non Power \ndown  HXT=16MHz  780 1350  1630  \nTurn \non Power \ndown  HXT=24MHz  800 1380  1670  \nTurn \non Operatio\nn LIRC=128KH\nz 55.6\n4 57.7\n2 59.8\n2 \nTurn \non Power \ndown  LIRC=128KH\nz 48.2\n4 50.9\n8 52.4\n2 \nTurn \noff Operatio\nn LIRC=128KH\nz 32.3\n0 34.3\n4 35.3\n4 \nTurn \noff Power \ndown  LIRC=128KH\nz 26.4\n4 28.5\n3 29.4\n6 \n Typical power consumption in halt mode  \nSymbol  Parameter  Condition  Voltage \n(TA=25℃) Unit \n3.3V 5V \nIDD Supply \ncurrent in \nhalt mode  Running mode of Flash,  \nHIRC as clock source after wake up  3.53 5.2 \nµA \nFlash power -down mode,  \nHIRC as clock source after wake up  3.43 5.0 \n  \n \nwww.geehy .com \n Page 36  \n Maximum power consumption in shutdown mode  \nSymbol  Parameter  Condition  Voltage (TA=105 ℃) \nUnit \n3.3V 5V 5.5V \nIDD Supply \ncurrent in \nhalt mode  Running mode of Flash,  \nHIRC as clock source after \nwake up  30.65  32.39  33.77  \nµA \nFlash power -down mode,  \nHIRC as clock source after \nwake up  24.70  26.72  27.44  \n Typical value of peripheral power consumption (V DD=5V,T A=25℃) \nSymbol  Parameter  16MHz  48MHz  Unit \nIDD(TMR1)  TMR1 supply current  98 300 \nµA IDD(TMR1A)  TMR1A supply current  58 170 \nIDD(TMR2)  TMR2 supply current  56 168 \nIDD(TMR4)  TMR4 timer supply current  15 46 \nIDD(USART1)  USART1 supply current  56 168 \nIDD(USART2)  USART2 supply current  100 310 \nIDD(USART3)  USART3 supply current  55 170 \nIDD(SPI)  SPI supply current  23 68 \nIDD(I2C)  I2C supply current  37 110 \nIDD(ADC1)  Supply current during ADC1 \nconversion  290 680 \n I/O port characteristics  \n I/O static characteristics and AC characteristics (V DD=2.0~5.5V, T A=-\n40~105° C)  \nSymbol  Parameter  Condition  Min Typ Max Unit \nVIL Input low level \nvoltage  \nVDD=5V -0.3 - 0.3xV DD \nV \nVIH Input high \nlevel voltage  0.7xV DD - VDD+0.\n3 \nVhys Voltage \nhysteresis  - 700 - mV \n \nwww.geehy .com \n Page 37  Symbol  Parameter  Condition  Min Typ Max Unit \nRpu pull up \nresistor  VDD=5V,V IN=VSS 55 63 66 kΩ \ntR,tF Rise and fall \ntime (10% -\n90%)  Fast I/O port with \nload capacitance \nof 50pF  - - 17 \nnS Standard and \nhigh sinkI/O port, \nload capacitance \n50pF  - - 17 \nIlkg Digital input \nleakage \ncurrent  VSS≤VIN≤VDD - - ±1 μA \n Output drive current (true open drain port)  \nSymbol  Parameter  Condition  Max Unit \nVOL Output low level  IIO=10mA，VDD=5.0V  0.8 \nV \nOutput low level  IIO=10mA，VDD=3.3V  0.7 \nOutput low level  IIO=20mA，VDD=5.0V  1.2 V \n Output drive current (high sink current port)  \nSymbol  Parameter  Condition  Min Max Unit \nVOL Output low level  IIO=10mA，VDD=5.0V  - 0.4  \nOutput low level  IIO=10mA，VDD=3.3V  - 0.6 \nV \nOutput low level  IIO=20mA，VDD=5.0V  - 0.9 \nVOH Output high level  IIO=10mA，VDD=5.0V  4.4 - \nV Output high level  IIO=10mA，VDD=3.3V  2.5 - \nOutput high level  IIO=20mA，VDD=5.0V  3.8 - \n NRST pin characteristics  \nThe NRST pin input drive adopts CMOS process, which is connected with a \npermanent pull -up resistor R PU. \n NRST pin characteristics  \nSymbol  Parameter  Condition  Min Typ Max Unit \nVIL(NRST)  NRST input low voltage  - -0.3V - 0.3xV DD V \n \nwww.geehy .com \n Page 38  Symbol  Parameter  Condition  Min Typ Max Unit \nVIH(NRST)  NRST input high voltage  - 0.7xV DD - VDD+0.3 \nVOL(NRST)  NRST outputs a low \nvoltage  IOL=2mA  - - 0.5 V \nVhys(NRST)  NRST Schmitt trigger  \nVoltage hysteresis  - - 600 - mV \nRPU pull up resistor  - 30 60 80 kΩ \nVF(NRST)  NRST input filter pulse  - - - 75 ns \nVNF(NRST)  NRST input unfiltered \npulse  - 500 - - ns \ntOP(NRST)  Output pulse width of \nNRST  - 20 - - us \n Communication interface  \n5.10.1.  I2C interface characteristics  \n I2C interface characteristics  \nSymbol  Parameter  Standard I2C  Fast I2C  \nUnit \nMin Max Min Max \ntw(SCLL)  SCL clock low time  5.03 - 1.73 - \nμs \ntw(SCLH)  SCL clock high time  4.90 - 0.72 - \ntsu(SDA)  SDA setup time  4420  - 1120  - \nns th(SDA)  SDA data holding time  0 313.09  0 335.97  \ntr(SDA)  \ntr(SCL)  SDA and SCL rise time  - 300.12  - 301.24  \ntf(SDA)  \ntf(SCL)  SDA and SCL fall time  - 21.3 - 21.51  \nth(STA)  Start condition holding time  4.98 - 0.82 - \nμs \ntsu(STA)  Repeated start condition \nsetup time  4.95 - 0.87 - \ntsu(STO)  Setup time of stop \ncondition  4.94 - 0.84 - μs \ntw(STO:STA)  Time from stop condition to \nstart condition (bus idle)  5.4 - 2.08 - μs \n \nwww.geehy .com \n Page 39  \n Bus AC waveform and test circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\n \n5.10.2.  SPI interface characteristics  \n SPI characteristics  \nSymbol  Parameter  Condition  Min Max Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  holotype   8 \nMHz \nSlave mode   8 \ntr(SCK)  \ntf(SCK) SPI clock rise and \nfall time  Load capacitance: \nC=30pF  - 16.854  \nns tsu(NSS)  NSS setup time  Slave mode  433.33  - \nth(NSS)  NSS holding time  Slave mode  115.43  - \ntw(SCKH)  \ntw(SCKL)  SCK high and low \ntime holotype  54.592  57.4723  \ntsu(MI) \ntsu(SI) Data input setup \ntime holotype  30.304  - \nSlave mode  50.889  - \nth(MI) \nth(SI) Data input holding \ntime holotype  64.746  - \nSlave mode  52.22  - \nta(SO) Data output access \ntime Slave mode  2.530  12.272  \n \nwww.geehy .com \n Page 40  Symbol  Parameter  Condition  Min Max Unit \ntdis(SO)  Data output \nprohibition time  Slave mode  25.235  - \ntv(SO) Effective time of \ndata output  Slave mode (after \nenable edge)  - 29.605  \ntv(MO) Effective time of \ndata output  Master mode (after \nenable edge)  - 7.220  \nth(SO) \nData output holding \ntime Slave mode (after \nenable edge)  16.222  - \nth(MO) Master mode (after \nenable edge)  8.356  - \n SPI timing diagram —slave mode and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\n \n  \n \nwww.geehy .com \n Page 41  \n SPI timing diagram —slave mode and CPHA=1(1)  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote:  \n（1） The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n SPI timing diagram -main mode (1)  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote:  \n(1) the measuring points are set at CMOS levels: 0.3 V DD and 0.7 V DD. \n \nwww.geehy .com \n Page 42  \n ADC characteristics  \n 12-bit ADC features  \nSymbol  Parameter  Condition  Min Typ Max Unit \nVDDA Service voltage  - 2.4 - 5.5 V \nfADC ADC frequency  - 0.6 - 14 MHz \nCADC Internal sampling  \nand holding capacitance  - - - 5 pF \nRADC Sampling resistance  - - - 1000  ohm \ntS Sampling time  fADC=14MHz  0.107  - 17.1 μs \nTCONV Sampling and conversion  time fADC=14MHz  1 - 18 μs \n 12-bit ADC accuracy  \nSymbol  Parameter  Condition  Typ Max Unit \n|ET| Total uncorrected error  3.3V~5V  6.5 - \nLSB |EO| offset error  3.3V~5V  2 - \n|EG| Gain error  3.3V~5V  4.5 - \n|ED| Differential linear error  3.3V~5V  1.5 - \n|EL| Integral linearity error  3.3V~5V  2.8 - \n  \n \nwww.geehy .com \n Page 43  6.    Package Information  \n APM32F003x4x6  \nPackage Name  Size Marking of Apex samples  \nTSSOP20 、\nSOP20  6.5*4.4*0.9  \nLLLLLLLZZ\nYYWW32F003x4 Product  model\nLOT batch\nPinRevision Code\nDate Code\nArm authorization \nmarkGeehy Logo\n \nQFN20  3*3*0.55  \nF003x4Product model\nLOT batch\nPin YYWW ：Date Code\n   ZZ ： Revision Code\nLLLLLLL\nYYWW ZZ\n \n Package diagram of TSS OP20 \nPIN 1E1eb\nE\nA\nAA2\nD\nΘ\n DETAILA\nA1HLC\n \n Package dimensions of TSS0P20  \nSYMBOL  Dimensions IN Millimeters  Dimensions IN Inches  \nMIN MAX  MIN MAX  \nD 6.400  6.600  0.252  0.259  \n \nwww.geehy .com \n Page 44  SYMBOL  Dimensions IN Millimeters  Dimensions IN Inches  \nMIN MAX  MIN MAX  \nE 4.300  4.500  0.169  0.177  \nb 0.190  0.300  0.007  0.012  \nc 0.090  0.200  0.004  0.008  \nE1 6.250  6.550  0.246  0.258  \nA - 1.200  - 0.047  \nA2 0.800  1.000  0.031  0.039  \nA1 0.050  0.150  0.002  0.006  \ne 0.65(BSC)  0.026(BSC)  \nL 0.500  0.700  0.020  0.028  \nH 0.25(TYP)  0.01(TYP)  \nθ 1。 7。 1。 7。 \n（1） Dimensions are displayed in mm  \n（2） BSC is a unit without error, in this case mm  \n Package diagram of SOP20  \nE1 E\nA\n A2\nC\nL\nΘ \nb\neD\nA1\n \n \n \nwww.geehy .com \n Page 45  \n  Package dimensions of SOP20  \nSYMBOL  Dimensions IN Millimeters  Dimensions IN Inches  \nMIN MAX  MIN MAX  \nA 2.350  2.650  0.093  0.104  \nA1 0.100  0.300  0.004  0.012  \nA2 2.100  2.500  0.083  0.098  \nb 0.330  0.510  0.013  0.020  \nc 0.204  0.330  0.008  0.013  \nD 12.520  13.000  0.493  0.512  \nE 7.400  7.600  0.291  0.299  \nE1 10.210  10.610  0.402  0.418  \ne 1.270(BSC)  0.050(BSC)  \nL 0.400  1.270  0.016  0.050  \nθ 0。 8。 图8  8。 \n（1） Dimensions are displayed in mm  \n（2） BSC is a unit without error, in this case mm  \n Package diagram of QFN20  \n \nwww.geehy .com \n Page 46  \n \n Package dimensions of QFN20  \n- SYMBOL  MIN NOM  MAX  \nTOTAL THICKNESS  A 0.50 0.55 0.60 \nSTAND OFF  A1 0 0.02 0.05 \nLEAD WIDTH  b 0.20 0.25 0.30 \nBODY SIZE  X D 2.90 3.00 3.10 \nY E 2.90 3.00 3.10 \nLEAD PITCH  e 0.50BSC  \nLEAD LENGTH  L 0.30 0.35 0.40 \nL1 0.50 0.55 0.60 \n（1） Dimensions are displayed in mm  \n（2） BSC is a unit without error, in this case mm  \n  \n \nwww.geehy .com \n Page 47  7.    Packaging Information  \n Tape Dimensions  \n \nA0 Dimension designed to accommodate the component width  \nB0 Dimension designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nP1 Dimension designed to accommodate the component pitch  \nW Overall width of the carrier tape  \n Quadrant allocation in PIN1 direction in tape  \n \n Reel Dimensions  \n \nK0B0\nA0 P1W\n\n \nwww.geehy .com \n Page 48  \n Tape packaging parameter specification table  \nDevice  Package  \nType  Pins SPQ  Reel \nDiameter  \n(mm)  A0 \n(mm)  B0 \n(mm)  P1 \n(mm)  K0 \n(mm)  W \n(mm)  Pin1  \nQuadrant  \nAPM32F003F6P7  TSSOP  20 4000  330 6.7 6.9 8 1.3 16 Q1 \nAPM32F003F6P6  TSSOP  20 4000  330 6.7 6.9 8 1.3 16 Q1 \nAPM32F003F4P6  TSSOP  20 4000  330 6.7 6.9 8 1.3 16 Q1 \n Pin1 Orientation and tray chamfer  \n \n  \n\n \nwww.geehy .com \n Page 49  \n Tray Dimensions  \n \n Tray packaging parameter specification table  \nDevice  Package Type  Pins  SPQ  X-Dimension  \n(mm)  Y-Dimension  \n(mm)  X-Pitch  \n(mm)  Y-Pitch  \n(mm)  Tray \nLength  \n(mm)  Tray \nWidth  \n(mm)  \nAPM32F003F6U6  QFN  20 6240  3.2 3.2 7.5 7.5 322.6  135.9  \nAPM32F003F4U6  QFN  20 6240  3.2 3.2 7.5 7.5 322.6  135.9  \n  \n \n \n \n \n \n\n \nwww.geehy .com \n Page 50  \n Package drawing of SOP&TSSOP material pipe  \nleft right\n \n Specification table of SOP&TSSOP material tube packaging \nparameters  \nDevice  Package \nType  Pins  Qty Per \nTube  SPQ  L \n(mm)  W \n(mm)  H \n(mm)  \nAPM32F003F6P6  TSSOP20  20 46 14720  327 8.5 3.2 \nAPM32F003F4P6  TSSOP20  20 46 14720  327 8.5 3.2 \nAPM32F003F6M6  SOP20  20 35 11200  516 12.7 5 \nAPM32F003F4M6  SOP20  20 35 11200  516 12.7 5 \n  \n \nwww.geehy .com \n Page 51  8.    Ordering Information  \nAPM32F003F6P6XXX\nProduct series\nAPM32=Arm-based 32-bit MCU\nProduct type \nF=Foundation\nProduct subseries\n003=Entry-level\nNumber of pins\nF = 20 pins\nFlash memory capacity\n4 = 16 Kbytes\n6 = 32 Kbytes\nPackage\nU = QFN\nM=SOP\nP=TSSOP\nTemperature range\n6 = -40 ~85 \n7 = -40 ~105 \nOption \nXXX=Programmed device code\nR=Reel package\nBlank=Tray package\nT=Tube package\n \n Order information list  \nOrder code  Flash(KB)  SRAM(KB)  Packagin\ng SPQ  Temperature \nrange  \nAPM32F003F4P6 -T 16 2 TSSOP20  14720  Industrial grade -\n40℃~85℃ \n \nwww.geehy .com \n Page 52  Order code  Flash(KB)  SRAM(KB)  Packagin\ng SPQ  Temperature \nrange  \nAPM32F003F6P6 -T 32 4 TSSOP20  14720  Industrial grade -\n40℃~85℃ \nAPM32F003F4P6 -R 16 2 TSSOP 20  4000  Industrial grade -\n40℃~85℃ \nAPM32F003F4U6  16 2 QFN20  6240  Industrial grade -\n40℃~85℃ \nAPM32F003F6P6 -R 32 4 TSSOP20  4000  Industrial grade -\n40℃~85℃ \nAPM32F003F6P7 -R 32 4 TSSOP20  4000  Industrial grade -\n40℃~105℃ \nAPM32F003F6U6  32 4 QFN20  6240  Industrial grade -\n40℃~85℃ \nAPM32F003F4M6 -T 16 2 SOP20  11200  Industrial grade -\n40℃~85℃ \nAPM32F003F6M6 -T 32 4 SOP20  11200  Industrial grade -\n40℃~85℃ \n  \n \nwww.geehy .com \n Page 53  9.    Naming of Common Functional Modules  \n Naming of common functional modules  \nNaming of common functional modules  \nDescription in Chinese  Abbreviations  \nReset and clock management unit  RCM  \nExternal interrupt  EINT  \nUniversal IO  GPIO  \nWake up controller  WUPT \nBuzzer  BUZZER  \nTimer  TMR  \nPower management unit  PMU  \nDigital analogue converter  ADC  \nI2C interface  I2C \nserial peripheral interface  SPI \nUniversal asynchronous synchronous transceiver  USART  \nFlash interface control unit  FMC  \n  \n \nwww.geehy .com \n Page 54  10.    Version History  \n Document Version  History  \nDate  Version  Change  History  \n2019.12.27  V1.0.0  New folder  \n2020. 6.19 V1.0.1  Delete P1 information of table 49  \n2020.7. 6 V1.0.2  Modify the cover page and directory format  \n2020.9. 4 V1.1 (1) Modify the error in Table 14 （Pin definition of \nAPM32F003x4x6 (20PIN)）;  \n(2) Adjust the document font;  \n(3) Modify the naming rules in the Ordering \nInformation （Chapter 10 ）;  \n(4) Modify the  order code in Table 48 （Ordering \ninformation list ）and add a column of minimum \nnumber of packages （SPQ） \n2021.6.22  V1.2 Modify the page header, cover, and logo  \n2021.7.20  V1.3 Modify the pin definition of PC4 in Table 14 \nAPM32F003x4x6 (20PIN) Pin Definition  \n2021.11.9  V1.4 Added PA1 pin function description  \n2021.12.1  V1.5 Added TSSOP20 braided packing  \n2022.3.9  V1.6 (1) Adjust the overall structure of the document  \n(2) Added PA1 pin function description  \n2022.6. 22 V1.7 (1) Modify Arm trademark  \n(2) Add the statement  \n(3) Modify product naming rules figure  \n2023.2.16  V1.8 (1) Add the package size description  \n(2) Modify the clock source description of SysTick  \n(3) Modify system block diagram  \n(4) Modify QFN20 Package Information  and add  BSC \ncomment  \n  \n \nwww.geehy .com \n Page 55  Statement  \n \nThis document  is formulated and published by Geehy Semiconductor Co., Ltd. \n(hereinafter referred to as “Geehy ”). The contents in this document are protected by \nlaws and regulations of trademark, copyright and software copyright. Geehy reserves \nthe right to make correct ions and modifications to this document at any time. Please \nread this document carefully before using Geehy products. Once you use the Geehy \nproduct, it means that you (hereinafter referred to as the “users ”) have known and \naccepted all the contents of thi s document. Users shall use the Geehy product in \naccordance with relevant laws and regulations and the requirements of this \ndocument.  \n1. Ownership  \nThis document can only be used in connection with the corresponding chip \nproducts or software products provid ed by Geehy. Without the prior permission \nof Geehy, no unit or individual may copy, transcribe, modify, edit or disseminate \nall or part of the contents of this document for any reason or in any form.  \nThe “极海” or “Geehy ” words or graphics with “®” or “TM” in this document \nare trademarks of Geehy. Other product or service names displayed on Geehy \nproducts are the property of their respective owners.  \n2. No Intellectual Property License  \nGeehy owns all rights, ownership and intellectual property rights involved  in \nthis document.  \nGeehy shall not be deemed to grant the license or right of any intellectual \nproperty to users explicitly or implicitly due to the sale or distribution of Geehy \nproducts or this document.  \nIf any third party ’s products, services or intelle ctual property are involved in \nthis document, it shall not be deemed that Geehy authorizes users to use the \naforesaid third party ’s products, services or intellectual property, unless \notherwise agreed in sales order or sales contract.  \n3. Version Update  \n \nwww.geehy .com \n Page 56  Users can obtain the latest document of the corresponding models when \nordering Geehy products.  \nIf the contents in this document are inconsistent with Geehy products, the \nagreement in thesales order or the sales contract shall prevail.  \n4. Information Reliabili ty \nThe relevant data in this document are obtained from batch test by Geehy \nLaboratory or cooperative third -party testing organization. However, clerical \nerrors in correction or errors caused by differences in testing environment may \noccur inevitably. Ther efore, users should understand that Geehy does not bear \nany responsibility for such errors that may occur in this document. The relevant \ndata in this document are only used to guide users as performance parameter \nreference and do not constitute Geehy ’s gua rantee for any product \nperformance.  \nUsers shall select appropriate Geehy products according to their own \nneeds, and effectively verify and test the applicability of Geehy products to \nconfirm that Geehy products meet their own needs, corresponding standards , \nsafety or other reliability requirements. If loses are caused to users due to the \nuser’s failure to fully verify and test Geehy products, Geehy will not bear any \nresponsibility.  \n5. Legality  \n   USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND \nREGULATIONS WHEN USING THIS DOCUMENT AND THE MATCHING \nGEEHY PRODUCTS. USERS SHALL UNDERSTAND THAT THE PRODUCTS \nMAY BE RESTRICTED BY THE EXPORT, RE -EXPORT OR OTHER LAWS OF \nTHE COUNTIRIES OF THE PRODUCTS SUPPLIERS, GEEHY, GEEHY \nDISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, \nSUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE AND \nPROMISE TO ABIDE BY ALL APPLICABLE LAWS AND REGULATIONS ON \nTHE EXPORT AND RE -EXPORT OF GEEHY PRODUCTS AND/OR \nTECHNOLOGIES A ND DIRECT PRODUCTS.  \n6. Disclaimer of Warranty  \n \nwww.geehy .com \n Page 57  \nTHIS DOCUMENT IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO \nWARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, \nBUT NOT LIMITED TO, THE WARRANTIES OF MERCHANTABILITY AND \nFITNESS FOR A PARTICULAR PURPOS E, TO THE EXTENT PERMITTED BY \nAPPLICABLE LAW.  \nGEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING \nFROM THE SUBSEQUENT DESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED \nTO IN WRITING WILL GEE HY OR ANY OTHER PARTY WHO PROVIDE THE \nDOCUMENT "AS IS", BE LIABLE FOR DAMAGES, INCLUDING ANY \nGENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL \nDAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE \nDOCUMENT (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR  DATA \nBEING RENDERED INACCURATE OR LOSSES SUSTAINED BY USERS OR \nTHIRD PARTIES).  \n8. Scope of Application  \nThe information in this document replaces the information provided in all \nprevious versions of the document.  \n© 2019 -2023  Geehy Semiconductor Co., Ltd. - All Rights Reserved  \n \n'}]
!==============================================================================!
### Component Summary: APM32F003F6P6

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 2.0V to 5.5V
- **Current Ratings**: 
  - Total current through VDD/VDDA: 100 mA
  - Current sink on any I/O and control pins: 20 mA
- **Power Consumption**: 
  - Typical supply current in running mode (RAM): 2.5 mA at 3.3V (24 MHz)
  - Typical supply current in WAIT mode: 1.5 mA at 3.3V
  - Maximum power consumption in operation mode: 4.61 mA at 3.3V (Flash)
- **Operating Temperature Range**: -40°C to 85°C
- **Package Type**: TSSOP20
- **Special Features**: 
  - Arm® Cortex®-M0+ core
  - Integrated 12-bit ADC with 8 external channels
  - Multiple communication interfaces (3 USART, 1 I2C, 1 SPI)
  - Low power consumption modes (Wait, Halt, Active Halt)
  - Integrated timers and watchdog timers
- **Moisture Sensitive Level (MSL)**: MSL 3 per JEDEC J-STD-020E

#### Description:
The APM32F003F6P6 is a 32-bit microcontroller based on the Arm® Cortex®-M0+ architecture. It operates at a maximum frequency of 48 MHz and features a variety of integrated peripherals, including timers, an ADC, and communication interfaces. The microcontroller is designed for low power consumption, making it suitable for battery-operated devices.

#### Typical Applications:
The APM32F003F6P6 is commonly used in various applications, including:
- **Smart Home Devices**: For automation and control systems.
- **Medical Equipment**: In devices requiring precise control and monitoring.
- **Motor Drivers**: For controlling motors in various applications.
- **Industrial Sensors**: In monitoring and control systems within industrial settings.
- **Automotive Parts**: For various automotive control applications.

This microcontroller's versatility and low power features make it ideal for a wide range of embedded systems and IoT applications.