# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: h:/ES3B2/LabyrinthFPGA/Lab4 - VGA Output.srcs/sources_1/ip/dist_mem_gen_xilinx/dist_mem_gen_xilinx.xci
# IP: The module: 'dist_mem_gen_xilinx' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: h:/ES3B2/LabyrinthFPGA/Lab4 - VGA Output.srcs/sources_1/ip/dist_mem_gen_xilinx/dist_mem_gen_xilinx_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'dist_mem_gen_xilinx'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: h:/ES3B2/LabyrinthFPGA/Lab4 - VGA Output.srcs/sources_1/ip/dist_mem_gen_xilinx/dist_mem_gen_xilinx.xci
# IP: The module: 'dist_mem_gen_xilinx' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: h:/ES3B2/LabyrinthFPGA/Lab4 - VGA Output.srcs/sources_1/ip/dist_mem_gen_xilinx/dist_mem_gen_xilinx_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'dist_mem_gen_xilinx'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
