

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Fri May 26 18:16:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    167|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_125_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln18_fu_159_p2         |         +|   0|  0|  14|          13|           9|
    |add_ln21_fu_147_p2         |         +|   0|  0|  17|          14|          10|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_128           |       and|   0|  0|   2|           1|           1|
    |ap_condition_226           |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_119_p2        |      icmp|   0|  0|  12|          14|          15|
    |icmp_ln17_fu_141_p2        |      icmp|   0|  0|   8|           2|           1|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          63|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   14|         28|
    |arr_imag_address0        |  14|          3|   14|         42|
    |arr_real_address0        |  14|          3|   14|         42|
    |i_1_fu_54                |   9|          2|   14|         28|
    |out_samples_TDATA        |  14|          3|   64|        192|
    |out_samples_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         19|  123|        338|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_54                |  14|   0|   14|          0|
    |icmp_ln17_reg_220        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2|  return value|
|out_samples_TREADY  |   in|    1|        axis|                                     out_samples|       pointer|
|out_samples_TDATA   |  out|   64|        axis|                                     out_samples|       pointer|
|out_samples_TVALID  |  out|    1|        axis|                                     out_samples|       pointer|
|arr_real_address0   |  out|   14|   ap_memory|                                        arr_real|         array|
|arr_real_ce0        |  out|    1|   ap_memory|                                        arr_real|         array|
|arr_real_q0         |   in|   32|   ap_memory|                                        arr_real|         array|
|arr_imag_address0   |  out|   14|   ap_memory|                                        arr_imag|         array|
|arr_imag_ce0        |  out|    1|   ap_memory|                                        arr_imag|         array|
|arr_imag_q0         |   in|   32|   ap_memory|                                        arr_imag|         array|
+--------------------+-----+-----+------------+------------------------------------------------+--------------+

