# APB Verification Using UVM

This project contains a **UVM (Universal Verification Methodology)** based testbench for verifying an **AMBA APB (Advanced Peripheral Bus)** slave device. It is designed to be modular, reusable, and easy to integrate with Synopsys tools (VCS, Verdi) or others that support SystemVerilog and UVM.

---

## ðŸ“š Project Overview

- **Protocol**: AMBA APB 2.0/3.0
- **Language**: SystemVerilog
- **Verification Methodology**: UVM (IEEE 1800.2)
- **Tools Supported**:
  - Synopsys VCS (Simulation)
  - Synopsys Verdi (Debug)
  - Xilinx Vivado (RTL Synthesis/Analysis)
  - Other EDA tools with UVM support

---

##  Directory Structure

apb_uvm_verification/
â”‚
â”œâ”€â”€ docs/ # Documentation and specs
â”‚ â””â”€â”€ apb_spec.pdf
â”‚
â”œâ”€â”€ rtl/ # Design Under Test (DUT)
â”‚ â””â”€â”€ apb_slave.v
â”‚
â”œâ”€â”€ tb/ # UVM Testbench
â”‚
â”‚ â”œâ”€â”€ top/
â”‚ â”‚ â””â”€â”€ tb_top.sv # Testbench top: connects DUT and env
â”‚
â”‚ â”œâ”€â”€ interfaces/
â”‚ â”‚ â””â”€â”€ apb_if.sv # SystemVerilog interface for APB signals
â”‚
â”‚ â”œâ”€â”€ env/
â”‚ â”‚ â”œâ”€â”€ apb_env.sv # UVM environment
â”‚ â”‚ â”œâ”€â”€ apb_config.sv # Configuration object
â”‚ â”‚ â””â”€â”€ apb_scoreboard.sv # Scoreboard (moved inside env)
â”‚
â”‚ â”œâ”€â”€ agent/
â”‚ â”‚ â”œâ”€â”€ apb_agent.sv
â”‚ â”‚ â”œâ”€â”€ apb_driver.sv
â”‚ â”‚ â”œâ”€â”€ apb_monitor.sv
â”‚ â”‚ â”œâ”€â”€ apb_sequencer.sv # Sequencer (non-virtual)
â”‚ â”‚ â”œâ”€â”€ apb_transaction.sv # Sequence item
â”‚ â”‚ â””â”€â”€ apb_coverage.sv # Optional coverage
â”‚
â”‚ â”œâ”€â”€ tests/
â”‚ â”‚ â”œâ”€â”€ apb_write_test.sv
â”‚ â”‚ â”œâ”€â”€ apb_read_test.sv
â”‚ â”‚ â”œâ”€â”€ apb_random_test.sv
â”‚ â”‚ â””â”€â”€ apb_error_test.sv



---

##  Testbench Features

- âœ… UVM agent with monitor, driver, sequencer
- âœ… Scoreboard for functional checking
- âœ… Configurable test sequences
- âœ… Protocol-compliant APB interface
- âœ… Reusable UVM environment structure
- âœ… Reset, error, and corner-case tests

---

##  How to Run

### Using Synopsys VCS

#### Step 1: Compile
```bash
vcs -full64 -sverilog +acc +vpi +vcs+lic+wait \
    -f sim/vcs_opts.f -top top -l compile.log

./simv +UVM_TESTNAME=apb_test -l run.log

UVM Components

| Component        | Description                                  |
| ---------------- | -------------------------------------------- |
| `apb_if.sv`      | SystemVerilog interface for APB signals      |
| `apb_driver`     | Drives write/read signals to DUT             |
| `apb_monitor`    | Captures bus activity and creates tx objects |
| `apb_sequence`   | Generates transaction-level stimulus         |
| `apb_scoreboard` | Checks expected vs actual DUT output         |
| `apb_env`        | Integrates agent and scoreboard              |
| `apb_test`       | Top-level UVM test class                     |

 Example Testcases
apb_write_read_test: Simple write followed by read

apb_reset_test: Reset behavior and recovery

apb_random_test: Randomized transaction generation

apb_error_test: Protocol and invalid address tests

Requirements
SystemVerilog simulator (VCS, Riviera, etc.)

UVM library (built-in or set via $UVM_HOME)

Verdi (optional, for waveform debug)

Vivado (optional, for synthesizing apb_slave.v)
