Running: G:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v03/VGA_Capture_isim_beh.exe -prj G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v03/VGA_Capture_beh.prj work.VGA_Capture 
ISim P.28xd (signature 0x1048c146)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v03/vgacapture.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 114700 KB
Fuse CPU Usage: 1122 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture behavioral of entity vga_capture
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_v03/VGA_Capture_isim_beh.exe
Fuse Memory Usage: 144508 KB
Fuse CPU Usage: 2074 ms
