KEY LIBERO "2023.2"
KEY CAPTURE "2023.2.0.8"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFireSoC"
KEY VendorTechnology_Die "PA5SOC025T"
KEY VendorTechnology_Package "fcvg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5SOC025T"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "/home/arthur/Desktop/projects_gnss/ro-instrument/Implementa√ßao_teste_GNSS"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
CURREV=2
ENDLIST
LIST LIBRARIES
COREFFT_LIB
COREDDS_LIB
ENDLIST
LIST LIBRARY_COREFFT_LIB
ALIAS=COREFFT_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREDDS_LIB
ALIAS=COREDDS_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>/component/Actel/DirectCore/COREDDS/4.0.108/COREDDS.cxf,actgen_cxf"
STATE="utd"
TIME="1754503823"
SIZE="864"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v,hdl"
STATE="utd"
TIME="1754503823"
SIZE="21215"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/Actel/DirectCore/COREDDS/4.0.108/COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v,hdl"
STATE="utd"
TIME="1754503823"
SIZE="53363"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/Actel/DirectCore/COREDDS/4.0.108/COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/COREFFT.cxf,actgen_cxf"
STATE="utd"
TIME="1754499688"
SIZE="1467"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0.cxf"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="18706"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/Actel/DirectCore/COREFFT/8.1.100/COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="25330"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/Actel/DirectCore/COREFFT/8.1.100/COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="19296"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/Actel/DirectCore/COREFFT/8.1.100/COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="12979"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/Actel/DirectCore/COREFFT/8.1.100/COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v,tb_hdl"
STATE="utd"
TIME="1754499688"
SIZE="11104"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/Actel/DirectCore/COREFFT/8.1.100/COREFFT.cxf"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/complex_multiplier/1.0.27/complex_multiplier.cxf,actgen_cxf"
STATE="utd"
TIME="1754499267"
SIZE="799"
PARENT="<project>/component/work/complex_multiplier_C0/complex_multiplier_C0.cxf"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/complex_multiplier/1.0.27/obfuscate/complex_multiplier.vhd,hdl"
STATE="utd"
TIME="1754499267"
SIZE="13243"
PARENT="<project>/component/Microsemi/SolutionCore/complex_multiplier/1.0.27/complex_multiplier.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/complex_multiplier/1.0.27/obfuscate/round_sat.vhd,hdl"
STATE="utd"
TIME="1754499267"
SIZE="1594"
PARENT="<project>/component/Microsemi/SolutionCore/complex_multiplier/1.0.27/complex_multiplier.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/complex_multiplier_C0/complex_multiplier_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1754499267"
SIZE="3254"
ENDFILE
VALUE "<project>/component/work/complex_multiplier_C0/complex_multiplier_C0.vhd,hdl"
STATE="utd"
TIME="1754499267"
SIZE="4549"
PARENT="<project>/component/work/complex_multiplier_C0/complex_multiplier_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1754503823"
SIZE="4425"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0.v,hdl"
STATE="utd"
TIME="1754503823"
SIZE="4932"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf,actgen_cxf"
STATE="utd"
TIME="1754503823"
SIZE="2654"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0.cxf"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos.v,hdl"
STATE="utd"
TIME="1754503822"
SIZE="31486"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin.v,hdl"
STATE="utd"
TIME="1754503822"
SIZE="30456"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1754503823"
SIZE="893"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.v,hdl"
STATE="utd"
TIME="1754503822"
SIZE="2295"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/DDS_TOP.v,hdl"
STATE="utd"
TIME="1754503823"
SIZE="7980"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v,hdl"
STATE="utd"
TIME="1754503823"
SIZE="16833"
LIBRARY="COREDDS_LIB"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v,tb_hdl"
STATE="utd"
TIME="1754503823"
SIZE="17311"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectIn.v,tb_hdl"
STATE="utd"
TIME="1754503822"
SIZE="1188"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectOut.v,tb_hdl"
STATE="utd"
TIME="1754503822"
SIZE="50949"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/tb_dds.v,tb_hdl"
STATE="utd"
TIME="1754503823"
SIZE="11781"
PARENT="<project>/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_COREDDS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1754499326"
SIZE="5334"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0.v,hdl"
STATE="utd"
TIME="1754499325"
SIZE="6905"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf,actgen_cxf"
STATE="utd"
TIME="1754499325"
SIZE="2222"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0.cxf"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_lsram_g5.v,hdl"
STATE="utd"
TIME="1754499325"
SIZE="12774"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1754499325"
SIZE="1020"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/fft_tb_inc32.v,hdl"
STATE="utd"
TIME="1754499324"
SIZE="1923428"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT.v,hdl"
STATE="utd"
TIME="1754499325"
SIZE="9966"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT_TOP.v,hdl"
STATE="utd"
TIME="1754499325"
SIZE="10985"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v,hdl"
STATE="utd"
TIME="1754499325"
SIZE="12324"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v,tb_hdl"
STATE="utd"
TIME="1754499325"
SIZE="7928"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/twiddle32.v,hdl"
STATE="utd"
TIME="1754499324"
SIZE="233780"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1754499688"
SIZE="5332"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="6892"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf,actgen_cxf"
STATE="utd"
TIME="1754499688"
SIZE="2222"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1.cxf"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_lsram_g5.v,hdl"
STATE="utd"
TIME="1754499687"
SIZE="12765"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1754499688"
SIZE="1017"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/fft_tb_inc32.v,hdl"
STATE="utd"
TIME="1754499686"
SIZE="1912987"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="9966"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT_TOP.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="10985"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v,hdl"
STATE="utd"
TIME="1754499688"
SIZE="12324"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v,tb_hdl"
STATE="utd"
TIME="1754499688"
SIZE="7928"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/twiddle32.v,hdl"
STATE="utd"
TIME="1754499686"
SIZE="231733"
LIBRARY="COREFFT_LIB"
PARENT="<project>/component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_COREFFT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/hdl/Acquisition.vhd,hdl"
STATE="utd"
TIME="1756503911"
SIZE="7022"
ENDFILE
VALUE "<project>/hdl/Multiplier_simplified.vhd,hdl"
STATE="utd"
TIME="1748455549"
SIZE="1334"
ENDFILE
VALUE "<project>/hdl/Somador.vhd,hdl"
STATE="utd"
TIME="1754514388"
SIZE="1000"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREFFT_C0_COREFFT_C0_0_COREFFT::COREFFT_LIB"
FILE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT_TOP.v,hdl"
LIST Other_Association
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/coreparameters.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_COREFFT::COREFFT_LIB"
FILE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT_TOP.v,hdl"
LIST Other_Association
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/coreparameters.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_COREDDS::COREDDS_LIB"
FILE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/DDS_TOP.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectIn.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectOut.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/tb_dds.v,tb_hdl"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST COREFFT_C1_COREFFT_C1_0_COREFFT
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C1/COREFFT_C1_0/coreparameters.v,tb_hdl"
ENDLIST
LIST COREFFT_C0_COREFFT_C0_0_COREFFT
VALUE "<project>/component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v,tb_hdl"
VALUE "<project>/component/work/COREFFT_C0/COREFFT_C0_0/coreparameters.v,tb_hdl"
ENDLIST
LIST COREDDS_C0_COREDDS_C0_0_COREDDS
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectIn.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectOut.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/tb_dds.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=/home/arthur/Microchip/Libero_SoC_v2023.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/synplify_pro"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="/home/arthur/Microchip/Libero_SoC_v2023.2/ModelSimPro/modeltech/linuxacoem/vsim"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="/home/arthur/Microchip/Libero_SoC_v2023.2/Identify/bin/identify_debugger"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
HDL;hdl/Acquisition.vhd;0
HDL;hdl/L1_CA_generator.vhd;0
HDL;hdl/LFSR_generator.vhd;0
ACTIVEVIEW;hdl/Acquisition.vhd
ENDLIST
LIST ModuleSubBlockList
LIST "Acquisition::work","hdl/Acquisition.vhd","FALSE","FALSE"
ENDLIST
LIST "COMPLEX_MULTIPLIER::work","component/Microsemi/SolutionCore/complex_multiplier/1.0.27/obfuscate/complex_multiplier.vhd","FALSE","FALSE"
SUBBLOCK "round_SAT::work","component/Microsemi/SolutionCore/complex_multiplier/1.0.27/obfuscate/round_sat.vhd","FALSE","FALSE"
ENDLIST
LIST "complex_multiplier_C0::work","component/work/complex_multiplier_C0/complex_multiplier_C0.vhd","TRUE","FALSE"
SUBBLOCK "COMPLEX_MULTIPLIER::work","component/Microsemi/SolutionCore/complex_multiplier/1.0.27/obfuscate/complex_multiplier.vhd","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0::work","component/work/COREDDS_C0/COREDDS_C0.v","TRUE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_COREDDS::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/DDS_TOP.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0::work","component/work/COREFFT_C0/COREFFT_C0.v","TRUE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_COREFFT::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT_TOP.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1::work","component/work/COREFFT_C1/COREFFT_C1.v","TRUE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_COREFFT::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT_TOP.v","FALSE","FALSE"
ENDLIST
LIST "Multiplier_simplified::work","hdl/Multiplier_simplified.vhd","FALSE","FALSE"
ENDLIST
LIST "round_SAT::work","component/Microsemi/SolutionCore/complex_multiplier/1.0.27/obfuscate/round_sat.vhd","FALSE","FALSE"
ENDLIST
LIST "Somador::work","hdl/Somador.vhd","FALSE","FALSE"
ENDLIST
LIST "bhv_coef_gen::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_dirac::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_fEdge_ce::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_gen::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvEdge::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_dirac::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_fEdge_ce::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_lfsr::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_step::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_lfsr::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_step::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvEdge::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvRAM_fabric::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvClkGen::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvDelay::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvClockGen::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvEdge::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvCountS::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvDelay::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "dds_bhvTestVectIn::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectIn.v","FALSE","TRUE"
ENDLIST
LIST "dds_bhvTestVectOut::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectOut.v","FALSE","TRUE"
ENDLIST
LIST "bhvDelay::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvDelay::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "dds_kitCountS::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/tb_dds.v","FALSE","TRUE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_COREDDS::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/DDS_TOP.v","FALSE","FALSE"
SUBBLOCK "bhvClkGen::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvClockGen::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvCountS::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvDelay::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "dds_bhvTestVectIn::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectIn.v","FALSE","TRUE"
SUBBLOCK "dds_bhvTestVectOut::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvTestVectOut.v","FALSE","TRUE"
SUBBLOCK "bhvDelay::work","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/test/user/dds_bhvKit.v","FALSE","TRUE"
SUBBLOCK "dds_kitCountS::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_COREFFT::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT_TOP.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_COREFFT_STRM::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_COREFFT_INPLC::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_COREFFT_STRM::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_lsram_g5::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_lsram_g5.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_outBuff::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_ram_smGen::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_uram_g5::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_uram_smGen::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_lsram_g5::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_lsram_g5.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_ram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_uram_g5::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_uram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_RAM_two_port::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_COREFFT::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT_TOP.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_COREFFT_STRM::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_COREFFT_INPLC::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_COREFFT_STRM::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_lsram_g5::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_lsram_g5.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_outBuff::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_ram_smGen::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_uram_g5::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_uram_smGen::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_lsram_g5::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_lsram_g5.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_ram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_uram_g5::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_uram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_RAM_two_port::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_COREFFT_INPLC::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_outBuff::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_inPlace::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_twidLUT::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_twiddle::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/twiddle32.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_autoScale::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_bfly2::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_sm_top::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_switch::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_inBuffer::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_inPlace::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_inBuffer::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_twiddle::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/twiddle32.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_twidLUT::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C0_COREFFT_C0_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_lsram_g5::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/COREFFT_C0_COREFFT_C0_0_lsram_g5.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_ram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_uram_g5::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_uram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_RAM_two_port::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_COREFFT_INPLC::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_outBuff::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_inPlace::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_twidLUT::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_twiddle::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/twiddle32.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_autoScale::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_bfly2::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_sm_top::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_switch::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_inBuffer::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_inPlace::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_inBuffer::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_twiddle::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/twiddle32.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_twidLUT::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
ENDLIST
LIST "COREFFT_C1_COREFFT_C1_0_wrapRam::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/fftDp.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_lsram_g5::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/COREFFT_C1_COREFFT_C1_0_lsram_g5.v","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_ram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_uram_g5::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_uram_smGen::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_RAM_two_port::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_autoScale::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_bcounter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_bfly2::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_cmplx_rnd::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_half_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_half_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_cmplx_rnd::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitRndUp::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_counter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_counter_w::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_half_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_inBuf_fftA_pipe::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_inBuf_ldA::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_counter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitCountS::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitRndUp::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "MATH18X18::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_outBufA::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_counter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_rdFFTtimer::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_counter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_counter_w::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_sm_top::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_inBuf_fftA_pipe::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_inBuf_ldA::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitCountS::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_outBufA::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_rdFFTtimer::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_twid_rA::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_twid_wA_gen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_switch::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_twid_rA::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_twid_wA_gen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/fftSm.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_bcounter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitSync_ngrst::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_counter::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_half_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_half_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_half_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitSync_ngrst::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_bit_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "MATH18X18::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_RAM_two_port::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_slowClock::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "MATH18X18::COREFFT_LIB","","FALSE","FALSE"
ENDLIST
LIST "bhv_dirac::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_fEdge_ce::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_gen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_dirac::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_fEdge_ce::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_lfsr::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhv_step::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_lfsr::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhv_step::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvDelay::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvClockGen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "bhvEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "fft_inpl_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_half_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_half_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_half_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "bhvClockGen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "fft_inpl_half_cmplx_35::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "MATH18X18::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "MATH18X18::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "MATH18X18::COREFFT_LIB","","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_half_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
ENDLIST
LIST "fft_inpl_half_cmplx_18::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/cmplx.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_kitDelay_reg::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_mac18x18mx::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/mac_lib.v","FALSE","FALSE"
SUBBLOCK "fft_inpl_signExt::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/core/kit.v","FALSE","FALSE"
ENDLIST
LIST "testbench::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v","FALSE","TRUE"
SUBBLOCK "COREFFT_C0_COREFFT_C0_0_COREFFT::COREFFT_LIB","component/work/COREFFT_C0/COREFFT_C0_0/rtl/in_place/vlog/core/COREFFT_TOP.v","FALSE","FALSE"
SUBBLOCK "bhvClockGen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvClockGen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/test/user/in_place_FFT_tb.v","FALSE","TRUE"
SUBBLOCK "COREFFT_C1_COREFFT_C1_0_COREFFT::COREFFT_LIB","component/work/COREFFT_C1/COREFFT_C1_0/rtl/in_place/vlog/core/COREFFT_TOP.v","FALSE","FALSE"
SUBBLOCK "bhvClockGen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvEdge::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
SUBBLOCK "bhvClockGen::COREFFT_LIB","component/Actel/DirectCore/COREFFT/8.1.100/rtl/in_place/vlog/test/user/bhvKit.v","FALSE","TRUE"
ENDLIST
LIST "balance_dly::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_COREDDS::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/DDS_TOP.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_sin_cos_lut::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "dds_LUT_initializer::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_quantizer::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "trig_cor::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_full_cos::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_full_sin::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_g4_lsram::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_g4_uram::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_g5_lsram::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_g5_uram::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_qrtr_lut::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_qrtr_cos.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_qrtr_sin.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_wrapRam::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_wrapRam::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g4_lsram::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g4_uram::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g5_lsram::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g5_uram::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg_attr::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitRam_fabric::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_dither::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_lfsr::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "dds_dither_offset::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_dither::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "signExt::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_reg_attr::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitRam_fabric::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitSyncNgrst::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_lfsr::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_lfsr_lut::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "dds_lfsr_lut::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "lfsrRAM::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_sin_cos_lut::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_full_cos::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_full_sin::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_qrtr_lut::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_wrapRam::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "COREDDS_C0_COREDDS_C0_0_wrapRam::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/lut.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g4_lsram::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g4_uram::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g5_lsram::COREDDS_LIB","component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.v","FALSE","FALSE"
SUBBLOCK "COREDDS_C0_COREDDS_C0_0_dds_g5_uram::COREDDS_LIB","","FALSE","FALSE"
SUBBLOCK "dds_kitRam_fabric::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg_attr::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitCountS::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_reg_attr::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_LUT_initializer::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_kitSyncNgrst::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitCountS::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitCountS::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_ph_accumulator::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "signExt::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_quantizer::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_dither_offset::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_ph_accumulator::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "signExt::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitCountS::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_bit_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitDelay_reg::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "g4_lfsr_uram::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "RAM64x18::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "g5_lfsr_uram::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "lfsr_table::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "lfsrRAM::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "dds_kitRam_fabric::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
SUBBLOCK "g4_lfsr_uram::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "g5_lfsr_uram::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "lfsr_table::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "rtg4_lfsr_uram::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "mac18x18_dds::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
ENDLIST
LIST "RAM64x18::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "RAM64x18_RT::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "rtg4_lfsr_uram::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "RAM64x18_RT::COREDDS_LIB","","FALSE","FALSE"
ENDLIST
LIST "signExt::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "trig_cor::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "balance_dly::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "mac18x18_dds::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_module.v","FALSE","FALSE"
SUBBLOCK "signExt::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
LIST "dds_kitCountS::COREDDS_LIB","component/Actel/DirectCore/COREDDS/4.0.108/rtl/vlog/core/dds_kit.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
