
module tri_state_bridge_bridge_arbitrator(input  wire clk,
                                          input  wire reset,
                                          input  wire [N+(-1):0] req,
                                          output reg [N+(-1):0] grant);


endmodule

