Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Apr  5 22:38:41 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Error_Tolerant_Adder_timing_summary_routed.rpt -pb Error_Tolerant_Adder_timing_summary_routed.pb -rpx Error_Tolerant_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Error_Tolerant_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            Sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.674ns (49.508%)  route 3.747ns (50.492%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  A_IBUF[6]_inst/O
                         net (fo=4, routed)           1.309     2.137    A_IBUF[6]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.070     2.207 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.702     2.909    C[7]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.179     3.088 r  Sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.736     4.824    Sum_OBUF[9]
    N24                  OBUF (Prop_obuf_I_O)         2.596     7.420 r  Sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.420    Sum[9]
    N24                                                               r  Sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 3.558ns (48.428%)  route 3.789ns (51.572%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  A_IBUF[5]_inst/O
                         net (fo=3, routed)           1.570     2.399    A_IBUF[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.063     2.462 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.593     3.054    C[5]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.170     3.224 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.627     4.851    Sum_OBUF[7]
    M26                  OBUF (Prop_obuf_I_O)         2.496     7.348 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.348    Sum[7]
    M26                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            Sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 3.549ns (48.421%)  route 3.781ns (51.579%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  A_IBUF[9]_inst/O
                         net (fo=3, routed)           1.566     2.379    A_IBUF[9]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.053     2.432 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.460     2.892    C[9]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.070     2.962 r  Sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.755     4.716    Sum_OBUF[11]
    L25                  OBUF (Prop_obuf_I_O)         2.614     7.330 r  Sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.330    Sum[11]
    L25                                                               r  Sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[12]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.554ns (48.810%)  route 3.727ns (51.190%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[12] (IN)
                         net (fo=0)                   0.000     0.000    A[12]
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  A_IBUF[12]_inst/O
                         net (fo=4, routed)           1.465     2.280    A_IBUF[12]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.067     2.347 r  Sum_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.545     2.892    C[13]
    SLICE_X0Y28          LUT5 (Prop_lut5_I2_O)        0.170     3.062 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.717     4.779    Sum_OBUF[15]
    K26                  OBUF (Prop_obuf_I_O)         2.502     7.281 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.281    Sum[15]
    K26                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 3.525ns (48.597%)  route 3.729ns (51.403%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=4, routed)           1.560     2.374    A_IBUF[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.064     2.438 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.525     2.963    C[3]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.170     3.133 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.643     4.777    Sum_OBUF[5]
    P25                  OBUF (Prop_obuf_I_O)         2.477     7.254 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.254    Sum[5]
    P25                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[11]
                            (input port)
  Destination:            Sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.398ns (48.481%)  route 3.611ns (51.519%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  A[11] (IN)
                         net (fo=0)                   0.000     0.000    A[11]
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  A_IBUF[11]_inst/O
                         net (fo=3, routed)           1.583     2.393    A_IBUF[11]
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.053     2.446 r  Sum_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.309     2.754    C[11]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.053     2.807 r  Sum_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.719     4.526    Sum_OBUF[13]
    P26                  OBUF (Prop_obuf_I_O)         2.483     7.009 r  Sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.009    Sum[13]
    P26                                                               r  Sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 3.389ns (49.535%)  route 3.453ns (50.465%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.416     2.234    A_IBUF[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.053     2.287 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.309     2.596    C[1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.053     2.649 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.728     4.377    Sum_OBUF[3]
    M20                  OBUF (Prop_obuf_I_O)         2.464     6.842 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.842    Sum[3]
    M20                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[14]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 3.490ns (51.599%)  route 3.274ns (48.401%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  A[14] (IN)
                         net (fo=0)                   0.000     0.000    A[14]
    U19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  A_IBUF[14]_inst/O
                         net (fo=3, routed)           1.496     2.305    A_IBUF[14]
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.065     2.370 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.778     4.148    C_out_OBUF
    K25                  OBUF (Prop_obuf_I_O)         2.617     6.764 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.764    C_out
    K25                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            Sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 3.355ns (50.169%)  route 3.332ns (49.831%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  A_IBUF[8]_inst/O
                         net (fo=4, routed)           1.485     2.297    A_IBUF[8]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.053     2.350 r  Sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.847     4.197    Sum_OBUF[8]
    N26                  OBUF (Prop_obuf_I_O)         2.490     6.687 r  Sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.687    Sum[8]
    N26                                                               r  Sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 3.504ns (52.684%)  route 3.147ns (47.316%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.416     2.234    A_IBUF[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.069     2.303 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.731     4.035    Sum_OBUF[1]
    L24                  OBUF (Prop_obuf_I_O)         2.616     6.651 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.651    Sum[1]
    L24                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            Sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.440ns (63.925%)  route 0.813ns (36.075%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    N21                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  B_IBUF[10]_inst/O
                         net (fo=4, routed)           0.321     0.436    B_IBUF[10]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.028     0.464 r  Sum_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.956    Sum_OBUF[10]
    P24                  OBUF (Prop_obuf_I_O)         1.297     2.253 r  Sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.253    Sum[10]
    P24                                                               r  Sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.432ns (63.063%)  route 0.839ns (36.937%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  B_IBUF[6]_inst/O
                         net (fo=4, routed)           0.329     0.432    B_IBUF[6]
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.028     0.460 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.510     0.970    Sum_OBUF[6]
    R25                  OBUF (Prop_obuf_I_O)         1.301     2.270 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.270    Sum[6]
    R25                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.434ns (63.040%)  route 0.841ns (36.960%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.357     0.453    B_IBUF[0]
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.028     0.481 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.484     0.966    Sum_OBUF[0]
    P19                  OBUF (Prop_obuf_I_O)         1.310     2.276 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.276    Sum[0]
    P19                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.435ns (63.067%)  route 0.840ns (36.933%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    R23                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  B_IBUF[5]_inst/O
                         net (fo=3, routed)           0.309     0.411    B_IBUF[5]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.028     0.439 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.531     0.970    Sum_OBUF[5]
    P25                  OBUF (Prop_obuf_I_O)         1.306     2.276 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.276    Sum[5]
    P25                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[12]
                            (input port)
  Destination:            Sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.467ns (64.084%)  route 0.822ns (35.916%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  B[12] (IN)
                         net (fo=0)                   0.000     0.000    B[12]
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  B_IBUF[12]_inst/O
                         net (fo=4, routed)           0.329     0.438    B_IBUF[12]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.028     0.466 r  Sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.494     0.959    Sum_OBUF[12]
    M25                  OBUF (Prop_obuf_I_O)         1.330     2.290 r  Sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.290    Sum[12]
    M25                                                               r  Sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.419ns (61.807%)  route 0.877ns (38.193%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T25                  IBUF (Prop_ibuf_I_O)         0.104     0.104 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.320     0.425    B_IBUF[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.028     0.453 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.557     1.009    Sum_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         1.287     2.296 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.296    Sum[4]
    N19                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[12]
                            (input port)
  Destination:            Sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.442ns (62.422%)  route 0.868ns (37.578%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  B[12] (IN)
                         net (fo=0)                   0.000     0.000    B[12]
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  B_IBUF[12]_inst/O
                         net (fo=4, routed)           0.330     0.439    B_IBUF[12]
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.028     0.467 r  Sum_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.005    Sum_OBUF[14]
    R26                  OBUF (Prop_obuf_I_O)         1.305     2.310 r  Sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.310    Sum[14]
    R26                                                               r  Sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.408ns (60.232%)  route 0.930ns (39.768%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.372     0.459    B_IBUF[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.028     0.487 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.557     1.044    Sum_OBUF[3]
    M20                  OBUF (Prop_obuf_I_O)         1.293     2.337 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.337    Sum[3]
    M20                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.431ns (60.920%)  route 0.918ns (39.080%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.360     0.446    B_IBUF[2]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.028     0.474 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.558     1.032    Sum_OBUF[2]
    M24                  OBUF (Prop_obuf_I_O)         1.317     2.349 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.349    Sum[2]
    M24                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.456ns (61.850%)  route 0.898ns (38.150%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  B_IBUF[6]_inst/O
                         net (fo=4, routed)           0.390     0.493    B_IBUF[6]
    SLICE_X0Y21          LUT5 (Prop_lut5_I1_O)        0.028     0.521 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.029    Sum_OBUF[7]
    M26                  OBUF (Prop_obuf_I_O)         1.325     2.354 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.354    Sum[7]
    M26                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------





