{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748229916565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748229916569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 21:25:16 2025 " "Processing started: Sun May 25 21:25:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748229916569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229916569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229916569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748229916942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748229916942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttop.sv 1 1 " "Found 1 design units, including 1 entities, in source file uarttop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartTOP " "Found entity 1: uartTOP" {  } { { "uartTOP.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/uartTOP.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uartRX.sv(5) " "Verilog HDL Declaration information at uartRX.sv(5): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uartRX.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/uartRX.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748229922971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/uartRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uarttx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartTX " "Found entity 1: uartTX" {  } { { "uartTX.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/uartTX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_gate.sv " "Can't analyze file -- file and_gate.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748229922978 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "not_gate.sv " "Can't analyze file -- file not_gate.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748229922981 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dff_custom.sv " "Can't analyze file -- file dff_custom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748229922984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_circular " "Found entity 1: multiplicador_circular" {  } { { "multiplicador_circular.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/multiplicador_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_circular " "Found entity 1: restador_circular" {  } { { "restador_circular.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/restador_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_restador_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_restador_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador_circular " "Found entity 1: tb_restador_circular" {  } { { "tb_restador_circular.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/tb_restador_circular.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_circular_structural.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_circular_structural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_circular_structural " "Found entity 1: and_circular_structural" {  } { { "and_circular_structural.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/and_circular_structural.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_and_circular_structural.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_and_circular_structural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_and_circular_structural " "Found entity 1: tb_and_circular_structural" {  } { { "tb_and_circular_structural.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/tb_and_circular_structural.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_circular_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_circular_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_circular_flags " "Found entity 1: xor_circular_flags" {  } { { "xor_circular_flags.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/xor_circular_flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229922999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229922999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_xor_circular_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_xor_circular_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_xor_circular_flags " "Found entity 1: tb_xor_circular_flags" {  } { { "tb_xor_circular_flags.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/tb_xor_circular_flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229923002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229923002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controladora.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_controladora.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_controladora " "Found entity 1: alu_controladora" {  } { { "alu_controladora.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/alu_controladora.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229923005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229923005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplicador_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplicador_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplicador_circular " "Found entity 1: tb_multiplicador_circular" {  } { { "tb_multiplicador_circular.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/tb_multiplicador_circular.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229923007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229923007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controladora_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_controladora_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_controladora_tb " "Found entity 1: alu_controladora_tb" {  } { { "alu_controladora_tb.sv" "" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/alu_controladora_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748229923010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229923010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_controladora " "Elaborating entity \"alu_controladora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748229923031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_circular_structural and_circular_structural:and_mod " "Elaborating entity \"and_circular_structural\" for hierarchy \"and_circular_structural:and_mod\"" {  } { { "alu_controladora.sv" "and_mod" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/alu_controladora.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748229923032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_circular_flags xor_circular_flags:xor_mod " "Elaborating entity \"xor_circular_flags\" for hierarchy \"xor_circular_flags:xor_mod\"" {  } { { "alu_controladora.sv" "xor_mod" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/alu_controladora.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748229923034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_circular multiplicador_circular:mult_mod " "Elaborating entity \"multiplicador_circular\" for hierarchy \"multiplicador_circular:mult_mod\"" {  } { { "alu_controladora.sv" "mult_mod" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/alu_controladora.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748229923035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_circular restador_circular:sub_mod " "Elaborating entity \"restador_circular\" for hierarchy \"restador_circular:sub_mod\"" {  } { { "alu_controladora.sv" "sub_mod" { Text "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/alu_controladora.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748229923037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748229923405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/output_files/UART.map.smsg " "Generated suppressed messages file C:/Users/XPC/Desktop/Funda/Proyecto_Grupal1_Fundamentos_Arquitectura_Computadores/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229923551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748229923626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748229923626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748229923647 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748229923647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748229923647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748229923647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748229923657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 21:25:23 2025 " "Processing ended: Sun May 25 21:25:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748229923657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748229923657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748229923657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748229923657 ""}
