;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, @2
	DJN -1, @-20
	SUB <0, @2
	SUB <0, @2
	JMN -310, 30
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SUB <0, 2
	JMZ 210, 30
	SUB 20, @12
	SUB @63, 0
	SUB @63, 0
	ADD 3, 20
	ADD 3, 20
	ADD #270, <80
	ADD #270, <1
	SUB <0, @2
	SUB 100, -100
	SUB <0, @2
	SUB <0, @2
	JMZ 20, <12
	JMZ 20, <12
	JMZ 20, <12
	ADD 30, 9
	JMZ 20, <12
	ADD 30, 9
	SLT 20, @12
	JMZ 20, <12
	SLT 20, @12
	ADD #270, <1
	ADD 210, 30
	JMN -207, @-120
	JMN -207, @-120
	JMN -207, @-120
	ADD #270, <1
	SPL 0, <402
	ADD #270, <1
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
