/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:04 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_L2_0_H__
#define BCHP_VICE_L2_0_H__

/***************************************************************************
 *VICE_L2_0 - VICE L2 Interrupt Controller
 ***************************************************************************/
#define BCHP_VICE_L2_0_CPU_STATUS                0x01581100 /* [RO][32] CPU interrupt Status Register */
#define BCHP_VICE_L2_0_CPU_SET                   0x01581104 /* [WO][32] CPU interrupt Set Register */
#define BCHP_VICE_L2_0_CPU_CLEAR                 0x01581108 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS           0x0158110c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_VICE_L2_0_CPU_MASK_SET              0x01581110 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR            0x01581114 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_VICE_L2_0_PCI_STATUS                0x01581118 /* [RO][32] PCI interrupt Status Register */
#define BCHP_VICE_L2_0_PCI_SET                   0x0158111c /* [WO][32] PCI interrupt Set Register */
#define BCHP_VICE_L2_0_PCI_CLEAR                 0x01581120 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS           0x01581124 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_VICE_L2_0_PCI_MASK_SET              0x01581128 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR            0x0158112c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* VICE_L2_0 :: CPU_STATUS :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_CPU_STATUS_reserved0_MASK                   0xe0000000
#define BCHP_VICE_L2_0_CPU_STATUS_reserved0_SHIFT                  29

/* VICE_L2_0 :: CPU_STATUS :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_MBOX_INTR_MASK              0x10000000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_MBOX_INTR_SHIFT             28
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_MBOX_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_ERROR_INTR_MASK             0x08000000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_ERROR_INTR_SHIFT            27
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_ERROR_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_26_INTR_MASK                0x04000000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_26_INTR_SHIFT               26
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_26_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_25_INTR_MASK                0x02000000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_25_INTR_SHIFT               25
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_25_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_24_INTR_MASK                0x01000000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_24_INTR_SHIFT               24
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_24_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_23_INTR_MASK                0x00800000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_23_INTR_SHIFT               23
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_23_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_22_INTR_MASK                0x00400000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_22_INTR_SHIFT               22
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_22_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_21_INTR_MASK                0x00200000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_21_INTR_SHIFT               21
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_21_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_20_INTR_MASK                0x00100000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_20_INTR_SHIFT               20
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_20_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_19_INTR_MASK                0x00080000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_19_INTR_SHIFT               19
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_19_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_18_INTR_MASK                0x00040000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_18_INTR_SHIFT               18
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_18_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_17_INTR_MASK                0x00020000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_17_INTR_SHIFT               17
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_17_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_16_INTR_MASK                0x00010000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_16_INTR_SHIFT               16
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_16_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_15_INTR_MASK                0x00008000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_15_INTR_SHIFT               15
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_15_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_14_INTR_MASK                0x00004000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_14_INTR_SHIFT               14
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_14_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_13_INTR_MASK                0x00002000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_13_INTR_SHIFT               13
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_13_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_12_INTR_MASK                0x00001000
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_12_INTR_SHIFT               12
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_12_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_11_INTR_MASK                0x00000800
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_11_INTR_SHIFT               11
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_11_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_10_INTR_MASK                0x00000400
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_10_INTR_SHIFT               10
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_10_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP2_TPG_INTR_MASK          0x00000200
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP2_TPG_INTR_SHIFT         9
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP2_TPG_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_3_INTR_MASK       0x00000100
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_3_INTR_SHIFT      8
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_3_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_2_INTR_MASK       0x00000080
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_2_INTR_SHIFT      7
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_2_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP1_TPG_INTR_MASK          0x00000040
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP1_TPG_INTR_SHIFT         6
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP1_TPG_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_1_INTR_MASK       0x00000020
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_1_INTR_SHIFT      5
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_1_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP_TPG_INTR_MASK           0x00000010
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP_TPG_INTR_SHIFT          4
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VIP_TPG_INTR_DEFAULT        0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VICH_INTR_MASK              0x00000008
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VICH_INTR_SHIFT             3
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_VICH_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_0_INTR_MASK       0x00000004
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_0_INTR_SHIFT      2
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_CABAC_RDY_0_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_WDOG_1_INTR_MASK            0x00000002
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_WDOG_1_INTR_SHIFT           1
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_WDOG_1_INTR_DEFAULT         0x00000000

/* VICE_L2_0 :: CPU_STATUS :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_WDOG_0_INTR_MASK            0x00000001
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_WDOG_0_INTR_SHIFT           0
#define BCHP_VICE_L2_0_CPU_STATUS_VICE_WDOG_0_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* VICE_L2_0 :: CPU_SET :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_CPU_SET_reserved0_MASK                      0xe0000000
#define BCHP_VICE_L2_0_CPU_SET_reserved0_SHIFT                     29

/* VICE_L2_0 :: CPU_SET :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_MBOX_INTR_MASK                 0x10000000
#define BCHP_VICE_L2_0_CPU_SET_VICE_MBOX_INTR_SHIFT                28
#define BCHP_VICE_L2_0_CPU_SET_VICE_MBOX_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_ERROR_INTR_MASK                0x08000000
#define BCHP_VICE_L2_0_CPU_SET_VICE_ERROR_INTR_SHIFT               27
#define BCHP_VICE_L2_0_CPU_SET_VICE_ERROR_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_26_INTR_MASK                   0x04000000
#define BCHP_VICE_L2_0_CPU_SET_VICE_26_INTR_SHIFT                  26
#define BCHP_VICE_L2_0_CPU_SET_VICE_26_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_25_INTR_MASK                   0x02000000
#define BCHP_VICE_L2_0_CPU_SET_VICE_25_INTR_SHIFT                  25
#define BCHP_VICE_L2_0_CPU_SET_VICE_25_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_24_INTR_MASK                   0x01000000
#define BCHP_VICE_L2_0_CPU_SET_VICE_24_INTR_SHIFT                  24
#define BCHP_VICE_L2_0_CPU_SET_VICE_24_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_23_INTR_MASK                   0x00800000
#define BCHP_VICE_L2_0_CPU_SET_VICE_23_INTR_SHIFT                  23
#define BCHP_VICE_L2_0_CPU_SET_VICE_23_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_22_INTR_MASK                   0x00400000
#define BCHP_VICE_L2_0_CPU_SET_VICE_22_INTR_SHIFT                  22
#define BCHP_VICE_L2_0_CPU_SET_VICE_22_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_21_INTR_MASK                   0x00200000
#define BCHP_VICE_L2_0_CPU_SET_VICE_21_INTR_SHIFT                  21
#define BCHP_VICE_L2_0_CPU_SET_VICE_21_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_20_INTR_MASK                   0x00100000
#define BCHP_VICE_L2_0_CPU_SET_VICE_20_INTR_SHIFT                  20
#define BCHP_VICE_L2_0_CPU_SET_VICE_20_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_19_INTR_MASK                   0x00080000
#define BCHP_VICE_L2_0_CPU_SET_VICE_19_INTR_SHIFT                  19
#define BCHP_VICE_L2_0_CPU_SET_VICE_19_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_18_INTR_MASK                   0x00040000
#define BCHP_VICE_L2_0_CPU_SET_VICE_18_INTR_SHIFT                  18
#define BCHP_VICE_L2_0_CPU_SET_VICE_18_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_17_INTR_MASK                   0x00020000
#define BCHP_VICE_L2_0_CPU_SET_VICE_17_INTR_SHIFT                  17
#define BCHP_VICE_L2_0_CPU_SET_VICE_17_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_16_INTR_MASK                   0x00010000
#define BCHP_VICE_L2_0_CPU_SET_VICE_16_INTR_SHIFT                  16
#define BCHP_VICE_L2_0_CPU_SET_VICE_16_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_15_INTR_MASK                   0x00008000
#define BCHP_VICE_L2_0_CPU_SET_VICE_15_INTR_SHIFT                  15
#define BCHP_VICE_L2_0_CPU_SET_VICE_15_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_14_INTR_MASK                   0x00004000
#define BCHP_VICE_L2_0_CPU_SET_VICE_14_INTR_SHIFT                  14
#define BCHP_VICE_L2_0_CPU_SET_VICE_14_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_13_INTR_MASK                   0x00002000
#define BCHP_VICE_L2_0_CPU_SET_VICE_13_INTR_SHIFT                  13
#define BCHP_VICE_L2_0_CPU_SET_VICE_13_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_12_INTR_MASK                   0x00001000
#define BCHP_VICE_L2_0_CPU_SET_VICE_12_INTR_SHIFT                  12
#define BCHP_VICE_L2_0_CPU_SET_VICE_12_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_11_INTR_MASK                   0x00000800
#define BCHP_VICE_L2_0_CPU_SET_VICE_11_INTR_SHIFT                  11
#define BCHP_VICE_L2_0_CPU_SET_VICE_11_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_10_INTR_MASK                   0x00000400
#define BCHP_VICE_L2_0_CPU_SET_VICE_10_INTR_SHIFT                  10
#define BCHP_VICE_L2_0_CPU_SET_VICE_10_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP2_TPG_INTR_MASK             0x00000200
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP2_TPG_INTR_SHIFT            9
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP2_TPG_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_3_INTR_MASK          0x00000100
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_3_INTR_SHIFT         8
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_3_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_2_INTR_MASK          0x00000080
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_2_INTR_SHIFT         7
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_2_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP1_TPG_INTR_MASK             0x00000040
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP1_TPG_INTR_SHIFT            6
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP1_TPG_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_1_INTR_MASK          0x00000020
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_1_INTR_SHIFT         5
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_1_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP_TPG_INTR_MASK              0x00000010
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP_TPG_INTR_SHIFT             4
#define BCHP_VICE_L2_0_CPU_SET_VICE_VIP_TPG_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_VICH_INTR_MASK                 0x00000008
#define BCHP_VICE_L2_0_CPU_SET_VICE_VICH_INTR_SHIFT                3
#define BCHP_VICE_L2_0_CPU_SET_VICE_VICH_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_0_INTR_MASK          0x00000004
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_0_INTR_SHIFT         2
#define BCHP_VICE_L2_0_CPU_SET_VICE_CABAC_RDY_0_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_WDOG_1_INTR_MASK               0x00000002
#define BCHP_VICE_L2_0_CPU_SET_VICE_WDOG_1_INTR_SHIFT              1
#define BCHP_VICE_L2_0_CPU_SET_VICE_WDOG_1_INTR_DEFAULT            0x00000000

/* VICE_L2_0 :: CPU_SET :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_CPU_SET_VICE_WDOG_0_INTR_MASK               0x00000001
#define BCHP_VICE_L2_0_CPU_SET_VICE_WDOG_0_INTR_SHIFT              0
#define BCHP_VICE_L2_0_CPU_SET_VICE_WDOG_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* VICE_L2_0 :: CPU_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_CPU_CLEAR_reserved0_MASK                    0xe0000000
#define BCHP_VICE_L2_0_CPU_CLEAR_reserved0_SHIFT                   29

/* VICE_L2_0 :: CPU_CLEAR :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_MBOX_INTR_MASK               0x10000000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_MBOX_INTR_SHIFT              28
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_MBOX_INTR_DEFAULT            0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_ERROR_INTR_MASK              0x08000000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_ERROR_INTR_SHIFT             27
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_ERROR_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_26_INTR_MASK                 0x04000000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_26_INTR_SHIFT                26
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_26_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_25_INTR_MASK                 0x02000000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_25_INTR_SHIFT                25
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_25_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_24_INTR_MASK                 0x01000000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_24_INTR_SHIFT                24
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_24_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_23_INTR_MASK                 0x00800000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_23_INTR_SHIFT                23
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_23_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_22_INTR_MASK                 0x00400000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_22_INTR_SHIFT                22
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_22_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_21_INTR_MASK                 0x00200000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_21_INTR_SHIFT                21
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_21_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_20_INTR_MASK                 0x00100000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_20_INTR_SHIFT                20
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_20_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_19_INTR_MASK                 0x00080000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_19_INTR_SHIFT                19
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_19_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_18_INTR_MASK                 0x00040000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_18_INTR_SHIFT                18
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_18_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_17_INTR_MASK                 0x00020000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_17_INTR_SHIFT                17
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_17_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_16_INTR_MASK                 0x00010000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_16_INTR_SHIFT                16
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_16_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_15_INTR_MASK                 0x00008000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_15_INTR_SHIFT                15
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_15_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_14_INTR_MASK                 0x00004000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_14_INTR_SHIFT                14
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_14_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_13_INTR_MASK                 0x00002000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_13_INTR_SHIFT                13
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_13_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_12_INTR_MASK                 0x00001000
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_12_INTR_SHIFT                12
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_12_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_11_INTR_MASK                 0x00000800
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_11_INTR_SHIFT                11
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_11_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_10_INTR_MASK                 0x00000400
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_10_INTR_SHIFT                10
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_10_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP2_TPG_INTR_MASK           0x00000200
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP2_TPG_INTR_SHIFT          9
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP2_TPG_INTR_DEFAULT        0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_3_INTR_MASK        0x00000100
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_3_INTR_SHIFT       8
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_3_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_2_INTR_MASK        0x00000080
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_2_INTR_SHIFT       7
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_2_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP1_TPG_INTR_MASK           0x00000040
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP1_TPG_INTR_SHIFT          6
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP1_TPG_INTR_DEFAULT        0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_1_INTR_MASK        0x00000020
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_1_INTR_SHIFT       5
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_1_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP_TPG_INTR_MASK            0x00000010
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP_TPG_INTR_SHIFT           4
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VIP_TPG_INTR_DEFAULT         0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VICH_INTR_MASK               0x00000008
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VICH_INTR_SHIFT              3
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_VICH_INTR_DEFAULT            0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_0_INTR_MASK        0x00000004
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_0_INTR_SHIFT       2
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_CABAC_RDY_0_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_WDOG_1_INTR_MASK             0x00000002
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_WDOG_1_INTR_SHIFT            1
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_WDOG_1_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: CPU_CLEAR :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_WDOG_0_INTR_MASK             0x00000001
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_WDOG_0_INTR_SHIFT            0
#define BCHP_VICE_L2_0_CPU_CLEAR_VICE_WDOG_0_INTR_DEFAULT          0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* VICE_L2_0 :: CPU_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_reserved0_MASK              0xe0000000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_reserved0_SHIFT             29

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_MBOX_INTR_MASK         0x10000000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_MBOX_INTR_SHIFT        28
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_MBOX_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_ERROR_INTR_MASK        0x08000000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_ERROR_INTR_SHIFT       27
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_ERROR_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_26_INTR_MASK           0x04000000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_26_INTR_SHIFT          26
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_26_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_25_INTR_MASK           0x02000000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_25_INTR_SHIFT          25
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_25_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_24_INTR_MASK           0x01000000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_24_INTR_SHIFT          24
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_24_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_23_INTR_MASK           0x00800000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_23_INTR_SHIFT          23
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_23_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_22_INTR_MASK           0x00400000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_22_INTR_SHIFT          22
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_22_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_21_INTR_MASK           0x00200000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_21_INTR_SHIFT          21
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_21_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_20_INTR_MASK           0x00100000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_20_INTR_SHIFT          20
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_20_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_19_INTR_MASK           0x00080000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_19_INTR_SHIFT          19
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_19_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_18_INTR_MASK           0x00040000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_18_INTR_SHIFT          18
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_18_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_17_INTR_MASK           0x00020000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_17_INTR_SHIFT          17
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_17_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_16_INTR_MASK           0x00010000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_16_INTR_SHIFT          16
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_16_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_15_INTR_MASK           0x00008000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_15_INTR_SHIFT          15
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_15_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_14_INTR_MASK           0x00004000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_14_INTR_SHIFT          14
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_14_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_13_INTR_MASK           0x00002000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_13_INTR_SHIFT          13
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_13_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_12_INTR_MASK           0x00001000
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_12_INTR_SHIFT          12
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_12_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_11_INTR_MASK           0x00000800
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_11_INTR_SHIFT          11
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_11_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_10_INTR_MASK           0x00000400
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_10_INTR_SHIFT          10
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_10_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP2_TPG_INTR_MASK     0x00000200
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP2_TPG_INTR_SHIFT    9
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP2_TPG_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_3_INTR_MASK  0x00000100
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_3_INTR_SHIFT 8
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_3_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_2_INTR_MASK  0x00000080
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_2_INTR_SHIFT 7
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_2_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP1_TPG_INTR_MASK     0x00000040
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP1_TPG_INTR_SHIFT    6
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP1_TPG_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_1_INTR_MASK  0x00000020
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_1_INTR_SHIFT 5
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP_TPG_INTR_MASK      0x00000010
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP_TPG_INTR_SHIFT     4
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VIP_TPG_INTR_DEFAULT   0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VICH_INTR_MASK         0x00000008
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VICH_INTR_SHIFT        3
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_VICH_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_0_INTR_MASK  0x00000004
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_0_INTR_SHIFT 2
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_WDOG_1_INTR_MASK       0x00000002
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_WDOG_1_INTR_SHIFT      1
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_WDOG_1_INTR_DEFAULT    0x00000001

/* VICE_L2_0 :: CPU_MASK_STATUS :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_WDOG_0_INTR_MASK       0x00000001
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_WDOG_0_INTR_SHIFT      0
#define BCHP_VICE_L2_0_CPU_MASK_STATUS_VICE_WDOG_0_INTR_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* VICE_L2_0 :: CPU_MASK_SET :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_reserved0_MASK                 0xe0000000
#define BCHP_VICE_L2_0_CPU_MASK_SET_reserved0_SHIFT                29

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_MBOX_INTR_MASK            0x10000000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_MBOX_INTR_SHIFT           28
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_MBOX_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_ERROR_INTR_MASK           0x08000000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_ERROR_INTR_SHIFT          27
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_ERROR_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_26_INTR_MASK              0x04000000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_26_INTR_SHIFT             26
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_26_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_25_INTR_MASK              0x02000000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_25_INTR_SHIFT             25
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_25_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_24_INTR_MASK              0x01000000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_24_INTR_SHIFT             24
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_24_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_23_INTR_MASK              0x00800000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_23_INTR_SHIFT             23
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_23_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_22_INTR_MASK              0x00400000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_22_INTR_SHIFT             22
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_22_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_21_INTR_MASK              0x00200000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_21_INTR_SHIFT             21
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_21_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_20_INTR_MASK              0x00100000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_20_INTR_SHIFT             20
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_20_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_19_INTR_MASK              0x00080000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_19_INTR_SHIFT             19
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_19_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_18_INTR_MASK              0x00040000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_18_INTR_SHIFT             18
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_18_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_17_INTR_MASK              0x00020000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_17_INTR_SHIFT             17
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_17_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_16_INTR_MASK              0x00010000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_16_INTR_SHIFT             16
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_16_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_15_INTR_MASK              0x00008000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_15_INTR_SHIFT             15
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_15_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_14_INTR_MASK              0x00004000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_14_INTR_SHIFT             14
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_14_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_13_INTR_MASK              0x00002000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_13_INTR_SHIFT             13
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_13_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_12_INTR_MASK              0x00001000
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_12_INTR_SHIFT             12
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_12_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_11_INTR_MASK              0x00000800
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_11_INTR_SHIFT             11
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_11_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_10_INTR_MASK              0x00000400
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_10_INTR_SHIFT             10
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_10_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP2_TPG_INTR_MASK        0x00000200
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP2_TPG_INTR_SHIFT       9
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP2_TPG_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_3_INTR_MASK     0x00000100
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_3_INTR_SHIFT    8
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_3_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_2_INTR_MASK     0x00000080
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_2_INTR_SHIFT    7
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_2_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP1_TPG_INTR_MASK        0x00000040
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP1_TPG_INTR_SHIFT       6
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP1_TPG_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_1_INTR_MASK     0x00000020
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_1_INTR_SHIFT    5
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_1_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP_TPG_INTR_MASK         0x00000010
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP_TPG_INTR_SHIFT        4
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VIP_TPG_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VICH_INTR_MASK            0x00000008
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VICH_INTR_SHIFT           3
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_VICH_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_0_INTR_MASK     0x00000004
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_0_INTR_SHIFT    2
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_CABAC_RDY_0_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_WDOG_1_INTR_MASK          0x00000002
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_WDOG_1_INTR_SHIFT         1
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_WDOG_1_INTR_DEFAULT       0x00000001

/* VICE_L2_0 :: CPU_MASK_SET :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_WDOG_0_INTR_MASK          0x00000001
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_WDOG_0_INTR_SHIFT         0
#define BCHP_VICE_L2_0_CPU_MASK_SET_VICE_WDOG_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* VICE_L2_0 :: CPU_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_reserved0_MASK               0xe0000000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_reserved0_SHIFT              29

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_MBOX_INTR_MASK          0x10000000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_MBOX_INTR_SHIFT         28
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_MBOX_INTR_DEFAULT       0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_ERROR_INTR_MASK         0x08000000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_ERROR_INTR_SHIFT        27
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_ERROR_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_26_INTR_MASK            0x04000000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_26_INTR_SHIFT           26
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_26_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_25_INTR_MASK            0x02000000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_25_INTR_SHIFT           25
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_25_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_24_INTR_MASK            0x01000000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_24_INTR_SHIFT           24
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_24_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_23_INTR_MASK            0x00800000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_23_INTR_SHIFT           23
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_23_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_22_INTR_MASK            0x00400000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_22_INTR_SHIFT           22
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_22_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_21_INTR_MASK            0x00200000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_21_INTR_SHIFT           21
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_21_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_20_INTR_MASK            0x00100000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_20_INTR_SHIFT           20
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_20_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_19_INTR_MASK            0x00080000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_19_INTR_SHIFT           19
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_19_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_18_INTR_MASK            0x00040000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_18_INTR_SHIFT           18
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_18_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_17_INTR_MASK            0x00020000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_17_INTR_SHIFT           17
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_17_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_16_INTR_MASK            0x00010000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_16_INTR_SHIFT           16
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_16_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_15_INTR_MASK            0x00008000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_15_INTR_SHIFT           15
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_15_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_14_INTR_MASK            0x00004000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_14_INTR_SHIFT           14
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_14_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_13_INTR_MASK            0x00002000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_13_INTR_SHIFT           13
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_13_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_12_INTR_MASK            0x00001000
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_12_INTR_SHIFT           12
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_12_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_11_INTR_MASK            0x00000800
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_11_INTR_SHIFT           11
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_11_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_10_INTR_MASK            0x00000400
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_10_INTR_SHIFT           10
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_10_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP2_TPG_INTR_MASK      0x00000200
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP2_TPG_INTR_SHIFT     9
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP2_TPG_INTR_DEFAULT   0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_3_INTR_MASK   0x00000100
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_3_INTR_SHIFT  8
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_3_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_2_INTR_MASK   0x00000080
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_2_INTR_SHIFT  7
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_2_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP1_TPG_INTR_MASK      0x00000040
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP1_TPG_INTR_SHIFT     6
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP1_TPG_INTR_DEFAULT   0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_1_INTR_MASK   0x00000020
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_1_INTR_SHIFT  5
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP_TPG_INTR_MASK       0x00000010
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP_TPG_INTR_SHIFT      4
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VIP_TPG_INTR_DEFAULT    0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VICH_INTR_MASK          0x00000008
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VICH_INTR_SHIFT         3
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_VICH_INTR_DEFAULT       0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_0_INTR_MASK   0x00000004
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_0_INTR_SHIFT  2
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_WDOG_1_INTR_MASK        0x00000002
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_WDOG_1_INTR_SHIFT       1
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_WDOG_1_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: CPU_MASK_CLEAR :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_WDOG_0_INTR_MASK        0x00000001
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_WDOG_0_INTR_SHIFT       0
#define BCHP_VICE_L2_0_CPU_MASK_CLEAR_VICE_WDOG_0_INTR_DEFAULT     0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* VICE_L2_0 :: PCI_STATUS :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_PCI_STATUS_reserved0_MASK                   0xe0000000
#define BCHP_VICE_L2_0_PCI_STATUS_reserved0_SHIFT                  29

/* VICE_L2_0 :: PCI_STATUS :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_MBOX_INTR_MASK              0x10000000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_MBOX_INTR_SHIFT             28
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_MBOX_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_ERROR_INTR_MASK             0x08000000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_ERROR_INTR_SHIFT            27
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_ERROR_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_26_INTR_MASK                0x04000000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_26_INTR_SHIFT               26
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_26_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_25_INTR_MASK                0x02000000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_25_INTR_SHIFT               25
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_25_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_24_INTR_MASK                0x01000000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_24_INTR_SHIFT               24
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_24_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_23_INTR_MASK                0x00800000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_23_INTR_SHIFT               23
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_23_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_22_INTR_MASK                0x00400000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_22_INTR_SHIFT               22
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_22_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_21_INTR_MASK                0x00200000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_21_INTR_SHIFT               21
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_21_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_20_INTR_MASK                0x00100000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_20_INTR_SHIFT               20
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_20_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_19_INTR_MASK                0x00080000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_19_INTR_SHIFT               19
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_19_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_18_INTR_MASK                0x00040000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_18_INTR_SHIFT               18
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_18_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_17_INTR_MASK                0x00020000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_17_INTR_SHIFT               17
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_17_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_16_INTR_MASK                0x00010000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_16_INTR_SHIFT               16
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_16_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_15_INTR_MASK                0x00008000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_15_INTR_SHIFT               15
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_15_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_14_INTR_MASK                0x00004000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_14_INTR_SHIFT               14
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_14_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_13_INTR_MASK                0x00002000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_13_INTR_SHIFT               13
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_13_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_12_INTR_MASK                0x00001000
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_12_INTR_SHIFT               12
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_12_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_11_INTR_MASK                0x00000800
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_11_INTR_SHIFT               11
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_11_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_10_INTR_MASK                0x00000400
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_10_INTR_SHIFT               10
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_10_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP2_TPG_INTR_MASK          0x00000200
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP2_TPG_INTR_SHIFT         9
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP2_TPG_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_3_INTR_MASK       0x00000100
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_3_INTR_SHIFT      8
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_3_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_2_INTR_MASK       0x00000080
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_2_INTR_SHIFT      7
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_2_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP1_TPG_INTR_MASK          0x00000040
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP1_TPG_INTR_SHIFT         6
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP1_TPG_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_1_INTR_MASK       0x00000020
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_1_INTR_SHIFT      5
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_1_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP_TPG_INTR_MASK           0x00000010
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP_TPG_INTR_SHIFT          4
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VIP_TPG_INTR_DEFAULT        0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VICH_INTR_MASK              0x00000008
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VICH_INTR_SHIFT             3
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_VICH_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_0_INTR_MASK       0x00000004
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_0_INTR_SHIFT      2
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_CABAC_RDY_0_INTR_DEFAULT    0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_WDOG_1_INTR_MASK            0x00000002
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_WDOG_1_INTR_SHIFT           1
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_WDOG_1_INTR_DEFAULT         0x00000000

/* VICE_L2_0 :: PCI_STATUS :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_WDOG_0_INTR_MASK            0x00000001
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_WDOG_0_INTR_SHIFT           0
#define BCHP_VICE_L2_0_PCI_STATUS_VICE_WDOG_0_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* VICE_L2_0 :: PCI_SET :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_PCI_SET_reserved0_MASK                      0xe0000000
#define BCHP_VICE_L2_0_PCI_SET_reserved0_SHIFT                     29

/* VICE_L2_0 :: PCI_SET :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_MBOX_INTR_MASK                 0x10000000
#define BCHP_VICE_L2_0_PCI_SET_VICE_MBOX_INTR_SHIFT                28
#define BCHP_VICE_L2_0_PCI_SET_VICE_MBOX_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_ERROR_INTR_MASK                0x08000000
#define BCHP_VICE_L2_0_PCI_SET_VICE_ERROR_INTR_SHIFT               27
#define BCHP_VICE_L2_0_PCI_SET_VICE_ERROR_INTR_DEFAULT             0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_26_INTR_MASK                   0x04000000
#define BCHP_VICE_L2_0_PCI_SET_VICE_26_INTR_SHIFT                  26
#define BCHP_VICE_L2_0_PCI_SET_VICE_26_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_25_INTR_MASK                   0x02000000
#define BCHP_VICE_L2_0_PCI_SET_VICE_25_INTR_SHIFT                  25
#define BCHP_VICE_L2_0_PCI_SET_VICE_25_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_24_INTR_MASK                   0x01000000
#define BCHP_VICE_L2_0_PCI_SET_VICE_24_INTR_SHIFT                  24
#define BCHP_VICE_L2_0_PCI_SET_VICE_24_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_23_INTR_MASK                   0x00800000
#define BCHP_VICE_L2_0_PCI_SET_VICE_23_INTR_SHIFT                  23
#define BCHP_VICE_L2_0_PCI_SET_VICE_23_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_22_INTR_MASK                   0x00400000
#define BCHP_VICE_L2_0_PCI_SET_VICE_22_INTR_SHIFT                  22
#define BCHP_VICE_L2_0_PCI_SET_VICE_22_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_21_INTR_MASK                   0x00200000
#define BCHP_VICE_L2_0_PCI_SET_VICE_21_INTR_SHIFT                  21
#define BCHP_VICE_L2_0_PCI_SET_VICE_21_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_20_INTR_MASK                   0x00100000
#define BCHP_VICE_L2_0_PCI_SET_VICE_20_INTR_SHIFT                  20
#define BCHP_VICE_L2_0_PCI_SET_VICE_20_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_19_INTR_MASK                   0x00080000
#define BCHP_VICE_L2_0_PCI_SET_VICE_19_INTR_SHIFT                  19
#define BCHP_VICE_L2_0_PCI_SET_VICE_19_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_18_INTR_MASK                   0x00040000
#define BCHP_VICE_L2_0_PCI_SET_VICE_18_INTR_SHIFT                  18
#define BCHP_VICE_L2_0_PCI_SET_VICE_18_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_17_INTR_MASK                   0x00020000
#define BCHP_VICE_L2_0_PCI_SET_VICE_17_INTR_SHIFT                  17
#define BCHP_VICE_L2_0_PCI_SET_VICE_17_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_16_INTR_MASK                   0x00010000
#define BCHP_VICE_L2_0_PCI_SET_VICE_16_INTR_SHIFT                  16
#define BCHP_VICE_L2_0_PCI_SET_VICE_16_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_15_INTR_MASK                   0x00008000
#define BCHP_VICE_L2_0_PCI_SET_VICE_15_INTR_SHIFT                  15
#define BCHP_VICE_L2_0_PCI_SET_VICE_15_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_14_INTR_MASK                   0x00004000
#define BCHP_VICE_L2_0_PCI_SET_VICE_14_INTR_SHIFT                  14
#define BCHP_VICE_L2_0_PCI_SET_VICE_14_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_13_INTR_MASK                   0x00002000
#define BCHP_VICE_L2_0_PCI_SET_VICE_13_INTR_SHIFT                  13
#define BCHP_VICE_L2_0_PCI_SET_VICE_13_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_12_INTR_MASK                   0x00001000
#define BCHP_VICE_L2_0_PCI_SET_VICE_12_INTR_SHIFT                  12
#define BCHP_VICE_L2_0_PCI_SET_VICE_12_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_11_INTR_MASK                   0x00000800
#define BCHP_VICE_L2_0_PCI_SET_VICE_11_INTR_SHIFT                  11
#define BCHP_VICE_L2_0_PCI_SET_VICE_11_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_10_INTR_MASK                   0x00000400
#define BCHP_VICE_L2_0_PCI_SET_VICE_10_INTR_SHIFT                  10
#define BCHP_VICE_L2_0_PCI_SET_VICE_10_INTR_DEFAULT                0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP2_TPG_INTR_MASK             0x00000200
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP2_TPG_INTR_SHIFT            9
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP2_TPG_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_3_INTR_MASK          0x00000100
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_3_INTR_SHIFT         8
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_3_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_2_INTR_MASK          0x00000080
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_2_INTR_SHIFT         7
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_2_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP1_TPG_INTR_MASK             0x00000040
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP1_TPG_INTR_SHIFT            6
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP1_TPG_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_1_INTR_MASK          0x00000020
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_1_INTR_SHIFT         5
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_1_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP_TPG_INTR_MASK              0x00000010
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP_TPG_INTR_SHIFT             4
#define BCHP_VICE_L2_0_PCI_SET_VICE_VIP_TPG_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_VICH_INTR_MASK                 0x00000008
#define BCHP_VICE_L2_0_PCI_SET_VICE_VICH_INTR_SHIFT                3
#define BCHP_VICE_L2_0_PCI_SET_VICE_VICH_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_0_INTR_MASK          0x00000004
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_0_INTR_SHIFT         2
#define BCHP_VICE_L2_0_PCI_SET_VICE_CABAC_RDY_0_INTR_DEFAULT       0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_WDOG_1_INTR_MASK               0x00000002
#define BCHP_VICE_L2_0_PCI_SET_VICE_WDOG_1_INTR_SHIFT              1
#define BCHP_VICE_L2_0_PCI_SET_VICE_WDOG_1_INTR_DEFAULT            0x00000000

/* VICE_L2_0 :: PCI_SET :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_PCI_SET_VICE_WDOG_0_INTR_MASK               0x00000001
#define BCHP_VICE_L2_0_PCI_SET_VICE_WDOG_0_INTR_SHIFT              0
#define BCHP_VICE_L2_0_PCI_SET_VICE_WDOG_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* VICE_L2_0 :: PCI_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_PCI_CLEAR_reserved0_MASK                    0xe0000000
#define BCHP_VICE_L2_0_PCI_CLEAR_reserved0_SHIFT                   29

/* VICE_L2_0 :: PCI_CLEAR :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_MBOX_INTR_MASK               0x10000000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_MBOX_INTR_SHIFT              28
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_MBOX_INTR_DEFAULT            0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_ERROR_INTR_MASK              0x08000000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_ERROR_INTR_SHIFT             27
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_ERROR_INTR_DEFAULT           0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_26_INTR_MASK                 0x04000000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_26_INTR_SHIFT                26
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_26_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_25_INTR_MASK                 0x02000000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_25_INTR_SHIFT                25
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_25_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_24_INTR_MASK                 0x01000000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_24_INTR_SHIFT                24
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_24_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_23_INTR_MASK                 0x00800000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_23_INTR_SHIFT                23
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_23_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_22_INTR_MASK                 0x00400000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_22_INTR_SHIFT                22
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_22_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_21_INTR_MASK                 0x00200000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_21_INTR_SHIFT                21
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_21_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_20_INTR_MASK                 0x00100000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_20_INTR_SHIFT                20
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_20_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_19_INTR_MASK                 0x00080000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_19_INTR_SHIFT                19
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_19_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_18_INTR_MASK                 0x00040000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_18_INTR_SHIFT                18
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_18_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_17_INTR_MASK                 0x00020000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_17_INTR_SHIFT                17
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_17_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_16_INTR_MASK                 0x00010000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_16_INTR_SHIFT                16
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_16_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_15_INTR_MASK                 0x00008000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_15_INTR_SHIFT                15
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_15_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_14_INTR_MASK                 0x00004000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_14_INTR_SHIFT                14
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_14_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_13_INTR_MASK                 0x00002000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_13_INTR_SHIFT                13
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_13_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_12_INTR_MASK                 0x00001000
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_12_INTR_SHIFT                12
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_12_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_11_INTR_MASK                 0x00000800
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_11_INTR_SHIFT                11
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_11_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_10_INTR_MASK                 0x00000400
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_10_INTR_SHIFT                10
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_10_INTR_DEFAULT              0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP2_TPG_INTR_MASK           0x00000200
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP2_TPG_INTR_SHIFT          9
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP2_TPG_INTR_DEFAULT        0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_3_INTR_MASK        0x00000100
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_3_INTR_SHIFT       8
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_3_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_2_INTR_MASK        0x00000080
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_2_INTR_SHIFT       7
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_2_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP1_TPG_INTR_MASK           0x00000040
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP1_TPG_INTR_SHIFT          6
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP1_TPG_INTR_DEFAULT        0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_1_INTR_MASK        0x00000020
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_1_INTR_SHIFT       5
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_1_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP_TPG_INTR_MASK            0x00000010
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP_TPG_INTR_SHIFT           4
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VIP_TPG_INTR_DEFAULT         0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VICH_INTR_MASK               0x00000008
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VICH_INTR_SHIFT              3
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_VICH_INTR_DEFAULT            0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_0_INTR_MASK        0x00000004
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_0_INTR_SHIFT       2
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_CABAC_RDY_0_INTR_DEFAULT     0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_WDOG_1_INTR_MASK             0x00000002
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_WDOG_1_INTR_SHIFT            1
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_WDOG_1_INTR_DEFAULT          0x00000000

/* VICE_L2_0 :: PCI_CLEAR :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_WDOG_0_INTR_MASK             0x00000001
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_WDOG_0_INTR_SHIFT            0
#define BCHP_VICE_L2_0_PCI_CLEAR_VICE_WDOG_0_INTR_DEFAULT          0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* VICE_L2_0 :: PCI_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_reserved0_MASK              0xe0000000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_reserved0_SHIFT             29

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_MBOX_INTR_MASK         0x10000000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_MBOX_INTR_SHIFT        28
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_MBOX_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_ERROR_INTR_MASK        0x08000000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_ERROR_INTR_SHIFT       27
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_ERROR_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_26_INTR_MASK           0x04000000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_26_INTR_SHIFT          26
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_26_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_25_INTR_MASK           0x02000000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_25_INTR_SHIFT          25
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_25_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_24_INTR_MASK           0x01000000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_24_INTR_SHIFT          24
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_24_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_23_INTR_MASK           0x00800000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_23_INTR_SHIFT          23
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_23_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_22_INTR_MASK           0x00400000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_22_INTR_SHIFT          22
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_22_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_21_INTR_MASK           0x00200000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_21_INTR_SHIFT          21
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_21_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_20_INTR_MASK           0x00100000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_20_INTR_SHIFT          20
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_20_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_19_INTR_MASK           0x00080000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_19_INTR_SHIFT          19
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_19_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_18_INTR_MASK           0x00040000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_18_INTR_SHIFT          18
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_18_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_17_INTR_MASK           0x00020000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_17_INTR_SHIFT          17
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_17_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_16_INTR_MASK           0x00010000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_16_INTR_SHIFT          16
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_16_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_15_INTR_MASK           0x00008000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_15_INTR_SHIFT          15
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_15_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_14_INTR_MASK           0x00004000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_14_INTR_SHIFT          14
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_14_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_13_INTR_MASK           0x00002000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_13_INTR_SHIFT          13
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_13_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_12_INTR_MASK           0x00001000
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_12_INTR_SHIFT          12
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_12_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_11_INTR_MASK           0x00000800
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_11_INTR_SHIFT          11
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_11_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_10_INTR_MASK           0x00000400
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_10_INTR_SHIFT          10
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_10_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP2_TPG_INTR_MASK     0x00000200
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP2_TPG_INTR_SHIFT    9
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP2_TPG_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_3_INTR_MASK  0x00000100
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_3_INTR_SHIFT 8
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_3_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_2_INTR_MASK  0x00000080
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_2_INTR_SHIFT 7
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_2_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP1_TPG_INTR_MASK     0x00000040
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP1_TPG_INTR_SHIFT    6
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP1_TPG_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_1_INTR_MASK  0x00000020
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_1_INTR_SHIFT 5
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP_TPG_INTR_MASK      0x00000010
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP_TPG_INTR_SHIFT     4
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VIP_TPG_INTR_DEFAULT   0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VICH_INTR_MASK         0x00000008
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VICH_INTR_SHIFT        3
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_VICH_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_0_INTR_MASK  0x00000004
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_0_INTR_SHIFT 2
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_WDOG_1_INTR_MASK       0x00000002
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_WDOG_1_INTR_SHIFT      1
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_WDOG_1_INTR_DEFAULT    0x00000001

/* VICE_L2_0 :: PCI_MASK_STATUS :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_WDOG_0_INTR_MASK       0x00000001
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_WDOG_0_INTR_SHIFT      0
#define BCHP_VICE_L2_0_PCI_MASK_STATUS_VICE_WDOG_0_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* VICE_L2_0 :: PCI_MASK_SET :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_reserved0_MASK                 0xe0000000
#define BCHP_VICE_L2_0_PCI_MASK_SET_reserved0_SHIFT                29

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_MBOX_INTR_MASK            0x10000000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_MBOX_INTR_SHIFT           28
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_MBOX_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_ERROR_INTR_MASK           0x08000000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_ERROR_INTR_SHIFT          27
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_ERROR_INTR_DEFAULT        0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_26_INTR_MASK              0x04000000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_26_INTR_SHIFT             26
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_26_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_25_INTR_MASK              0x02000000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_25_INTR_SHIFT             25
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_25_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_24_INTR_MASK              0x01000000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_24_INTR_SHIFT             24
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_24_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_23_INTR_MASK              0x00800000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_23_INTR_SHIFT             23
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_23_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_22_INTR_MASK              0x00400000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_22_INTR_SHIFT             22
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_22_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_21_INTR_MASK              0x00200000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_21_INTR_SHIFT             21
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_21_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_20_INTR_MASK              0x00100000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_20_INTR_SHIFT             20
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_20_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_19_INTR_MASK              0x00080000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_19_INTR_SHIFT             19
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_19_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_18_INTR_MASK              0x00040000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_18_INTR_SHIFT             18
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_18_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_17_INTR_MASK              0x00020000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_17_INTR_SHIFT             17
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_17_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_16_INTR_MASK              0x00010000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_16_INTR_SHIFT             16
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_16_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_15_INTR_MASK              0x00008000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_15_INTR_SHIFT             15
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_15_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_14_INTR_MASK              0x00004000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_14_INTR_SHIFT             14
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_14_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_13_INTR_MASK              0x00002000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_13_INTR_SHIFT             13
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_13_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_12_INTR_MASK              0x00001000
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_12_INTR_SHIFT             12
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_12_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_11_INTR_MASK              0x00000800
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_11_INTR_SHIFT             11
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_11_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_10_INTR_MASK              0x00000400
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_10_INTR_SHIFT             10
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_10_INTR_DEFAULT           0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP2_TPG_INTR_MASK        0x00000200
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP2_TPG_INTR_SHIFT       9
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP2_TPG_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_3_INTR_MASK     0x00000100
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_3_INTR_SHIFT    8
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_3_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_2_INTR_MASK     0x00000080
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_2_INTR_SHIFT    7
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_2_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP1_TPG_INTR_MASK        0x00000040
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP1_TPG_INTR_SHIFT       6
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP1_TPG_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_1_INTR_MASK     0x00000020
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_1_INTR_SHIFT    5
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_1_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP_TPG_INTR_MASK         0x00000010
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP_TPG_INTR_SHIFT        4
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VIP_TPG_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VICH_INTR_MASK            0x00000008
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VICH_INTR_SHIFT           3
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_VICH_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_0_INTR_MASK     0x00000004
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_0_INTR_SHIFT    2
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_CABAC_RDY_0_INTR_DEFAULT  0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_WDOG_1_INTR_MASK          0x00000002
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_WDOG_1_INTR_SHIFT         1
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_WDOG_1_INTR_DEFAULT       0x00000001

/* VICE_L2_0 :: PCI_MASK_SET :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_WDOG_0_INTR_MASK          0x00000001
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_WDOG_0_INTR_SHIFT         0
#define BCHP_VICE_L2_0_PCI_MASK_SET_VICE_WDOG_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* VICE_L2_0 :: PCI_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_reserved0_MASK               0xe0000000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_reserved0_SHIFT              29

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_MBOX_INTR [28:28] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_MBOX_INTR_MASK          0x10000000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_MBOX_INTR_SHIFT         28
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_MBOX_INTR_DEFAULT       0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_ERROR_INTR [27:27] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_ERROR_INTR_MASK         0x08000000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_ERROR_INTR_SHIFT        27
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_ERROR_INTR_DEFAULT      0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_26_INTR [26:26] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_26_INTR_MASK            0x04000000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_26_INTR_SHIFT           26
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_26_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_25_INTR [25:25] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_25_INTR_MASK            0x02000000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_25_INTR_SHIFT           25
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_25_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_24_INTR [24:24] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_24_INTR_MASK            0x01000000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_24_INTR_SHIFT           24
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_24_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_23_INTR [23:23] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_23_INTR_MASK            0x00800000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_23_INTR_SHIFT           23
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_23_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_22_INTR [22:22] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_22_INTR_MASK            0x00400000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_22_INTR_SHIFT           22
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_22_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_21_INTR [21:21] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_21_INTR_MASK            0x00200000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_21_INTR_SHIFT           21
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_21_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_20_INTR [20:20] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_20_INTR_MASK            0x00100000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_20_INTR_SHIFT           20
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_20_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_19_INTR [19:19] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_19_INTR_MASK            0x00080000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_19_INTR_SHIFT           19
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_19_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_18_INTR [18:18] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_18_INTR_MASK            0x00040000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_18_INTR_SHIFT           18
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_18_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_17_INTR [17:17] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_17_INTR_MASK            0x00020000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_17_INTR_SHIFT           17
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_17_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_16_INTR [16:16] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_16_INTR_MASK            0x00010000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_16_INTR_SHIFT           16
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_16_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_15_INTR [15:15] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_15_INTR_MASK            0x00008000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_15_INTR_SHIFT           15
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_15_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_14_INTR [14:14] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_14_INTR_MASK            0x00004000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_14_INTR_SHIFT           14
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_14_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_13_INTR [13:13] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_13_INTR_MASK            0x00002000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_13_INTR_SHIFT           13
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_13_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_12_INTR [12:12] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_12_INTR_MASK            0x00001000
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_12_INTR_SHIFT           12
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_12_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_11_INTR [11:11] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_11_INTR_MASK            0x00000800
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_11_INTR_SHIFT           11
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_11_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_10_INTR [10:10] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_10_INTR_MASK            0x00000400
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_10_INTR_SHIFT           10
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_10_INTR_DEFAULT         0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_VIP2_TPG_INTR [09:09] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP2_TPG_INTR_MASK      0x00000200
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP2_TPG_INTR_SHIFT     9
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP2_TPG_INTR_DEFAULT   0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_CABAC_RDY_3_INTR [08:08] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_3_INTR_MASK   0x00000100
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_3_INTR_SHIFT  8
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_3_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_CABAC_RDY_2_INTR [07:07] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_2_INTR_MASK   0x00000080
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_2_INTR_SHIFT  7
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_2_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_VIP1_TPG_INTR [06:06] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP1_TPG_INTR_MASK      0x00000040
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP1_TPG_INTR_SHIFT     6
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP1_TPG_INTR_DEFAULT   0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_CABAC_RDY_1_INTR [05:05] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_1_INTR_MASK   0x00000020
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_1_INTR_SHIFT  5
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_1_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_VIP_TPG_INTR [04:04] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP_TPG_INTR_MASK       0x00000010
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP_TPG_INTR_SHIFT      4
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VIP_TPG_INTR_DEFAULT    0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_VICH_INTR [03:03] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VICH_INTR_MASK          0x00000008
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VICH_INTR_SHIFT         3
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_VICH_INTR_DEFAULT       0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_CABAC_RDY_0_INTR [02:02] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_0_INTR_MASK   0x00000004
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_0_INTR_SHIFT  2
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_CABAC_RDY_0_INTR_DEFAULT 0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_WDOG_1_INTR [01:01] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_WDOG_1_INTR_MASK        0x00000002
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_WDOG_1_INTR_SHIFT       1
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_WDOG_1_INTR_DEFAULT     0x00000001

/* VICE_L2_0 :: PCI_MASK_CLEAR :: VICE_WDOG_0_INTR [00:00] */
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_WDOG_0_INTR_MASK        0x00000001
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_WDOG_0_INTR_SHIFT       0
#define BCHP_VICE_L2_0_PCI_MASK_CLEAR_VICE_WDOG_0_INTR_DEFAULT     0x00000001

#endif /* #ifndef BCHP_VICE_L2_0_H__ */

/* End of File */
