Instruction Set Architecture (ISA)
Overview
This document defines the Instruction Set Architecture for a custom-made 8-bit CPU. All software targeting this CPU must conform to the rules defined in this document.


Instruction Format
Each instruction is 8 bits wide and is formatted as shown:
* First 4 bits: OPERAND
* Last 4 bits: OPCODE

7 || 6 || 5 || 4 || 3 || 2 || 1 || 0
          OPCODE || OPERAND


Instruction Set
OPCODE	Instruction	Description
0000	NOP		Do nothing
0001	LDA		Load A from RAM
0010	STA		Store A to RAM
0011	ADD		Add RAM to A
0100	SUB		Store RAM to A
0101	JZ		Jump to PC address if Z = 1
0110	JC		Jump to PC address if C = 1
1110	JMP		Jump to PC address
1111	HLT		Halt CPU
	

Operand Semantics
* The operand field is a 4-bit unsigned value (0â€“15).
* For memory instructions, the operand represents a RAM address.
* For jump instructions, the operand represents a ROM address.
* For instructions that do not use an operand (NOP, HLT), the operand bits are ignored.


Example Program
LDA 0
ADD 1
ADD 1
STA 0
LDA 2
ADD 3
STA 2
SUB 4
JZ 10
JMP 0
HLT
