#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 15 10:57:19 2018
# Process ID: 27084
# Current directory: C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1
# Command line: vivado.exe -log Load_Test_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Load_Test_wrapper.tcl
# Log file: C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/Load_Test_wrapper.vds
# Journal file: C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Load_Test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 294.648 ; gain = 31.391
Command: synth_design -top Load_Test_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 409.715 ; gain = 102.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Load_Test_wrapper' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/imports/hdl/Load_Test_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'Load_Test' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:14' bound to instance 'Load_Test_i' of component 'Load_Test' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/imports/hdl/Load_Test_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Load_Test' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:27]
INFO: [Synth 8-3491] module 'Load_Test_ModeloCarga_0_2' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_ModeloCarga_0_2_stub.vhdl:5' bound to instance 'ModeloCarga_0' of component 'Load_Test_ModeloCarga_0_2' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Load_Test_ModeloCarga_0_2' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_ModeloCarga_0_2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'Load_Test_PWM_12b_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_PWM_12b_0_0_stub.vhdl:5' bound to instance 'PWM_12b_0' of component 'Load_Test_PWM_12b_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Load_Test_PWM_12b_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_PWM_12b_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Load_Test_PWM_12b_0_1' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_PWM_12b_0_1_stub.vhdl:5' bound to instance 'PWM_12b_1' of component 'Load_Test_PWM_12b_0_1' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Load_Test_PWM_12b_0_1' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_PWM_12b_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Load_Test_SineWave100s_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_SineWave100s_0_0_stub.vhdl:5' bound to instance 'SineWave100s_0' of component 'Load_Test_SineWave100s_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Load_Test_SineWave100s_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_SineWave100s_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Load_Test_c_counter_binary_0_1' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_c_counter_binary_0_1_stub.vhdl:5' bound to instance 'bin_counter_load_clock' of component 'Load_Test_c_counter_binary_0_1' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Load_Test_c_counter_binary_0_1' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_c_counter_binary_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Load_Test_c_counter_binary_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'Load_Test_c_counter_binary_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Load_Test_c_counter_binary_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_c_counter_binary_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Load_Test_clk_wiz_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Load_Test_clk_wiz_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:208]
INFO: [Synth 8-638] synthesizing module 'Load_Test_clk_wiz_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Load_Test_comp2s12b_0_1' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_comp2s12b_0_1_stub.vhdl:5' bound to instance 'comp2s12b_0' of component 'Load_Test_comp2s12b_0_1' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Load_Test_comp2s12b_0_1' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_comp2s12b_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Load_Test_xlconstant_1_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlconstant_1_0_stub.vhdl:5' bound to instance 'conts_1logico' of component 'Load_Test_xlconstant_1_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Load_Test_xlconstant_1_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'Load_Test_descomp2s12b_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_descomp2s12b_0_0_stub.vhdl:5' bound to instance 'descomp2s12b_0' of component 'Load_Test_descomp2s12b_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:225]
INFO: [Synth 8-638] synthesizing module 'Load_Test_descomp2s12b_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_descomp2s12b_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Load_Test_util_vector_logic_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Load_Test_util_vector_logic_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Load_Test_util_vector_logic_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Load_Test_xlconcat_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'Load_Test_xlconcat_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:235]
INFO: [Synth 8-638] synthesizing module 'Load_Test_xlconcat_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Load_Test_xlconstant_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'Load_Test_xlconstant_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Load_Test_xlconstant_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'Load_Test_xlslice_0_0' declared at 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'Load_Test_xlslice_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:245]
INFO: [Synth 8-638] synthesizing module 'Load_Test_xlslice_0_0' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/.Xil/Vivado-27084-LABPRYV-D128597/realtime/Load_Test_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Load_Test' (1#1) [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/synth/Load_Test.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Load_Test_wrapper' (2#1) [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/imports/hdl/Load_Test_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.820 ; gain = 158.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.820 ; gain = 158.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.820 ; gain = 158.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_SineWave100s_0_0/Load_Test_SineWave100s_0_0/Load_Test_SineWave100s_0_0_in_context.xdc] for cell 'Load_Test_i/SineWave100s_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_SineWave100s_0_0/Load_Test_SineWave100s_0_0/Load_Test_SineWave100s_0_0_in_context.xdc] for cell 'Load_Test_i/SineWave100s_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0_in_context.xdc] for cell 'Load_Test_i/clk_wiz_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0_in_context.xdc] for cell 'Load_Test_i/clk_wiz_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_c_counter_binary_0_0/Load_Test_c_counter_binary_0_0/Load_Test_c_counter_binary_0_0_in_context.xdc] for cell 'Load_Test_i/c_counter_binary_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_c_counter_binary_0_0/Load_Test_c_counter_binary_0_0/Load_Test_c_counter_binary_0_0_in_context.xdc] for cell 'Load_Test_i/c_counter_binary_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_comp2s12b_0_1/Load_Test_comp2s12b_0_1/Load_Test_comp2s12b_0_1_in_context.xdc] for cell 'Load_Test_i/comp2s12b_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_comp2s12b_0_1/Load_Test_comp2s12b_0_1/Load_Test_comp2s12b_0_1_in_context.xdc] for cell 'Load_Test_i/comp2s12b_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlconcat_0_0/Load_Test_xlconcat_0_0/Load_Test_xlconcat_0_0_in_context.xdc] for cell 'Load_Test_i/xlconcat_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlconcat_0_0/Load_Test_xlconcat_0_0/Load_Test_xlconcat_0_0_in_context.xdc] for cell 'Load_Test_i/xlconcat_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlconstant_0_0/Load_Test_xlconstant_0_0/Load_Test_xlconstant_0_0_in_context.xdc] for cell 'Load_Test_i/xlconstant_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlconstant_0_0/Load_Test_xlconstant_0_0/Load_Test_xlconstant_0_0_in_context.xdc] for cell 'Load_Test_i/xlconstant_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_PWM_12b_0_0/Load_Test_PWM_12b_0_0/Load_Test_PWM_12b_0_0_in_context.xdc] for cell 'Load_Test_i/PWM_12b_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_PWM_12b_0_0/Load_Test_PWM_12b_0_0/Load_Test_PWM_12b_0_0_in_context.xdc] for cell 'Load_Test_i/PWM_12b_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_descomp2s12b_0_0/Load_Test_descomp2s12b_0_0/Load_Test_descomp2s12b_0_0_in_context.xdc] for cell 'Load_Test_i/descomp2s12b_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_descomp2s12b_0_0/Load_Test_descomp2s12b_0_0/Load_Test_descomp2s12b_0_0_in_context.xdc] for cell 'Load_Test_i/descomp2s12b_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_PWM_12b_0_1/Load_Test_PWM_12b_0_1/Load_Test_PWM_12b_0_1_in_context.xdc] for cell 'Load_Test_i/PWM_12b_1'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_PWM_12b_0_1/Load_Test_PWM_12b_0_1/Load_Test_PWM_12b_0_1_in_context.xdc] for cell 'Load_Test_i/PWM_12b_1'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlslice_0_0/Load_Test_xlslice_0_0/Load_Test_xlslice_0_0_in_context.xdc] for cell 'Load_Test_i/xlslice_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlslice_0_0/Load_Test_xlslice_0_0/Load_Test_xlslice_0_0_in_context.xdc] for cell 'Load_Test_i/xlslice_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlconstant_1_0/Load_Test_xlconstant_1_0/Load_Test_xlconstant_1_0_in_context.xdc] for cell 'Load_Test_i/conts_1logico'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_xlconstant_1_0/Load_Test_xlconstant_1_0/Load_Test_xlconstant_1_0_in_context.xdc] for cell 'Load_Test_i/conts_1logico'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_c_counter_binary_0_1/Load_Test_c_counter_binary_0_1/Load_Test_c_counter_binary_0_1_in_context.xdc] for cell 'Load_Test_i/bin_counter_load_clock'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_c_counter_binary_0_1/Load_Test_c_counter_binary_0_1/Load_Test_c_counter_binary_0_1_in_context.xdc] for cell 'Load_Test_i/bin_counter_load_clock'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_ModeloCarga_0_2/Load_Test_ModeloCarga_0_2/Load_Test_ModeloCarga_0_2_in_context.xdc] for cell 'Load_Test_i/ModeloCarga_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_ModeloCarga_0_2/Load_Test_ModeloCarga_0_2/Load_Test_ModeloCarga_0_2_in_context.xdc] for cell 'Load_Test_i/ModeloCarga_0'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_util_vector_logic_0_0/Load_Test_util_vector_logic_0_0/Load_Test_util_vector_logic_0_0_in_context.xdc] for cell 'Load_Test_i/util_vector_logic_0'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_util_vector_logic_0_0/Load_Test_util_vector_logic_0_0/Load_Test_util_vector_logic_0_0_in_context.xdc] for cell 'Load_Test_i/util_vector_logic_0'
Parsing XDC File [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc]
WARNING: [Vivado 12-508] No pins matched 'Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc:14]
WARNING: [Vivado 12-508] No pins matched 'Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc:14]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc:15]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc:16]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc:17]
Finished Parsing XDC File [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Load_Test_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/constrs_1/new/restricciones.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Load_Test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Load_Test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 766.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 766.414 ; gain = 459.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 766.414 ; gain = 459.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.srcs/sources_1/bd/Load_Test/ip/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0/Load_Test_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Load_Test_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/SineWave100s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/comp2s12b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/PWM_12b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/descomp2s12b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/PWM_12b_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/conts_1logico. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/bin_counter_load_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/ModeloCarga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Load_Test_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 766.414 ; gain = 459.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 766.414 ; gain = 459.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 766.414 ; gain = 459.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Load_Test_i/clk_wiz_0/clk_out1' to pin 'Load_Test_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Load_Test_i/clk_wiz_0/clk_out2' to pin 'Load_Test_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 766.500 ; gain = 459.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 766.500 ; gain = 459.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 766.574 ; gain = 459.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |Load_Test_ModeloCarga_0_2       |         1|
|2     |Load_Test_PWM_12b_0_0           |         1|
|3     |Load_Test_PWM_12b_0_1           |         1|
|4     |Load_Test_SineWave100s_0_0      |         1|
|5     |Load_Test_c_counter_binary_0_1  |         1|
|6     |Load_Test_c_counter_binary_0_0  |         1|
|7     |Load_Test_clk_wiz_0_0           |         1|
|8     |Load_Test_comp2s12b_0_1         |         1|
|9     |Load_Test_xlconstant_1_0        |         1|
|10    |Load_Test_descomp2s12b_0_0      |         1|
|11    |Load_Test_util_vector_logic_0_0 |         1|
|12    |Load_Test_xlconcat_0_0          |         1|
|13    |Load_Test_xlconstant_0_0        |         1|
|14    |Load_Test_xlslice_0_0           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |Load_Test_ModeloCarga_0_2_bbox_0        |     1|
|2     |Load_Test_PWM_12b_0_0_bbox_1            |     1|
|3     |Load_Test_PWM_12b_0_1_bbox_2            |     1|
|4     |Load_Test_SineWave100s_0_0_bbox_3       |     1|
|5     |Load_Test_c_counter_binary_0_0_bbox_5   |     1|
|6     |Load_Test_c_counter_binary_0_1_bbox_4   |     1|
|7     |Load_Test_clk_wiz_0_0_bbox_6            |     1|
|8     |Load_Test_comp2s12b_0_1_bbox_7          |     1|
|9     |Load_Test_descomp2s12b_0_0_bbox_9       |     1|
|10    |Load_Test_util_vector_logic_0_0_bbox_10 |     1|
|11    |Load_Test_xlconcat_0_0_bbox_11          |     1|
|12    |Load_Test_xlconstant_0_0_bbox_12        |     1|
|13    |Load_Test_xlconstant_1_0_bbox_8         |     1|
|14    |Load_Test_xlslice_0_0_bbox_13           |     1|
|15    |IBUF                                    |     1|
|16    |OBUF                                    |     2|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   122|
|2     |  Load_Test_i |Load_Test |   119|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 767.965 ; gain = 159.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 767.965 ; gain = 461.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.375 ; gain = 492.727
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Test/Load_Test.runs/synth_1/Load_Test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Load_Test_wrapper_utilization_synth.rpt -pb Load_Test_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 787.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 10:57:57 2018...
