;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <0
	MOV -52, <20
	SUB 0, @12
	SUB #103, @301
	SUB -207, <-120
	JMN 103, #301
	JMN 103, #301
	SUB @121, 109
	SUB @121, 109
	SUB @121, 109
	SUB -207, <-137
	DAT <-127, #100
	SPL -1, @-20
	SUB -207, <-120
	JMN 103, #301
	SUB @121, 109
	SUB @121, 109
	SUB -207, <-137
	SUB -887, <-137
	ADD 210, 92
	ADD #270, <1
	SPL <121, 103
	SUB 103, @301
	SLT 20, @12
	SLT 20, @12
	SUB @127, 106
	SPL <-27
	SUB 103, @301
	ADD #270, <1
	SPL -1, @-20
	ADD #270, <1
	SPL <-27
	SUB -13, -0
	SUB 207, <120
	SLT 20, @12
	SUB @-27, 0
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SLT 20, @12
	SUB @-27, 0
	SLT 20, @12
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	ADD #270, <0
	CMP -207, <-120
	SUB 0, @12
