Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr 13 18:51:59 2022
| Host         : big11.seas.upenn.edu running 64-bit openSUSE Leap 15.3
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                Path #1                                                                                                                                                                                |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                57.250 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                52.656 |
| Logic Delay               | 15.158(29%)                                                                                                                                                                                                                                                                                                                                                           |
| Net Delay                 | 37.498(71%)                                                                                                                                                                                                                                                                                                                                                           |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                -0.173 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                 4.354 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                          |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                    60 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                    57 |
| Logical Path              | FDRE LUT2 CARRY4 CARRY4 LUT6 CARRY4 CARRY4 LUT4 LUT6 CARRY4 CARRY4 LUT6 LUT6 CARRY4 LUT3 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT3 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT3 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 LUT5 LUT6 CARRY4 CARRY4 LUT5 LUT6 CARRY4 LUT2 LUT6 LUT5 MUXF7 LUT6 MUXF7 LUT6 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                    |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                    |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                  |
| BRAM                      | None                                                                                                                                                                                                                                                                                                                                                                  |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                     0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                     0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                     0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                     0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                    98 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                     0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                |
| Start Point Pin           | state_reg[2]/C                                                                                                                                                                                                                                                                                                                                                        |
| End Point Pin             | state_reg[12]/D                                                                                                                                                                                                                                                                                                                                                       |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+-----+----+-----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1  |  2  |  3 |  4  |  5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
+------------------------------------+-------------+----+-----+-----+----+-----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  0 | 302 | 203 | 52 | 109 | 72 | 4 | 4 | 4 | 4 |  4 |  4 |  4 |  8 | 15 |  8 |  5 |  4 |  7 |  1 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 |  24 |   0 |  0 |   0 |  0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 |  23 |  29 |  6 |   0 |  0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+-----+-----+----+-----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


