INFILE=C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\system.ncd
OUTFILE=C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\system.bit
FAMILY=Spartan6
PART=xc6slx9-2csg324
WORKINGDIR=C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation
LICENSE=WebPack
USER_INFO=206717334_1777493303_210563580_140
