
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_control><h1 id="entity-neorv32_cpu_control">Entity: neorv32_cpu_control</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1308.3333333333333 890"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="465,0 480,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="363.33333333333326" height="370" fill="black" x="480" y="0"></rect><rect id="SvgjsRect1007" width="359.33333333333326" height="365" fill="#bdecb6" x="482" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="460" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="495" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   HW_THREAD_ID </tspan></text><line id="SvgjsLine1012" x1="465" y1="15" x2="480" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="460" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="495" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_BOOT_ADDR </tspan></text><line id="SvgjsLine1017" x1="465" y1="35" x2="480" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="460" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="495" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_DEBUG_ADDR </tspan></text><line id="SvgjsLine1022" x1="465" y1="55" x2="480" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="460" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="495" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_A </tspan></text><line id="SvgjsLine1027" x1="465" y1="75" x2="480" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="460" y="74.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="495" y="74.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_C </tspan></text><line id="SvgjsLine1032" x1="465" y1="95" x2="480" y2="95" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="460" y="94.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="495" y="94.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_E </tspan></text><line id="SvgjsLine1037" x1="465" y1="115" x2="480" y2="115" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="460" y="114.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="495" y="114.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_M </tspan></text><line id="SvgjsLine1042" x1="465" y1="135" x2="480" y2="135" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="460" y="134.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="495" y="134.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_U </tspan></text><line id="SvgjsLine1047" x1="465" y1="155" x2="480" y2="155" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="460" y="154.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="495" y="154.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_Zfinx </tspan></text><line id="SvgjsLine1052" x1="465" y1="175" x2="480" y2="175" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="460" y="174.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="495" y="174.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_Zicsr </tspan></text><line id="SvgjsLine1057" x1="465" y1="195" x2="480" y2="195" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1058" font-family="Helvetica" x="460" y="194.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1059" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1060" font-family="Helvetica" x="495" y="194.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_Zifencei </tspan></text><line id="SvgjsLine1062" x1="465" y1="215" x2="480" y2="215" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1063" font-family="Helvetica" x="460" y="214.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1064" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1065" font-family="Helvetica" x="495" y="214.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_Zmmul </tspan></text><line id="SvgjsLine1067" x1="465" y1="235" x2="480" y2="235" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1068" font-family="Helvetica" x="460" y="234.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1069" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1070" font-family="Helvetica" x="495" y="234.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_DEBUG </tspan></text><line id="SvgjsLine1072" x1="465" y1="255" x2="480" y2="255" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1073" font-family="Helvetica" x="460" y="254.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1074" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1075" font-family="Helvetica" x="495" y="254.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_CNT_WIDTH </tspan></text><line id="SvgjsLine1077" x1="465" y1="275" x2="480" y2="275" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1078" font-family="Helvetica" x="460" y="274.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1079" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1080" font-family="Helvetica" x="495" y="274.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   PMP_NUM_REGIONS </tspan></text><line id="SvgjsLine1082" x1="465" y1="295" x2="480" y2="295" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1083" font-family="Helvetica" x="460" y="294.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1084" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1085" font-family="Helvetica" x="495" y="294.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   PMP_MIN_GRANULARITY </tspan></text><line id="SvgjsLine1087" x1="465" y1="315" x2="480" y2="315" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1088" font-family="Helvetica" x="460" y="314.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1089" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1090" font-family="Helvetica" x="495" y="314.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   HPM_NUM_CNTS </tspan></text><line id="SvgjsLine1092" x1="465" y1="335" x2="480" y2="335" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1093" font-family="Helvetica" x="460" y="334.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1094" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1095" font-family="Helvetica" x="495" y="334.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   HPM_CNT_WIDTH </tspan></text><line id="SvgjsLine1097" x1="465" y1="355" x2="480" y2="355" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1098" width="363.33333333333326" height="510" fill="black" x="480" y="375"></rect><rect id="SvgjsRect1099" width="359.33333333333326" height="505" fill="#fdfd96" x="482" y="377"></rect><text id="SvgjsText1100" font-family="Helvetica" x="460" y="369.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1101" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1102" font-family="Helvetica" x="495" y="369.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1103" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1104" x1="465" y1="390" x2="480" y2="390" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1105" font-family="Helvetica" x="460" y="389.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1106" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1107" font-family="Helvetica" x="495" y="389.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1108" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1109" x1="465" y1="410" x2="480" y2="410" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1110" font-family="Helvetica" x="460" y="409.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1111" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1112" font-family="Helvetica" x="495" y="409.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1113" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   alu_idone_i </tspan></text><line id="SvgjsLine1114" x1="465" y1="430" x2="480" y2="430" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1115" font-family="Helvetica" x="460" y="429.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1116" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1117" font-family="Helvetica" x="495" y="429.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1118" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   bus_i_wait_i </tspan></text><line id="SvgjsLine1119" x1="465" y1="450" x2="480" y2="450" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1120" font-family="Helvetica" x="460" y="449.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1121" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1122" font-family="Helvetica" x="495" y="449.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1123" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   bus_d_wait_i </tspan></text><line id="SvgjsLine1124" x1="465" y1="470" x2="480" y2="470" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1125" font-family="Helvetica" x="460" y="469.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1126" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1127" font-family="Helvetica" x="495" y="469.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1128" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   excl_state_i </tspan></text><line id="SvgjsLine1129" x1="465" y1="490" x2="480" y2="490" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1130" font-family="Helvetica" x="460" y="489.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1131" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1132" font-family="Helvetica" x="495" y="489.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1133" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   instr_i </tspan></text><line id="SvgjsLine1134" x1="465" y1="510" x2="480" y2="510" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1135" font-family="Helvetica" x="460" y="509.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1136" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(1 downto 0) </tspan></text><text id="SvgjsText1137" font-family="Helvetica" x="495" y="509.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1138" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   cmp_i </tspan></text><line id="SvgjsLine1139" x1="465" y1="530" x2="480" y2="530" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1140" font-family="Helvetica" x="460" y="529.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1141" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1142" font-family="Helvetica" x="495" y="529.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1143" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   alu_add_i </tspan></text><line id="SvgjsLine1144" x1="465" y1="550" x2="480" y2="550" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1145" font-family="Helvetica" x="460" y="549.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1146" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1147" font-family="Helvetica" x="495" y="549.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1148" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs1_i </tspan></text><line id="SvgjsLine1149" x1="465" y1="570" x2="480" y2="570" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1150" font-family="Helvetica" x="460" y="569.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1151" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(04 downto 0) </tspan></text><text id="SvgjsText1152" font-family="Helvetica" x="495" y="569.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1153" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   fpu_flags_i </tspan></text><line id="SvgjsLine1154" x1="465" y1="590" x2="480" y2="590" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1155" font-family="Helvetica" x="460" y="589.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1156" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1157" font-family="Helvetica" x="495" y="589.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1158" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   db_halt_req_i </tspan></text><line id="SvgjsLine1159" x1="465" y1="610" x2="480" y2="610" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1160" font-family="Helvetica" x="460" y="609.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1161" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1162" font-family="Helvetica" x="495" y="609.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1163" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   nm_irq_i </tspan></text><line id="SvgjsLine1164" x1="465" y1="630" x2="480" y2="630" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1165" font-family="Helvetica" x="460" y="629.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1166" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1167" font-family="Helvetica" x="495" y="629.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1168" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   msw_irq_i </tspan></text><line id="SvgjsLine1169" x1="465" y1="650" x2="480" y2="650" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1170" font-family="Helvetica" x="460" y="649.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1171" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1172" font-family="Helvetica" x="495" y="649.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1173" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   mext_irq_i </tspan></text><line id="SvgjsLine1174" x1="465" y1="670" x2="480" y2="670" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1175" font-family="Helvetica" x="460" y="669.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1176" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1177" font-family="Helvetica" x="495" y="669.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1178" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   mtime_irq_i </tspan></text><line id="SvgjsLine1179" x1="465" y1="690" x2="480" y2="690" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1180" font-family="Helvetica" x="460" y="689.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1181" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(15 downto 0) </tspan></text><text id="SvgjsText1182" font-family="Helvetica" x="495" y="689.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1183" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   firq_i </tspan></text><line id="SvgjsLine1184" x1="465" y1="710" x2="480" y2="710" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1185" font-family="Helvetica" x="460" y="709.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1186" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(63 downto 0) </tspan></text><text id="SvgjsText1187" font-family="Helvetica" x="495" y="709.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1188" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   time_i </tspan></text><line id="SvgjsLine1189" x1="465" y1="730" x2="480" y2="730" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1190" font-family="Helvetica" x="460" y="729.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1191" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1192" font-family="Helvetica" x="495" y="729.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1193" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   mar_i </tspan></text><line id="SvgjsLine1194" x1="465" y1="750" x2="480" y2="750" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1195" font-family="Helvetica" x="460" y="749.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1196" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1197" font-family="Helvetica" x="495" y="749.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1198" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ma_instr_i </tspan></text><line id="SvgjsLine1199" x1="465" y1="770" x2="480" y2="770" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1200" font-family="Helvetica" x="460" y="769.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1201" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1202" font-family="Helvetica" x="495" y="769.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1203" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ma_load_i </tspan></text><line id="SvgjsLine1204" x1="465" y1="790" x2="480" y2="790" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1205" font-family="Helvetica" x="460" y="789.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1206" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1207" font-family="Helvetica" x="495" y="789.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1208" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ma_store_i </tspan></text><line id="SvgjsLine1209" x1="465" y1="810" x2="480" y2="810" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1210" font-family="Helvetica" x="460" y="809.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1211" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1212" font-family="Helvetica" x="495" y="809.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1213" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   be_instr_i </tspan></text><line id="SvgjsLine1214" x1="465" y1="830" x2="480" y2="830" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1215" font-family="Helvetica" x="460" y="829.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1216" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1217" font-family="Helvetica" x="495" y="829.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1218" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   be_load_i </tspan></text><line id="SvgjsLine1219" x1="465" y1="850" x2="480" y2="850" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1220" font-family="Helvetica" x="460" y="849.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1221" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1222" font-family="Helvetica" x="495" y="849.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1223" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   be_store_i </tspan></text><line id="SvgjsLine1224" x1="465" y1="870" x2="480" y2="870" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1225" font-family="Helvetica" x="863.3333333333333" y="369.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1226" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(ctrl_width_c-1 downto 0) </tspan></text><text id="SvgjsText1227" font-family="Helvetica" x="828.3333333333333" y="369.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1228" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   ctrl_o </tspan></text><line id="SvgjsLine1229" x1="843.3333333333333" y1="390" x2="858.3333333333333" y2="390" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1230" font-family="Helvetica" x="863.3333333333333" y="389.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1231" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1232" font-family="Helvetica" x="828.3333333333333" y="389.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1233" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   imm_o </tspan></text><line id="SvgjsLine1234" x1="843.3333333333333" y1="410" x2="858.3333333333333" y2="410" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1235" font-family="Helvetica" x="863.3333333333333" y="409.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1236" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1237" font-family="Helvetica" x="828.3333333333333" y="409.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1238" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   fetch_pc_o </tspan></text><line id="SvgjsLine1239" x1="843.3333333333333" y1="430" x2="858.3333333333333" y2="430" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1240" font-family="Helvetica" x="863.3333333333333" y="429.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1241" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1242" font-family="Helvetica" x="828.3333333333333" y="429.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1243" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   curr_pc_o </tspan></text><line id="SvgjsLine1244" x1="843.3333333333333" y1="450" x2="858.3333333333333" y2="450" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1245" font-family="Helvetica" x="863.3333333333333" y="449.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1246" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1247" font-family="Helvetica" x="828.3333333333333" y="449.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1248" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   csr_rdata_o </tspan></text><line id="SvgjsLine1249" x1="843.3333333333333" y1="470" x2="858.3333333333333" y2="470" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1250" font-family="Helvetica" x="863.3333333333333" y="469.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1251" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(15 downto 0) </tspan></text><text id="SvgjsText1252" font-family="Helvetica" x="828.3333333333333" y="469.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1253" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   firq_ack_o </tspan></text><line id="SvgjsLine1254" x1="843.3333333333333" y1="490" x2="858.3333333333333" y2="490" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1255" font-family="Helvetica" x="863.3333333333333" y="489.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1256" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   pmp_addr_if_t </tspan></text><text id="SvgjsText1257" font-family="Helvetica" x="828.3333333333333" y="489.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1258" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   pmp_addr_o </tspan></text><line id="SvgjsLine1259" x1="843.3333333333333" y1="510" x2="858.3333333333333" y2="510" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1260" font-family="Helvetica" x="863.3333333333333" y="509.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1261" dy="26" x="863.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   pmp_ctrl_if_t </tspan></text><text id="SvgjsText1262" font-family="Helvetica" x="828.3333333333333" y="509.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1263" dy="26" x="828.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   pmp_ctrl_o </tspan></text><line id="SvgjsLine1264" x1="843.3333333333333" y1="530" x2="858.3333333333333" y2="530" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - CPU Control >&gt;                                                                   # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # CPU operation is split into a fetch engine (responsible for fetching instruction data), an    # # issue engine (for recoding compressed instructions and for constructing 32-bit instruction    # # words) and an execute engine (responsible for actually executing the instructions), a trap    # # handling controller and the RISC-V status and control register set (CSRs) including the       # # hardware performance monitor counters.                                                        # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HW_THREAD_ID</td>
<td>natural</td>
<td>0</td>
<td>hardware thread id (32-bit)</td>
</tr>
<tr>
<td>CPU_BOOT_ADDR</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00000000"</td>
<td>cpu boot address</td>
</tr>
<tr>
<td>CPU_DEBUG_ADDR</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00000000"</td>
<td>cpu debug mode start address</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_A</td>
<td>boolean</td>
<td>false</td>
<td>implement atomic extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_C</td>
<td>boolean</td>
<td>false</td>
<td>implement compressed extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_E</td>
<td>boolean</td>
<td>false</td>
<td>implement embedded RF extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_M</td>
<td>boolean</td>
<td>false</td>
<td>implement muld/div extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_U</td>
<td>boolean</td>
<td>false</td>
<td>implement user mode extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_Zfinx</td>
<td>boolean</td>
<td>false</td>
<td>implement 32-bit floating-point extension (using INT reg!)</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_Zicsr</td>
<td>boolean</td>
<td>true</td>
<td>implement CSR system?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_Zifencei</td>
<td>boolean</td>
<td>false</td>
<td>implement instruction stream sync.?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_Zmmul</td>
<td>boolean</td>
<td>false</td>
<td>implement multiply-only M sub-extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_DEBUG</td>
<td>boolean</td>
<td>false</td>
<td>implement CPU debug mode?</td>
</tr>
<tr>
<td>CPU_CNT_WIDTH</td>
<td>natural</td>
<td>64</td>
<td>total width of CPU cycle and instret counters (0..64)</td>
</tr>
<tr>
<td>PMP_NUM_REGIONS</td>
<td>natural</td>
<td>0</td>
<td>number of regions (0..64)</td>
</tr>
<tr>
<td>PMP_MIN_GRANULARITY</td>
<td>natural</td>
<td>64*1024</td>
<td>minimal region granularity in bytes, has to be a power of 2, min 8 bytes</td>
</tr>
<tr>
<td>HPM_NUM_CNTS</td>
<td>natural</td>
<td>0</td>
<td>number of implemented HPM counters (0..29)</td>
</tr>
<tr>
<td>HPM_CNT_WIDTH</td>
<td>natural</td>
<td>40</td>
<td>total size of HPM counters (0..64)</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock, rising edge</td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global reset, low-active, async</td>
</tr>
<tr>
<td>ctrl_o</td>
<td>out</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>main control bus</td>
</tr>
<tr>
<td>alu_idone_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>ALU iterative operation done</td>
</tr>
<tr>
<td>bus_i_wait_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>wait for bus</td>
</tr>
<tr>
<td>bus_d_wait_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>wait for bus</td>
</tr>
<tr>
<td>excl_state_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>atomic/exclusive access lock status</td>
</tr>
<tr>
<td>instr_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>instruction</td>
</tr>
<tr>
<td>cmp_i</td>
<td>in</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>comparator status</td>
</tr>
<tr>
<td>alu_add_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>ALU address result</td>
</tr>
<tr>
<td>rs1_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>rf source 1</td>
</tr>
<tr>
<td>imm_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>immediate</td>
</tr>
<tr>
<td>fetch_pc_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>PC for instruction fetch</td>
</tr>
<tr>
<td>curr_pc_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>current PC (corresponding to current instruction)</td>
</tr>
<tr>
<td>csr_rdata_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>CSR read data</td>
</tr>
<tr>
<td>fpu_flags_i</td>
<td>in</td>
<td>std_ulogic_vector(04 downto 0)</td>
<td>exception flags</td>
</tr>
<tr>
<td>db_halt_req_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>debug mode (halt) request --</td>
</tr>
<tr>
<td>nm_irq_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>non-maskable interrupt --</td>
</tr>
<tr>
<td>msw_irq_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>machine software interrupt</td>
</tr>
<tr>
<td>mext_irq_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>machine external interrupt</td>
</tr>
<tr>
<td>mtime_irq_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>machine timer interrupt</td>
</tr>
<tr>
<td>firq_i</td>
<td>in</td>
<td>std_ulogic_vector(15 downto 0)</td>
<td>fast interrupts (custom) --</td>
</tr>
<tr>
<td>firq_ack_o</td>
<td>out</td>
<td>std_ulogic_vector(15 downto 0)</td>
<td></td>
</tr>
<tr>
<td>time_i</td>
<td>in</td>
<td>std_ulogic_vector(63 downto 0)</td>
<td>current system time</td>
</tr>
<tr>
<td>pmp_addr_o</td>
<td>out</td>
<td>pmp_addr_if_t</td>
<td>addresses</td>
</tr>
<tr>
<td>pmp_ctrl_o</td>
<td>out</td>
<td>pmp_ctrl_if_t</td>
<td>configs</td>
</tr>
<tr>
<td>mar_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>memory address register</td>
</tr>
<tr>
<td>ma_instr_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>misaligned instruction address</td>
</tr>
<tr>
<td>ma_load_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>misaligned load data address</td>
</tr>
<tr>
<td>ma_store_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>misaligned store data address</td>
</tr>
<tr>
<td>be_instr_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus error on instruction access</td>
</tr>
<tr>
<td>be_load_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus error on load data access</td>
</tr>
<tr>
<td>be_store_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>bus error on store data access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fetch_engine</td>
<td>fetch_engine_t</td>
<td></td>
</tr>
<tr>
<td>ipb</td>
<td>ipb_t</td>
<td></td>
</tr>
<tr>
<td>ci_instr16</td>
<td>std_ulogic_vector(15 downto 0)</td>
<td>pre-decoder --</td>
</tr>
<tr>
<td>ci_instr32</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td></td>
</tr>
<tr>
<td>ci_illegal</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>issue_engine</td>
<td>issue_engine_t</td>
<td></td>
</tr>
<tr>
<td>cmd_issue</td>
<td>cmd_issue_t</td>
<td></td>
</tr>
<tr>
<td>decode_aux</td>
<td>decode_aux_t</td>
<td></td>
</tr>
<tr>
<td>execute_engine</td>
<td>execute_engine_t</td>
<td></td>
</tr>
<tr>
<td>trap_ctrl</td>
<td>trap_ctrl_t</td>
<td></td>
</tr>
<tr>
<td>ctrl_nxt</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>CPU main control bus --</td>
</tr>
<tr>
<td>ctrl</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>CPU main control bus --</td>
</tr>
<tr>
<td>bus_fast_ir</td>
<td>std_ulogic</td>
<td>fast instruction fetch access --</td>
</tr>
<tr>
<td>csr</td>
<td>csr_t</td>
<td></td>
</tr>
<tr>
<td>debug_ctrl</td>
<td>debug_ctrl_t</td>
<td></td>
</tr>
<tr>
<td>cnt_event</td>
<td>std_ulogic_vector(hpmcnt_event_size_c-1 downto 0)</td>
<td>(hpm) counter events --</td>
</tr>
<tr>
<td>cnt_event_nxt</td>
<td>std_ulogic_vector(hpmcnt_event_size_c-1 downto 0)</td>
<td>(hpm) counter events --</td>
</tr>
<tr>
<td>hpmcnt_trigger</td>
<td>std_ulogic_vector(HPM_NUM_CNTS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>illegal_opcode_lsbs</td>
<td>std_ulogic</td>
<td>if opcode != rv32</td>
</tr>
<tr>
<td>illegal_instruction</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>illegal_register</td>
<td>std_ulogic</td>
<td>only for E-extension</td>
</tr>
<tr>
<td>illegal_compressed</td>
<td>std_ulogic</td>
<td>only fir C-extension</td>
</tr>
<tr>
<td>csr_acc_valid</td>
<td>std_ulogic</td>
<td>access (privilege) check --</td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cpu_cnt_lo_width_c</td>
<td>natural</td>
<td>natural(cond_sel_int_f(boolean(CPU_CNT_WIDTH &lt; 32), CPU_CNT_WIDTH, 32))</td>
<td></td>
</tr>
<tr>
<td>cpu_cnt_hi_width_c</td>
<td>natural</td>
<td>natural(cond_sel_int_f(boolean(CPU_CNT_WIDTH &gt; 32), CPU_CNT_WIDTH-32, 0))</td>
<td></td>
</tr>
<tr>
<td>hpm_cnt_lo_width_c</td>
<td>natural</td>
<td>natural(cond_sel_int_f(boolean(HPM_CNT_WIDTH &lt; 32), HPM_CNT_WIDTH, 32))</td>
<td>HPM counter width - high/low parts --</td>
</tr>
<tr>
<td>hpm_cnt_hi_width_c</td>
<td>natural</td>
<td>natural(cond_sel_int_f(boolean(HPM_CNT_WIDTH &gt; 32), HPM_CNT_WIDTH-32, 0))</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fetch_engine_state_t</td>
<td>(IFETCH_REQUEST, IFETCH_ISSUE)</td>
<td>instruction fetch engine --</td>
</tr>
<tr>
<td>fetch_engine_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ipb_data_fifo_t</td>
<td></td>
<td>instruction prefetch buffer (IPB, real FIFO) --</td>
</tr>
<tr>
<td>ipb_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>issue_engine_state_t</td>
<td>(ISSUE_ACTIVE, ISSUE_REALIGN)</td>
<td>instruction issue engine --</td>
</tr>
<tr>
<td>issue_engine_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmd_issue_t</td>
<td></td>
<td>instruction issue interface --</td>
</tr>
<tr>
<td>decode_aux_t</td>
<td></td>
<td>instruction decoding helper logic --</td>
</tr>
<tr>
<td>execute_engine_state_t</td>
<td>(SYS_WAIT, DISPATCH, TRAP_ENTER, TRAP_EXIT, TRAP_EXECUTE, EXECUTE, ALU_WAIT, BRANCH,                                   FENCE_OP,LOADSTORE_0, LOADSTORE_1, LOADSTORE_2, SYS_ENV, CSR_ACCESS)</td>
<td>instruction execution engine --</td>
</tr>
<tr>
<td>execute_engine_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>trap_ctrl_t</td>
<td></td>
<td>trap controller --</td>
</tr>
<tr>
<td>pmp_ctrl_t</td>
<td></td>
<td>RISC-V control and status registers (CSRs) --</td>
</tr>
<tr>
<td>pmp_addr_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pmp_ctrl_rd_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mhpmevent_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mhpmcnt_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mhpmcnt_nxt_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mhpmcnt_ovfl_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mhpmcnt_rd_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>csr_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>debug_ctrl_state_t</td>
<td>(DEBUG_OFFLINE, DEBUG_PENDING, DEBUG_ONLINE, DEBUG_EXIT)</td>
<td>debug mode controller --</td>
</tr>
<tr>
<td>debug_ctrl_t</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>fetch_engine_fsm_sync: <em>( rstn_i, clk_i )</em></p></li>
<li><p>fetch_engine_fsm_comb: <em>( fetch_engine, execute_engine, ipb, instr_i, bus_i_wait_i, be_instr_i, ma_instr_i )</em><br />
half-word aligned</p></li>
</ul>
<h2 id="fetch-engine-fsm-comb-------------------------------------------------------------------">Fetch Engine FSM Comb ------------------------------------------------------------------</h2>
<p><strong>Description</strong><br />
half-word aligned</p>
<h2 id="fetch-engine-fsm-comb--------------------------------------------------------------------1">Fetch Engine FSM Comb ------------------------------------------------------------------</h2>
<ul>
<li>instr_prefetch_buffer_ctrl: <em>( rstn_i, clk_i )</em></li>
</ul>
<hr />
<p>Instruction Prefetch Buffer</p>
<hr />
<h2 id="instruction-prefetch-buffer-fifo------------------------------------------------------">Instruction Prefetch Buffer (FIFO) -----------------------------------------------------</h2>
<p><strong>Description</strong></p>
<hr />
<p>Instruction Prefetch Buffer</p>
<hr />
<h2 id="instruction-prefetch-buffer-fifo-------------------------------------------------------1">Instruction Prefetch Buffer (FIFO) -----------------------------------------------------</h2>
<ul>
<li><p>instr_prefetch_buffer_data: <em>( clk_i )</em></p></li>
<li><p>issue_engine_fsm_sync: <em>( rstn_i, clk_i )</em></p></li>
</ul>
<hr />
<p>Instruction Issue (recoding of compressed instructions and 32-bit instruction word construction)</p>
<hr />
<h2 id="issue-engine-fsm-sync-------------------------------------------------------------------">Issue Engine FSM Sync ------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<hr />
<p>Instruction Issue (recoding of compressed instructions and 32-bit instruction word construction)</p>
<hr />
<h2 id="issue-engine-fsm-sync--------------------------------------------------------------------1">Issue Engine FSM Sync ------------------------------------------------------------------</h2>
<ul>
<li>issue_engine_fsm_comb: <em>( issue_engine, ipb, execute_engine, ci_illegal, ci_instr32 )</em></li>
</ul>
<h2 id="issue-engine-fsm-comb-------------------------------------------------------------------">Issue Engine FSM Comb ------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="issue-engine-fsm-comb--------------------------------------------------------------------1">Issue Engine FSM Comb ------------------------------------------------------------------</h2>
<ul>
<li>imm_gen: <em>( execute_engine.i_reg, rstn_i, clk_i )</em></li>
</ul>
<hr />
<p>Instruction Execution</p>
<hr />
<h2 id="immediate-generator---------------------------------------------------------------------">Immediate Generator --------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<hr />
<p>Instruction Execution</p>
<hr />
<h2 id="immediate-generator----------------------------------------------------------------------1">Immediate Generator --------------------------------------------------------------------</h2>
<ul>
<li>branch_check: <em>( execute_engine.i_reg, cmp_i )</em></li>
</ul>
<h2 id="branch-condition-check------------------------------------------------------------------">Branch Condition Check -----------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="branch-condition-check-------------------------------------------------------------------1">Branch Condition Check -----------------------------------------------------------------</h2>
<ul>
<li>execute_engine_fsm_sync: <em>( rstn_i, clk_i )</em></li>
</ul>
<h2 id="execute-engine-fsm-sync-----------------------------------------------------------------">Execute Engine FSM Sync ----------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="execute-engine-fsm-sync------------------------------------------------------------------1">Execute Engine FSM Sync ----------------------------------------------------------------</h2>
<ul>
<li>ctrl_output: <em>( ctrl, fetch_engine, trap_ctrl, bus_fast_ir, execute_engine, csr, debug_ctrl )</em></li>
</ul>
<h2 id="cpu-control-bus-output------------------------------------------------------------------">CPU Control Bus Output -----------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="cpu-control-bus-output-------------------------------------------------------------------1">CPU Control Bus Output -----------------------------------------------------------------</h2>
<ul>
<li>decode_helper: <em>( execute_engine )</em></li>
</ul>
<h2 id="decoding-helper-logic-------------------------------------------------------------------">Decoding Helper Logic ------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="decoding-helper-logic--------------------------------------------------------------------1">Decoding Helper Logic ------------------------------------------------------------------</h2>
<ul>
<li>execute_engine_fsm_comb: <em>( execute_engine, debug_ctrl, decode_aux, fetch_engine, cmd_issue, trap_ctrl, csr, ctrl, csr_acc_valid,
                               alu_idone_i, bus_d_wait_i, ma_load_i, be_load_i, ma_store_i, be_store_i, excl_state_i )</em></li>
</ul>
<h2 id="execute-engine-fsm-comb-----------------------------------------------------------------">Execute Engine FSM Comb ----------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="execute-engine-fsm-comb------------------------------------------------------------------1">Execute Engine FSM Comb ----------------------------------------------------------------</h2>
<ul>
<li>csr_access_check: <em>( execute_engine.i_reg, csr, debug_ctrl )</em></li>
</ul>
<hr />
<p>Invalid Instruction / CSR access check</p>
<hr />
<h2 id="csr-access-check------------------------------------------------------------------------">CSR Access Check -----------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<hr />
<p>Invalid Instruction / CSR access check</p>
<hr />
<h2 id="csr-access-check-------------------------------------------------------------------------1">CSR Access Check -----------------------------------------------------------------------</h2>
<ul>
<li>illegal_instruction_check: <em>( execute_engine, decode_aux, csr_acc_valid, debug_ctrl )</em></li>
</ul>
<h2 id="illegal-instruction-check---------------------------------------------------------------">Illegal Instruction Check --------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="illegal-instruction-check----------------------------------------------------------------1">Illegal Instruction Check --------------------------------------------------------------</h2>
<ul>
<li>trap_controller: <em>( rstn_i, clk_i )</em></li>
</ul>
<hr />
<p>Exception and Interrupt (= Trap) Control</p>
<hr />
<h2 id="trap-controller-------------------------------------------------------------------------">Trap Controller ------------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<hr />
<p>Exception and Interrupt (= Trap) Control</p>
<hr />
<h2 id="trap-controller--------------------------------------------------------------------------1">Trap Controller ------------------------------------------------------------------------</h2>
<ul>
<li>trap_priority: <em>( trap_ctrl )</em></li>
</ul>
<h2 id="trap-priority-encoder-------------------------------------------------------------------">Trap Priority Encoder ------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="trap-priority-encoder--------------------------------------------------------------------1">Trap Priority Encoder ------------------------------------------------------------------</h2>
<ul>
<li>csr_write_data: <em>( execute_engine.i_reg, csr.rdata, rs1_i )</em></li>
</ul>
<hr />
<p>Control and Status Registers (CSRs)</p>
<hr />
<h2 id="control-and-status-registers-write-data-------------------------------------------------">Control and Status Registers Write Data ------------------------------------------------</h2>
<p><strong>Description</strong></p>
<hr />
<p>Control and Status Registers (CSRs)</p>
<hr />
<h2 id="control-and-status-registers-write-data--------------------------------------------------1">Control and Status Registers Write Data ------------------------------------------------</h2>
<ul>
<li>csr_write_access: <em>( rstn_i, clk_i )</em></li>
</ul>
<h2 id="control-and-status-registers---write-access---------------------------------------------">Control and Status Registers - Write Access --------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="control-and-status-registers---write-access----------------------------------------------1">Control and Status Registers - Write Access --------------------------------------------</h2>
<ul>
<li>pmp_output: <em>( csr )</em><br />
PMP configuration output to bus unit --</li>
</ul>
<p><strong>Description</strong><br />
PMP configuration output to bus unit --</p>
<ul>
<li>pmp_rd_dummy: <em>( csr )</em><br />
PMP config read dummy --</li>
</ul>
<p><strong>Description</strong><br />
PMP config read dummy --</p>
<ul>
<li>csr_counters: <em>( rstn_i, clk_i )</em></li>
</ul>
<h2 id="control-and-status-registers---counters-------------------------------------------------">Control and Status Registers - Counters ------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="control-and-status-registers---counters--------------------------------------------------1">Control and Status Registers - Counters ------------------------------------------------</h2>
<ul>
<li>hpm_rd_dummy: <em>( csr )</em><br />
hpm counter read --</li>
</ul>
<p><strong>Description</strong><br />
hpm counter read --</p>
<ul>
<li>hpmcnt_ctrl: <em>( rstn_i, clk_i )</em></li>
</ul>
<h2 id="hardware-performance-monitor---counter-event-control------------------------------------">Hardware Performance Monitor - Counter Event Control -----------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="hardware-performance-monitor---counter-event-control-------------------------------------1">Hardware Performance Monitor - Counter Event Control -----------------------------------</h2>
<ul>
<li>csr_read_access: <em>( rstn_i, clk_i )</em><br />
illegal operation</li>
</ul>
<h2 id="control-and-status-registers---read-access----------------------------------------------">Control and Status Registers - Read Access ---------------------------------------------</h2>
<p><strong>Description</strong><br />
illegal operation</p>
<h2 id="control-and-status-registers---read-access-----------------------------------------------1">Control and Status Registers - Read Access ---------------------------------------------</h2>
<ul>
<li>debug_control: <em>( rstn_i, clk_i )</em></li>
</ul>
<h2 id="debug-control---------------------------------------------------------------------------">Debug Control --------------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="debug-control----------------------------------------------------------------------------1">Debug Control --------------------------------------------------------------------------</h2><br><br><br><br><br><br>