// Seed: 545691975
module module_0 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input wor  id_5
);
  assign id_7 = id_4;
  tri0 id_8 = id_7;
  wire id_9, id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8
);
  integer id_10;
  module_0(
      id_6, id_5, id_4, id_1, id_4, id_5
  );
endmodule
