module top_module (
    input clock,
    input a,
    output p,
    output q );
    
    reg p_wire;
    reg q_reg;
    
    always@(*) begin
        if(clock) begin
           p_wire = a;    
        end
        
        else begin
           p_wire = p_wire; 
        end
        
        
    end
    
    always@(negedge clock) begin
       q_reg <= p_wire; 
    end
    
    assign p = p_wire;
    assign q = q_reg;

endmodule
