Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Oct  2 05:13:23 2018
| Host             : DEV-WIN10 running 64-bit major release  (build 9200)
| Command          : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
| Design           : zsys_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.736        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.609        |
| Device Static (W)        | 0.127        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.054 |       13 |       --- |             --- |
| Slice Logic              |     0.016 |    23816 |       --- |             --- |
|   LUT as Logic           |     0.014 |     7705 |     17600 |           43.78 |
|   Register               |     0.001 |    12350 |     35200 |           35.09 |
|   CARRY4                 |    <0.001 |      310 |      4400 |            7.05 |
|   F7/F8 Muxes            |    <0.001 |      400 |     17600 |            2.27 |
|   LUT as Shift Register  |    <0.001 |      488 |      6000 |            8.13 |
|   LUT as Distributed RAM |    <0.001 |       48 |      6000 |            0.80 |
|   Others                 |     0.000 |      855 |       --- |             --- |
| Signals                  |     0.032 |    17512 |       --- |             --- |
| Block RAM                |     0.010 |      8.5 |        60 |           14.17 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| I/O                      |     0.202 |       40 |        54 |           74.07 |
| PS7                      |     1.189 |        1 |       --- |             --- |
| Static Power             |     0.127 |          |           |                 |
| Total                    |     1.736 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.127 |       0.119 |      0.008 |
| Vccaux    |       1.800 |     0.083 |       0.074 |      0.008 |
| Vcco33    |       3.300 |     0.051 |       0.050 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.707 |       0.676 |      0.031 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                     | Domain                                                                            | Constraint (ns) |
+---------------------------+-----------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                | zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                           |             6.7 |
| clk_fpga_1                | zsys_i/processing_system7_0/inst/FCLK_CLK1                                        |             9.8 |
| clk_fpga_1                | zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                           |             9.8 |
| clk_fpga_2                | zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                           |             5.0 |
| clk_out1_zsys_clk_wiz_1_0 | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0 |            13.5 |
| clk_out2_zsys_clk_wiz_1_0 | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0 |             6.7 |
| clk_out3_zsys_clk_wiz_1_0 | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_zsys_clk_wiz_1_0 |             1.3 |
| clkfbout_zsys_clk_wiz_1_0 | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_zsys_clk_wiz_1_0 |            78.0 |
| csi_clk                   | csi_c_clk_p                                                                       |            20.0 |
| pclk                      | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk                     |            80.0 |
+---------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| zsys_wrapper                                                                                            |     1.609 |
|   GPIO_1_tri_iobuf_0                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_1                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_10                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_11                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_12                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_13                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_14                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_15                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_16                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_17                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_18                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_19                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_2                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_20                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_21                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_22                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_23                                                                                   |     0.006 |
|   GPIO_1_tri_iobuf_3                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_4                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_5                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_6                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_7                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_8                                                                                    |     0.006 |
|   GPIO_1_tri_iobuf_9                                                                                    |     0.006 |
|   zsys_i                                                                                                |     1.473 |
|     axi_reg32_0                                                                                         |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         axi_reg32_v1_0_S_AXI_inst                                                                       |    <0.001 |
|     processing_system7_0                                                                                |     1.197 |
|       inst                                                                                              |     1.197 |
|     processing_system7_0_axi_periph                                                                     |     0.037 |
|       m00_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |     0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m01_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |     0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m03_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |     0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m04_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       m05_couplers                                                                                      |     0.007 |
|         auto_pc                                                                                         |     0.007 |
|           inst                                                                                          |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.007 |
|               RD.ar_channel_0                                                                           |     0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |     0.002 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |     0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       s00_couplers                                                                                      |     0.000 |
|         auto_pc                                                                                         |     0.000 |
|       xbar                                                                                              |     0.009 |
|         inst                                                                                            |     0.009 |
|           gen_samd.crossbar_samd                                                                        |     0.009 |
|             addr_arbiter_ar                                                                             |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     resets                                                                                              |    <0.001 |
|       rst_processing_system7_0_50M                                                                      |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|     video_in                                                                                            |     0.043 |
|       axi_interconnect_0                                                                                |    <0.001 |
|         s00_couplers                                                                                    |    <0.001 |
|           auto_pc                                                                                       |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.write_data_inst                                                               |    <0.001 |
|       axi_vdma_0                                                                                        |     0.014 |
|         U0                                                                                              |     0.014 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                  |    <0.001 |
|             GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.002 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[1].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[2].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.009 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.009 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.003 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.002 |
|                 GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                        |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 GEN_INDET_BTT.I_STRT_STRB_GEN                                                           |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       axis_data_fifo_0                                                                                  |    <0.001 |
|         inst                                                                                            |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                               |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                                        |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                   |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                     rd_pntr_cdc_inst                                                                    |    <0.001 |
|                     wr_pntr_cdc_inst                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                     gr1.grdc2.rdc                                                                       |    <0.001 |
|                     gras.rsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwas.wsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr               |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd               |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                        |    <0.001 |
|       axis_raw_demosaic_0                                                                               |     0.009 |
|         U0                                                                                              |     0.009 |
|           gamma_rom_gen[0].pa_gamma_inst                                                                |     0.003 |
|           gamma_rom_gen[2].pa_gamma_inst                                                                |     0.003 |
|           ram_inst                                                                                      |     0.003 |
|       axis_raw_unpack_0                                                                                 |    <0.001 |
|         U0                                                                                              |    <0.001 |
|       axis_video_resize_0                                                                               |    <0.001 |
|         U0                                                                                              |    <0.001 |
|       csi2_d_phy_rx_0                                                                                   |     0.017 |
|         U0                                                                                              |     0.017 |
|           bits_gen[0].line_if_inst                                                                      |     0.002 |
|           bits_gen[1].line_if_inst                                                                      |     0.002 |
|           clock_system_inst                                                                             |     0.012 |
|       csi_to_axis_0                                                                                     |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           lane_align_inst                                                                               |    <0.001 |
|           lane_merge_inst                                                                               |    <0.001 |
|           parser_inst                                                                                   |    <0.001 |
|       proc_sys_reset_0                                                                                  |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|     video_out                                                                                           |     0.195 |
|       Video_IO_2_HDMI_TMDS_0                                                                            |     0.058 |
|         U0                                                                                              |     0.058 |
|           HDMI_lines_gen[0].serdes_inst                                                                 |    <0.001 |
|           HDMI_lines_gen[1].serdes_inst                                                                 |    <0.001 |
|           HDMI_lines_gen[2].serdes_inst                                                                 |    <0.001 |
|           HDMI_lines_gen[3].serdes_inst                                                                 |     0.001 |
|           enc_inst                                                                                      |     0.002 |
|             encb_inst                                                                                   |    <0.001 |
|             encg_inst                                                                                   |    <0.001 |
|             encr_inst                                                                                   |    <0.001 |
|             pixel2x_inst                                                                                |     0.002 |
|               fifo_inst                                                                                 |    <0.001 |
|                 bit_gen[0].ram_inst                                                                     |    <0.001 |
|                 bit_gen[10].ram_inst                                                                    |    <0.001 |
|                 bit_gen[11].ram_inst                                                                    |    <0.001 |
|                 bit_gen[12].ram_inst                                                                    |    <0.001 |
|                 bit_gen[13].ram_inst                                                                    |    <0.001 |
|                 bit_gen[14].ram_inst                                                                    |    <0.001 |
|                 bit_gen[15].ram_inst                                                                    |    <0.001 |
|                 bit_gen[16].ram_inst                                                                    |    <0.001 |
|                 bit_gen[17].ram_inst                                                                    |    <0.001 |
|                 bit_gen[18].ram_inst                                                                    |    <0.001 |
|                 bit_gen[19].ram_inst                                                                    |    <0.001 |
|                 bit_gen[1].ram_inst                                                                     |    <0.001 |
|                 bit_gen[20].ram_inst                                                                    |    <0.001 |
|                 bit_gen[21].ram_inst                                                                    |    <0.001 |
|                 bit_gen[22].ram_inst                                                                    |    <0.001 |
|                 bit_gen[23].ram_inst                                                                    |    <0.001 |
|                 bit_gen[24].ram_inst                                                                    |    <0.001 |
|                 bit_gen[25].ram_inst                                                                    |    <0.001 |
|                 bit_gen[26].ram_inst                                                                    |    <0.001 |
|                 bit_gen[27].ram_inst                                                                    |    <0.001 |
|                 bit_gen[28].ram_inst                                                                    |    <0.001 |
|                 bit_gen[29].ram_inst                                                                    |    <0.001 |
|                 bit_gen[2].ram_inst                                                                     |    <0.001 |
|                 bit_gen[3].ram_inst                                                                     |    <0.001 |
|                 bit_gen[4].ram_inst                                                                     |    <0.001 |
|                 bit_gen[5].ram_inst                                                                     |    <0.001 |
|                 bit_gen[6].ram_inst                                                                     |    <0.001 |
|                 bit_gen[7].ram_inst                                                                     |    <0.001 |
|                 bit_gen[8].ram_inst                                                                     |    <0.001 |
|                 bit_gen[9].ram_inst                                                                     |    <0.001 |
|       axi_mem_intercon                                                                                  |    <0.001 |
|         s00_couplers                                                                                    |    <0.001 |
|           auto_pc                                                                                       |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_data_inst                                                     |    <0.001 |
|       axi_vdma_0                                                                                        |     0.007 |
|         U0                                                                                              |     0.007 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                  |    <0.001 |
|             GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.002 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.002 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |    <0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       axis_fb_conv_0                                                                                    |     0.000 |
|       clk_wiz_1                                                                                         |     0.115 |
|         inst                                                                                            |     0.115 |
|           AXI_LITE_IPIF_I                                                                               |     0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |     0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           CLK_CORE_DRP_I                                                                                |     0.114 |
|             clk_inst                                                                                    |     0.107 |
|             mmcm_drp_inst                                                                               |     0.002 |
|           SOFT_RESET_I                                                                                  |    <0.001 |
|       v_axi4s_vid_out_0                                                                                 |     0.003 |
|         inst                                                                                            |     0.003 |
|           COUPLER_INST                                                                                  |     0.003 |
|             generate_async_fifo.FIFO_INST                                                               |     0.003 |
|               XPM_FIFO_ASYNC_INST                                                                       |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                    |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                         |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                          |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                      |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                         |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                   |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                       |    <0.001 |
|                   rdp_inst                                                                              |    <0.001 |
|                   rdpp1_inst                                                                            |    <0.001 |
|                   rst_d1_inst                                                                           |    <0.001 |
|                   wrp_inst                                                                              |    <0.001 |
|                   wrpp1_inst                                                                            |    <0.001 |
|                   wrpp2_inst                                                                            |    <0.001 |
|                   xpm_fifo_rst_inst                                                                     |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                             |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                             |    <0.001 |
|           FORMATTER_INST                                                                                |    <0.001 |
|           SYNC_INST                                                                                     |    <0.001 |
|       v_tc_0                                                                                            |     0.011 |
|         U0                                                                                              |     0.011 |
|           U_TC_TOP                                                                                      |     0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                                      |    <0.001 |
|           U_VIDEO_CTRL                                                                                  |     0.010 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                         |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                               |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                               |     0.002 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                           |     0.001 |
|     xlconcat_0                                                                                          |     0.000 |
|     xlslice_0                                                                                           |     0.000 |
+---------------------------------------------------------------------------------------------------------+-----------+


