{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649713906368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649713906368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 17:51:46 2022 " "Processing started: Mon Apr 11 17:51:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649713906368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713906368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713906368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649713906643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649713906643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-struct " "Found design unit 1: lab3-struct" {  } { { "lab3.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913355 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-mixed " "Found design unit 1: DFlipFlop-mixed" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913356 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-main " "Found design unit 1: ADD-main" {  } { { "ADD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/ADD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/ADD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-structural_impl " "Found design unit 1: AddSub-structural_impl" {  } { { "AddSub.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/AddSub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913358 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/AddSub.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913358 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/MUX.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1649713913359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-main " "Found design unit 1: MUX-main" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/MUX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913359 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/MUX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiniteStateMachine-struct " "Found design unit 1: FiniteStateMachine-struct" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913360 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3b-main " "Found design unit 1: lab3b-main" {  } { { "lab3b.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/lab3b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913361 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3b " "Found entity 1: lab3b" {  } { { "lab3b.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/lab3b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649713913361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649713913390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovf lab3.vhd(22) " "Verilog HDL or VHDL warning at lab3.vhd(22): object \"ovf\" assigned a value but never read" {  } { { "lab3.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649713913418 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:R0C " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:R0C\"" {  } { { "lab3.vhd" "R0C" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713913432 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_d DFlipFlop.vhd(29) " "VHDL Process Statement warning at DFlipFlop.vhd(29): signal \"internal_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649713913433 "|lab3|DFlipFlop:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:DFFComp " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:DFFComp\"" {  } { { "lab3.vhd" "DFFComp" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713913435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_d DFlipFlop.vhd(29) " "VHDL Process Statement warning at DFlipFlop.vhd(29): signal \"internal_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649713913436 "|lab3|DFlipFlop:IR_DFlipFlop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:AddSubComp " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:AddSubComp\"" {  } { { "lab3.vhd" "AddSubComp" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713913436 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ovf AddSub.vhd(14) " "VHDL Signal Declaration warning at AddSub.vhd(14): used implicit default value for signal \"ovf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AddSub.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/AddSub.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649713913437 "|lab3|AddSub:Add_sub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 AddSub.vhd(19) " "Verilog HDL or VHDL warning at AddSub.vhd(19): object \"c1\" assigned a value but never read" {  } { { "AddSub.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/AddSub.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649713913437 "|lab3|AddSub:Add_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD AddSub:AddSubComp\|ADD:Ai " "Elaborating entity \"ADD\" for hierarchy \"AddSub:AddSubComp\|ADD:Ai\"" {  } { { "AddSub.vhd" "Ai" { Text "N:/GitHub/ECE-3270/Lab 3/AddSub.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713913437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUXComp " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUXComp\"" {  } { { "lab3.vhd" "MUXComp" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713913438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiniteStateMachine FiniteStateMachine:FSMComp " "Elaborating entity \"FiniteStateMachine\" for hierarchy \"FiniteStateMachine:FSMComp\"" {  } { { "lab3.vhd" "FSMComp" { Text "N:/GitHub/ECE-3270/Lab 3/lab3.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713913439 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input FiniteStateMachine.vhd(83) " "VHDL Process Statement warning at FiniteStateMachine.vhd(83): inferring latch(es) for signal or variable \"input\", which holds its previous value in one or more paths through the process" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output FiniteStateMachine.vhd(83) " "VHDL Process Statement warning at FiniteStateMachine.vhd(83): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DoneState FiniteStateMachine.vhd(83) " "VHDL Process Statement warning at FiniteStateMachine.vhd(83): inferring latch(es) for signal or variable \"DoneState\", which holds its previous value in one or more paths through the process" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DoneState FiniteStateMachine.vhd(83) " "Inferred latch for \"DoneState\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[0\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[1\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[2\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[3\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913440 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[4\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[5\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[6\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[7\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[8\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] FiniteStateMachine.vhd(83) " "Inferred latch for \"output\[9\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[0\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[0\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[1\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[1\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[2\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[2\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[3\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[3\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[4\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[4\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[5\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[5\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[6\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[6\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[7\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[7\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[8\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[8\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[9\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[9\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[10\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[10\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input\[11\] FiniteStateMachine.vhd(83) " "Inferred latch for \"input\[11\]\" at FiniteStateMachine.vhd(83)" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713913441 "|lab3|FiniteStateMachine:FSMComp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[0\] " "Latch FiniteStateMachine:FSMComp\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[1\] " "Latch FiniteStateMachine:FSMComp\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[2\] " "Latch FiniteStateMachine:FSMComp\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[3\] " "Latch FiniteStateMachine:FSMComp\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[4\] " "Latch FiniteStateMachine:FSMComp\|output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[5\] " "Latch FiniteStateMachine:FSMComp\|output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[6\] " "Latch FiniteStateMachine:FSMComp\|output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[7\] " "Latch FiniteStateMachine:FSMComp\|output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[8\] " "Latch FiniteStateMachine:FSMComp\|output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T3 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T3" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|output\[9\] " "Latch FiniteStateMachine:FSMComp\|output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T1 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T1" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|DoneState " "Latch FiniteStateMachine:FSMComp\|DoneState has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T3 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T3" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[10\] " "Latch FiniteStateMachine:FSMComp\|input\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[8\] " "Latch FiniteStateMachine:FSMComp\|input\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T2 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T2" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913831 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[7\] " "Latch FiniteStateMachine:FSMComp\|input\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[6\] " "Latch FiniteStateMachine:FSMComp\|input\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[5\] " "Latch FiniteStateMachine:FSMComp\|input\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[4\] " "Latch FiniteStateMachine:FSMComp\|input\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[3\] " "Latch FiniteStateMachine:FSMComp\|input\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[2\] " "Latch FiniteStateMachine:FSMComp\|input\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[1\] " "Latch FiniteStateMachine:FSMComp\|input\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[0\] " "Latch FiniteStateMachine:FSMComp\|input\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[11\] " "Latch FiniteStateMachine:FSMComp\|input\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSMComp\|state.T1 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSMComp\|state.T1" {  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSMComp\|input\[9\] " "Latch FiniteStateMachine:FSMComp\|input\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DFlipFlop:DFFComp\|internal_d\[7\] " "Ports D and ENA on the latch are fed by the same signal DFlipFlop:DFFComp\|internal_d\[7\]" {  } { { "DFlipFlop.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/DFlipFlop.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649713913832 ""}  } { { "FiniteStateMachine.vhd" "" { Text "N:/GitHub/ECE-3270/Lab 3/FiniteStateMachine.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649713913832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649713913936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649713914385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649713914385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649713914419 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649713914419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649713914419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649713914419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649713914432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 17:51:54 2022 " "Processing ended: Mon Apr 11 17:51:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649713914432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649713914432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649713914432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649713914432 ""}
