Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/pkg_global.vhd" into library work
Parsing package <pkg_global>.
Parsing package body <pkg_global>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/pkg_component.vhd" into library work
Parsing package <pkg_component>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/float_multiply.vhd" into library work
Parsing entity <Compressor_2_2>.
Parsing architecture <arch> of entity <compressor_2_2>.
Parsing entity <Compressor_3_2>.
Parsing architecture <arch> of entity <compressor_3_2>.
Parsing entity <IntAdder_49_f300_uid17>.
Parsing architecture <arch> of entity <intadder_49_f300_uid17>.
Parsing entity <IntMultiplier_UsingDSP_24_24_48_unsigned_uid4>.
Parsing architecture <arch> of entity <intmultiplier_usingdsp_24_24_48_unsigned_uid4>.
Parsing entity <IntAdder_33_f300_uid25>.
Parsing architecture <arch> of entity <intadder_33_f300_uid25>.
Parsing entity <float_multiply>.
Parsing architecture <arch> of entity <float_multiply>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <SIM> of entity <fifo>.
Parsing entity <valid_buffer>.
Parsing architecture <SIM> of entity <valid_buffer>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_stall.vhd" into library work
Parsing entity <data_stall>.
Parsing architecture <sim> of entity <data_stall>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_extend.vhd" into library work
Parsing entity <data_extend>.
Parsing architecture <SIM> of entity <data_extend>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_downsize.vhd" into library work
Parsing entity <data_downsize>.
Parsing architecture <SIM> of entity <data_downsize>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <SIM> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <SIM>) from library <work>.

Elaborating entity <data_stall> (architecture <sim>) from library <work>.

Elaborating entity <data_extend> (architecture <SIM>) from library <work>.

Elaborating entity <fifo> (architecture <SIM>) from library <work>.

Elaborating entity <valid_buffer> (architecture <SIM>) from library <work>.

Elaborating entity <float_multiply> (architecture <arch>) from library <work>.

Elaborating entity <IntMultiplier_UsingDSP_24_24_48_unsigned_uid4> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_49_f300_uid17> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_33_f300_uid25> (architecture <arch>) from library <work>.

Elaborating entity <data_downsize> (architecture <SIM>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_downsize.vhd" Line 95: Assignment to s_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_downsize.vhd" Line 97: Assignment to exp_zero ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/top_level.vhd".
    Summary:
	no macro.
Unit <top_level> synthesized.

Synthesizing Unit <data_stall>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_stall.vhd".
    Found 3-bit register for signal <stall_data>.
    Found 32-bit register for signal <d_temp1>.
    Found 32-bit register for signal <d_temp2>.
    Found 32-bit register for signal <data_out1>.
    Found 32-bit register for signal <data_out2>.
    Found 32-bit register for signal <data_out3>.
    Found 32-bit register for signal <data_out4>.
    Found finite state machine <FSM_0> for signal <stall_data>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_stall> synthesized.

Synthesizing Unit <data_extend>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_extend.vhd".
    Found 2-bit register for signal <ext_data>.
    Found 32-bit register for signal <data_in>.
    Found 34-bit register for signal <temp_data>.
    Found 34-bit register for signal <temp_d1>.
    Found finite state machine <FSM_1> for signal <ext_data>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_extend> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/fifo.vhd".
WARNING:Xst:647 - Input <aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo> synthesized.

Synthesizing Unit <valid_buffer>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/fifo.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <valid_buffer> synthesized.

Synthesizing Unit <float_multiply>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/float_multiply.vhd".
    Found 1-bit register for signal <sign_d2>.
    Found 10-bit register for signal <expSum_d1>.
    Found 2-bit register for signal <exc_d1>.
    Found 2-bit register for signal <exc_d2>.
    Found 1-bit register for signal <sign_d1>.
    Found 10-bit adder for signal <expSumPreSub> created at line 521.
    Found 10-bit adder for signal <expPostNorm> created at line 544.
    Found 10-bit subtractor for signal <expSum> created at line 491.
    Found 16x2-bit Read Only RAM for signal <exc>
    Found 4x2-bit Read Only RAM for signal <excPostNorm>
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <float_multiply> synthesized.

Synthesizing Unit <IntMultiplier_UsingDSP_24_24_48_unsigned_uid4>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/float_multiply.vhd".
    Found 1-bit register for signal <heap_bh6_w46_0_d1>.
    Found 1-bit register for signal <heap_bh6_w45_0_d1>.
    Found 1-bit register for signal <heap_bh6_w44_0_d1>.
    Found 1-bit register for signal <heap_bh6_w43_0_d1>.
    Found 1-bit register for signal <heap_bh6_w42_0_d1>.
    Found 1-bit register for signal <heap_bh6_w41_0_d1>.
    Found 1-bit register for signal <heap_bh6_w40_0_d1>.
    Found 1-bit register for signal <heap_bh6_w39_0_d1>.
    Found 1-bit register for signal <heap_bh6_w38_0_d1>.
    Found 1-bit register for signal <heap_bh6_w37_0_d1>.
    Found 1-bit register for signal <heap_bh6_w36_0_d1>.
    Found 1-bit register for signal <heap_bh6_w35_0_d1>.
    Found 1-bit register for signal <heap_bh6_w34_0_d1>.
    Found 1-bit register for signal <heap_bh6_w33_0_d1>.
    Found 1-bit register for signal <heap_bh6_w32_0_d1>.
    Found 1-bit register for signal <heap_bh6_w31_0_d1>.
    Found 1-bit register for signal <heap_bh6_w30_0_d1>.
    Found 1-bit register for signal <heap_bh6_w29_0_d1>.
    Found 1-bit register for signal <heap_bh6_w28_0_d1>.
    Found 1-bit register for signal <heap_bh6_w27_0_d1>.
    Found 1-bit register for signal <heap_bh6_w26_0_d1>.
    Found 1-bit register for signal <heap_bh6_w25_0_d1>.
    Found 1-bit register for signal <heap_bh6_w24_0_d1>.
    Found 1-bit register for signal <heap_bh6_w23_0_d1>.
    Found 1-bit register for signal <heap_bh6_w22_0_d1>.
    Found 1-bit register for signal <heap_bh6_w21_0_d1>.
    Found 1-bit register for signal <heap_bh6_w20_0_d1>.
    Found 1-bit register for signal <heap_bh6_w19_0_d1>.
    Found 1-bit register for signal <heap_bh6_w18_0_d1>.
    Found 1-bit register for signal <heap_bh6_w17_0_d1>.
    Found 1-bit register for signal <heap_bh6_w16_0_d1>.
    Found 1-bit register for signal <heap_bh6_w15_0_d1>.
    Found 1-bit register for signal <heap_bh6_w14_0_d1>.
    Found 1-bit register for signal <heap_bh6_w13_0_d1>.
    Found 1-bit register for signal <heap_bh6_w12_0_d1>.
    Found 1-bit register for signal <heap_bh6_w11_0_d1>.
    Found 1-bit register for signal <heap_bh6_w10_0_d1>.
    Found 1-bit register for signal <heap_bh6_w9_0_d1>.
    Found 1-bit register for signal <heap_bh6_w8_0_d1>.
    Found 1-bit register for signal <heap_bh6_w7_0_d1>.
    Found 1-bit register for signal <heap_bh6_w30_1_d1>.
    Found 1-bit register for signal <heap_bh6_w29_1_d1>.
    Found 1-bit register for signal <heap_bh6_w28_1_d1>.
    Found 1-bit register for signal <heap_bh6_w27_1_d1>.
    Found 1-bit register for signal <heap_bh6_w26_1_d1>.
    Found 1-bit register for signal <heap_bh6_w25_1_d1>.
    Found 1-bit register for signal <heap_bh6_w24_1_d1>.
    Found 1-bit register for signal <heap_bh6_w23_1_d1>.
    Found 1-bit register for signal <heap_bh6_w22_1_d1>.
    Found 1-bit register for signal <heap_bh6_w21_1_d1>.
    Found 1-bit register for signal <heap_bh6_w20_1_d1>.
    Found 1-bit register for signal <heap_bh6_w19_1_d1>.
    Found 1-bit register for signal <heap_bh6_w18_1_d1>.
    Found 1-bit register for signal <heap_bh6_w17_1_d1>.
    Found 1-bit register for signal <heap_bh6_w16_1_d1>.
    Found 1-bit register for signal <heap_bh6_w15_1_d1>.
    Found 1-bit register for signal <heap_bh6_w14_1_d1>.
    Found 1-bit register for signal <heap_bh6_w13_1_d1>.
    Found 1-bit register for signal <heap_bh6_w12_1_d1>.
    Found 1-bit register for signal <heap_bh6_w11_1_d1>.
    Found 1-bit register for signal <heap_bh6_w10_1_d1>.
    Found 1-bit register for signal <heap_bh6_w9_1_d1>.
    Found 1-bit register for signal <heap_bh6_w8_1_d1>.
    Found 1-bit register for signal <heap_bh6_w7_1_d1>.
    Found 1-bit register for signal <heap_bh6_w6_0_d1>.
    Found 1-bit register for signal <heap_bh6_w5_0_d1>.
    Found 1-bit register for signal <heap_bh6_w4_0_d1>.
    Found 1-bit register for signal <heap_bh6_w3_0_d1>.
    Found 1-bit register for signal <heap_bh6_w2_0_d1>.
    Found 1-bit register for signal <heap_bh6_w1_0_d1>.
    Found 1-bit register for signal <heap_bh6_w0_0_d1>.
    Found 1-bit register for signal <heap_bh6_w47_0_d1>.
    Found 24x17-bit multiplier for signal <DSP_bh6_ch0_0> created at line 306.
    Found 24x17-bit multiplier for signal <DSP_bh6_ch1_0> created at line 349.
    Summary:
	inferred   2 Multiplier(s).
	inferred  72 D-type flip-flop(s).
Unit <IntMultiplier_UsingDSP_24_24_48_unsigned_uid4> synthesized.

Synthesizing Unit <IntAdder_49_f300_uid17>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/float_multiply.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 49-bit adder for signal <R> created at line 95.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_49_f300_uid17> synthesized.

Synthesizing Unit <IntAdder_33_f300_uid25>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/float_multiply.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Cin_d1>.
    Found 33-bit register for signal <X_d1>.
    Found 33-bit adder for signal <R> created at line 425.
    WARNING:Xst:2404 -  FFs/Latches <Y_d1<32:0>> (without init value) have a constant value of 0 in block <IntAdder_33_f300_uid25>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <IntAdder_33_f300_uid25> synthesized.

Synthesizing Unit <data_downsize>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/thesis_code/final code/32-bit versions/version_3/src/version_3_32_syn/data_downsize.vhd".
    Found 2-bit register for signal <down_data>.
    Found 34-bit register for signal <data_in>.
    Found 32-bit register for signal <temp_data>.
    Found 32-bit register for signal <temp_d1>.
    Found finite state machine <FSM_2> for signal <down_data>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_downsize> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port Read Only RAM                    : 1
 4x2-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 24x17-bit multiplier                                  : 2
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 33-bit adder                                          : 1
 49-bit adder                                          : 1
# Registers                                            : 56
 1-bit register                                        : 36
 10-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 10
 33-bit register                                       : 1
 34-bit register                                       : 5
 41-bit register                                       : 1
# Multiplexers                                         : 14
 2-bit 2-to-1 multiplexer                              : 5
 23-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 3
 48-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <float_multiply>.
	Found pipelined multiplier on signal <SignificandMultiplication/DSP_bh6_ch0_0>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_excPostNorm> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <expSigPostRound<32:31>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excPostNorm>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_exc> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(X<33:32>,Y<33:32>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <exc>           |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier SignificandMultiplication/Mmult_DSP_bh6_ch0_0 by adding 1 register level(s).
Unit <float_multiply> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port distributed Read Only RAM        : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 2
 24x17-bit multiplier                                  : 1
 24x17-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 33-bit adder                                          : 1
 49-bit adder                                          : 1
# Registers                                            : 573
 Flip-Flops                                            : 573
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 66
 2-bit 2-to-1 multiplexer                              : 4
 23-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_datastall/FSM_0> on signal <stall_data[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 pro_a  | 001
 pro_b  | 010
 both   | 011
 noforw | 100
 forw   | 101
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_extend_1/FSM_1> on signal <ext_data[1:2]> with user encoding.
Optimizing FSM <i_extend_2/FSM_1> on signal <ext_data[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 extn   | 01
 noforw | 10
 forw   | 11
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_downsize/FSM_2> on signal <down_data[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 down   | 01
 noforw | 10
 forw   | 11
--------------------

Optimizing unit <IntAdder_33_f300_uid25> ...

Optimizing unit <top_level> ...

Optimizing unit <data_stall> ...

Optimizing unit <data_extend> ...

Optimizing unit <float_multiply> ...

Optimizing unit <data_downsize> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 505
 Flip-Flops                                            : 505

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 477
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 47
#      LUT2                        : 41
#      LUT3                        : 143
#      LUT4                        : 45
#      LUT5                        : 23
#      LUT6                        : 29
#      MUXCY                       : 72
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 505
#      FD                          : 52
#      FDC                         : 9
#      FDE                         : 444
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 103
#      IBUF                        : 68
#      OBUF                        : 35
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             505  out of  301440     0%  
 Number of Slice LUTs:                  329  out of  150720     0%  
    Number used as Logic:               329  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    592
   Number with an unused Flip Flop:      87  out of    592    14%  
   Number with an unused LUT:           263  out of    592    44%  
   Number of fully used LUT-FF pairs:   242  out of    592    40%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    600    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      2  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
aclk                               | BUFGP                  | 507   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.271ns (Maximum Frequency: 305.764MHz)
   Minimum input arrival time before clock: 1.756ns
   Maximum output required time after clock: 1.593ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 3.271ns (frequency: 305.764MHz)
  Total number of paths / destination ports: 10468 / 958
-------------------------------------------------------------------------
Delay:               3.271ns (Levels of Logic = 9)
  Source:            i_multiply_32/SignificandMultiplication/Mmult_DSP_bh6_ch1_0 (DSP)
  Destination:       i_multiply_32/RoundingAdder/Cin_d1 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: i_multiply_32/SignificandMultiplication/Mmult_DSP_bh6_ch1_0 to i_multiply_32/RoundingAdder/Cin_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P17      1   0.494   0.491  i_multiply_32/SignificandMultiplication/Mmult_DSP_bh6_ch1_0 (i_multiply_32/SignificandMultiplication/heap_bh6_w7_1_d1)
     LUT2:I0->O            1   0.068   0.000  i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_lut<7> (i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_lut<7>)
     MUXCY:S->O            1   0.290   0.000  i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<7> (i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<8> (i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<9> (i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<10> (i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_cy<10>)
     XORCY:CI->O           1   0.239   0.581  i_multiply_32/SignificandMultiplication/Adder_final6_0/Madd_R_xor<11> (i_multiply_32/sigProd<11>)
     LUT3:I0->O            1   0.068   0.417  i_multiply_32/round4_SW0 (N26)
     LUT6:I5->O            1   0.068   0.417  i_multiply_32/round5 (i_multiply_32/round5)
     LUT6:I5->O            1   0.068   0.000  i_multiply_32/round6 (i_multiply_32/round)
     FD:D                      0.011          i_multiply_32/RoundingAdder/Cin_d1
    ----------------------------------------
    Total                      3.271ns (1.365ns logic, 1.906ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 816 / 589
-------------------------------------------------------------------------
Offset:              1.756ns (Levels of Logic = 2)
  Source:            aresetn (PAD)
  Destination:       i_datastall/data_out1_31 (FF)
  Destination Clock: aclk rising

  Data Path: aresetn to i_datastall/data_out1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.003   0.863  aresetn_IBUF (aresetn_IBUF)
     LUT6:I0->O           64   0.068   0.559  i_datastall/_n0146_inv1 (i_datastall/_n0146_inv)
     FDE:CE                    0.263          i_datastall/data_out1_0
    ----------------------------------------
    Total                      1.756ns (0.334ns logic, 1.422ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 40 / 35
-------------------------------------------------------------------------
Offset:              1.593ns (Levels of Logic = 2)
  Source:            i_datastall/stall_data_FSM_FFd2 (FF)
  Destination:       s_axis_input_tready1 (PAD)
  Source Clock:      aclk rising

  Data Path: i_datastall/stall_data_FSM_FFd2 to s_axis_input_tready1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             71   0.375   0.742  i_datastall/stall_data_FSM_FFd2 (i_datastall/stall_data_FSM_FFd2)
     LUT3:I0->O            2   0.068   0.405  i_datastall/stall_data_FSM_FFd3-In11 (s_axis_input_tready1_OBUF)
     OBUF:I->O                 0.003          s_axis_input_tready1_OBUF (s_axis_input_tready1)
    ----------------------------------------
    Total                      1.593ns (0.446ns logic, 1.147ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    3.271|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.04 secs
 
--> 


Total memory usage is 422436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

