{"Source Block": ["hdl/library/axi_dmac/request_arb.v@185:195@HdlIdDef", "\nreg [0:2**C_ID_WIDTH-1] eot_mem;\nwire request_eot;\n\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@190:200", "wire [C_ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\nwire sync_id_ret_src;\n\nwire dest_enable;\nwire dest_enabled;\nwire dest_pause;\n"], ["hdl/library/axi_dmac/request_arb.v@187:197", "wire request_eot;\n\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\nwire sync_id_ret_src;\n\n"], ["hdl/library/axi_dmac/request_arb.v@188:198", "\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\nwire sync_id_ret_src;\n\nwire dest_enable;\n"], ["hdl/library/axi_dmac/request_arb.v@189:199", "wire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\nwire sync_id_ret_src;\n\nwire dest_enable;\nwire dest_enabled;\n"], ["hdl/library/axi_dmac/request_arb.v@184:194", "localparam BURSTS_PER_TRANSFER_WIDTH = C_DMA_LENGTH_WIDTH - BYTES_PER_BURST_WIDTH;\n\nreg [0:2**C_ID_WIDTH-1] eot_mem;\nwire request_eot;\n\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\n"]], "Diff Content": {"Delete": [[190, "wire [C_ID_WIDTH-1:0] response_id;\n"]], "Add": [[190, "wire [ID_WIDTH-1:0] request_id;\n"], [190, "wire [ID_WIDTH-1:0] response_id;\n"]]}}