Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 26 22:32:06 2023
| Host         : DESKTOP-80RQ0HN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_circuit_control_sets_placed.rpt
| Design       : top_circuit
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            1 |
|      4 |            2 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              75 |           21 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------+------------------+------------------+----------------+
|  l00/I0_reg_i_2_n_0 |                      |                  |                1 |              1 |
|  l00/I3_reg_i_1_n_0 |                      |                  |                1 |              1 |
|  l00/I2_reg_i_1_n_0 |                      |                  |                1 |              1 |
|  l00/I1_reg_i_1_n_0 |                      |                  |                1 |              1 |
|  clk_IBUF_BUFG      | lssd4/count_reg[1]_0 |                  |                1 |              3 |
|  clk_IBUF_BUFG      | l1/C0/Col[3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG      | l02/q2_reg_1         |                  |                3 |              4 |
| ~l00/ld_big1        |                      |                  |                6 |             16 |
|  clk_IBUF_BUFG      | l17/p_1_in           |                  |                3 |             16 |
|  clk_IBUF_BUFG      | l00/I2_reg_0[0]      |                  |                4 |             16 |
|  clk_IBUF_BUFG      | l00/I1_reg_0[0]      |                  |                4 |             16 |
|  clk_IBUF_BUFG      | l00/I3_reg_0[0]      |                  |                5 |             16 |
|  clk_IBUF_BUFG      | l6/E[0]              | l17/AR[0]        |                4 |             16 |
|  clk_IBUF_BUFG      |                      | l1/C0/sclk       |                5 |             20 |
|  clk_IBUF_BUFG      |                      |                  |               15 |             46 |
+---------------------+----------------------+------------------+------------------+----------------+


