

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Oct 24 15:07:55 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_taus
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.12|     3.582|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   21|   21|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_0_V)" [hls_taus/myproject.cpp:11]   --->   Operation 23 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_1_V)" [hls_taus/myproject.cpp:11]   --->   Operation 24 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_2_V)" [hls_taus/myproject.cpp:11]   --->   Operation 25 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_3_V)" [hls_taus/myproject.cpp:11]   --->   Operation 26 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_4_V)" [hls_taus/myproject.cpp:11]   --->   Operation 27 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_5_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_5_V)" [hls_taus/myproject.cpp:11]   --->   Operation 28 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_6_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_6_V)" [hls_taus/myproject.cpp:11]   --->   Operation 29 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_7_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_7_V)" [hls_taus/myproject.cpp:11]   --->   Operation 30 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_8_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_8_V)" [hls_taus/myproject.cpp:11]   --->   Operation 31 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [22/22] (0.00ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 32 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 33 [21/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 34 [20/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 34 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 35 [19/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.58>
ST_5 : Operation 36 [18/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 37 [17/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 37 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 38 [16/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 39 [15/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 39 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.58>
ST_9 : Operation 40 [14/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 40 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.58>
ST_10 : Operation 41 [13/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 42 [12/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 43 [11/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.58>
ST_13 : Operation 44 [10/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.58>
ST_14 : Operation 45 [9/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.58>
ST_15 : Operation 46 [8/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.58>
ST_16 : Operation 47 [7/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 48 [6/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 48 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.58>
ST_18 : Operation 49 [5/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.58>
ST_19 : Operation 50 [4/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.58>
ST_20 : Operation 51 [3/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.58>
ST_21 : Operation 52 [2/22] (3.58ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 52 'call' 'call_ret' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.94>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_1_V), !map !287"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_0_V), !map !293"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_8_V), !map !299"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_7_V), !map !305"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_6_V), !map !311"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_5_V), !map !317"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_4_V), !map !323"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_3_V), !map !329"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_2_V), !map !335"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_1_V), !map !341"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_0_V), !map !345"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 0), !map !349"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 65 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [hls_taus/myproject.cpp:5]   --->   Operation 66 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/22] (2.94ns)   --->   "%call_ret = call fastcc i18 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, i18 %x_5_V_read, i18 %x_6_V_read, i18 %x_7_V_read, i18 %x_8_V_read)" [hls_taus/myproject.cpp:11]   --->   Operation 67 'call' 'call_ret' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %score_0_V, i18 %call_ret)" [hls_taus/myproject.cpp:11]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "ret i18 0" [hls_taus/myproject.cpp:13]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.12ns, clock uncertainty: 0.515ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 3>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 4>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 5>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 6>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 7>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 8>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 9>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 10>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 11>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 12>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 13>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 14>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 15>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 16>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 17>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 18>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 19>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 20>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 21>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (3.58 ns)

 <State 22>: 2.94ns
The critical path consists of the following:
	'call' operation ('call_ret', hls_taus/myproject.cpp:11) to 'decision_function.1' [35]  (2.94 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
