

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:42:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_26 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.439 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        7|        7|         7|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     371|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|      50|     295|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     195|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     245|     784|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_32ns_32ns_63_1_1_U46  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_63_1_1_U47  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_63_1_1_U48  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_3ns_5ns_7_1_1_U50     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U51     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U52     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mux_3_2_32_1_1_U56        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U60        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U61        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_4_2_32_1_1_U53        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U54        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U55        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U57        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U58        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U59        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |urem_3ns_3ns_2_7_1_U49    |urem_3ns_3ns_2_7_1    |        0|   0|  50|  22|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|  12|  50| 295|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_259_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_253_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_300_p2  |         +|   0|  0|  10|           3|           2|
    |add_ln40_2_fu_325_p2  |         +|   0|  0|  10|           3|           3|
    |arr_1_d0              |         +|   0|  0|  71|          64|          64|
    |arr_2_d0              |         +|   0|  0|  71|          64|          64|
    |arr_d0                |         +|   0|  0|  71|          64|          64|
    |grp_fu_247_p0         |         -|   0|  0|  10|           2|           3|
    |icmp_ln34_fu_228_p2   |      icmp|   0|  0|   9|           2|           2|
    |tmp_5_fu_484_p1       |    select|   0|  0|  32|           1|          32|
    |tmp_5_fu_484_p2       |    select|   0|  0|  32|           1|          32|
    |tmp_5_fu_484_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 371|         212|         303|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    2|          4|
    |i_fu_80                           |   9|          2|    4|          8|
    |indvars_iv_fu_84                  |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   14|         28|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |arr_1_addr_reg_641                |   2|   0|    2|          0|
    |arr_2_addr_reg_654                |   2|   0|    2|          0|
    |arr_addr_reg_628                  |   2|   0|    2|          0|
    |i_fu_80                           |   4|   0|    4|          0|
    |indvars_iv_fu_84                  |   2|   0|    2|          0|
    |indvars_iv_load_reg_604           |   2|   0|    2|          0|
    |sub_ln37_reg_613                  |   3|   0|    3|          0|
    |tmp_reg_647                       |   1|   0|    1|          0|
    |trunc_ln40_2_reg_634              |   2|   0|    2|          0|
    |trunc_ln5_reg_621                 |   2|   0|    2|          0|
    |zext_ln40_cast_reg_597            |  32|   0|   63|         31|
    |indvars_iv_load_reg_604           |  64|  32|    2|          0|
    |sub_ln37_reg_613                  |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 195|  64|  103|         31|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arg1_r_125_0212_reload  |   in|   32|     ap_none|                            arg1_r_125_0212_reload|        scalar|
|arg1_r_226_0213_reload  |   in|   32|     ap_none|                            arg1_r_226_0213_reload|        scalar|
|arg1_r_0_0211_reload    |   in|   32|     ap_none|                              arg1_r_0_0211_reload|        scalar|
|arg1_r_1_0_0215_reload  |   in|   32|     ap_none|                            arg1_r_1_0_0215_reload|        scalar|
|arg1_r_1_1_0216_reload  |   in|   32|     ap_none|                            arg1_r_1_1_0216_reload|        scalar|
|arg1_r_1_2_0217_reload  |   in|   32|     ap_none|                            arg1_r_1_2_0217_reload|        scalar|
|arg1_r_2_0_0218_reload  |   in|   32|     ap_none|                            arg1_r_2_0_0218_reload|        scalar|
|arg1_r_2_1_0219_reload  |   in|   32|     ap_none|                            arg1_r_2_1_0219_reload|        scalar|
|arg1_r_2_2_0220_reload  |   in|   32|     ap_none|                            arg1_r_2_2_0220_reload|        scalar|
|zext_ln40               |   in|   32|     ap_none|                                         zext_ln40|        scalar|
|arr_address0            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                  |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                  |   in|   64|   ap_memory|                                               arr|         array|
|arr_1_address0          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0                |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1                |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_2_address0          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0                |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1                |   in|   64|   ap_memory|                                             arr_2|         array|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

