-- Project:   D:\Downloads\FRUCD\Node-Jaguar\Node-Jaguar\Node-Jaguar.cydsn\Node-Jaguar.cyprj
-- Generated: 06/20/2017 13:38:53
-- PSoC Creator  4.0 Update 1

ENTITY \Node-Jaguar\ IS
    PORT(
        RX(0)_PAD : IN std_ulogic;
        TX(0)_PAD : OUT std_ulogic;
        RGB1_1(0)_PAD : OUT std_ulogic;
        HV(0)_PAD : IN std_ulogic;
        Drive(0)_PAD : IN std_ulogic;
        RGB2_1(0)_PAD : OUT std_ulogic;
        RGB3_1(0)_PAD : OUT std_ulogic;
        Buzzer(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        RST_1(0)_PAD : IN std_ulogic;
        SDA_2(0)_PAD : INOUT std_ulogic;
        SCL_2(0)_PAD : INOUT std_ulogic;
        RST_2(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 3.3e0;
END \Node-Jaguar\;

ARCHITECTURE __DEFAULT__ OF \Node-Jaguar\ IS
    SIGNAL Buzzer(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Drive(0)__PA : bit;
    SIGNAL HV(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL Net_103 : bit;
    ATTRIBUTE udbclken_assigned OF Net_103 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_103 : SIGNAL IS true;
    SIGNAL Net_103_local : bit;
    SIGNAL Net_11 : bit;
    SIGNAL Net_111 : bit;
    ATTRIBUTE placement_force OF Net_111 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_12 : bit;
    SIGNAL Net_13 : bit;
    SIGNAL Net_138 : bit;
    ATTRIBUTE placement_force OF Net_138 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_154 : bit;
    ATTRIBUTE placement_force OF Net_154 : SIGNAL IS "U(2,1,A)2";
    SIGNAL Net_164 : bit;
    ATTRIBUTE placement_force OF Net_164 : SIGNAL IS "U(3,5,B)0";
    SIGNAL Net_174 : bit;
    ATTRIBUTE placement_force OF Net_174 : SIGNAL IS "U(3,5,A)0";
    SIGNAL Net_2 : bit;
    SIGNAL Net_52 : bit;
    SIGNAL Net_57 : bit;
    SIGNAL Net_75 : bit;
    ATTRIBUTE udbclken_assigned OF Net_75 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_75 : SIGNAL IS true;
    SIGNAL Net_75_local : bit;
    SIGNAL Net_77 : bit;
    SIGNAL Net_87 : bit;
    ATTRIBUTE udbclken_assigned OF Net_87 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_87 : SIGNAL IS true;
    SIGNAL Net_87_local : bit;
    SIGNAL Net_89 : bit;
    SIGNAL RGB1_1(0)__PA : bit;
    SIGNAL RGB2_1(0)__PA : bit;
    SIGNAL RGB3_1(0)__PA : bit;
    SIGNAL RST_1(0)__PA : bit;
    SIGNAL RST_2(0)__PA : bit;
    SIGNAL RX(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SCL_2(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SDA_2(0)__PA : bit;
    SIGNAL TX(0)__PA : bit;
    SIGNAL \CAN_Timer:Net_261\ : bit;
    SIGNAL \CAN_Timer:Net_57\ : bit;
    SIGNAL \LED_Driver1:Net_1109_0\ : bit;
    SIGNAL \LED_Driver1:Net_1109_1\ : bit;
    SIGNAL \LED_Driver1:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:Net_643_3\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \LED_Driver1:Net_697\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \LED_Driver1:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \LED_Driver1:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(2,2,B)0";
    ATTRIBUTE soft OF \LED_Driver1:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \LED_Driver1:bI2C_UDB:control_0\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_1\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_2\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_3\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_4\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_5\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_6\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:control_7\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(1,1,B)2";
    ATTRIBUTE soft OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \LED_Driver1:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_reset\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_1\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_2\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_3\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_4\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \LED_Driver1:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \LED_Driver1:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \LED_Driver1:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \LED_Driver1:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \LED_Driver1:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \LED_Driver1:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:status_0\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \LED_Driver1:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:status_1\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \LED_Driver1:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:status_2\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \LED_Driver1:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:status_3\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \LED_Driver1:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:status_4\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \LED_Driver1:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:bI2C_UDB:status_5\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \LED_Driver1:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \LED_Driver1:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver1:sda_x_wire\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \LED_Driver2:Net_1109_0\ : bit;
    SIGNAL \LED_Driver2:Net_1109_1\ : bit;
    SIGNAL \LED_Driver2:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:Net_643_3\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \LED_Driver2:Net_697\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \LED_Driver2:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \LED_Driver2:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(0,2,B)3";
    ATTRIBUTE soft OF \LED_Driver2:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \LED_Driver2:bI2C_UDB:control_0\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_1\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_2\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_3\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_4\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_5\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_6\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:control_7\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(0,3,B)1";
    ATTRIBUTE soft OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \LED_Driver2:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \LED_Driver2:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_reset\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_0\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_1\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_2\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_3\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_4\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \LED_Driver2:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \LED_Driver2:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \LED_Driver2:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \LED_Driver2:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \LED_Driver2:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \LED_Driver2:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \LED_Driver2:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:status_0\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \LED_Driver2:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:status_1\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \LED_Driver2:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:status_2\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \LED_Driver2:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:status_3\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \LED_Driver2:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:status_4\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \LED_Driver2:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:bI2C_UDB:status_5\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \LED_Driver2:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \LED_Driver2:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \LED_Driver2:sda_x_wire\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \Node_Timer:Net_261\ : bit;
    SIGNAL \Node_Timer:Net_51\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_0\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_1\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_2\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_3\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_4\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_5\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_6\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:control_7\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:status_2\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:status_3\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \b1_critical_timer:TimerUDB:status_tc\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \b2_critical_timer:TimerUDB:control_0\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_1\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_2\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_3\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_4\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_5\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_6\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:control_7\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:status_2\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:status_3\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \b2_critical_timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \b3_critical_timer:TimerUDB:control_0\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_1\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_2\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_3\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_4\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_5\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_6\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:control_7\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:status_2\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:status_3\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \b3_critical_timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \c1_critical_timer:TimerUDB:control_0\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_1\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_2\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_3\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_4\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_5\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_6\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:control_7\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:status_2\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:status_3\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \c1_critical_timer:TimerUDB:status_tc\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \tach_critical_timer:TimerUDB:control_0\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_1\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_2\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_3\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_4\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_5\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_6\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:control_7\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:per_zero\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:status_2\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:status_3\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \tach_critical_timer:TimerUDB:status_tc\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,2,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__RX_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__RX_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \b1_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \b2_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \b3_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \c1_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \tach_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_4_split\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF RX(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF RX(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF TX(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF TX(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF RGB1_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RGB1_1(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF HV(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF HV(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Drive(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Drive(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF RGB2_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF RGB2_1(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF RGB3_1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF RGB3_1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Buzzer(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Buzzer(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF RST_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF RST_1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF SDA_2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF SDA_2(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF SCL_2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF SCL_2(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF RST_2(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF RST_2(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:status_5\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:status_5\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:status_4\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:cnt_reset\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:status_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:status_4\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:status_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:cnt_reset\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_2_split\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \b1_critical_timer:TimerUDB:status_tc\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \b1_critical_timer:TimerUDB:status_tc\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \b2_critical_timer:TimerUDB:status_tc\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \b2_critical_timer:TimerUDB:status_tc\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \b3_critical_timer:TimerUDB:status_tc\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \b3_critical_timer:TimerUDB:status_tc\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \c1_critical_timer:TimerUDB:status_tc\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \c1_critical_timer:TimerUDB:status_tc\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \tach_critical_timer:TimerUDB:status_tc\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \tach_critical_timer:TimerUDB:status_tc\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \CAN:CanIP\ : LABEL IS "F(CAN,0)";
    ATTRIBUTE Location OF \CAN:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(16)]";
    ATTRIBUTE Location OF \CAN_Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_4_split\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF isr_can : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \Node_Timer:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF isr_nodeok : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE Location OF \LED_Driver1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:StsReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:Shifter:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \LED_Driver2:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:StsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:StsReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:Shifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \b1_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \b1_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \b1_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \b1_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \b1_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \b1_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF b1_crit_int : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \b2_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \b2_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \b2_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \b2_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \b2_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \b2_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF b2_crit_int : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \b3_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \b3_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \b3_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \b3_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \b3_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \b3_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF b3_crit_int : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \c1_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \c1_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \c1_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \c1_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \c1_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \c1_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF c1_crit_int : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \tach_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \tach_critical_timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \tach_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \tach_critical_timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \tach_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \tach_critical_timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF tach_crit_int : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:sda_in_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_4\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_3\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_3\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_2\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_1\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_0\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:status_3\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:status_2\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:status_1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:status_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:status_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:scl_in_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_0_split\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LED_Driver1:Net_643_3\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \LED_Driver1:Net_643_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \LED_Driver1:sda_x_wire\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \LED_Driver1:sda_x_wire\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_reset\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_reset\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:sda_in_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_4\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_4\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_3\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_3\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_1\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_state_0\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_state_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:status_3\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:status_2\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:status_1\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:status_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:status_0\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:scl_in_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \LED_Driver1:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \LED_Driver1:bI2C_UDB:m_state_2_split\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:Net_643_3\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \LED_Driver2:Net_643_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LED_Driver2:sda_x_wire\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \LED_Driver2:sda_x_wire\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \LED_Driver2:bI2C_UDB:m_reset\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \LED_Driver2:bI2C_UDB:m_reset\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_111 : LABEL IS "macrocell73";
    ATTRIBUTE Location OF Net_111 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_154 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF Net_154 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_164 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF Net_164 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_174 : LABEL IS "macrocell76";
    ATTRIBUTE Location OF Net_174 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_138 : LABEL IS "macrocell77";
    ATTRIBUTE Location OF Net_138 : LABEL IS "U(0,0)";
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \LED_Driver1:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_4_split\,
            main_0 => \LED_Driver1:bI2C_UDB:control_6\,
            main_1 => \LED_Driver1:bI2C_UDB:control_5\,
            main_2 => \LED_Driver1:bI2C_UDB:control_2\,
            main_3 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver1:bI2C_UDB:lost_arb_reg\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_87,
            dclk_0 => Net_87_local,
            dclk_glb_1 => Net_75,
            dclk_1 => Net_75_local,
            dclk_glb_2 => Net_103,
            dclk_2 => Net_103_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\);

    RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX(0)__PA,
            oe => open,
            fb => Net_11,
            pad_in => RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX(0)__PA,
            oe => open,
            pin_input => Net_12,
            pad_out => TX(0)_PAD,
            pad_in => TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB1_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "63277c7e-8aaa-4456-9cb0-be9709bb575c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB1_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB1_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RGB1_1(0)__PA,
            oe => open,
            pad_in => RGB1_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HV:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "367b7824-a455-4eae-9fe2-b26805c25836",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    HV(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HV",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HV(0)__PA,
            oe => open,
            pad_in => HV(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Drive:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "764a9b0f-12cb-4f04-8ef6-b3dbf3cb962e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Drive(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Drive",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Drive(0)__PA,
            oe => open,
            pad_in => Drive(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB2_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6651f51b-914a-4602-8148-2b8e90c92527",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB2_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB2_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RGB2_1(0)__PA,
            oe => open,
            pad_in => RGB2_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB3_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e7eb8a27-81f5-489d-b6a7-95d193398d80",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB3_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB3_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RGB3_1(0)__PA,
            oe => open,
            pad_in => RGB3_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Buzzer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4da11063-6e5d-46ee-ad8f-d5d399df80cd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Buzzer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Buzzer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Buzzer(0)__PA,
            oe => open,
            pad_in => Buzzer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0e0c9380-6965-4440-8709-ce08a91e474c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \LED_Driver1:Net_1109_1\,
            pin_input => \LED_Driver1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \LED_Driver1:Net_1109_0\,
            pin_input => \LED_Driver1:Net_643_3\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RST_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "78d7cad3-29c8-4053-ac6f-8a937125fd5c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RST_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RST_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RST_1(0)__PA,
            oe => open,
            fb => Net_77,
            pad_in => RST_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "14131191-2b71-4e86-87f3-7dab890d18ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_2(0)__PA,
            oe => open,
            fb => \LED_Driver2:Net_1109_1\,
            pin_input => \LED_Driver2:sda_x_wire\,
            pad_out => SDA_2(0)_PAD,
            pad_in => SDA_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "df81e0c0-cc60-4c53-84d3-f97b63fb4117",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_2(0)__PA,
            oe => open,
            fb => \LED_Driver2:Net_1109_0\,
            pin_input => \LED_Driver2:Net_643_3\,
            pad_out => SCL_2(0)_PAD,
            pad_in => SCL_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RST_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fb501d56-ed40-4b0f-9614-d51be27d51fd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RST_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RST_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RST_2(0)__PA,
            oe => open,
            fb => Net_89,
            pad_in => RST_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LED_Driver1:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:status_5\,
            main_0 => \LED_Driver1:bI2C_UDB:scl_in_reg\,
            main_1 => \LED_Driver1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \LED_Driver1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \LED_Driver1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \LED_Driver1:bI2C_UDB:sda_in_last2_reg\);

    \LED_Driver1:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:status_4\,
            main_0 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_0\);

    \LED_Driver1:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:cnt_reset\,
            main_0 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_5 => \LED_Driver1:bI2C_UDB:scl_in_reg\,
            main_6 => \LED_Driver1:bI2C_UDB:scl_in_last_reg\,
            main_7 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \LED_Driver1:Net_643_3\);

    \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \LED_Driver1:bI2C_UDB:clkgen_tc\,
            main_1 => \LED_Driver1:bI2C_UDB:cnt_reset\);

    \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:bI2C_UDB:clk_eq_reg\);

    \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \LED_Driver1:bI2C_UDB:clkgen_tc\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:cnt_reset\);

    \LED_Driver2:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:status_5\,
            main_0 => \LED_Driver2:bI2C_UDB:scl_in_reg\,
            main_1 => \LED_Driver2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \LED_Driver2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \LED_Driver2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \LED_Driver2:bI2C_UDB:sda_in_last2_reg\);

    \LED_Driver2:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:status_4\,
            main_0 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_0\);

    \LED_Driver2:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:cnt_reset\,
            main_0 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_5 => \LED_Driver2:bI2C_UDB:scl_in_reg\,
            main_6 => \LED_Driver2:bI2C_UDB:scl_in_last_reg\,
            main_7 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \LED_Driver2:Net_643_3\);

    \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \LED_Driver2:bI2C_UDB:clkgen_tc\,
            main_1 => \LED_Driver2:bI2C_UDB:cnt_reset\);

    \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:bI2C_UDB:clk_eq_reg\);

    \LED_Driver2:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_0_split\,
            main_0 => \LED_Driver2:bI2C_UDB:control_7\,
            main_1 => \LED_Driver2:bI2C_UDB:control_6\,
            main_2 => \LED_Driver2:bI2C_UDB:control_5\,
            main_3 => \LED_Driver2:bI2C_UDB:control_4\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver2:bI2C_UDB:lost_arb_reg\);

    \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \LED_Driver2:bI2C_UDB:clkgen_tc\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:cnt_reset\);

    \LED_Driver2:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_2_split\,
            main_0 => \LED_Driver2:bI2C_UDB:control_6\,
            main_1 => \LED_Driver2:bI2C_UDB:control_5\,
            main_2 => \LED_Driver2:bI2C_UDB:control_4\,
            main_3 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver2:bI2C_UDB:lost_arb_reg\);

    \b1_critical_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \b1_critical_timer:TimerUDB:status_tc\,
            main_0 => \b1_critical_timer:TimerUDB:control_7\,
            main_1 => \b1_critical_timer:TimerUDB:per_zero\);

    \b2_critical_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \b2_critical_timer:TimerUDB:status_tc\,
            main_0 => \b2_critical_timer:TimerUDB:control_7\,
            main_1 => \b2_critical_timer:TimerUDB:per_zero\);

    \b3_critical_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \b3_critical_timer:TimerUDB:status_tc\,
            main_0 => \b3_critical_timer:TimerUDB:control_7\,
            main_1 => \b3_critical_timer:TimerUDB:per_zero\);

    \c1_critical_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \c1_critical_timer:TimerUDB:status_tc\,
            main_0 => \c1_critical_timer:TimerUDB:control_7\,
            main_1 => \c1_critical_timer:TimerUDB:per_zero\);

    \tach_critical_timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \tach_critical_timer:TimerUDB:status_tc\,
            main_0 => \tach_critical_timer:TimerUDB:control_7\,
            main_1 => \tach_critical_timer:TimerUDB:per_zero\);

    \CAN:CanIP\:cancell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            can_rx => Net_11,
            can_tx => Net_12,
            can_tx_en => Net_13,
            interrupt => Net_2);

    \CAN:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2,
            clock => ClockBlock_BUS_CLK);

    \CAN_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_52,
            cmp => \CAN_Timer:Net_261\,
            irq => \CAN_Timer:Net_57\);

    \LED_Driver2:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_4_split\,
            main_0 => \LED_Driver2:bI2C_UDB:control_6\,
            main_1 => \LED_Driver2:bI2C_UDB:control_5\,
            main_2 => \LED_Driver2:bI2C_UDB:control_2\,
            main_3 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver2:bI2C_UDB:lost_arb_reg\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    isr_can:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_52,
            clock => ClockBlock_BUS_CLK);

    \Node_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Node_Timer:Net_51\,
            cmp => \Node_Timer:Net_261\,
            irq => Net_57);

    isr_nodeok:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_57,
            clock => ClockBlock_BUS_CLK);

    \LED_Driver1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \LED_Driver1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75,
            control_7 => \LED_Driver1:bI2C_UDB:control_7\,
            control_6 => \LED_Driver1:bI2C_UDB:control_6\,
            control_5 => \LED_Driver1:bI2C_UDB:control_5\,
            control_4 => \LED_Driver1:bI2C_UDB:control_4\,
            control_3 => \LED_Driver1:bI2C_UDB:control_3\,
            control_2 => \LED_Driver1:bI2C_UDB:control_2\,
            control_1 => \LED_Driver1:bI2C_UDB:control_1\,
            control_0 => \LED_Driver1:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \LED_Driver1:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75,
            status_6 => open,
            status_5 => \LED_Driver1:bI2C_UDB:status_5\,
            status_4 => \LED_Driver1:bI2C_UDB:status_4\,
            status_3 => \LED_Driver1:bI2C_UDB:status_3\,
            status_2 => \LED_Driver1:bI2C_UDB:status_2\,
            status_1 => \LED_Driver1:bI2C_UDB:status_1\,
            status_0 => \LED_Driver1:bI2C_UDB:status_0\,
            interrupt => \LED_Driver1:Net_697\);

    \LED_Driver1:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75,
            cs_addr_1 => \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \LED_Driver1:bI2C_UDB:sda_in_reg\,
            so_comb => \LED_Driver1:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75,
            cs_addr_1 => \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \LED_Driver1:bI2C_UDB:clkgen_tc\,
            cl1_comb => \LED_Driver1:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \LED_Driver2:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \LED_Driver2:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_87,
            control_7 => \LED_Driver2:bI2C_UDB:control_7\,
            control_6 => \LED_Driver2:bI2C_UDB:control_6\,
            control_5 => \LED_Driver2:bI2C_UDB:control_5\,
            control_4 => \LED_Driver2:bI2C_UDB:control_4\,
            control_3 => \LED_Driver2:bI2C_UDB:control_3\,
            control_2 => \LED_Driver2:bI2C_UDB:control_2\,
            control_1 => \LED_Driver2:bI2C_UDB:control_1\,
            control_0 => \LED_Driver2:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \LED_Driver2:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_87,
            status_6 => open,
            status_5 => \LED_Driver2:bI2C_UDB:status_5\,
            status_4 => \LED_Driver2:bI2C_UDB:status_4\,
            status_3 => \LED_Driver2:bI2C_UDB:status_3\,
            status_2 => \LED_Driver2:bI2C_UDB:status_2\,
            status_1 => \LED_Driver2:bI2C_UDB:status_1\,
            status_0 => \LED_Driver2:bI2C_UDB:status_0\,
            interrupt => \LED_Driver2:Net_697\);

    \LED_Driver2:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_87,
            cs_addr_1 => \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \LED_Driver2:bI2C_UDB:sda_in_reg\,
            so_comb => \LED_Driver2:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_87,
            cs_addr_1 => \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \LED_Driver2:bI2C_UDB:clkgen_tc\,
            cl1_comb => \LED_Driver2:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            control_7 => \b1_critical_timer:TimerUDB:control_7\,
            control_6 => \b1_critical_timer:TimerUDB:control_6\,
            control_5 => \b1_critical_timer:TimerUDB:control_5\,
            control_4 => \b1_critical_timer:TimerUDB:control_4\,
            control_3 => \b1_critical_timer:TimerUDB:control_3\,
            control_2 => \b1_critical_timer:TimerUDB:control_2\,
            control_1 => \b1_critical_timer:TimerUDB:control_1\,
            control_0 => \b1_critical_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \b1_critical_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \b1_critical_timer:TimerUDB:status_3\,
            status_2 => \b1_critical_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \b1_critical_timer:TimerUDB:status_tc\);

    \b1_critical_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \b1_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \b1_critical_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \b1_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \b1_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \b1_critical_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \b1_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \b1_critical_timer:TimerUDB:per_zero\,
            z0_comb => \b1_critical_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \b1_critical_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \b1_critical_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \b1_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \b1_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \b1_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    b1_crit_int:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_111,
            clock => ClockBlock_BUS_CLK);

    \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            control_7 => \b2_critical_timer:TimerUDB:control_7\,
            control_6 => \b2_critical_timer:TimerUDB:control_6\,
            control_5 => \b2_critical_timer:TimerUDB:control_5\,
            control_4 => \b2_critical_timer:TimerUDB:control_4\,
            control_3 => \b2_critical_timer:TimerUDB:control_3\,
            control_2 => \b2_critical_timer:TimerUDB:control_2\,
            control_1 => \b2_critical_timer:TimerUDB:control_1\,
            control_0 => \b2_critical_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \b2_critical_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \b2_critical_timer:TimerUDB:status_3\,
            status_2 => \b2_critical_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \b2_critical_timer:TimerUDB:status_tc\);

    \b2_critical_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \b2_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \b2_critical_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \b2_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \b2_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \b2_critical_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \b2_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \b2_critical_timer:TimerUDB:per_zero\,
            z0_comb => \b2_critical_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \b2_critical_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \b2_critical_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \b2_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \b2_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \b2_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    b2_crit_int:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_154,
            clock => ClockBlock_BUS_CLK);

    \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            control_7 => \b3_critical_timer:TimerUDB:control_7\,
            control_6 => \b3_critical_timer:TimerUDB:control_6\,
            control_5 => \b3_critical_timer:TimerUDB:control_5\,
            control_4 => \b3_critical_timer:TimerUDB:control_4\,
            control_3 => \b3_critical_timer:TimerUDB:control_3\,
            control_2 => \b3_critical_timer:TimerUDB:control_2\,
            control_1 => \b3_critical_timer:TimerUDB:control_1\,
            control_0 => \b3_critical_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \b3_critical_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \b3_critical_timer:TimerUDB:status_3\,
            status_2 => \b3_critical_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \b3_critical_timer:TimerUDB:status_tc\);

    \b3_critical_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \b3_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \b3_critical_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \b3_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \b3_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \b3_critical_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \b3_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \b3_critical_timer:TimerUDB:per_zero\,
            z0_comb => \b3_critical_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \b3_critical_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \b3_critical_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \b3_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \b3_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \b3_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    b3_crit_int:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_164,
            clock => ClockBlock_BUS_CLK);

    \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            control_7 => \c1_critical_timer:TimerUDB:control_7\,
            control_6 => \c1_critical_timer:TimerUDB:control_6\,
            control_5 => \c1_critical_timer:TimerUDB:control_5\,
            control_4 => \c1_critical_timer:TimerUDB:control_4\,
            control_3 => \c1_critical_timer:TimerUDB:control_3\,
            control_2 => \c1_critical_timer:TimerUDB:control_2\,
            control_1 => \c1_critical_timer:TimerUDB:control_1\,
            control_0 => \c1_critical_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \c1_critical_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \c1_critical_timer:TimerUDB:status_3\,
            status_2 => \c1_critical_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \c1_critical_timer:TimerUDB:status_tc\);

    \c1_critical_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \c1_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \c1_critical_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \c1_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \c1_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \c1_critical_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \c1_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \c1_critical_timer:TimerUDB:per_zero\,
            z0_comb => \c1_critical_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \c1_critical_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \c1_critical_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \c1_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \c1_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \c1_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    c1_crit_int:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_174,
            clock => ClockBlock_BUS_CLK);

    \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            control_7 => \tach_critical_timer:TimerUDB:control_7\,
            control_6 => \tach_critical_timer:TimerUDB:control_6\,
            control_5 => \tach_critical_timer:TimerUDB:control_5\,
            control_4 => \tach_critical_timer:TimerUDB:control_4\,
            control_3 => \tach_critical_timer:TimerUDB:control_3\,
            control_2 => \tach_critical_timer:TimerUDB:control_2\,
            control_1 => \tach_critical_timer:TimerUDB:control_1\,
            control_0 => \tach_critical_timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \tach_critical_timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \tach_critical_timer:TimerUDB:status_3\,
            status_2 => \tach_critical_timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \tach_critical_timer:TimerUDB:status_tc\);

    \tach_critical_timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \tach_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \tach_critical_timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \tach_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \tach_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \tach_critical_timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_103,
            cs_addr_1 => \tach_critical_timer:TimerUDB:control_7\,
            cs_addr_0 => \tach_critical_timer:TimerUDB:per_zero\,
            z0_comb => \tach_critical_timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \tach_critical_timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \tach_critical_timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \tach_critical_timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \tach_critical_timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \tach_critical_timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    tach_crit_int:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_138,
            clock => ClockBlock_BUS_CLK);

    \LED_Driver1:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:sda_in_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:Net_1109_1\);

    \LED_Driver1:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_4\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:control_4\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_5 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_4_split\);

    \LED_Driver1:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_3\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:control_6\,
            main_1 => \LED_Driver1:bI2C_UDB:control_5\,
            main_2 => \LED_Driver1:bI2C_UDB:control_2\,
            main_3 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver1:bI2C_UDB:lost_arb_reg\);

    \LED_Driver1:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_2\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_4 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_2_split\);

    \LED_Driver1:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_1\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_7 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver1:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_0\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_7 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \LED_Driver1:bI2C_UDB:m_state_0_split\);

    \LED_Driver1:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:status_3\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:status_3\,
            main_1 => \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_7 => \LED_Driver1:bI2C_UDB:m_reset\);

    \LED_Driver1:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:status_2\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:status_2\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:bI2C_UDB:m_reset\);

    \LED_Driver1:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:status_1\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:status_1\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:Net_1109_1\,
            main_7 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_8 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver1:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:status_0\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:status_0\,
            main_1 => \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_6 => \LED_Driver1:bI2C_UDB:m_reset\);

    \LED_Driver1:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:scl_in_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:Net_1109_0\);

    \LED_Driver1:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:scl_in_last_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:scl_in_reg\);

    \LED_Driver1:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:scl_in_last_reg\);

    \LED_Driver1:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:sda_in_last_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:sda_in_reg\);

    \LED_Driver1:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:sda_in_last_reg\);

    \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:clkgen_tc\,
            main_1 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_2 => \LED_Driver1:bI2C_UDB:cnt_reset\);

    \LED_Driver1:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:lost_arb_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_2 => \LED_Driver1:bI2C_UDB:lost_arb_reg\);

    \LED_Driver1:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_0_split\,
            main_0 => \LED_Driver1:bI2C_UDB:control_7\,
            main_1 => \LED_Driver1:bI2C_UDB:control_6\,
            main_2 => \LED_Driver1:bI2C_UDB:control_5\,
            main_3 => \LED_Driver1:bI2C_UDB:control_4\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver1:bI2C_UDB:lost_arb_reg\);

    \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_1 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver1:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:bus_busy_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:scl_in_reg\,
            main_1 => \LED_Driver1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \LED_Driver1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \LED_Driver1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \LED_Driver1:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_6 => \LED_Driver1:bI2C_UDB:bus_busy_reg\);

    \LED_Driver1:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:clk_eq_reg\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:Net_1109_0\,
            main_1 => \LED_Driver1:Net_643_3\);

    \LED_Driver1:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:Net_643_3\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:bI2C_UDB:clkgen_cl1\,
            main_1 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_7 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \LED_Driver1:bI2C_UDB:cnt_reset\);

    \LED_Driver1:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:sda_x_wire\,
            clock_0 => Net_75,
            main_0 => \LED_Driver1:sda_x_wire\,
            main_1 => \LED_Driver1:bI2C_UDB:control_4\,
            main_2 => \LED_Driver1:bI2C_UDB:shift_data_out\,
            main_3 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_7 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_8 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_9 => \LED_Driver1:bI2C_UDB:lost_arb_reg\,
            main_10 => \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\);

    \LED_Driver1:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_reset\,
            clock_0 => Net_75,
            main_0 => Net_77,
            main_1 => \LED_Driver1:bI2C_UDB:control_1\);

    \LED_Driver2:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:sda_in_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:Net_1109_1\);

    \LED_Driver2:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_4\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:control_4\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_5 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_4_split\);

    \LED_Driver2:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_3\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:control_6\,
            main_1 => \LED_Driver2:bI2C_UDB:control_5\,
            main_2 => \LED_Driver2:bI2C_UDB:control_2\,
            main_3 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver2:bI2C_UDB:lost_arb_reg\);

    \LED_Driver2:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_2\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_3 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_4 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_2_split\);

    \LED_Driver2:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_1\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_7 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver2:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_state_0\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:tx_reg_empty\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_7 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \LED_Driver2:bI2C_UDB:m_state_0_split\);

    \LED_Driver2:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:status_3\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:status_3\,
            main_1 => \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_7 => \LED_Driver2:bI2C_UDB:m_reset\);

    \LED_Driver2:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:status_2\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:status_2\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:bI2C_UDB:m_reset\);

    \LED_Driver2:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:status_1\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:status_1\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:Net_1109_1\,
            main_7 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_8 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver2:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:status_0\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:status_0\,
            main_1 => \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_6 => \LED_Driver2:bI2C_UDB:m_reset\);

    \LED_Driver2:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:scl_in_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:Net_1109_0\);

    \LED_Driver2:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:scl_in_last_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:scl_in_reg\);

    \LED_Driver2:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:scl_in_last_reg\);

    \LED_Driver2:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:sda_in_last_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:sda_in_reg\);

    \LED_Driver2:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:sda_in_last_reg\);

    \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:clkgen_tc\,
            main_1 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_2 => \LED_Driver2:bI2C_UDB:cnt_reset\);

    \LED_Driver2:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:lost_arb_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_2 => \LED_Driver2:bI2C_UDB:lost_arb_reg\);

    \LED_Driver1:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver1:bI2C_UDB:m_state_2_split\,
            main_0 => \LED_Driver1:bI2C_UDB:control_6\,
            main_1 => \LED_Driver1:bI2C_UDB:control_5\,
            main_2 => \LED_Driver1:bI2C_UDB:control_4\,
            main_3 => \LED_Driver1:bI2C_UDB:tx_reg_empty\,
            main_4 => \LED_Driver1:bI2C_UDB:m_state_4\,
            main_5 => \LED_Driver1:bI2C_UDB:m_state_3\,
            main_6 => \LED_Driver1:bI2C_UDB:m_state_2\,
            main_7 => \LED_Driver1:bI2C_UDB:m_state_1\,
            main_8 => \LED_Driver1:bI2C_UDB:m_state_0\,
            main_9 => \LED_Driver1:bI2C_UDB:m_reset\,
            main_10 => \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \LED_Driver1:bI2C_UDB:lost_arb_reg\);

    \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_1 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\);

    \LED_Driver2:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:bus_busy_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:scl_in_reg\,
            main_1 => \LED_Driver2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \LED_Driver2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \LED_Driver2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \LED_Driver2:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_6 => \LED_Driver2:bI2C_UDB:bus_busy_reg\);

    \LED_Driver2:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:clk_eq_reg\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:Net_1109_0\,
            main_1 => \LED_Driver2:Net_643_3\);

    \LED_Driver2:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:Net_643_3\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:bI2C_UDB:clkgen_cl1\,
            main_1 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_2 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_6 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_7 => \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \LED_Driver2:bI2C_UDB:cnt_reset\);

    \LED_Driver2:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:sda_x_wire\,
            clock_0 => Net_87,
            main_0 => \LED_Driver2:sda_x_wire\,
            main_1 => \LED_Driver2:bI2C_UDB:control_4\,
            main_2 => \LED_Driver2:bI2C_UDB:shift_data_out\,
            main_3 => \LED_Driver2:bI2C_UDB:m_state_4\,
            main_4 => \LED_Driver2:bI2C_UDB:m_state_3\,
            main_5 => \LED_Driver2:bI2C_UDB:m_state_2\,
            main_6 => \LED_Driver2:bI2C_UDB:m_state_1\,
            main_7 => \LED_Driver2:bI2C_UDB:m_state_0\,
            main_8 => \LED_Driver2:bI2C_UDB:m_reset\,
            main_9 => \LED_Driver2:bI2C_UDB:lost_arb_reg\,
            main_10 => \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\);

    \LED_Driver2:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LED_Driver2:bI2C_UDB:m_reset\,
            clock_0 => Net_87,
            main_0 => Net_89,
            main_1 => \LED_Driver2:bI2C_UDB:control_1\);

    Net_111:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_111,
            clock_0 => Net_103,
            main_0 => \b1_critical_timer:TimerUDB:control_7\,
            main_1 => \b1_critical_timer:TimerUDB:per_zero\);

    Net_154:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_154,
            clock_0 => Net_103,
            main_0 => \b2_critical_timer:TimerUDB:control_7\,
            main_1 => \b2_critical_timer:TimerUDB:per_zero\);

    Net_164:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_164,
            clock_0 => Net_103,
            main_0 => \b3_critical_timer:TimerUDB:control_7\,
            main_1 => \b3_critical_timer:TimerUDB:per_zero\);

    Net_174:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_174,
            clock_0 => Net_103,
            main_0 => \c1_critical_timer:TimerUDB:control_7\,
            main_1 => \c1_critical_timer:TimerUDB:per_zero\);

    Net_138:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_138,
            clock_0 => Net_103,
            main_0 => \tach_critical_timer:TimerUDB:control_7\,
            main_1 => \tach_critical_timer:TimerUDB:per_zero\);

END __DEFAULT__;
