<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SmartSnippets DA1468x/DA15xxx SDK: UART2_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1468x/DA15xxx SDK
   &#160;<span id="projectnumber">Version 1.0.14.1081</span>
   </div>
   <div id="projectbrief">Combo Bluetooth Smart and 802.15.4</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UART2_Type Struct Reference<div class="ingroups"><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_a_e.html">DA14680AE</a> &raquo; <a class="el" href="group___device___peripheral__peripherals___d_a14680_a_e.html">Device_Peripheral_peripherals_DA14680AE</a><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_a.html">DA14680BA</a> &raquo;  &#124; <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html">Device_Peripheral_Registers_DA14680BA</a><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_b.html">DA14680BB</a> &raquo;  &#124; <a class="el" href="group___device___peripheral___registers___d_a14680_b_b.html">Device_Peripheral_Registers_DA14680BB</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART2 registers (UART2)  
 <a href="struct_u_a_r_t2___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a14680_a_e_8h_source.html">DA14680AE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2a78e12b4b01a88edfadcaea4c16d156"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a2a78e12b4b01a88edfadcaea4c16d156">UART2_RBR_THR_DLL_REG</a></td></tr>
<tr class="separator:a2a78e12b4b01a88edfadcaea4c16d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac654dff1143084502ea3690c69f435ee"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ac654dff1143084502ea3690c69f435ee">UART2_IER_DLH_REG</a></td></tr>
<tr class="separator:ac654dff1143084502ea3690c69f435ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cb9067ca6065ab780c76bb8e731eb5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a33cb9067ca6065ab780c76bb8e731eb5">UART2_IIR_FCR_REG</a></td></tr>
<tr class="separator:a33cb9067ca6065ab780c76bb8e731eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef895c68cf0098077a61caa071f55858"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#aef895c68cf0098077a61caa071f55858">UART2_LCR_REG</a></td></tr>
<tr class="separator:aef895c68cf0098077a61caa071f55858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c61ca8739eeaafadfc1e7abbe7bd442"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a3c61ca8739eeaafadfc1e7abbe7bd442">UART2_MCR_REG</a></td></tr>
<tr class="separator:a3c61ca8739eeaafadfc1e7abbe7bd442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad723d749e8f6850bbfd9c9be752f5536"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ad723d749e8f6850bbfd9c9be752f5536">UART2_LSR_REG</a></td></tr>
<tr class="separator:ad723d749e8f6850bbfd9c9be752f5536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace67ec96ca146992c36b4e27e1bbb819"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ace67ec96ca146992c36b4e27e1bbb819">UART2_MSR_REG</a></td></tr>
<tr class="separator:ace67ec96ca146992c36b4e27e1bbb819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939ae2d668308abe9309a57bd2b94f03"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a939ae2d668308abe9309a57bd2b94f03">UART2_SCR_REG</a></td></tr>
<tr class="separator:a939ae2d668308abe9309a57bd2b94f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec4eb06ac8037dbbb73369a21d143c6"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a0ec4eb06ac8037dbbb73369a21d143c6">UART2_SRBR_STHR0_REG</a></td></tr>
<tr class="separator:a0ec4eb06ac8037dbbb73369a21d143c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b9eb415da155de41a90684061a18c9"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a04b9eb415da155de41a90684061a18c9">UART2_SRBR_STHR1_REG</a></td></tr>
<tr class="separator:a04b9eb415da155de41a90684061a18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8abea7f422deafa4102bcae78c98e9"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a9a8abea7f422deafa4102bcae78c98e9">UART2_SRBR_STHR2_REG</a></td></tr>
<tr class="separator:a9a8abea7f422deafa4102bcae78c98e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd">UART2_SRBR_STHR3_REG</a></td></tr>
<tr class="separator:ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a03e3d1989897b34b29e2d557ad6a3"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a39a03e3d1989897b34b29e2d557ad6a3">UART2_SRBR_STHR4_REG</a></td></tr>
<tr class="separator:a39a03e3d1989897b34b29e2d557ad6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6668e982adfe62e7478f1b4f925821ff"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a6668e982adfe62e7478f1b4f925821ff">UART2_SRBR_STHR5_REG</a></td></tr>
<tr class="separator:a6668e982adfe62e7478f1b4f925821ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7871de59de4b16e7f1c4974b3f194d0c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a7871de59de4b16e7f1c4974b3f194d0c">UART2_SRBR_STHR6_REG</a></td></tr>
<tr class="separator:a7871de59de4b16e7f1c4974b3f194d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd2afdb00c7695315286b07e0883fdb"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#afbd2afdb00c7695315286b07e0883fdb">UART2_SRBR_STHR7_REG</a></td></tr>
<tr class="separator:afbd2afdb00c7695315286b07e0883fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0404c628d2167fda8c43e7c4acc0858"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#af0404c628d2167fda8c43e7c4acc0858">UART2_SRBR_STHR8_REG</a></td></tr>
<tr class="separator:af0404c628d2167fda8c43e7c4acc0858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea2fcd643aa1756bb6f8a47f76fa05b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a7ea2fcd643aa1756bb6f8a47f76fa05b">UART2_SRBR_STHR9_REG</a></td></tr>
<tr class="separator:a7ea2fcd643aa1756bb6f8a47f76fa05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e82feb0a8337d78d6659efe7d3f1cc"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ad4e82feb0a8337d78d6659efe7d3f1cc">UART2_SRBR_STHR10_REG</a></td></tr>
<tr class="separator:ad4e82feb0a8337d78d6659efe7d3f1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d665b3c630986fe1d8698937d06e5f"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a30d665b3c630986fe1d8698937d06e5f">UART2_SRBR_STHR11_REG</a></td></tr>
<tr class="separator:a30d665b3c630986fe1d8698937d06e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902e2a6ae7655ae56e2d0a04b5df348c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a902e2a6ae7655ae56e2d0a04b5df348c">UART2_SRBR_STHR12_REG</a></td></tr>
<tr class="separator:a902e2a6ae7655ae56e2d0a04b5df348c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1813eb78d85fcad0d22a868f252ac5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a1e1813eb78d85fcad0d22a868f252ac5">UART2_SRBR_STHR13_REG</a></td></tr>
<tr class="separator:a1e1813eb78d85fcad0d22a868f252ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877ca5176141932f29f0e04c13ab43ca"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a877ca5176141932f29f0e04c13ab43ca">UART2_SRBR_STHR14_REG</a></td></tr>
<tr class="separator:a877ca5176141932f29f0e04c13ab43ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9d9b95dfb6bbc0402f60148c1544a9"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a0d9d9b95dfb6bbc0402f60148c1544a9">UART2_SRBR_STHR15_REG</a></td></tr>
<tr class="separator:a0d9d9b95dfb6bbc0402f60148c1544a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9bd3d159c0b6b16124a312beaef305"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a7d9bd3d159c0b6b16124a312beaef305">UART2_FAR_REG</a></td></tr>
<tr class="separator:a7d9bd3d159c0b6b16124a312beaef305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8595783d80919f53a9e8d4a2352786"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a8c8595783d80919f53a9e8d4a2352786">UART2_USR_REG</a></td></tr>
<tr class="separator:a8c8595783d80919f53a9e8d4a2352786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec5d94575da1d498a9710a7e2cb46c8"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a4ec5d94575da1d498a9710a7e2cb46c8">UART2_TFL_REG</a></td></tr>
<tr class="separator:a4ec5d94575da1d498a9710a7e2cb46c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1331011a838db2e06494f370c1cfc0b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ae1331011a838db2e06494f370c1cfc0b">UART2_RFL_REG</a></td></tr>
<tr class="separator:ae1331011a838db2e06494f370c1cfc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130fa6f54d1ca961bfa6e41ba361798b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a130fa6f54d1ca961bfa6e41ba361798b">UART2_SRR_REG</a></td></tr>
<tr class="separator:a130fa6f54d1ca961bfa6e41ba361798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f22760d10e6dfcac6369504787ae12b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a5f22760d10e6dfcac6369504787ae12b">UART2_SRTS_REG</a></td></tr>
<tr class="separator:a5f22760d10e6dfcac6369504787ae12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d599878d853a0dbca6ff47c844e3aa"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ad7d599878d853a0dbca6ff47c844e3aa">UART2_SBCR_REG</a></td></tr>
<tr class="separator:ad7d599878d853a0dbca6ff47c844e3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51e6c3e68fb8a9e1ee31651009842ca"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#aa51e6c3e68fb8a9e1ee31651009842ca">UART2_SDMAM_REG</a></td></tr>
<tr class="separator:aa51e6c3e68fb8a9e1ee31651009842ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0b1992b3ef09c4776ce8fbb3287dd3"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#aae0b1992b3ef09c4776ce8fbb3287dd3">UART2_SFE_REG</a></td></tr>
<tr class="separator:aae0b1992b3ef09c4776ce8fbb3287dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe0ebd5a1bd72412df7301776c9f413"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a4fe0ebd5a1bd72412df7301776c9f413">UART2_SRT_REG</a></td></tr>
<tr class="separator:a4fe0ebd5a1bd72412df7301776c9f413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3455c26286f774454fadae0e4ee9561"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ae3455c26286f774454fadae0e4ee9561">UART2_STET_REG</a></td></tr>
<tr class="separator:ae3455c26286f774454fadae0e4ee9561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc76b0014e1b7e6c78f29c873f7bd72"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a0dc76b0014e1b7e6c78f29c873f7bd72">UART2_HTX_REG</a></td></tr>
<tr class="separator:a0dc76b0014e1b7e6c78f29c873f7bd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ffc5e48f9c01ce58b4223563eeda03"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ac1ffc5e48f9c01ce58b4223563eeda03">UART2_DMASA_REG</a></td></tr>
<tr class="separator:ac1ffc5e48f9c01ce58b4223563eeda03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f79ac5aa7f861bfa136eeb8b8ef15c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a20f79ac5aa7f861bfa136eeb8b8ef15c">UART2_DLF_REG</a></td></tr>
<tr class="separator:a20f79ac5aa7f861bfa136eeb8b8ef15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2008b4d1510fad795990207611b28e8"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ac2008b4d1510fad795990207611b28e8">UART2_CPR_REG</a></td></tr>
<tr class="separator:ac2008b4d1510fad795990207611b28e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae008764f055a3c56ae203026ca4faa3d"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ae008764f055a3c56ae203026ca4faa3d">UART2_UCV_REG</a></td></tr>
<tr class="separator:ae008764f055a3c56ae203026ca4faa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993a1e90cdbca68e58e70fed669a9256"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a993a1e90cdbca68e58e70fed669a9256">UART2_CTR_REG</a></td></tr>
<tr class="separator:a993a1e90cdbca68e58e70fed669a9256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a78e12b4b01a88edfadcaea4c16d156"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a2a78e12b4b01a88edfadcaea4c16d156">UART2_RBR_THR_DLL_REG</a></td></tr>
<tr class="separator:a2a78e12b4b01a88edfadcaea4c16d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac654dff1143084502ea3690c69f435ee"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ac654dff1143084502ea3690c69f435ee">UART2_IER_DLH_REG</a></td></tr>
<tr class="separator:ac654dff1143084502ea3690c69f435ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cb9067ca6065ab780c76bb8e731eb5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a33cb9067ca6065ab780c76bb8e731eb5">UART2_IIR_FCR_REG</a></td></tr>
<tr class="separator:a33cb9067ca6065ab780c76bb8e731eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef895c68cf0098077a61caa071f55858"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#aef895c68cf0098077a61caa071f55858">UART2_LCR_REG</a></td></tr>
<tr class="separator:aef895c68cf0098077a61caa071f55858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c61ca8739eeaafadfc1e7abbe7bd442"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a3c61ca8739eeaafadfc1e7abbe7bd442">UART2_MCR_REG</a></td></tr>
<tr class="separator:a3c61ca8739eeaafadfc1e7abbe7bd442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad723d749e8f6850bbfd9c9be752f5536"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ad723d749e8f6850bbfd9c9be752f5536">UART2_LSR_REG</a></td></tr>
<tr class="separator:ad723d749e8f6850bbfd9c9be752f5536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace67ec96ca146992c36b4e27e1bbb819"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ace67ec96ca146992c36b4e27e1bbb819">UART2_MSR_REG</a></td></tr>
<tr class="separator:ace67ec96ca146992c36b4e27e1bbb819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939ae2d668308abe9309a57bd2b94f03"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a939ae2d668308abe9309a57bd2b94f03">UART2_SCR_REG</a></td></tr>
<tr class="separator:a939ae2d668308abe9309a57bd2b94f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec4eb06ac8037dbbb73369a21d143c6"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a0ec4eb06ac8037dbbb73369a21d143c6">UART2_SRBR_STHR0_REG</a></td></tr>
<tr class="separator:a0ec4eb06ac8037dbbb73369a21d143c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b9eb415da155de41a90684061a18c9"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a04b9eb415da155de41a90684061a18c9">UART2_SRBR_STHR1_REG</a></td></tr>
<tr class="separator:a04b9eb415da155de41a90684061a18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8abea7f422deafa4102bcae78c98e9"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a9a8abea7f422deafa4102bcae78c98e9">UART2_SRBR_STHR2_REG</a></td></tr>
<tr class="separator:a9a8abea7f422deafa4102bcae78c98e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd">UART2_SRBR_STHR3_REG</a></td></tr>
<tr class="separator:ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a03e3d1989897b34b29e2d557ad6a3"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a39a03e3d1989897b34b29e2d557ad6a3">UART2_SRBR_STHR4_REG</a></td></tr>
<tr class="separator:a39a03e3d1989897b34b29e2d557ad6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6668e982adfe62e7478f1b4f925821ff"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a6668e982adfe62e7478f1b4f925821ff">UART2_SRBR_STHR5_REG</a></td></tr>
<tr class="separator:a6668e982adfe62e7478f1b4f925821ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7871de59de4b16e7f1c4974b3f194d0c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a7871de59de4b16e7f1c4974b3f194d0c">UART2_SRBR_STHR6_REG</a></td></tr>
<tr class="separator:a7871de59de4b16e7f1c4974b3f194d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd2afdb00c7695315286b07e0883fdb"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#afbd2afdb00c7695315286b07e0883fdb">UART2_SRBR_STHR7_REG</a></td></tr>
<tr class="separator:afbd2afdb00c7695315286b07e0883fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0404c628d2167fda8c43e7c4acc0858"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#af0404c628d2167fda8c43e7c4acc0858">UART2_SRBR_STHR8_REG</a></td></tr>
<tr class="separator:af0404c628d2167fda8c43e7c4acc0858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea2fcd643aa1756bb6f8a47f76fa05b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a7ea2fcd643aa1756bb6f8a47f76fa05b">UART2_SRBR_STHR9_REG</a></td></tr>
<tr class="separator:a7ea2fcd643aa1756bb6f8a47f76fa05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e82feb0a8337d78d6659efe7d3f1cc"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ad4e82feb0a8337d78d6659efe7d3f1cc">UART2_SRBR_STHR10_REG</a></td></tr>
<tr class="separator:ad4e82feb0a8337d78d6659efe7d3f1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d665b3c630986fe1d8698937d06e5f"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a30d665b3c630986fe1d8698937d06e5f">UART2_SRBR_STHR11_REG</a></td></tr>
<tr class="separator:a30d665b3c630986fe1d8698937d06e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902e2a6ae7655ae56e2d0a04b5df348c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a902e2a6ae7655ae56e2d0a04b5df348c">UART2_SRBR_STHR12_REG</a></td></tr>
<tr class="separator:a902e2a6ae7655ae56e2d0a04b5df348c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1813eb78d85fcad0d22a868f252ac5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a1e1813eb78d85fcad0d22a868f252ac5">UART2_SRBR_STHR13_REG</a></td></tr>
<tr class="separator:a1e1813eb78d85fcad0d22a868f252ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877ca5176141932f29f0e04c13ab43ca"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a877ca5176141932f29f0e04c13ab43ca">UART2_SRBR_STHR14_REG</a></td></tr>
<tr class="separator:a877ca5176141932f29f0e04c13ab43ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9d9b95dfb6bbc0402f60148c1544a9"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a0d9d9b95dfb6bbc0402f60148c1544a9">UART2_SRBR_STHR15_REG</a></td></tr>
<tr class="separator:a0d9d9b95dfb6bbc0402f60148c1544a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9bd3d159c0b6b16124a312beaef305"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a7d9bd3d159c0b6b16124a312beaef305">UART2_FAR_REG</a></td></tr>
<tr class="separator:a7d9bd3d159c0b6b16124a312beaef305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8595783d80919f53a9e8d4a2352786"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a8c8595783d80919f53a9e8d4a2352786">UART2_USR_REG</a></td></tr>
<tr class="separator:a8c8595783d80919f53a9e8d4a2352786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec5d94575da1d498a9710a7e2cb46c8"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a4ec5d94575da1d498a9710a7e2cb46c8">UART2_TFL_REG</a></td></tr>
<tr class="separator:a4ec5d94575da1d498a9710a7e2cb46c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1331011a838db2e06494f370c1cfc0b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ae1331011a838db2e06494f370c1cfc0b">UART2_RFL_REG</a></td></tr>
<tr class="separator:ae1331011a838db2e06494f370c1cfc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130fa6f54d1ca961bfa6e41ba361798b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a130fa6f54d1ca961bfa6e41ba361798b">UART2_SRR_REG</a></td></tr>
<tr class="separator:a130fa6f54d1ca961bfa6e41ba361798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f22760d10e6dfcac6369504787ae12b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a5f22760d10e6dfcac6369504787ae12b">UART2_SRTS_REG</a></td></tr>
<tr class="separator:a5f22760d10e6dfcac6369504787ae12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d599878d853a0dbca6ff47c844e3aa"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ad7d599878d853a0dbca6ff47c844e3aa">UART2_SBCR_REG</a></td></tr>
<tr class="separator:ad7d599878d853a0dbca6ff47c844e3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51e6c3e68fb8a9e1ee31651009842ca"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#aa51e6c3e68fb8a9e1ee31651009842ca">UART2_SDMAM_REG</a></td></tr>
<tr class="separator:aa51e6c3e68fb8a9e1ee31651009842ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0b1992b3ef09c4776ce8fbb3287dd3"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#aae0b1992b3ef09c4776ce8fbb3287dd3">UART2_SFE_REG</a></td></tr>
<tr class="separator:aae0b1992b3ef09c4776ce8fbb3287dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe0ebd5a1bd72412df7301776c9f413"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a4fe0ebd5a1bd72412df7301776c9f413">UART2_SRT_REG</a></td></tr>
<tr class="separator:a4fe0ebd5a1bd72412df7301776c9f413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3455c26286f774454fadae0e4ee9561"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ae3455c26286f774454fadae0e4ee9561">UART2_STET_REG</a></td></tr>
<tr class="separator:ae3455c26286f774454fadae0e4ee9561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc76b0014e1b7e6c78f29c873f7bd72"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a0dc76b0014e1b7e6c78f29c873f7bd72">UART2_HTX_REG</a></td></tr>
<tr class="separator:a0dc76b0014e1b7e6c78f29c873f7bd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ffc5e48f9c01ce58b4223563eeda03"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ac1ffc5e48f9c01ce58b4223563eeda03">UART2_DMASA_REG</a></td></tr>
<tr class="separator:ac1ffc5e48f9c01ce58b4223563eeda03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f79ac5aa7f861bfa136eeb8b8ef15c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a20f79ac5aa7f861bfa136eeb8b8ef15c">UART2_DLF_REG</a></td></tr>
<tr class="separator:a20f79ac5aa7f861bfa136eeb8b8ef15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2008b4d1510fad795990207611b28e8"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ac2008b4d1510fad795990207611b28e8">UART2_CPR_REG</a></td></tr>
<tr class="separator:ac2008b4d1510fad795990207611b28e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae008764f055a3c56ae203026ca4faa3d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#ae008764f055a3c56ae203026ca4faa3d">UART2_UCV_REG</a></td></tr>
<tr class="separator:ae008764f055a3c56ae203026ca4faa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993a1e90cdbca68e58e70fed669a9256"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2___type.html#a993a1e90cdbca68e58e70fed669a9256">UART2_CTR_REG</a></td></tr>
<tr class="separator:a993a1e90cdbca68e58e70fed669a9256"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART2 registers (UART2) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac2008b4d1510fad795990207611b28e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_CPR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011F4) Component Parameter Register </p>

</div>
</div>
<a class="anchor" id="ac2008b4d1510fad795990207611b28e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_CPR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F4) Component Parameter Register</p>
<p>(@ 0x500011F4) Component Parameter Register </p>

</div>
</div>
<a class="anchor" id="a993a1e90cdbca68e58e70fed669a9256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_CTR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011FC) Component Type Register </p>

</div>
</div>
<a class="anchor" id="a993a1e90cdbca68e58e70fed669a9256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_CTR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000FC) Component Type Register</p>
<p>(@ 0x500011FC) Component Type Register </p>

</div>
</div>
<a class="anchor" id="a20f79ac5aa7f861bfa136eeb8b8ef15c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_DLF_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011C0) Divisor Latch Fraction Register </p>

</div>
</div>
<a class="anchor" id="a20f79ac5aa7f861bfa136eeb8b8ef15c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_DLF_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C0) Divisor Latch Fraction Register</p>
<p>(@ 0x500011C0) Divisor Latch Fraction Register </p>

</div>
</div>
<a class="anchor" id="ac1ffc5e48f9c01ce58b4223563eeda03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_DMASA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011A8) DMA Software Acknowledge </p>

</div>
</div>
<a class="anchor" id="ac1ffc5e48f9c01ce58b4223563eeda03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_DMASA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A8) DMA Software Acknowledge</p>
<p>(@ 0x500011A8) DMA Software Acknowledge </p>

</div>
</div>
<a class="anchor" id="a7d9bd3d159c0b6b16124a312beaef305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_FAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001170) FIFO Access Register </p>

</div>
</div>
<a class="anchor" id="a7d9bd3d159c0b6b16124a312beaef305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_FAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000070) FIFO Access Register</p>
<p>(@ 0x50001170) FIFO Access Register </p>

</div>
</div>
<a class="anchor" id="a0dc76b0014e1b7e6c78f29c873f7bd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_HTX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011A4) Halt TX </p>

</div>
</div>
<a class="anchor" id="a0dc76b0014e1b7e6c78f29c873f7bd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_HTX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A4) Halt TX</p>
<p>(@ 0x500011A4) Halt TX </p>

</div>
</div>
<a class="anchor" id="ac654dff1143084502ea3690c69f435ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_IER_DLH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001104) Interrupt Enable Register</p>
<p>(@ 0x50001104) Interrupt Enable Register/Divisor Latch High </p>

</div>
</div>
<a class="anchor" id="ac654dff1143084502ea3690c69f435ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_IER_DLH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Interrupt Enable Register</p>
<p>(@ 0x50001104) Interrupt Enable Register/Divisor Latch High </p>

</div>
</div>
<a class="anchor" id="a33cb9067ca6065ab780c76bb8e731eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_IIR_FCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001108) Interrupt Identification Register/FIFO Control Register </p>

</div>
</div>
<a class="anchor" id="a33cb9067ca6065ab780c76bb8e731eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_IIR_FCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) Interrupt Identification Register/FIFO Control Register</p>
<p>(@ 0x50001108) Interrupt Identification Register/FIFO Control Register </p>

</div>
</div>
<a class="anchor" id="aef895c68cf0098077a61caa071f55858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_LCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000110C) Line Control Register </p>

</div>
</div>
<a class="anchor" id="aef895c68cf0098077a61caa071f55858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_LCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Line Control Register</p>
<p>(@ 0x5000110C) Line Control Register </p>

</div>
</div>
<a class="anchor" id="ad723d749e8f6850bbfd9c9be752f5536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_LSR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001114) Line Status Register </p>

</div>
</div>
<a class="anchor" id="ad723d749e8f6850bbfd9c9be752f5536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_LSR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Line Status Register</p>
<p>(@ 0x50001114) Line Status Register </p>

</div>
</div>
<a class="anchor" id="a3c61ca8739eeaafadfc1e7abbe7bd442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_MCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001110) Modem Control Register </p>

</div>
</div>
<a class="anchor" id="a3c61ca8739eeaafadfc1e7abbe7bd442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_MCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Modem Control Register</p>
<p>(@ 0x50001110) Modem Control Register </p>

</div>
</div>
<a class="anchor" id="ace67ec96ca146992c36b4e27e1bbb819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_MSR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001118) Modem Status Register </p>

</div>
</div>
<a class="anchor" id="ace67ec96ca146992c36b4e27e1bbb819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_MSR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) Modem Status Register</p>
<p>(@ 0x50001118) Modem Status Register </p>

</div>
</div>
<a class="anchor" id="a2a78e12b4b01a88edfadcaea4c16d156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_RBR_THR_DLL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50001100) UART2 Structure (@ 0x50001100) Receive Buffer Register</p>
<p>&lt; (@ 0x50001100) UART2 Structure (@ 0x50001100) Receive Buffer Register/Transmit Holding Register/Divisor Latch Low </p>

</div>
</div>
<a class="anchor" id="a2a78e12b4b01a88edfadcaea4c16d156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_RBR_THR_DLL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50001100) UART2 Structure (@ 0x00000000) Receive Buffer Register</p>
<p>&lt; (@ 0x50001100) UART2 Structure (@ 0x50001100) Receive Buffer Register/Transmit Holding Register/Divisor Latch Low </p>

</div>
</div>
<a class="anchor" id="ae1331011a838db2e06494f370c1cfc0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_RFL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001184) Receive FIFO Level.</p>
<p>(@ 0x50001184) Receive FIFO Level </p>

</div>
</div>
<a class="anchor" id="ae1331011a838db2e06494f370c1cfc0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_RFL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000084) Receive FIFO Level.</p>
<p>(@ 0x50001184) Receive FIFO Level </p>

</div>
</div>
<a class="anchor" id="ad7d599878d853a0dbca6ff47c844e3aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SBCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001190) Shadow Break Control Register </p>

</div>
</div>
<a class="anchor" id="ad7d599878d853a0dbca6ff47c844e3aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SBCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000090) Shadow Break Control Register</p>
<p>(@ 0x50001190) Shadow Break Control Register </p>

</div>
</div>
<a class="anchor" id="a939ae2d668308abe9309a57bd2b94f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000111C) Scratchpad Register </p>

</div>
</div>
<a class="anchor" id="a939ae2d668308abe9309a57bd2b94f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) Scratchpad Register</p>
<p>(@ 0x5000111C) Scratchpad Register </p>

</div>
</div>
<a class="anchor" id="aa51e6c3e68fb8a9e1ee31651009842ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SDMAM_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001194) Shadow DMA Mode </p>

</div>
</div>
<a class="anchor" id="aa51e6c3e68fb8a9e1ee31651009842ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SDMAM_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000094) Shadow DMA Mode</p>
<p>(@ 0x50001194) Shadow DMA Mode </p>

</div>
</div>
<a class="anchor" id="aae0b1992b3ef09c4776ce8fbb3287dd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SFE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001198) Shadow FIFO Enable </p>

</div>
</div>
<a class="anchor" id="aae0b1992b3ef09c4776ce8fbb3287dd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SFE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000098) Shadow FIFO Enable</p>
<p>(@ 0x50001198) Shadow FIFO Enable </p>

</div>
</div>
<a class="anchor" id="a0ec4eb06ac8037dbbb73369a21d143c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR0_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001130) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a0ec4eb06ac8037dbbb73369a21d143c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR0_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001130) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="ad4e82feb0a8337d78d6659efe7d3f1cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR10_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001158) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="ad4e82feb0a8337d78d6659efe7d3f1cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR10_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001158) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a30d665b3c630986fe1d8698937d06e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR11_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000115C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a30d665b3c630986fe1d8698937d06e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR11_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005C) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x5000115C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a902e2a6ae7655ae56e2d0a04b5df348c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR12_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001160) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a902e2a6ae7655ae56e2d0a04b5df348c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR12_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001160) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a1e1813eb78d85fcad0d22a868f252ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR13_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001164) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a1e1813eb78d85fcad0d22a868f252ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR13_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001164) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a877ca5176141932f29f0e04c13ab43ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR14_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001168) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a877ca5176141932f29f0e04c13ab43ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR14_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001168) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a0d9d9b95dfb6bbc0402f60148c1544a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR15_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000116C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a0d9d9b95dfb6bbc0402f60148c1544a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR15_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006C) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x5000116C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a04b9eb415da155de41a90684061a18c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001134) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a04b9eb415da155de41a90684061a18c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001134) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a9a8abea7f422deafa4102bcae78c98e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001138) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a9a8abea7f422deafa4102bcae78c98e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001138) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR3_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000113C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="ab1a7fcbf5e3dc1e8f61c30bcdf08a9dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR3_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x5000113C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a39a03e3d1989897b34b29e2d557ad6a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR4_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001140) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a39a03e3d1989897b34b29e2d557ad6a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR4_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001140) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a6668e982adfe62e7478f1b4f925821ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR5_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001144) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a6668e982adfe62e7478f1b4f925821ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR5_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001144) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a7871de59de4b16e7f1c4974b3f194d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR6_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001148) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a7871de59de4b16e7f1c4974b3f194d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR6_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001148) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="afbd2afdb00c7695315286b07e0883fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR7_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000114C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="afbd2afdb00c7695315286b07e0883fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR7_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x5000114C) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="af0404c628d2167fda8c43e7c4acc0858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR8_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001150) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="af0404c628d2167fda8c43e7c4acc0858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR8_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001150) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a7ea2fcd643aa1756bb6f8a47f76fa05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR9_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001154) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a7ea2fcd643aa1756bb6f8a47f76fa05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRBR_STHR9_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) Shadow Receive/Transmit Buffer Register</p>
<p>(@ 0x50001154) Shadow Receive/Transmit Buffer Register </p>

</div>
</div>
<a class="anchor" id="a130fa6f54d1ca961bfa6e41ba361798b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001188) Software Reset Register. </p>

</div>
</div>
<a class="anchor" id="a130fa6f54d1ca961bfa6e41ba361798b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000088) Software Reset Register.</p>
<p>(@ 0x50001188) Software Reset Register. </p>

</div>
</div>
<a class="anchor" id="a4fe0ebd5a1bd72412df7301776c9f413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000119C) Shadow RCVR Trigger </p>

</div>
</div>
<a class="anchor" id="a4fe0ebd5a1bd72412df7301776c9f413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000009C) Shadow RCVR Trigger</p>
<p>(@ 0x5000119C) Shadow RCVR Trigger </p>

</div>
</div>
<a class="anchor" id="a5f22760d10e6dfcac6369504787ae12b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRTS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000118C) Shadow Request to Send </p>

</div>
</div>
<a class="anchor" id="a5f22760d10e6dfcac6369504787ae12b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_SRTS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000008C) Shadow Request to Send</p>
<p>(@ 0x5000118C) Shadow Request to Send </p>

</div>
</div>
<a class="anchor" id="ae3455c26286f774454fadae0e4ee9561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_STET_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011A0) Shadow TX Empty Trigger </p>

</div>
</div>
<a class="anchor" id="ae3455c26286f774454fadae0e4ee9561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_STET_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A0) Shadow TX Empty Trigger</p>
<p>(@ 0x500011A0) Shadow TX Empty Trigger </p>

</div>
</div>
<a class="anchor" id="a4ec5d94575da1d498a9710a7e2cb46c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_TFL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001180) Transmit FIFO Level </p>

</div>
</div>
<a class="anchor" id="a4ec5d94575da1d498a9710a7e2cb46c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_TFL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) Transmit FIFO Level</p>
<p>(@ 0x50001180) Transmit FIFO Level </p>

</div>
</div>
<a class="anchor" id="ae008764f055a3c56ae203026ca4faa3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_UCV_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500011F8) Component Version </p>

</div>
</div>
<a class="anchor" id="ae008764f055a3c56ae203026ca4faa3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_UCV_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F8) Component Version</p>
<p>(@ 0x500011F8) Component Version </p>

</div>
</div>
<a class="anchor" id="a8c8595783d80919f53a9e8d4a2352786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_USR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000117C) UART Status register.</p>
<p>(@ 0x5000117C) UART Status Register </p>

</div>
</div>
<a class="anchor" id="a8c8595783d80919f53a9e8d4a2352786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t UART2_Type::UART2_USR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007C) UART Status register.</p>
<p>(@ 0x5000117C) UART Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_a_e_8h_source.html">DA14680AE.h</a></li>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a></li>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_b_b_8h_source.html">DA14680BB.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 19 2018 07:50:07 for SmartSnippets DA1468x/DA15xxx SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
