{
  "Top": "vec_vec_op_streaming",
  "RtlTop": "vec_vec_op_streaming",
  "RtlPrefix": "",
  "RtlSubPrefix": "vec_vec_op_streaming_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "op": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS_A",
          "name": "op",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vec1": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<stream_data, 2, 5, 6>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "vec1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vec2": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<stream_data, 2, 5, 6>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "vec2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vec_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<stream_data, 2, 5, 6>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "vec_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/manolis\/HLS_code\/vec_vec_op_streaming.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top vec_vec_op_streaming -name vec_vec_op_streaming",
      "set_directive_top vec_vec_op_streaming -name vec_vec_op_streaming"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "vec_vec_op_streaming"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "vec_vec_op_streaming",
    "Version": "1.0",
    "DisplayName": "Vec_vec_op_streaming",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_vec_vec_op_streaming_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/vec_vec_op_streaming.cpp"],
    "Vhdl": [
      "impl\/vhdl\/vec_vec_op_streaming_BUS_A_s_axi.vhd",
      "impl\/vhdl\/vec_vec_op_streaming_regslice_both.vhd",
      "impl\/vhdl\/vec_vec_op_streaming_vector_add.vhd",
      "impl\/vhdl\/vec_vec_op_streaming_vector_add2.vhd",
      "impl\/vhdl\/vec_vec_op_streaming_vector_scale.vhd",
      "impl\/vhdl\/vec_vec_op_streaming_vector_subtract.vhd",
      "impl\/vhdl\/vec_vec_op_streaming.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/vec_vec_op_streaming_BUS_A_s_axi.v",
      "impl\/verilog\/vec_vec_op_streaming_regslice_both.v",
      "impl\/verilog\/vec_vec_op_streaming_vector_add.v",
      "impl\/verilog\/vec_vec_op_streaming_vector_add2.v",
      "impl\/verilog\/vec_vec_op_streaming_vector_scale.v",
      "impl\/verilog\/vec_vec_op_streaming_vector_subtract.v",
      "impl\/verilog\/vec_vec_op_streaming.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/data\/vec_vec_op_streaming.mdd",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/data\/vec_vec_op_streaming.tcl",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/src\/xvec_vec_op_streaming.c",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/src\/xvec_vec_op_streaming.h",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/src\/xvec_vec_op_streaming_hw.h",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/src\/xvec_vec_op_streaming_linux.c",
      "impl\/misc\/drivers\/vec_vec_op_streaming_v1_0\/src\/xvec_vec_op_streaming_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/vec_vec_op_streaming.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/manolis\/HLS_code\/vec_vec_op_streaming\/solution1\/.debug\/vec_vec_op_streaming.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS_A:vec1:vec2:vec_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_BUS_A": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_BUS_A_",
      "paramPrefix": "C_S_AXI_BUS_A_",
      "ports": [
        "s_axi_BUS_A_ARADDR",
        "s_axi_BUS_A_ARREADY",
        "s_axi_BUS_A_ARVALID",
        "s_axi_BUS_A_AWADDR",
        "s_axi_BUS_A_AWREADY",
        "s_axi_BUS_A_AWVALID",
        "s_axi_BUS_A_BREADY",
        "s_axi_BUS_A_BRESP",
        "s_axi_BUS_A_BVALID",
        "s_axi_BUS_A_RDATA",
        "s_axi_BUS_A_RREADY",
        "s_axi_BUS_A_RRESP",
        "s_axi_BUS_A_RVALID",
        "s_axi_BUS_A_WDATA",
        "s_axi_BUS_A_WREADY",
        "s_axi_BUS_A_WSTRB",
        "s_axi_BUS_A_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "op",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of op",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "op",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 7 to 0 of op"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "op"
        }]
    },
    "vec1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "vec1_",
      "ports": [
        "vec1_TDATA",
        "vec1_TDEST",
        "vec1_TID",
        "vec1_TKEEP",
        "vec1_TLAST",
        "vec1_TREADY",
        "vec1_TSTRB",
        "vec1_TUSER",
        "vec1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "vec1"
        }]
    },
    "vec2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "vec2_",
      "ports": [
        "vec2_TDATA",
        "vec2_TDEST",
        "vec2_TID",
        "vec2_TKEEP",
        "vec2_TLAST",
        "vec2_TREADY",
        "vec2_TSTRB",
        "vec2_TUSER",
        "vec2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "vec2"
        }]
    },
    "vec_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "vec_out_",
      "ports": [
        "vec_out_TDATA",
        "vec_out_TDEST",
        "vec_out_TID",
        "vec_out_TKEEP",
        "vec_out_TLAST",
        "vec_out_TREADY",
        "vec_out_TSTRB",
        "vec_out_TUSER",
        "vec_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "vec_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_BUS_A_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_BUS_A_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_A_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_A_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_BUS_A_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_A_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_A_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "vec1_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "vec1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "vec1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "vec1_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "vec1_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "vec1_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "vec1_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "vec1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vec1_TID": {
      "dir": "in",
      "width": "5"
    },
    "vec2_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "vec2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "vec2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "vec2_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "vec2_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "vec2_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "vec2_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "vec2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vec2_TID": {
      "dir": "in",
      "width": "5"
    },
    "vec_out_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "vec_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "vec_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "vec_out_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "vec_out_TKEEP": {
      "dir": "out",
      "width": "16"
    },
    "vec_out_TSTRB": {
      "dir": "out",
      "width": "16"
    },
    "vec_out_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "vec_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vec_out_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "vec_vec_op_streaming",
      "Instances": [
        {
          "ModuleName": "vector_scale",
          "InstanceName": "grp_vector_scale_fu_92"
        },
        {
          "ModuleName": "vector_subtract",
          "InstanceName": "grp_vector_subtract_fu_124"
        },
        {
          "ModuleName": "vector_add",
          "InstanceName": "grp_vector_add_fu_170"
        },
        {
          "ModuleName": "vector_add2",
          "InstanceName": "grp_vector_add2_fu_216"
        }
      ]
    },
    "Info": {
      "vector_scale": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vector_subtract": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vector_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vector_add2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vec_vec_op_streaming": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "vector_scale": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "2.077"
        },
        "Loops": [{
            "Name": "BLOCK_CACHE_LOOP",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "170",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "703",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vector_subtract": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "1.312"
        },
        "Loops": [{
            "Name": "BLOCK_CACHE_LOOP",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "712",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vector_add": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "1.312"
        },
        "Loops": [{
            "Name": "BLOCK_CACHE_LOOP",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "712",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vector_add2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "0.765"
        },
        "Loops": [{
            "Name": "BLOCK_CACHE_LOOP",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "182",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "339",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vec_vec_op_streaming": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "29",
          "LatencyWorst": "36",
          "PipelineIIMin": "8",
          "PipelineIIMax": "37",
          "PipelineII": "8 ~ 37",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "2.292"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "FF": "789",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2804",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-03 16:43:50 EEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
