

================================================================
== Vivado HLS Report for 'hwHB'
================================================================
* Date:           Thu Aug  7 14:56:31 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hwHB
* Solution:       hwHB
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|  777|    4|  778|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  360|  762|  18 ~ 38 |          -|          -|    20|    no    |
        | + Loop 1.1  |   15|   35|   3 ~ 7  |          -|          -|     5|    no    |
        |- Loop 2     |    6|    6|         6|          -|          -|     1|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    413|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    171|
|Register         |        -|      -|     496|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     496|    584|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------+-----------+---------+------+-----+------+-------------+
    | Memory |   Module  | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------+---------+------+-----+------+-------------+
    |buff_U  |hwHB_buff  |        1|     5|   32|     1|          160|
    +--------+-----------+---------+------+-----+------+-------------+
    |Total   |           |        1|     5|   32|     1|          160|
    +--------+-----------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_341_p2           |     +    |      0|  0|   5|           5|           1|
    |indvar_next_fu_408_p2   |     +    |      0|  0|   3|           3|           1|
    |read_index_1_fu_452_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp1_fu_371_p2          |     +    |      0|  0|  33|          33|          33|
    |tmp_14_fu_492_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_325_p2         |     +    |      0|  0|  32|          32|           4|
    |tmp_7_fu_376_p2         |     +    |      0|  0|  33|          33|          33|
    |read_index_3_fu_458_p3  |  Select  |      0|  0|  32|           1|          32|
    |exitcond_fu_402_p2      |   icmp   |      0|  0|   3|           3|           3|
    |isIter0_fu_414_p2       |   icmp   |      0|  0|   3|           3|           1|
    |tmp_12_fu_476_p2        |   icmp   |      0|  0|  40|          32|           1|
    |tmp_1_fu_430_p2         |   icmp   |      0|  0|  40|          32|           1|
    |tmp_2_fu_335_p2         |   icmp   |      0|  0|   5|           5|           5|
    |tmp_6_fu_446_p2         |   icmp   |      0|  0|  40|          32|           4|
    |tmp_fu_319_p2           |   icmp   |      0|  0|  40|          32|           1|
    |tmp_s_fu_425_p2         |   icmp   |      0|  0|  40|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 413|         342|         185|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |a_address             |  32|          5|   32|        160|
    |a_dataout             |  32|          3|   32|         96|
    |a_size                |  32|          3|   32|         96|
    |buff_address0         |   3|          4|    3|         12|
    |debug_temp_2_reg_281  |  32|          3|   32|         96|
    |grp_fu_303_p1         |  32|          3|   32|         96|
    |i_reg_221             |   5|          2|    5|         10|
    |indvar_reg_232        |   3|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 171|         25|  171|        572|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+-----+-----------+
    |           Name           | FF | Bits| Const Bits|
    +--------------------------+----+-----+-----------+
    |a_addr_1_reg_593          |  30|   32|          2|
    |a_addr_reg_548            |  31|   32|          1|
    |ap_CS_fsm                 |   5|    5|          0|
    |appLogAddr_reg_583        |  32|   32|          0|
    |appStateAddr_reg_578      |  32|   32|          0|
    |app_list_addr0data_reg    |  32|   32|          0|
    |app_list_addr0vld_reg     |   0|    1|          1|
    |buff_addr_reg_530         |   0|    3|          3|
    |debug11data_reg           |  32|   32|          0|
    |debug11vld_reg            |   0|    1|          1|
    |debug_temp_2_reg_281      |  32|   32|          0|
    |i_1_reg_543               |   5|    5|          0|
    |i_reg_221                 |   5|    5|          0|
    |inAppID0data_reg          |  32|   32|          0|
    |inAppID0vld_reg           |   0|    1|          1|
    |indvar8_reg_256           |   1|    1|          0|
    |indvar_next_reg_557       |   3|    3|          0|
    |indvar_reg_232            |   3|    3|          0|
    |read_index_3_reg_604      |  32|   32|          0|
    |read_index_load2_reg_244  |  32|   32|          0|
    |read_index_load_reg_269   |  32|   32|          0|
    |reg_313                   |  32|   32|          0|
    |tmp_10_reg_599            |  30|   30|          0|
    |tmp_15_reg_614            |  30|   30|          0|
    |tmp_1_reg_589             |   1|    1|          0|
    |tmp_4_cast_reg_535        |  32|   33|          1|
    +--------------------------+----+-----+-----------+
    |Total                     | 496|  506|         10|
    +--------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      hwHB     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      hwHB     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      hwHB     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      hwHB     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      hwHB     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      hwHB     | return value |
|a_req_din      | out |    1|   ap_bus   |       a       |    pointer   |
|a_req_full_n   |  in |    1|   ap_bus   |       a       |    pointer   |
|a_req_write    | out |    1|   ap_bus   |       a       |    pointer   |
|a_rsp_empty_n  |  in |    1|   ap_bus   |       a       |    pointer   |
|a_rsp_read     | out |    1|   ap_bus   |       a       |    pointer   |
|a_address      | out |   32|   ap_bus   |       a       |    pointer   |
|a_datain       |  in |   32|   ap_bus   |       a       |    pointer   |
|a_dataout      | out |   32|   ap_bus   |       a       |    pointer   |
|a_size         | out |   32|   ap_bus   |       a       |    pointer   |
|inAppID        |  in |   32|   ap_none  |    inAppID    |    scalar    |
|time_r         |  in |   32|   ap_none  |     time_r    |    scalar    |
|app_list_addr  |  in |   32|   ap_none  | app_list_addr |    scalar    |
|debug1         | out |   32|   ap_none  |     debug1    |    pointer   |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	22  / (tmp)
	3  / (!tmp)
3 --> 
	22  / (!tmp_2)
	4  / (tmp_2)
4 --> 
	11  / (exitcond)
	5  / (!exitcond & isIter0)
	9  / (!exitcond & !isIter0)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	3  / (!tmp_s)
	12  / (tmp_s)
12 --> 
	13  / true
13 --> 
	14  / (!tmp_1 & !indvar8)
	19  / (tmp_1) | (indvar8)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	13  / true
19 --> 
	20  / true
20 --> 
	21  / (!tmp_12)
	22  / (tmp_12)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: app_list_addr_read [2/2] 0.00ns
:6  %app_list_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %app_list_addr) nounwind

ST_1: inAppID_read [2/2] 0.00ns
:8  %inAppID_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %inAppID) nounwind

ST_1: buff [1/1] 2.39ns
:9  %buff = alloca [5 x i32], align 16


 <State 2>: 4.17ns
ST_2: stg_27 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_2: stg_28 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inAppID) nounwind, !map !6

ST_2: stg_29 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %time_r) nounwind, !map !12

ST_2: stg_30 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %app_list_addr) nounwind, !map !16

ST_2: stg_31 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug1) nounwind, !map !20

ST_2: stg_32 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @str) nounwind

ST_2: app_list_addr_read [1/2] 0.00ns
:6  %app_list_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %app_list_addr) nounwind

ST_2: time_read [1/1] 0.00ns
:7  %time_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %time_r) nounwind

ST_2: inAppID_read [1/2] 0.00ns
:8  %inAppID_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %inAppID) nounwind

ST_2: stg_36 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_37 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_39 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i32 %app_list_addr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_40 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %app_list_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str6) nounwind

ST_2: stg_41 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32 %inAppID, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_42 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %inAppID, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_43 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32* %debug1, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 2.52ns
:18  %tmp = icmp eq i32 %inAppID_read, 0

ST_2: stg_45 [1/1] 1.66ns
:19  br i1 %tmp, label %.loopexit, label %.preheader.preheader

ST_2: buff_addr [1/1] 0.00ns
.preheader.preheader:0  %buff_addr = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 0

ST_2: tmp_3 [1/1] 2.44ns
.preheader.preheader:1  %tmp_3 = add i32 %app_list_addr_read, 8

ST_2: tmp_4_cast [1/1] 0.00ns
.preheader.preheader:2  %tmp_4_cast = zext i32 %tmp_3 to i33

ST_2: stg_49 [1/1] 1.26ns
.preheader.preheader:3  br label %.preheader


 <State 3>: 5.00ns
ST_3: i [1/1] 0.00ns
.preheader:0  %i = phi i5 [ 0, %.preheader.preheader ], [ %i_1, %burst.rd.end ]

ST_3: tmp_2 [1/1] 1.91ns
.preheader:1  %tmp_2 = icmp ult i5 %i, -12

ST_3: i_1 [1/1] 1.72ns
.preheader:2  %i_1 = add i5 %i, 1

ST_3: stg_53 [1/1] 1.66ns
.preheader:3  br i1 %tmp_2, label %1, label %.loopexit

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

ST_3: p_shl [1/1] 0.00ns
:1  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i, i4 0)

ST_3: p_shl_cast [1/1] 0.00ns
:2  %p_shl_cast = zext i9 %p_shl to i33

ST_3: p_shl1 [1/1] 0.00ns
:3  %p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

ST_3: p_shl1_cast [1/1] 0.00ns
:4  %p_shl1_cast = zext i7 %p_shl1 to i33

ST_3: tmp1 [1/1] 2.44ns
:5  %tmp1 = add i33 %p_shl1_cast, %tmp_4_cast

ST_3: tmp_7 [1/1] 2.56ns
:6  %tmp_7 = add i33 %tmp1, %p_shl_cast

ST_3: tmp_8 [1/1] 0.00ns
:7  %tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %tmp_7, i32 2, i32 32)

ST_3: tmp_8_cast [1/1] 0.00ns
:8  %tmp_8_cast = zext i31 %tmp_8 to i64

ST_3: a_addr [1/1] 0.00ns
:9  %a_addr = getelementptr inbounds i32* %a, i64 %tmp_8_cast

ST_3: stg_64 [1/1] 1.25ns
:10  br label %burst.rd.header


 <State 4>: 8.75ns
ST_4: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i3 [ %indvar_next, %burst.rd.body3 ], [ 0, %1 ]

ST_4: exitcond [1/1] 1.62ns
burst.rd.header:1  %exitcond = icmp eq i3 %indvar, -3

ST_4: indvar_next [1/1] 0.80ns
burst.rd.header:2  %indvar_next = add i3 %indvar, 1

ST_4: stg_68 [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond, label %burst.rd.end, label %burst.rd.body1

ST_4: empty_20 [1/1] 0.00ns
burst.rd.body1:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_4: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str8) nounwind

ST_4: empty_21 [1/1] 0.00ns
burst.rd.body1:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str7) nounwind

ST_4: isIter0 [1/1] 1.62ns
burst.rd.body1:3  %isIter0 = icmp eq i3 %indvar, 0

ST_4: stg_73 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3

ST_4: a_addr_req [5/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind

ST_4: buff_load [2/2] 2.39ns
burst.rd.end:0  %buff_load = load i32* %buff_addr, align 16


 <State 5>: 8.75ns
ST_5: a_addr_req [4/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 6>: 8.75ns
ST_6: a_addr_req [3/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 7>: 8.75ns
ST_7: a_addr_req [2/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind


 <State 8>: 8.75ns
ST_8: a_addr_req [1/5] 8.75ns
burst.rd.body2:0  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 5) nounwind

ST_8: stg_80 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3


 <State 9>: 8.75ns
ST_9: a_addr_read [1/1] 8.75ns
burst.rd.body3:0  %a_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr) nounwind


 <State 10>: 2.39ns
ST_10: tmp_9 [1/1] 0.00ns
burst.rd.body3:1  %tmp_9 = zext i3 %indvar to i64

ST_10: buff_addr_3 [1/1] 0.00ns
burst.rd.body3:2  %buff_addr_3 = getelementptr [5 x i32]* %buff, i64 0, i64 %tmp_9

ST_10: stg_84 [1/1] 2.39ns
burst.rd.body3:3  store i32 %a_addr_read, i32* %buff_addr_3, align 4

ST_10: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str8, i32 %burstread_rbegin) nounwind

ST_10: stg_86 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 11>: 4.91ns
ST_11: buff_load [1/2] 2.39ns
burst.rd.end:0  %buff_load = load i32* %buff_addr, align 16

ST_11: tmp_s [1/1] 2.52ns
burst.rd.end:1  %tmp_s = icmp eq i32 %buff_load, %inAppID_read

ST_11: stg_89 [1/1] 0.00ns
burst.rd.end:2  br i1 %tmp_s, label %.critedge, label %.preheader

ST_11: buff_addr_1 [1/1] 0.00ns
.critedge:0  %buff_addr_1 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 2

ST_11: appStateAddr [2/2] 2.39ns
.critedge:1  %appStateAddr = load i32* %buff_addr_1, align 8

ST_11: buff_addr_2 [1/1] 0.00ns
.critedge:2  %buff_addr_2 = getelementptr inbounds [5 x i32]* %buff, i64 0, i64 3

ST_11: appLogAddr [2/2] 2.39ns
.critedge:3  %appLogAddr = load i32* %buff_addr_2, align 4


 <State 12>: 4.91ns
ST_12: appStateAddr [1/2] 2.39ns
.critedge:1  %appStateAddr = load i32* %buff_addr_1, align 8

ST_12: appLogAddr [1/2] 2.39ns
.critedge:3  %appLogAddr = load i32* %buff_addr_2, align 4

ST_12: tmp_1 [1/1] 2.52ns
.critedge:4  %tmp_1 = icmp eq i32 %appStateAddr, 0

ST_12: stg_97 [1/1] 0.00ns
.critedge:5  br i1 %tmp_1, label %.critedge._crit_edge, label %2

ST_12: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %appStateAddr, i32 2, i32 31)

ST_12: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i30 %tmp_4 to i64

ST_12: a_addr_1 [1/1] 0.00ns
:2  %a_addr_1 = getelementptr inbounds i32* %a, i64 %tmp_5

ST_12: stg_101 [1/1] 1.30ns
:3  br label %burst.rd.header7


 <State 13>: 8.75ns
ST_13: read_index_load2 [1/1] 0.00ns
burst.rd.header7:0  %read_index_load2 = phi i32 [ %read_index, %burst.rd.body14 ], [ undef, %2 ]

ST_13: indvar8 [1/1] 0.00ns
burst.rd.header7:1  %indvar8 = phi i1 [ true, %burst.rd.body14 ], [ false, %2 ]

ST_13: stg_104 [1/1] 0.00ns
burst.rd.header7:2  br i1 %indvar8, label %.critedge._crit_edge, label %burst.rd.body14

ST_13: a_addr_1_req [5/5] 8.75ns
burst.rd.body14:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind

ST_13: tmp_10 [1/1] 0.00ns
.critedge._crit_edge:4  %tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %appStateAddr, i32 2, i32 31)


 <State 14>: 8.75ns
ST_14: a_addr_1_req [4/5] 8.75ns
burst.rd.body14:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 15>: 8.75ns
ST_15: a_addr_1_req [3/5] 8.75ns
burst.rd.body14:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 16>: 8.75ns
ST_16: a_addr_1_req [2/5] 8.75ns
burst.rd.body14:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 17>: 8.75ns
ST_17: a_addr_1_req [1/5] 8.75ns
burst.rd.body14:3  %a_addr_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr_1, i32 1) nounwind


 <State 18>: 8.75ns
ST_18: empty_22 [1/1] 0.00ns
burst.rd.body14:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_18: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body14:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str10) nounwind

ST_18: empty_23 [1/1] 0.00ns
burst.rd.body14:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str9) nounwind

ST_18: read_index [1/1] 8.75ns
burst.rd.body14:4  %read_index = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr_1) nounwind

ST_18: burstread_rend13 [1/1] 0.00ns
burst.rd.body14:5  %burstread_rend13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str10, i32 %burstread_rbegin1) nounwind

ST_18: stg_116 [1/1] 0.00ns
burst.rd.body14:6  br label %burst.rd.header7


 <State 19>: 3.89ns
ST_19: read_index_load [1/1] 0.00ns
.critedge._crit_edge:0  %read_index_load = phi i32 [ undef, %.critedge ], [ %read_index_load2, %burst.rd.header7 ]

ST_19: tmp_6 [1/1] 2.52ns
.critedge._crit_edge:1  %tmp_6 = icmp slt i32 %read_index_load, 10

ST_19: read_index_1 [1/1] 2.44ns
.critedge._crit_edge:2  %read_index_1 = add nsw i32 %read_index_load, 1

ST_19: read_index_3 [1/1] 1.37ns
.critedge._crit_edge:3  %read_index_3 = select i1 %tmp_6, i32 %read_index_1, i32 0


 <State 20>: 8.75ns
ST_20: tmp_11 [1/1] 0.00ns
.critedge._crit_edge:5  %tmp_11 = zext i30 %tmp_10 to i64

ST_20: a_addr_2 [1/1] 0.00ns
.critedge._crit_edge:6  %a_addr_2 = getelementptr inbounds i32* %a, i64 %tmp_11

ST_20: empty_24 [1/1] 0.00ns
.critedge._crit_edge:7  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_20: burstwrite_rbegin [1/1] 0.00ns
.critedge._crit_edge:8  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12) nounwind

ST_20: empty_25 [1/1] 0.00ns
.critedge._crit_edge:9  %empty_25 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str11) nounwind

ST_20: a_addr_2_req [1/1] 8.75ns
.critedge._crit_edge:10  %a_addr_2_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %a_addr_2, i32 1) nounwind

ST_20: stg_127 [1/1] 8.75ns
.critedge._crit_edge:11  call void @_ssdm_op_Write.ap_bus.i32P(i32* %a_addr_2, i32 %read_index_3) nounwind

ST_20: burstwrite_rend [1/1] 0.00ns
.critedge._crit_edge:12  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %burstwrite_rbegin) nounwind

ST_20: tmp_12 [1/1] 2.52ns
.critedge._crit_edge:13  %tmp_12 = icmp eq i32 %appLogAddr, 0

ST_20: stg_130 [1/1] 1.66ns
.critedge._crit_edge:14  br i1 %tmp_12, label %.loopexit, label %burst.wr.header26

ST_20: tmp_13 [1/1] 0.00ns
burst.wr.header26:0  %tmp_13 = trunc i32 %read_index_3 to i26

ST_20: tmp2 [1/1] 0.00ns
burst.wr.header26:1  %tmp2 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_13, i6 16)

ST_20: tmp_14 [1/1] 2.44ns
burst.wr.header26:2  %tmp_14 = add i32 %tmp2, %appLogAddr

ST_20: tmp_15 [1/1] 0.00ns
burst.wr.header26:3  %tmp_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_14, i32 2, i32 31)


 <State 21>: 8.75ns
ST_21: tmp_16 [1/1] 0.00ns
burst.wr.header26:4  %tmp_16 = zext i30 %tmp_15 to i64

ST_21: a_addr_3 [1/1] 0.00ns
burst.wr.header26:5  %a_addr_3 = getelementptr inbounds i32* %a, i64 %tmp_16

ST_21: empty_26 [1/1] 0.00ns
burst.wr.header26:6  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_21: burstwrite_rbegin1 [1/1] 0.00ns
burst.wr.header26:7  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str14) nounwind

ST_21: empty_27 [1/1] 0.00ns
burst.wr.header26:8  %empty_27 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str13) nounwind

ST_21: a_addr_3_req [1/1] 8.75ns
burst.wr.header26:9  %a_addr_3_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %a_addr_3, i32 1) nounwind

ST_21: stg_141 [1/1] 8.75ns
burst.wr.header26:10  call void @_ssdm_op_Write.ap_bus.i32P(i32* %a_addr_3, i32 %time_read) nounwind

ST_21: burstwrite_rend32 [1/1] 0.00ns
burst.wr.header26:11  %burstwrite_rend32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str14, i32 %burstwrite_rbegin1) nounwind

ST_21: stg_143 [1/1] 1.66ns
burst.wr.header26:12  br label %.loopexit


 <State 22>: 0.00ns
ST_22: debug_temp_2 [1/1] 0.00ns
.loopexit:0  %debug_temp_2 = phi i32 [ 1234, %0 ], [ 999, %.critedge._crit_edge ], [ %read_index_3, %burst.wr.header26 ], [ 999, %.preheader ]

ST_22: stg_145 [2/2] 0.00ns
.loopexit:1  call void @_ssdm_op_Write.ap_none.i32P(i32* %debug1, i32 %debug_temp_2) nounwind


 <State 23>: 0.00ns
ST_23: stg_146 [1/2] 0.00ns
.loopexit:1  call void @_ssdm_op_Write.ap_none.i32P(i32* %debug1, i32 %debug_temp_2) nounwind

ST_23: stg_147 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecIFCore(i32* %debug1, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_23: stg_148 [1/1] 0.00ns
.loopexit:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x47be810; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ inAppID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x460b740; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ time_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x364fb00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ app_list_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x461fed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47435a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff               (alloca           ) [ 001111111111000000000000]
stg_27             (specbitsmap      ) [ 000000000000000000000000]
stg_28             (specbitsmap      ) [ 000000000000000000000000]
stg_29             (specbitsmap      ) [ 000000000000000000000000]
stg_30             (specbitsmap      ) [ 000000000000000000000000]
stg_31             (specbitsmap      ) [ 000000000000000000000000]
stg_32             (spectopmodule    ) [ 000000000000000000000000]
app_list_addr_read (read             ) [ 000000000000000000000000]
time_read          (read             ) [ 000111111111111111111100]
inAppID_read       (read             ) [ 000111111111000000000000]
stg_36             (specbus          ) [ 000000000000000000000000]
stg_37             (specifcore       ) [ 000000000000000000000000]
stg_38             (specifcore       ) [ 000000000000000000000000]
stg_39             (specwire         ) [ 000000000000000000000000]
stg_40             (specifcore       ) [ 000000000000000000000000]
stg_41             (specwire         ) [ 000000000000000000000000]
stg_42             (specifcore       ) [ 000000000000000000000000]
stg_43             (specwire         ) [ 000000000000000000000000]
tmp                (icmp             ) [ 001000000000000000000000]
stg_45             (br               ) [ 001111111111111111111110]
buff_addr          (getelementptr    ) [ 000111111111000000000000]
tmp_3              (add              ) [ 000000000000000000000000]
tmp_4_cast         (zext             ) [ 000111111111000000000000]
stg_49             (br               ) [ 001111111111000000000000]
i                  (phi              ) [ 000100000000000000000000]
tmp_2              (icmp             ) [ 000111111111000000000000]
i_1                (add              ) [ 001111111111000000000000]
stg_53             (br               ) [ 001111111111111111111110]
empty              (speclooptripcount) [ 000000000000000000000000]
p_shl              (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast         (zext             ) [ 000000000000000000000000]
p_shl1             (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast        (zext             ) [ 000000000000000000000000]
tmp1               (add              ) [ 000000000000000000000000]
tmp_7              (add              ) [ 000000000000000000000000]
tmp_8              (partselect       ) [ 000000000000000000000000]
tmp_8_cast         (zext             ) [ 000000000000000000000000]
a_addr             (getelementptr    ) [ 000011111110000000000000]
stg_64             (br               ) [ 000111111111000000000000]
indvar             (phi              ) [ 000011111110000000000000]
exitcond           (icmp             ) [ 000111111111000000000000]
indvar_next        (add              ) [ 000111111111000000000000]
stg_68             (br               ) [ 000000000000000000000000]
empty_20           (speclooptripcount) [ 000000000000000000000000]
burstread_rbegin   (specregionbegin  ) [ 000001111110000000000000]
empty_21           (specpipeline     ) [ 000000000000000000000000]
isIter0            (icmp             ) [ 000111111111000000000000]
stg_73             (br               ) [ 000000000000000000000000]
a_addr_req         (readreq          ) [ 000000000000000000000000]
stg_80             (br               ) [ 000000000000000000000000]
a_addr_read        (read             ) [ 000000000010000000000000]
tmp_9              (zext             ) [ 000000000000000000000000]
buff_addr_3        (getelementptr    ) [ 000000000000000000000000]
stg_84             (store            ) [ 000000000000000000000000]
burstread_rend     (specregionend    ) [ 000000000000000000000000]
stg_86             (br               ) [ 000111111111000000000000]
buff_load          (load             ) [ 000000000000000000000000]
tmp_s              (icmp             ) [ 000111111111000000000000]
stg_89             (br               ) [ 001111111111000000000000]
buff_addr_1        (getelementptr    ) [ 000000000000100000000000]
buff_addr_2        (getelementptr    ) [ 000000000000100000000000]
appStateAddr       (load             ) [ 000000000000011111100000]
appLogAddr         (load             ) [ 000000000000011111111000]
tmp_1              (icmp             ) [ 000000000000111111100000]
stg_97             (br               ) [ 000000000000111111110000]
tmp_4              (partselect       ) [ 000000000000000000000000]
tmp_5              (zext             ) [ 000000000000000000000000]
a_addr_1           (getelementptr    ) [ 000000000000011111100000]
stg_101            (br               ) [ 000000000000111111100000]
read_index_load2   (phi              ) [ 000000000000110000010000]
indvar8            (phi              ) [ 000000000000011111100000]
stg_104            (br               ) [ 000000000000111111110000]
tmp_10             (partselect       ) [ 000000000000000000011000]
a_addr_1_req       (readreq          ) [ 000000000000000000000000]
empty_22           (speclooptripcount) [ 000000000000000000000000]
burstread_rbegin1  (specregionbegin  ) [ 000000000000000000000000]
empty_23           (specpipeline     ) [ 000000000000000000000000]
read_index         (read             ) [ 000000000000111111100000]
burstread_rend13   (specregionend    ) [ 000000000000000000000000]
stg_116            (br               ) [ 000000000000111111100000]
read_index_load    (phi              ) [ 000000000000000000010000]
tmp_6              (icmp             ) [ 000000000000000000000000]
read_index_1       (add              ) [ 000000000000000000000000]
read_index_3       (select           ) [ 001100000000000000001110]
tmp_11             (zext             ) [ 000000000000000000000000]
a_addr_2           (getelementptr    ) [ 000000000000000000000000]
empty_24           (speclooptripcount) [ 000000000000000000000000]
burstwrite_rbegin  (specregionbegin  ) [ 000000000000000000000000]
empty_25           (specpipeline     ) [ 000000000000000000000000]
a_addr_2_req       (writereq         ) [ 000000000000000000000000]
stg_127            (write            ) [ 000000000000000000000000]
burstwrite_rend    (specregionend    ) [ 000000000000000000000000]
tmp_12             (icmp             ) [ 000000000000000000001000]
stg_130            (br               ) [ 001100000000000000001110]
tmp_13             (trunc            ) [ 000000000000000000000000]
tmp2               (bitconcatenate   ) [ 000000000000000000000000]
tmp_14             (add              ) [ 000000000000000000000000]
tmp_15             (partselect       ) [ 000000000000000000000100]
tmp_16             (zext             ) [ 000000000000000000000000]
a_addr_3           (getelementptr    ) [ 000000000000000000000000]
empty_26           (speclooptripcount) [ 000000000000000000000000]
burstwrite_rbegin1 (specregionbegin  ) [ 000000000000000000000000]
empty_27           (specpipeline     ) [ 000000000000000000000000]
a_addr_3_req       (writereq         ) [ 000000000000000000000000]
stg_141            (write            ) [ 000000000000000000000000]
burstwrite_rend32  (specregionend    ) [ 000000000000000000000000]
stg_143            (br               ) [ 001100000000000000001110]
debug_temp_2       (phi              ) [ 000000000000000000000011]
stg_146            (write            ) [ 000000000000000000000000]
stg_147            (specifcore       ) [ 000000000000000000000000]
stg_148            (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inAppID">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inAppID"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="time_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="app_list_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_list_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str13"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="buff_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="app_list_addr_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inAppID_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="time_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="time_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="a_addr_req/4 a_addr_1_req/13 a_addr_2_req/20 stg_127/20 a_addr_3_req/21 stg_141/21 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="6"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_addr_read/9 read_index/18 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_145/22 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buff_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="3" slack="0"/>
<pin id="218" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="5" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buff_load/4 stg_84/10 appStateAddr/11 appLogAddr/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buff_addr_3_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_3/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buff_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buff_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/11 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="read_index_load2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_index_load2 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="read_index_load2_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_load2/13 "/>
</bind>
</comp>

<comp id="256" class="1005" name="indvar8_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="indvar8 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar8_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar8/13 "/>
</bind>
</comp>

<comp id="269" class="1005" name="read_index_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2"/>
<pin id="271" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="read_index_load (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="read_index_load_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="2"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_index_load/19 "/>
</bind>
</comp>

<comp id="281" class="1005" name="debug_temp_2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="debug_temp_2 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="debug_temp_2_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="9"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="11" slack="2"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="4" bw="32" slack="3"/>
<pin id="293" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="11" slack="8"/>
<pin id="295" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="debug_temp_2/22 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/12 tmp_10/13 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_read read_index "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_4_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl1_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="33" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="0"/>
<pin id="379" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="0" index="1" bw="33" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_8_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="a_addr_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="exitcond_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvar_next_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="isIter0_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="3" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="6"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="3"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="30" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="a_addr_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="read_index_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_index_1/19 "/>
</bind>
</comp>

<comp id="458" class="1004" name="read_index_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_index_3/19 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="30" slack="2"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/20 "/>
</bind>
</comp>

<comp id="469" class="1004" name="a_addr_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/20 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/20 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_13_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/20 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="26" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/20 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_14_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="3"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_15_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="30" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="3" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/20 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_16_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="30" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/21 "/>
</bind>
</comp>

<comp id="510" class="1004" name="a_addr_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/21 "/>
</bind>
</comp>

<comp id="517" class="1005" name="time_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="8"/>
<pin id="519" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="time_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="inAppID_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="3"/>
<pin id="524" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="inAppID_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="buff_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="2"/>
<pin id="532" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_4_cast_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="33" slack="1"/>
<pin id="537" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="a_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="indvar_next_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="568" class="1005" name="buff_addr_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="buff_addr_2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="1"/>
<pin id="575" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="578" class="1005" name="appStateAddr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="appStateAddr "/>
</bind>
</comp>

<comp id="583" class="1005" name="appLogAddr_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="3"/>
<pin id="585" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="appLogAddr "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="a_addr_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_10_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="30" slack="2"/>
<pin id="601" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="604" class="1005" name="read_index_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_index_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_15_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="30" slack="1"/>
<pin id="616" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="122" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="176"><net_src comp="124" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="182"><net_src comp="138" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="98" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="100" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="191" pin=3"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="106" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="108" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="110" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="256" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="106" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="244" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="134" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="136" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="297"><net_src comp="281" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="281" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="281" pin="1"/><net_sink comp="287" pin=6"/></net>

<net id="300"><net_src comp="287" pin="8"/><net_sink comp="177" pin=2"/></net>

<net id="301"><net_src comp="287" pin="8"/><net_sink comp="281" pin=0"/></net>

<net id="309"><net_src comp="102" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="191" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="104" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="169" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="323"><net_src comp="150" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="144" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="225" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="225" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="225" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="225" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="355" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="0" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="236" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="236" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="236" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="232" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="429"><net_src comp="191" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="191" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="303" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="273" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="116" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="273" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="473"><net_src comp="0" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="489"><net_src comp="126" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="128" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="102" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="104" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="514"><net_src comp="0" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="510" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="520"><net_src comp="156" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="525"><net_src comp="150" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="533"><net_src comp="184" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="538"><net_src comp="331" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="546"><net_src comp="341" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="551"><net_src comp="396" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="560"><net_src comp="408" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="571"><net_src comp="202" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="576"><net_src comp="210" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="581"><net_src comp="191" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="586"><net_src comp="191" pin="5"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="592"><net_src comp="430" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="440" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="602"><net_src comp="303" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="607"><net_src comp="458" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="617"><net_src comp="497" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="507" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {20 21 }
	Port: debug1 | {22 23 }
  - Chain level:
	State 1
	State 2
		stg_45 : 1
		tmp_4_cast : 1
	State 3
		tmp_2 : 1
		i_1 : 1
		stg_53 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp1 : 3
		tmp_7 : 4
		tmp_8 : 5
		tmp_8_cast : 6
		a_addr : 7
	State 4
		exitcond : 1
		indvar_next : 1
		stg_68 : 2
		isIter0 : 1
		stg_73 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		buff_addr_3 : 1
		stg_84 : 2
	State 11
		tmp_s : 1
		stg_89 : 2
		appStateAddr : 1
		appLogAddr : 1
	State 12
		tmp_1 : 1
		stg_97 : 2
		tmp_4 : 1
		tmp_5 : 2
		a_addr_1 : 3
	State 13
		stg_104 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		burstread_rend13 : 1
	State 19
		tmp_6 : 1
		read_index_1 : 1
		read_index_3 : 2
	State 20
		a_addr_2 : 1
		a_addr_2_req : 2
		stg_127 : 2
		burstwrite_rend : 1
		stg_130 : 1
		tmp2 : 1
		tmp_14 : 2
		tmp_15 : 3
	State 21
		a_addr_3 : 1
		a_addr_3_req : 2
		stg_141 : 2
		burstwrite_rend32 : 1
	State 22
		stg_145 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_319      |    0    |    40   |
|          |      tmp_2_fu_335     |    0    |    5    |
|          |    exitcond_fu_402    |    0    |    3    |
|   icmp   |     isIter0_fu_414    |    0    |    3    |
|          |      tmp_s_fu_425     |    0    |    40   |
|          |      tmp_1_fu_430     |    0    |    40   |
|          |      tmp_6_fu_446     |    0    |    40   |
|          |     tmp_12_fu_476     |    0    |    40   |
|----------|-----------------------|---------|---------|
|          |      tmp_3_fu_325     |    0    |    32   |
|          |       i_1_fu_341      |    0    |    5    |
|          |      tmp1_fu_371      |    0    |    32   |
|    add   |      tmp_7_fu_376     |    0    |    33   |
|          |   indvar_next_fu_408  |    0    |    3    |
|          |  read_index_1_fu_452  |    0    |    32   |
|          |     tmp_14_fu_492     |    0    |    32   |
|----------|-----------------------|---------|---------|
|  select  |  read_index_3_fu_458  |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    grp_read_fu_144    |    0    |    0    |
|   read   |    grp_read_fu_150    |    0    |    0    |
|          | time_read_read_fu_156 |    0    |    0    |
|          |    grp_read_fu_169    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_162   |    0    |    0    |
|          |    grp_write_fu_177   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_303      |    0    |    0    |
|partselect|      tmp_8_fu_382     |    0    |    0    |
|          |     tmp_15_fu_497     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   tmp_4_cast_fu_331   |    0    |    0    |
|          |   p_shl_cast_fu_355   |    0    |    0    |
|          |   p_shl1_cast_fu_367  |    0    |    0    |
|   zext   |   tmp_8_cast_fu_392   |    0    |    0    |
|          |      tmp_9_fu_420     |    0    |    0    |
|          |      tmp_5_fu_436     |    0    |    0    |
|          |     tmp_11_fu_466     |    0    |    0    |
|          |     tmp_16_fu_507     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      p_shl_fu_347     |    0    |    0    |
|bitconcatenate|     p_shl1_fu_359     |    0    |    0    |
|          |      tmp2_fu_484      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     tmp_13_fu_481     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   412   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    a_addr_1_reg_593    |   32   |
|     a_addr_reg_548     |   32   |
|   appLogAddr_reg_583   |   32   |
|  appStateAddr_reg_578  |   32   |
|   buff_addr_1_reg_568  |    3   |
|   buff_addr_2_reg_573  |    3   |
|    buff_addr_reg_530   |    3   |
|  debug_temp_2_reg_281  |   32   |
|       i_1_reg_543      |    5   |
|        i_reg_221       |    5   |
|  inAppID_read_reg_522  |   32   |
|     indvar8_reg_256    |    1   |
|   indvar_next_reg_557  |    3   |
|     indvar_reg_232     |    3   |
|  read_index_3_reg_604  |   32   |
|read_index_load2_reg_244|   32   |
| read_index_load_reg_269|   32   |
|         reg_313        |   32   |
|    time_read_reg_517   |   32   |
|     tmp_10_reg_599     |   30   |
|     tmp_15_reg_614     |   30   |
|      tmp_1_reg_589     |    1   |
|   tmp_4_cast_reg_535   |   33   |
+------------------------+--------+
|          Total         |   472  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_162     |  p0  |   3  |   1  |    3   |
|     grp_write_fu_162     |  p1  |   4  |  32  |   128  ||    32   |
|     grp_write_fu_162     |  p2  |   4  |  32  |   128  ||    32   |
|      grp_read_fu_169     |  p1  |   2  |  32  |   64   ||    32   |
|     grp_write_fu_177     |  p2  |   2  |  32  |   64   ||    32   |
|     grp_access_fu_191    |  p0  |   4  |   3  |   12   ||    3    |
|     grp_access_fu_191    |  p3  |   2  |   3  |    6   ||    3    |
|      indvar_reg_232      |  p0  |   2  |   3  |    6   ||    3    |
| read_index_load2_reg_244 |  p0  |   2  |  32  |   64   ||    32   |
|      indvar8_reg_256     |  p0  |   2  |   1  |    2   |
|   debug_temp_2_reg_281   |  p0  |   3  |  32  |   96   ||    32   |
|        grp_fu_303        |  p1  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   637  || 18.1785 ||   233   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   412  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   18   |    -   |   233  |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   18   |   472  |   645  |
+-----------+--------+--------+--------+--------+
