m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/simulation/modelsim
vfour_bit_negator
Z1 !s110 1697884961
!i10b 1
!s100 [D0JB25976j6BYh<nQ2oZ2
ICZ2gUZ;fzRj?3=jhdWI6L2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1697884907
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator.v
L0 5
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1697884961.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator}
Z12 tCvgOpt 0
vfour_bit_negator_test
R1
!i10b 1
!s100 1<h[Bh0aINkm]QPTf=m`?1
IJOYbRkXiBS0SzfKXUGZ?<3
R2
R0
w1697884902
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator_test.v
L0 1
R6
r1
!s85 0
31
R7
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_negator/four_bit_negator_test.v|
!i113 1
R10
R11
R12
vnotgate
R1
!i10b 1
!s100 R9Z6i`ezb?AR;UQdHY_mG0
In?7>W5Hee_eJfHoeIb][X3
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
