{"schemaVersion":{"major":0,"patch":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"]]},"abstract":[{"text":"Creates the default signal literal for a given signal type.","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/default(for:)","interfaceLanguage":"swift"},"metadata":{"externalID":"s:11VHDLParsing13SignalLiteralO7default3forAcA0B4TypeO_tFZ","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"`default`","kind":"identifier"},{"text":"(","kind":"text"},{"kind":"externalParam","text":"for"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier","text":"SignalType"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier","text":"SignalLiteral"}],"role":"symbol","symbolKind":"method","modules":[{"name":"VHDLParsing"}],"title":"default(for:)","roleHeading":"Type Method"},"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"`default`"},{"kind":"text","text":"("},{"kind":"externalParam","text":"for"},{"kind":"text","text":" "},{"kind":"internalParam","text":"type"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"SignalLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}]}]},{"kind":"parameters","parameters":[{"name":"type","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The type to create the literal for."}]}]}]},{"kind":"content","content":[{"anchor":"return-value","level":2,"type":"heading","text":"Return Value"},{"inlineContent":[{"type":"text","text":"The default literal for the given type."}],"type":"paragraph"}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/signalliteral\/default(for:)"]}],"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/default(for:)":{"role":"symbol","url":"\/documentation\/vhdlparsing\/signalliteral\/default(for:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"`default`","kind":"identifier"},{"text":"(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"}],"abstract":[{"text":"Creates the default signal literal for a given signal type.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/default(for:)","title":"default(for:)","type":"topic","kind":"symbol"}}}