{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 15:24:08 2020 " "Info: Processing started: Sun Mar 22 15:24:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off moxingji -c moxingji --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off moxingji -c moxingji --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst19\|10~latch " "Warning: Node \"weikong:inst\|7474:inst19\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst18\|9~latch " "Warning: Node \"weikong:inst\|7474:inst18\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst19\|9~latch " "Warning: Node \"weikong:inst\|7474:inst19\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst20\|9~latch " "Warning: Node \"weikong:inst\|7474:inst20\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "weikong:inst\|7474:inst18\|10~latch " "Warning: Node \"weikong:inst\|7474:inst18\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[3\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[3\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[0\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[0\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[1\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[1\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|min\[2\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|min\[2\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[5\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[5\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[4\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[4\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[3\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[3\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[2\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[2\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[1\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[1\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xianshi:inst2\|guazai:inst\|weixuans\[0\] " "Warning: Node \"xianshi:inst2\|guazai:inst\|weixuans\[0\]\" is a latch" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[4\]~63 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[4\]~63\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~74 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~74\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~75 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~75\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~76 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[4\]~76\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[3\]~64 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[3\]~64\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~83 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~83\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~84 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~84\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~85 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~85\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[2\]~65 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[2\]~65\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~92 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~92\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~93 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~93\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~94 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[2\]~94\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[1\]~66 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[1\]~66\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~101 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~101\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~102 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~102\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~103 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~103\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[0\]~67 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[0\]~67\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~110 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~110\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~111 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~111\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~112 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~112\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[5\]~62 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[5\]~62\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~66 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~66\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~67 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~67\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[6\]~61 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[6\]~61\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~56 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~56\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~57\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[6\]~58\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|d\[7\]~60 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|d\[7\]~60\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44 " "Warning: Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44\"" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "xianshi:inst2\|mod6:inst1\|ex\[1\] " "Info: Detected ripple clock \"xianshi:inst2\|mod6:inst1\|ex\[1\]\" as buffer" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "xianshi:inst2\|mod6:inst1\|ex\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 " "Info: Detected gated clock \"xianshi:inst2\|guazai:inst\|weixuans\[5\]~19\" as buffer" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "xianshi:inst2\|guazai:inst\|weixuans\[5\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xianshi:inst2\|mod6:inst1\|ex\[2\] " "Info: Detected ripple clock \"xianshi:inst2\|mod6:inst1\|ex\[2\]\" as buffer" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "xianshi:inst2\|mod6:inst1\|ex\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|74273:inst4\|14 " "Info: Detected ripple clock \"weikong:inst\|74273:inst4\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|74273:inst4\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "weikong:inst\|inst14 " "Info: Detected gated clock \"weikong:inst\|inst14\" as buffer" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "weikong:inst\|shixu:inst\|t2~0 " "Info: Detected gated clock \"weikong:inst\|shixu:inst\|t2~0\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|t2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.s_st2\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.st2\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.st1 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.st1\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.s_st3\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "weikong:inst\|shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"weikong:inst\|shixu:inst\|fstate.st3\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "weikong:inst\|shixu:inst\|t3~0 " "Info: Detected gated clock \"weikong:inst\|shixu:inst\|t3~0\" as buffer" {  } { { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "weikong:inst\|shixu:inst\|t3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register weikong:inst\|74273:inst5\|16 memory sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_datain_reg3 58.0 MHz 17.24 ns Internal " "Info: Clock \"clk\" has Internal fmax of 58.0 MHz between source register \"weikong:inst\|74273:inst5\|16\" and destination memory \"sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_datain_reg3\" (period= 17.24 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.716 ns + Longest register memory " "Info: + Longest register to memory delay is 10.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns weikong:inst\|74273:inst5\|16 1 REG LCFF_X20_Y7_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N27; Fanout = 14; REG Node = 'weikong:inst\|74273:inst5\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.615 ns) 1.796 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg~39 2 COMB LCCOMB_X20_Y9_N20 5 " "Info: 2: + IC(1.181 ns) + CELL(0.615 ns) = 1.796 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 5; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg~39'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { weikong:inst|74273:inst5|16 sjtl:inst1|exp_alu:inst1|bus_Reg~39 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.651 ns) 2.876 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~55 3 COMB LCCOMB_X20_Y9_N10 21 " "Info: 3: + IC(0.429 ns) + CELL(0.651 ns) = 2.876 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 21; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[0\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg~39 sjtl:inst1|exp_alu:inst1|bus_Reg[0]~55 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.057 ns) 8.933 ns sjtl:inst1\|exp_alu:inst1\|d\[3\]~64 4 COMB LOOP LCCOMB_X19_Y7_N2 4 " "Info: 4: + IC(0.000 ns) + CELL(6.057 ns) = 8.933 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 4; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|d\[3\]~64'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~85 LCCOMB_X19_Y9_N14 " "Info: Loc. = LCCOMB_X19_Y9_N14; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~85\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~85 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~83 LCCOMB_X19_Y6_N30 " "Info: Loc. = LCCOMB_X19_Y6_N30; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~83\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~83 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[3\]~64 LCCOMB_X19_Y7_N2 " "Info: Loc. = LCCOMB_X19_Y7_N2; Node \"sjtl:inst1\|exp_alu:inst1\|d\[3\]~64\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[3]~64 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~84 LCCOMB_X19_Y9_N12 " "Info: Loc. = LCCOMB_X19_Y9_N12; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[3\]~84\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~84 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~85 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~83 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[3]~64 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[3]~84 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[0]~55 sjtl:inst1|exp_alu:inst1|d[3]~64 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.128 ns) 10.716 ns sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_datain_reg3 5 MEM M4K_X23_Y6 1 " "Info: 5: + IC(1.655 ns) + CELL(0.128 ns) = 10.716 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { sjtl:inst1|exp_alu:inst1|d[3]~64 sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.451 ns ( 69.53 % ) " "Info: Total cell delay = 7.451 ns ( 69.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.265 ns ( 30.47 % ) " "Info: Total interconnect delay = 3.265 ns ( 30.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.716 ns" { weikong:inst|74273:inst5|16 sjtl:inst1|exp_alu:inst1|bus_Reg~39 sjtl:inst1|exp_alu:inst1|bus_Reg[0]~55 sjtl:inst1|exp_alu:inst1|d[3]~64 sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.716 ns" { weikong:inst|74273:inst5|16 {} sjtl:inst1|exp_alu:inst1|bus_Reg~39 {} sjtl:inst1|exp_alu:inst1|bus_Reg[0]~55 {} sjtl:inst1|exp_alu:inst1|d[3]~64 {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 1.181ns 0.429ns 0.000ns 1.655ns } { 0.000ns 0.615ns 0.651ns 6.057ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.446 ns - Smallest " "Info: - Smallest clock skew is 2.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.384 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 7.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.603 ns weikong:inst\|shixu:inst\|fstate.s_st2 2 REG LCFF_X27_Y7_N27 3 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.603 ns; Loc. = LCFF_X27_Y7_N27; Fanout = 3; REG Node = 'weikong:inst\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 3.241 ns weikong:inst\|shixu:inst\|t2~0 3 COMB LCCOMB_X27_Y7_N28 2 " "Info: 3: + IC(0.432 ns) + CELL(0.206 ns) = 3.241 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 2; COMB Node = 'weikong:inst\|shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.000 ns) 5.796 ns weikong:inst\|shixu:inst\|t2~0clkctrl 4 COMB CLKCTRL_G1 46 " "Info: 4: + IC(2.555 ns) + CELL(0.000 ns) = 5.796 ns; Loc. = CLKCTRL_G1; Fanout = 46; COMB Node = 'weikong:inst\|shixu:inst\|t2~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 7.384 ns sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_datain_reg3 5 MEM M4K_X23_Y6 1 " "Info: 5: + IC(0.754 ns) + CELL(0.834 ns) = 7.384 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'sjtl:inst1\|Block1:inst\|lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_9p91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.120 ns ( 42.25 % ) " "Info: Total cell delay = 3.120 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 57.75 % ) " "Info: Total interconnect delay = 4.264 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.384 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.384 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.523ns 0.432ns 2.555ns 0.754ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.938 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.603 ns weikong:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X27_Y7_N21 6 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.603 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 6; REG Node = 'weikong:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.000 ns) 3.444 ns weikong:inst\|shixu:inst\|fstate.st1~clkctrl 3 COMB CLKCTRL_G4 18 " "Info: 3: + IC(0.841 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G4; Fanout = 18; COMB Node = 'weikong:inst\|shixu:inst\|fstate.st1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 4.938 ns weikong:inst\|74273:inst5\|16 4 REG LCFF_X20_Y7_N27 14 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 4.938 ns; Loc. = LCFF_X20_Y7_N27; Fanout = 14; REG Node = 'weikong:inst\|74273:inst5\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 55.61 % ) " "Info: Total cell delay = 2.746 ns ( 55.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.192 ns ( 44.39 % ) " "Info: Total interconnect delay = 2.192 ns ( 44.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|16 {} } { 0.000ns 0.000ns 0.523ns 0.841ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.384 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.384 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.523ns 0.432ns 2.555ns 0.754ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.000ns 0.834ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|16 {} } { 0.000ns 0.000ns 0.523ns 0.841ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } } { "db/altsyncram_9p91.tdf" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.716 ns" { weikong:inst|74273:inst5|16 sjtl:inst1|exp_alu:inst1|bus_Reg~39 sjtl:inst1|exp_alu:inst1|bus_Reg[0]~55 sjtl:inst1|exp_alu:inst1|d[3]~64 sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.716 ns" { weikong:inst|74273:inst5|16 {} sjtl:inst1|exp_alu:inst1|bus_Reg~39 {} sjtl:inst1|exp_alu:inst1|bus_Reg[0]~55 {} sjtl:inst1|exp_alu:inst1|d[3]~64 {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 1.181ns 0.429ns 0.000ns 1.655ns } { 0.000ns 0.615ns 0.651ns 6.057ns 0.128ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.384 ns" { clk weikong:inst|shixu:inst|fstate.s_st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.384 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.s_st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.523ns 0.432ns 2.555ns 0.754ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.000ns 0.834ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|16 {} } { 0.000ns 0.000ns 0.523ns 0.841ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1 register register xianshi:inst2\|mod6:inst1\|ex\[1\] xianshi:inst2\|mod6:inst1\|ex\[2\] 340.02 MHz Internal " "Info: Clock \"clk1\" Internal fmax is restricted to 340.02 MHz between source register \"xianshi:inst2\|mod6:inst1\|ex\[1\]\" and destination register \"xianshi:inst2\|mod6:inst1\|ex\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.185 ns + Longest register register " "Info: + Longest register to register delay is 1.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xianshi:inst2\|mod6:inst1\|ex\[1\] 1 REG LCFF_X18_Y10_N27 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N27; Fanout = 25; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.624 ns) 1.077 ns xianshi:inst2\|mod6:inst1\|ex\[2\]~1 2 COMB LCCOMB_X18_Y10_N14 1 " "Info: 2: + IC(0.453 ns) + CELL(0.624 ns) = 1.077 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 1; COMB Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|mod6:inst1|ex[2]~1 } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.185 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 3 REG LCFF_X18_Y10_N15 18 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.185 ns; Loc. = LCFF_X18_Y10_N15; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { xianshi:inst2|mod6:inst1|ex[2]~1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 61.77 % ) " "Info: Total cell delay = 0.732 ns ( 61.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.453 ns ( 38.23 % ) " "Info: Total interconnect delay = 0.453 ns ( 38.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|mod6:inst1|ex[2]~1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.185 ns" { xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|mod6:inst1|ex[2]~1 {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.453ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 3.314 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.666 ns) 3.314 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 2 REG LCFF_X18_Y10_N15 18 " "Info: 2: + IC(1.548 ns) + CELL(0.666 ns) = 3.314 ns; Loc. = LCFF_X18_Y10_N15; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.29 % ) " "Info: Total cell delay = 1.766 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.548 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 3.314 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.666 ns) 3.314 ns xianshi:inst2\|mod6:inst1\|ex\[1\] 2 REG LCFF_X18_Y10_N27 25 " "Info: 2: + IC(1.548 ns) + CELL(0.666 ns) = 3.314 ns; Loc. = LCFF_X18_Y10_N27; Fanout = 25; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.29 % ) " "Info: Total cell delay = 1.766 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.548 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|mod6:inst1|ex[2]~1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.185 ns" { xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|mod6:inst1|ex[2]~1 {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.453ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { xianshi:inst2|mod6:inst1|ex[2] {} } {  } {  } "" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 114 " "Warning: Circuit may not operate. Detected 114 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "weikong:inst\|74273:inst5\|16 weikong:inst\|74273:inst13\|12 clk 2.35 ns " "Info: Found hold time violation between source  pin or register \"weikong:inst\|74273:inst5\|16\" and destination pin or register \"weikong:inst\|74273:inst13\|12\" for clock \"clk\" (Hold time is 2.35 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.915 ns + Largest " "Info: + Largest clock skew is 3.915 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.603 ns weikong:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X27_Y7_N21 6 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.603 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 6; REG Node = 'weikong:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.970 ns) 5.011 ns weikong:inst\|74273:inst4\|14 3 REG LCFF_X21_Y7_N15 1 " "Info: 3: + IC(1.438 ns) + CELL(0.970 ns) = 5.011 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 1; REG Node = 'weikong:inst\|74273:inst4\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.206 ns) 6.669 ns weikong:inst\|inst14 4 COMB LCCOMB_X27_Y7_N30 1 " "Info: 4: + IC(1.452 ns) + CELL(0.206 ns) = 6.669 ns; Loc. = LCCOMB_X27_Y7_N30; Fanout = 1; COMB Node = 'weikong:inst\|inst14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { weikong:inst|74273:inst4|14 weikong:inst|inst14 } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 7.357 ns weikong:inst\|inst14~clkctrl 5 COMB CLKCTRL_G5 3 " "Info: 5: + IC(0.688 ns) + CELL(0.000 ns) = 7.357 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'weikong:inst\|inst14~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { weikong:inst|inst14 weikong:inst|inst14~clkctrl } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 8.853 ns weikong:inst\|74273:inst13\|12 6 REG LCFF_X21_Y7_N29 1 " "Info: 6: + IC(0.830 ns) + CELL(0.666 ns) = 8.853 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 1; REG Node = 'weikong:inst\|74273:inst13\|12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.922 ns ( 44.30 % ) " "Info: Total cell delay = 3.922 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.931 ns ( 55.70 % ) " "Info: Total interconnect delay = 4.931 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.853 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 weikong:inst|inst14 weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.853 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|74273:inst4|14 {} weikong:inst|inst14 {} weikong:inst|inst14~clkctrl {} weikong:inst|74273:inst13|12 {} } { 0.000ns 0.000ns 0.523ns 1.438ns 1.452ns 0.688ns 0.830ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.938 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.603 ns weikong:inst\|shixu:inst\|fstate.st1 2 REG LCFF_X27_Y7_N21 6 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.603 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 6; REG Node = 'weikong:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk weikong:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.000 ns) 3.444 ns weikong:inst\|shixu:inst\|fstate.st1~clkctrl 3 COMB CLKCTRL_G4 18 " "Info: 3: + IC(0.841 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G4; Fanout = 18; COMB Node = 'weikong:inst\|shixu:inst\|fstate.st1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 4.938 ns weikong:inst\|74273:inst5\|16 4 REG LCFF_X20_Y7_N27 14 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 4.938 ns; Loc. = LCFF_X20_Y7_N27; Fanout = 14; REG Node = 'weikong:inst\|74273:inst5\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 55.61 % ) " "Info: Total cell delay = 2.746 ns ( 55.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.192 ns ( 44.39 % ) " "Info: Total interconnect delay = 2.192 ns ( 44.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|16 {} } { 0.000ns 0.000ns 0.523ns 0.841ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.853 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 weikong:inst|inst14 weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.853 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|74273:inst4|14 {} weikong:inst|inst14 {} weikong:inst|inst14~clkctrl {} weikong:inst|74273:inst13|12 {} } { 0.000ns 0.000ns 0.523ns 1.438ns 1.452ns 0.688ns 0.830ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|16 {} } { 0.000ns 0.000ns 0.523ns 0.841ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.567 ns - Shortest register register " "Info: - Shortest register to register delay is 1.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns weikong:inst\|74273:inst5\|16 1 REG LCFF_X20_Y7_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N27; Fanout = 14; REG Node = 'weikong:inst\|74273:inst5\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.206 ns) 0.662 ns sjtl:inst1\|exp_alu:inst1\|d~18 2 COMB LCCOMB_X20_Y7_N14 24 " "Info: 2: + IC(0.456 ns) + CELL(0.206 ns) = 0.662 ns; Loc. = LCCOMB_X20_Y7_N14; Fanout = 24; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|d~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { weikong:inst|74273:inst5|16 sjtl:inst1|exp_alu:inst1|d~18 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.797 ns) 1.459 ns sjtl:inst1\|exp_alu:inst1\|d\[5\]~62 3 COMB LOOP LCCOMB_X21_Y7_N28 5 " "Info: 3: + IC(0.000 ns) + CELL(0.797 ns) = 1.459 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|d\[5\]~62'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~67 LCCOMB_X21_Y9_N22 " "Info: Loc. = LCCOMB_X21_Y9_N22; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~67\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~67 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[5\]~62 LCCOMB_X21_Y7_N28 " "Info: Loc. = LCCOMB_X21_Y7_N28; Node \"sjtl:inst1\|exp_alu:inst1\|d\[5\]~62\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[5]~62 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~66 LCCOMB_X21_Y9_N20 " "Info: Loc. = LCCOMB_X21_Y9_N20; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~66\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~66 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65 LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~65 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~67 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[5]~62 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~66 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~65 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { sjtl:inst1|exp_alu:inst1|d~18 sjtl:inst1|exp_alu:inst1|d[5]~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.567 ns weikong:inst\|74273:inst13\|12 4 REG LCFF_X21_Y7_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.567 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 1; REG Node = 'weikong:inst\|74273:inst13\|12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sjtl:inst1|exp_alu:inst1|d[5]~62 weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 70.90 % ) " "Info: Total cell delay = 1.111 ns ( 70.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.456 ns ( 29.10 % ) " "Info: Total interconnect delay = 0.456 ns ( 29.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { weikong:inst|74273:inst5|16 sjtl:inst1|exp_alu:inst1|d~18 sjtl:inst1|exp_alu:inst1|d[5]~62 weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.567 ns" { weikong:inst|74273:inst5|16 {} sjtl:inst1|exp_alu:inst1|d~18 {} sjtl:inst1|exp_alu:inst1|d[5]~62 {} weikong:inst|74273:inst13|12 {} } { 0.000ns 0.456ns 0.000ns 0.000ns } { 0.000ns 0.206ns 0.797ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.853 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|74273:inst4|14 weikong:inst|inst14 weikong:inst|inst14~clkctrl weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.853 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|74273:inst4|14 {} weikong:inst|inst14 {} weikong:inst|inst14~clkctrl {} weikong:inst|74273:inst13|12 {} } { 0.000ns 0.000ns 0.523ns 1.438ns 1.452ns 0.688ns 0.830ns } { 0.000ns 1.110ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { clk weikong:inst|shixu:inst|fstate.st1 weikong:inst|shixu:inst|fstate.st1~clkctrl weikong:inst|74273:inst5|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st1 {} weikong:inst|shixu:inst|fstate.st1~clkctrl {} weikong:inst|74273:inst5|16 {} } { 0.000ns 0.000ns 0.523ns 0.841ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { weikong:inst|74273:inst5|16 sjtl:inst1|exp_alu:inst1|d~18 sjtl:inst1|exp_alu:inst1|d[5]~62 weikong:inst|74273:inst13|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.567 ns" { weikong:inst|74273:inst5|16 {} sjtl:inst1|exp_alu:inst1|d~18 {} sjtl:inst1|exp_alu:inst1|d[5]~62 {} weikong:inst|74273:inst13|12 {} } { 0.000ns 0.456ns 0.000ns 0.000ns } { 0.000ns 0.206ns 0.797ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk1 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"clk1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "xianshi:inst2\|mod6:inst1\|ex\[2\] xianshi:inst2\|guazai:inst\|min\[0\] clk1 2.954 ns " "Info: Found hold time violation between source  pin or register \"xianshi:inst2\|mod6:inst1\|ex\[2\]\" and destination pin or register \"xianshi:inst2\|guazai:inst\|min\[0\]\" for clock \"clk1\" (Hold time is 2.954 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.366 ns + Largest " "Info: + Largest clock skew is 5.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 8.680 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to destination register is 8.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.618 ns xianshi:inst2\|mod6:inst1\|ex\[1\] 2 REG LCFF_X18_Y10_N27 25 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.618 ns; Loc. = LCFF_X18_Y10_N27; Fanout = 25; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.206 ns) 4.924 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 3 COMB LCCOMB_X17_Y10_N12 2 " "Info: 3: + IC(1.100 ns) + CELL(0.206 ns) = 4.924 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 2; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.000 ns) 7.119 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(2.195 ns) + CELL(0.000 ns) = 7.119 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.206 ns) 8.680 ns xianshi:inst2\|guazai:inst\|min\[0\] 5 REG LCCOMB_X18_Y10_N18 7 " "Info: 5: + IC(1.355 ns) + CELL(0.206 ns) = 8.680 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 28.59 % ) " "Info: Total cell delay = 2.482 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.198 ns ( 71.41 % ) " "Info: Total interconnect delay = 6.198 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.680 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.680 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.000ns 1.548ns 1.100ns 2.195ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 3.314 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to source register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.666 ns) 3.314 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 2 REG LCFF_X18_Y10_N15 18 " "Info: 2: + IC(1.548 ns) + CELL(0.666 ns) = 3.314 ns; Loc. = LCFF_X18_Y10_N15; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.29 % ) " "Info: Total cell delay = 1.766 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.548 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.680 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.680 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.000ns 1.548ns 1.100ns 2.195ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.108 ns - Shortest register register " "Info: - Shortest register to register delay is 2.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 1 REG LCFF_X18_Y10_N15 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N15; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.615 ns) 1.363 ns xianshi:inst2\|guazai:inst\|min\[0\]~23 2 COMB LCCOMB_X18_Y10_N24 1 " "Info: 2: + IC(0.748 ns) + CELL(0.615 ns) = 1.363 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[0\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|min[0]~23 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 2.108 ns xianshi:inst2\|guazai:inst\|min\[0\] 3 REG LCCOMB_X18_Y10_N18 7 " "Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 2.108 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { xianshi:inst2|guazai:inst|min[0]~23 xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.985 ns ( 46.73 % ) " "Info: Total cell delay = 0.985 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 53.27 % ) " "Info: Total interconnect delay = 1.123 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|min[0]~23 xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.108 ns" { xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|min[0]~23 {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.748ns 0.375ns } { 0.000ns 0.615ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.680 ns" { clk1 xianshi:inst2|mod6:inst1|ex[1] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.680 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[1] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.000ns 1.548ns 1.100ns 2.195ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} } { 0.000ns 0.000ns 1.548ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|min[0]~23 xianshi:inst2|guazai:inst|min[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.108 ns" { xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|min[0]~23 {} xianshi:inst2|guazai:inst|min[0] {} } { 0.000ns 0.748ns 0.375ns } { 0.000ns 0.615ns 0.370ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "xianshi:inst2\|guazai:inst\|min\[1\] sw\[5\] clk1 8.073 ns register " "Info: tsu for register \"xianshi:inst2\|guazai:inst\|min\[1\]\" (data pin = \"sw\[5\]\", clock pin = \"clk1\") is 8.073 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.533 ns + Longest pin register " "Info: + Longest pin to register delay is 15.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns sw\[5\] 1 PIN PIN_58 4 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 4; PIN Node = 'sw\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[5] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.420 ns) 10.354 ns sjtl:inst1\|exp_alu:inst1\|d\[5\]~62 2 COMB LOOP LCCOMB_X21_Y7_N28 5 " "Info: 2: + IC(0.000 ns) + CELL(9.420 ns) = 10.354 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|d\[5\]~62'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~67 LCCOMB_X21_Y9_N22 " "Info: Loc. = LCCOMB_X21_Y9_N22; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~67\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~67 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[5\]~62 LCCOMB_X21_Y7_N28 " "Info: Loc. = LCCOMB_X21_Y7_N28; Node \"sjtl:inst1\|exp_alu:inst1\|d\[5\]~62\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[5]~62 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~66 LCCOMB_X21_Y9_N20 " "Info: Loc. = LCCOMB_X21_Y9_N20; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~66\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~66 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65 LCCOMB_X21_Y9_N18 " "Info: Loc. = LCCOMB_X21_Y9_N18; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[5\]~65\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~65 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~67 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[5]~62 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~66 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[5]~65 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.420 ns" { sw[5] sjtl:inst1|exp_alu:inst1|d[5]~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.616 ns) 12.760 ns xianshi:inst2\|guazai:inst\|min\[1\]~25 3 COMB LCCOMB_X18_Y10_N30 1 " "Info: 3: + IC(1.790 ns) + CELL(0.616 ns) = 12.760 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[1\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { sjtl:inst1|exp_alu:inst1|d[5]~62 xianshi:inst2|guazai:inst|min[1]~25 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.616 ns) 13.743 ns xianshi:inst2\|guazai:inst\|min\[1\]~26 4 COMB LCCOMB_X18_Y10_N4 1 " "Info: 4: + IC(0.367 ns) + CELL(0.616 ns) = 13.743 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[1\]~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { xianshi:inst2|guazai:inst|min[1]~25 xianshi:inst2|guazai:inst|min[1]~26 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.366 ns) 14.478 ns xianshi:inst2\|guazai:inst\|min\[1\]~27 5 COMB LCCOMB_X18_Y10_N10 1 " "Info: 5: + IC(0.369 ns) + CELL(0.366 ns) = 14.478 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 1; COMB Node = 'xianshi:inst2\|guazai:inst\|min\[1\]~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { xianshi:inst2|guazai:inst|min[1]~26 xianshi:inst2|guazai:inst|min[1]~27 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 15.533 ns xianshi:inst2\|guazai:inst\|min\[1\] 6 REG LCCOMB_X18_Y10_N20 7 " "Info: 6: + IC(0.404 ns) + CELL(0.651 ns) = 15.533 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { xianshi:inst2|guazai:inst|min[1]~27 xianshi:inst2|guazai:inst|min[1] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.603 ns ( 81.14 % ) " "Info: Total cell delay = 12.603 ns ( 81.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.930 ns ( 18.86 % ) " "Info: Total interconnect delay = 2.930 ns ( 18.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.533 ns" { sw[5] sjtl:inst1|exp_alu:inst1|d[5]~62 xianshi:inst2|guazai:inst|min[1]~25 xianshi:inst2|guazai:inst|min[1]~26 xianshi:inst2|guazai:inst|min[1]~27 xianshi:inst2|guazai:inst|min[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.533 ns" { sw[5] {} sw[5]~combout {} sjtl:inst1|exp_alu:inst1|d[5]~62 {} xianshi:inst2|guazai:inst|min[1]~25 {} xianshi:inst2|guazai:inst|min[1]~26 {} xianshi:inst2|guazai:inst|min[1]~27 {} xianshi:inst2|guazai:inst|min[1] {} } { 0.000ns 0.000ns 0.000ns 1.790ns 0.367ns 0.369ns 0.404ns } { 0.000ns 0.934ns 9.420ns 0.616ns 0.616ns 0.366ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.954 ns + " "Info: + Micro setup delay of destination is 0.954 ns" {  } { { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 8.414 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to destination register is 8.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk1 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 232 144 312 248 "clk1" "" } { 96 1264 1304 112 "clk1" "" } { 224 312 352 240 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.618 ns xianshi:inst2\|mod6:inst1\|ex\[2\] 2 REG LCFF_X18_Y10_N15 18 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.618 ns; Loc. = LCFF_X18_Y10_N15; Fanout = 18; REG Node = 'xianshi:inst2\|mod6:inst1\|ex\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] } "NODE_NAME" } } { "显示/mod6.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.366 ns) 4.658 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19 3 COMB LCCOMB_X17_Y10_N12 2 " "Info: 3: + IC(0.674 ns) + CELL(0.366 ns) = 4.658 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 2; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.000 ns) 6.853 ns xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(2.195 ns) + CELL(0.000 ns) = 6.853 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'xianshi:inst2\|guazai:inst\|weixuans\[5\]~19clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.206 ns) 8.414 ns xianshi:inst2\|guazai:inst\|min\[1\] 5 REG LCCOMB_X18_Y10_N20 7 " "Info: 5: + IC(1.355 ns) + CELL(0.206 ns) = 8.414 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 7; REG Node = 'xianshi:inst2\|guazai:inst\|min\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[1] } "NODE_NAME" } } { "显示/guazai.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 31.40 % ) " "Info: Total cell delay = 2.642 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 68.60 % ) " "Info: Total interconnect delay = 5.772 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.414 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.414 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[1] {} } { 0.000ns 0.000ns 1.548ns 0.674ns 2.195ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.533 ns" { sw[5] sjtl:inst1|exp_alu:inst1|d[5]~62 xianshi:inst2|guazai:inst|min[1]~25 xianshi:inst2|guazai:inst|min[1]~26 xianshi:inst2|guazai:inst|min[1]~27 xianshi:inst2|guazai:inst|min[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.533 ns" { sw[5] {} sw[5]~combout {} sjtl:inst1|exp_alu:inst1|d[5]~62 {} xianshi:inst2|guazai:inst|min[1]~25 {} xianshi:inst2|guazai:inst|min[1]~26 {} xianshi:inst2|guazai:inst|min[1]~27 {} xianshi:inst2|guazai:inst|min[1] {} } { 0.000ns 0.000ns 0.000ns 1.790ns 0.367ns 0.369ns 0.404ns } { 0.000ns 0.934ns 9.420ns 0.616ns 0.616ns 0.366ns 0.651ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.414 ns" { clk1 xianshi:inst2|mod6:inst1|ex[2] xianshi:inst2|guazai:inst|weixuans[5]~19 xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl xianshi:inst2|guazai:inst|min[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.414 ns" { clk1 {} clk1~combout {} xianshi:inst2|mod6:inst1|ex[2] {} xianshi:inst2|guazai:inst|weixuans[5]~19 {} xianshi:inst2|guazai:inst|weixuans[5]~19clkctrl {} xianshi:inst2|guazai:inst|min[1] {} } { 0.000ns 0.000ns 1.548ns 0.674ns 2.195ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[7\] sjtl:inst1\|exp_alu:inst1\|dr1\[3\] 26.100 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[7\]\" through register \"sjtl:inst1\|exp_alu:inst1\|dr1\[3\]\" is 26.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.451 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.603 ns weikong:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X27_Y7_N25 4 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.603 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 4; REG Node = 'weikong:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk weikong:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.319 ns) 3.388 ns weikong:inst\|shixu:inst\|t2~0 3 COMB LCCOMB_X27_Y7_N28 2 " "Info: 3: + IC(0.466 ns) + CELL(0.319 ns) = 3.388 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 2; COMB Node = 'weikong:inst\|shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { weikong:inst|shixu:inst|fstate.st2 weikong:inst|shixu:inst|t2~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.000 ns) 5.943 ns weikong:inst\|shixu:inst\|t2~0clkctrl 4 COMB CLKCTRL_G1 46 " "Info: 4: + IC(2.555 ns) + CELL(0.000 ns) = 5.943 ns; Loc. = CLKCTRL_G1; Fanout = 46; COMB Node = 'weikong:inst\|shixu:inst\|t2~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.451 ns sjtl:inst1\|exp_alu:inst1\|dr1\[3\] 5 REG LCFF_X19_Y9_N17 11 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 7.451 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 11; REG Node = 'sjtl:inst1\|exp_alu:inst1\|dr1\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|exp_alu:inst1|dr1[3] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 41.14 % ) " "Info: Total cell delay = 3.065 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.386 ns ( 58.86 % ) " "Info: Total interconnect delay = 4.386 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk weikong:inst|shixu:inst|fstate.st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|exp_alu:inst1|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|exp_alu:inst1|dr1[3] {} } { 0.000ns 0.000ns 0.523ns 0.466ns 2.555ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.345 ns + Longest register pin " "Info: + Longest register to pin delay is 18.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sjtl:inst1\|exp_alu:inst1\|dr1\[3\] 1 REG LCFF_X19_Y9_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N17; Fanout = 11; REG Node = 'sjtl:inst1\|exp_alu:inst1\|dr1\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|dr1[3] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.206 ns) 1.335 ns sjtl:inst1\|exp_alu:inst1\|aluout~66 2 COMB LCCOMB_X19_Y9_N4 2 " "Info: 2: + IC(1.129 ns) + CELL(0.206 ns) = 1.335 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|aluout~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { sjtl:inst1|exp_alu:inst1|dr1[3] sjtl:inst1|exp_alu:inst1|aluout~66 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.621 ns) 3.443 ns sjtl:inst1\|exp_alu:inst1\|Add15~7 3 COMB LCCOMB_X19_Y5_N10 2 " "Info: 3: + IC(1.487 ns) + CELL(0.621 ns) = 3.443 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add15~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { sjtl:inst1|exp_alu:inst1|aluout~66 sjtl:inst1|exp_alu:inst1|Add15~7 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.949 ns sjtl:inst1\|exp_alu:inst1\|Add15~8 4 COMB LCCOMB_X19_Y5_N12 3 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.949 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add15~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sjtl:inst1|exp_alu:inst1|Add15~7 sjtl:inst1|exp_alu:inst1|Add15~8 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.621 ns) 6.048 ns sjtl:inst1\|exp_alu:inst1\|Add14~9 5 COMB LCCOMB_X18_Y8_N16 2 " "Info: 5: + IC(1.478 ns) + CELL(0.621 ns) = 6.048 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add14~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { sjtl:inst1|exp_alu:inst1|Add15~8 sjtl:inst1|exp_alu:inst1|Add14~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.134 ns sjtl:inst1\|exp_alu:inst1\|Add14~11 6 COMB LCCOMB_X18_Y8_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 6.134 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 2; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add14~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sjtl:inst1|exp_alu:inst1|Add14~9 sjtl:inst1|exp_alu:inst1|Add14~11 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.220 ns sjtl:inst1\|exp_alu:inst1\|Add14~13 7 COMB LCCOMB_X18_Y8_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.220 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add14~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sjtl:inst1|exp_alu:inst1|Add14~11 sjtl:inst1|exp_alu:inst1|Add14~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.726 ns sjtl:inst1\|exp_alu:inst1\|Add14~14 8 COMB LCCOMB_X18_Y8_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.726 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Add14~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sjtl:inst1|exp_alu:inst1|Add14~13 sjtl:inst1|exp_alu:inst1|Add14~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.370 ns) 8.116 ns sjtl:inst1\|exp_alu:inst1\|Mux0~3 9 COMB LCCOMB_X20_Y8_N30 1 " "Info: 9: + IC(1.020 ns) + CELL(0.370 ns) = 8.116 ns; Loc. = LCCOMB_X20_Y8_N30; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { sjtl:inst1|exp_alu:inst1|Add14~14 sjtl:inst1|exp_alu:inst1|Mux0~3 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 8.683 ns sjtl:inst1\|exp_alu:inst1\|Mux0~4 10 COMB LCCOMB_X20_Y8_N0 1 " "Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 8.683 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { sjtl:inst1|exp_alu:inst1|Mux0~3 sjtl:inst1|exp_alu:inst1|Mux0~4 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 9.246 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~43 11 COMB LCCOMB_X20_Y8_N2 3 " "Info: 11: + IC(0.357 ns) + CELL(0.206 ns) = 9.246 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { sjtl:inst1|exp_alu:inst1|Mux0~4 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~43 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.503 ns) 11.749 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44 12 COMB LOOP LCCOMB_X21_Y6_N8 5 " "Info: 12: + IC(0.000 ns) + CELL(2.503 ns) = 11.749 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[7\]~60 LCCOMB_X20_Y7_N24 " "Info: Loc. = LCCOMB_X20_Y7_N24; Node \"sjtl:inst1\|exp_alu:inst1\|d\[7\]~60\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[7]~60 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44 LCCOMB_X21_Y6_N8 " "Info: Loc. = LCCOMB_X21_Y6_N8; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40 LCCOMB_X20_Y9_N6 " "Info: Loc. = LCCOMB_X20_Y9_N6; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~40 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[7]~60 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~40 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~43 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 13.416 ns sjtl:inst1\|exp_alu:inst1\|d\[7\]~44 13 COMB LCCOMB_X20_Y7_N4 1 " "Info: 13: + IC(1.461 ns) + CELL(0.206 ns) = 13.416 ns; Loc. = LCCOMB_X20_Y7_N4; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|d\[7\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 sjtl:inst1|exp_alu:inst1|d[7]~44 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(3.236 ns) 18.345 ns d\[7\] 14 PIN PIN_59 0 " "Info: 14: + IC(1.693 ns) + CELL(3.236 ns) = 18.345 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { sjtl:inst1|exp_alu:inst1|d[7]~44 d[7] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.359 ns ( 51.02 % ) " "Info: Total cell delay = 9.359 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.986 ns ( 48.98 % ) " "Info: Total interconnect delay = 8.986 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.345 ns" { sjtl:inst1|exp_alu:inst1|dr1[3] sjtl:inst1|exp_alu:inst1|aluout~66 sjtl:inst1|exp_alu:inst1|Add15~7 sjtl:inst1|exp_alu:inst1|Add15~8 sjtl:inst1|exp_alu:inst1|Add14~9 sjtl:inst1|exp_alu:inst1|Add14~11 sjtl:inst1|exp_alu:inst1|Add14~13 sjtl:inst1|exp_alu:inst1|Add14~14 sjtl:inst1|exp_alu:inst1|Mux0~3 sjtl:inst1|exp_alu:inst1|Mux0~4 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~43 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 sjtl:inst1|exp_alu:inst1|d[7]~44 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.345 ns" { sjtl:inst1|exp_alu:inst1|dr1[3] {} sjtl:inst1|exp_alu:inst1|aluout~66 {} sjtl:inst1|exp_alu:inst1|Add15~7 {} sjtl:inst1|exp_alu:inst1|Add15~8 {} sjtl:inst1|exp_alu:inst1|Add14~9 {} sjtl:inst1|exp_alu:inst1|Add14~11 {} sjtl:inst1|exp_alu:inst1|Add14~13 {} sjtl:inst1|exp_alu:inst1|Add14~14 {} sjtl:inst1|exp_alu:inst1|Mux0~3 {} sjtl:inst1|exp_alu:inst1|Mux0~4 {} sjtl:inst1|exp_alu:inst1|bus_Reg[7]~43 {} sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 {} sjtl:inst1|exp_alu:inst1|d[7]~44 {} d[7] {} } { 0.000ns 1.129ns 1.487ns 0.000ns 1.478ns 0.000ns 0.000ns 0.000ns 1.020ns 0.361ns 0.357ns 0.000ns 1.461ns 1.693ns } { 0.000ns 0.206ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 2.503ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk weikong:inst|shixu:inst|fstate.st2 weikong:inst|shixu:inst|t2~0 weikong:inst|shixu:inst|t2~0clkctrl sjtl:inst1|exp_alu:inst1|dr1[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st2 {} weikong:inst|shixu:inst|t2~0 {} weikong:inst|shixu:inst|t2~0clkctrl {} sjtl:inst1|exp_alu:inst1|dr1[3] {} } { 0.000ns 0.000ns 0.523ns 0.466ns 2.555ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.345 ns" { sjtl:inst1|exp_alu:inst1|dr1[3] sjtl:inst1|exp_alu:inst1|aluout~66 sjtl:inst1|exp_alu:inst1|Add15~7 sjtl:inst1|exp_alu:inst1|Add15~8 sjtl:inst1|exp_alu:inst1|Add14~9 sjtl:inst1|exp_alu:inst1|Add14~11 sjtl:inst1|exp_alu:inst1|Add14~13 sjtl:inst1|exp_alu:inst1|Add14~14 sjtl:inst1|exp_alu:inst1|Mux0~3 sjtl:inst1|exp_alu:inst1|Mux0~4 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~43 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 sjtl:inst1|exp_alu:inst1|d[7]~44 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.345 ns" { sjtl:inst1|exp_alu:inst1|dr1[3] {} sjtl:inst1|exp_alu:inst1|aluout~66 {} sjtl:inst1|exp_alu:inst1|Add15~7 {} sjtl:inst1|exp_alu:inst1|Add15~8 {} sjtl:inst1|exp_alu:inst1|Add14~9 {} sjtl:inst1|exp_alu:inst1|Add14~11 {} sjtl:inst1|exp_alu:inst1|Add14~13 {} sjtl:inst1|exp_alu:inst1|Add14~14 {} sjtl:inst1|exp_alu:inst1|Mux0~3 {} sjtl:inst1|exp_alu:inst1|Mux0~4 {} sjtl:inst1|exp_alu:inst1|bus_Reg[7]~43 {} sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 {} sjtl:inst1|exp_alu:inst1|d[7]~44 {} d[7] {} } { 0.000ns 1.129ns 1.487ns 0.000ns 1.478ns 0.000ns 0.000ns 0.000ns 1.020ns 0.361ns 0.357ns 0.000ns 1.461ns 1.693ns } { 0.000ns 0.206ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 2.503ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[7\] d\[7\] 15.621 ns Longest " "Info: Longest tpd from source pin \"sw\[7\]\" to destination pin \"d\[7\]\" is 15.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sw\[7\] 1 PIN PIN_7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'sw\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.840 ns) + CELL(0.650 ns) 8.435 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~41 2 COMB LCCOMB_X21_Y6_N0 3 " "Info: 2: + IC(6.840 ns) + CELL(0.650 ns) = 8.435 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 3; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.490 ns" { sw[7] sjtl:inst1|exp_alu:inst1|bus_Reg[7]~41 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.590 ns) 9.025 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44 3 COMB LOOP LCCOMB_X21_Y6_N8 5 " "Info: 3: + IC(0.000 ns) + CELL(0.590 ns) = 9.025 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[7\]~60 LCCOMB_X20_Y7_N24 " "Info: Loc. = LCCOMB_X20_Y7_N24; Node \"sjtl:inst1\|exp_alu:inst1\|d\[7\]~60\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[7]~60 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44 LCCOMB_X21_Y6_N8 " "Info: Loc. = LCCOMB_X21_Y6_N8; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~44\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40 LCCOMB_X20_Y9_N6 " "Info: Loc. = LCCOMB_X20_Y9_N6; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[7\]~40\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~40 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[7]~60 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~40 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~41 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.206 ns) 10.692 ns sjtl:inst1\|exp_alu:inst1\|d\[7\]~44 4 COMB LCCOMB_X20_Y7_N4 1 " "Info: 4: + IC(1.461 ns) + CELL(0.206 ns) = 10.692 ns; Loc. = LCCOMB_X20_Y7_N4; Fanout = 1; COMB Node = 'sjtl:inst1\|exp_alu:inst1\|d\[7\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 sjtl:inst1|exp_alu:inst1|d[7]~44 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(3.236 ns) 15.621 ns d\[7\] 5 PIN PIN_59 0 " "Info: 5: + IC(1.693 ns) + CELL(3.236 ns) = 15.621 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { sjtl:inst1|exp_alu:inst1|d[7]~44 d[7] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 112 1000 1176 128 "d\[7..0\]" "" } { 120 312 384 136 "d\[7\]" "" } { 136 312 384 152 "d\[6\]" "" } { 152 312 384 168 "d\[5\]" "" } { 104 936 1000 120 "d\[7..0\]" "" } { 112 1256 1304 128 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.627 ns ( 36.02 % ) " "Info: Total cell delay = 5.627 ns ( 36.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.994 ns ( 63.98 % ) " "Info: Total interconnect delay = 9.994 ns ( 63.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.621 ns" { sw[7] sjtl:inst1|exp_alu:inst1|bus_Reg[7]~41 sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 sjtl:inst1|exp_alu:inst1|d[7]~44 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.621 ns" { sw[7] {} sw[7]~combout {} sjtl:inst1|exp_alu:inst1|bus_Reg[7]~41 {} sjtl:inst1|exp_alu:inst1|bus_Reg[7]~44 {} sjtl:inst1|exp_alu:inst1|d[7]~44 {} d[7] {} } { 0.000ns 0.000ns 6.840ns 0.000ns 1.461ns 1.693ns } { 0.000ns 0.945ns 0.650ns 0.590ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sjtl:inst1\|exp_alu:inst1\|r5\[1\] sw\[1\] clk 4.672 ns register " "Info: th for register \"sjtl:inst1\|exp_alu:inst1\|r5\[1\]\" (data pin = \"sw\[1\]\", clock pin = \"clk\") is 4.672 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.526 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 64 152 320 80 "clk" "" } { 56 320 384 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.603 ns weikong:inst\|shixu:inst\|fstate.st3 2 REG LCFF_X27_Y7_N17 4 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.603 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 4; REG Node = 'weikong:inst\|shixu:inst\|fstate.st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk weikong:inst|shixu:inst|fstate.st3 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.319 ns) 3.396 ns weikong:inst\|shixu:inst\|t3~0 3 COMB LCCOMB_X27_Y7_N14 3 " "Info: 3: + IC(0.474 ns) + CELL(0.319 ns) = 3.396 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 3; COMB Node = 'weikong:inst\|shixu:inst\|t3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { weikong:inst|shixu:inst|fstate.st3 weikong:inst|shixu:inst|t3~0 } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.642 ns) + CELL(0.000 ns) 7.038 ns weikong:inst\|shixu:inst\|t3~0clkctrl 4 COMB CLKCTRL_G7 24 " "Info: 4: + IC(3.642 ns) + CELL(0.000 ns) = 7.038 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'weikong:inst\|shixu:inst\|t3~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl } "NODE_NAME" } } { "5.6微控/shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 8.526 ns sjtl:inst1\|exp_alu:inst1\|r5\[1\] 5 REG LCFF_X19_Y6_N17 3 " "Info: 5: + IC(0.822 ns) + CELL(0.666 ns) = 8.526 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'sjtl:inst1\|exp_alu:inst1\|r5\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 35.95 % ) " "Info: Total cell delay = 3.065 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.461 ns ( 64.05 % ) " "Info: Total interconnect delay = 5.461 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { clk weikong:inst|shixu:inst|fstate.st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.523ns 0.474ns 3.642ns 0.822ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sw\[1\] 1 PIN PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'sw\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "moxingji.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf" { { 216 144 312 232 "sw\[7..0\]" "" } { 208 312 374 224 "sw\[7..0\]" "" } { 184 712 766 200 "sw\[7..0\]" "" } { 144 1256 1315 160 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.206 ns) 3.306 ns sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~103 2 COMB LOOP LCCOMB_X19_Y6_N14 5 " "Info: 2: + IC(0.000 ns) + CELL(2.206 ns) = 3.306 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 5; COMB LOOP Node = 'sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~103'" { { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|d\[1\]~66 LCCOMB_X19_Y6_N2 " "Info: Loc. = LCCOMB_X19_Y6_N2; Node \"sjtl:inst1\|exp_alu:inst1\|d\[1\]~66\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[1]~66 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~103 LCCOMB_X19_Y6_N14 " "Info: Loc. = LCCOMB_X19_Y6_N14; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~103\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~102 LCCOMB_X19_Y6_N28 " "Info: Loc. = LCCOMB_X19_Y6_N28; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~102\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~102 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~101 LCCOMB_X19_Y6_N26 " "Info: Loc. = LCCOMB_X19_Y6_N26; Node \"sjtl:inst1\|exp_alu:inst1\|bus_Reg\[1\]~101\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~101 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|d[1]~66 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 27 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~102 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~101 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { sw[1] sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.460 ns) 4.160 ns sjtl:inst1\|exp_alu:inst1\|r5\[1\] 3 REG LCFF_X19_Y6_N17 3 " "Info: 3: + IC(0.394 ns) + CELL(0.460 ns) = 4.160 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'sjtl:inst1\|exp_alu:inst1\|r5\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 90.53 % ) " "Info: Total cell delay = 3.766 ns ( 90.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.394 ns ( 9.47 % ) " "Info: Total interconnect delay = 0.394 ns ( 9.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { sw[1] sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { sw[1] {} sw[1]~combout {} sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.000ns 0.394ns } { 0.000ns 1.100ns 2.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { clk weikong:inst|shixu:inst|fstate.st3 weikong:inst|shixu:inst|t3~0 weikong:inst|shixu:inst|t3~0clkctrl sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { clk {} clk~combout {} weikong:inst|shixu:inst|fstate.st3 {} weikong:inst|shixu:inst|t3~0 {} weikong:inst|shixu:inst|t3~0clkctrl {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.523ns 0.474ns 3.642ns 0.822ns } { 0.000ns 1.110ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { sw[1] sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 sjtl:inst1|exp_alu:inst1|r5[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { sw[1] {} sw[1]~combout {} sjtl:inst1|exp_alu:inst1|bus_Reg[1]~103 {} sjtl:inst1|exp_alu:inst1|r5[1] {} } { 0.000ns 0.000ns 0.000ns 0.394ns } { 0.000ns 1.100ns 2.206ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 15:24:08 2020 " "Info: Processing ended: Sun Mar 22 15:24:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
