
---------- Begin Simulation Statistics ----------
final_tick                               2541878721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   208554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.11                       # Real time elapsed on the host
host_tick_rate                              590176731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194167                       # Number of instructions simulated
sim_ops                                       4194167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011869                       # Number of seconds simulated
sim_ticks                                 11868876500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.406300                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367543                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               792011                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2569                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78141                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            841600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45090                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          289423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           244333                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1020300                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65029                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31340                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194167                       # Number of instructions committed
system.cpu.committedOps                       4194167                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.656494                       # CPI: cycles per instruction
system.cpu.discardedOps                        215848                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608149                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456559                       # DTB hits
system.cpu.dtb.data_misses                       7627                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406927                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854032                       # DTB read hits
system.cpu.dtb.read_misses                       6812                       # DTB read misses
system.cpu.dtb.write_accesses                  201222                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602527                       # DTB write hits
system.cpu.dtb.write_misses                       815                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18131                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3437241                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055148                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663588                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16827820                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176788                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  941727                       # ITB accesses
system.cpu.itb.fetch_acv                          806                       # ITB acv
system.cpu.itb.fetch_hits                      934788                       # ITB hits
system.cpu.itb.fetch_misses                      6939                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10958059500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9124000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17652000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888076500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11872912000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8036967000     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835945000     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23724279                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85388      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540429     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838864     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592297     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194167                       # Class of committed instruction
system.cpu.quiesceCycles                        13474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6896459                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22856455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22856455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22856455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22856455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117212.589744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117212.589744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117212.589744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117212.589744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13093482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13093482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13093482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13093482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67146.061538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67146.061538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67146.061538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67146.061538                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22506958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22506958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117223.739583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117223.739583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12893985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12893985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67156.171875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67156.171875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.268403                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539453127000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.268403                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204275                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204275                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128870                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34859                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87209                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28999                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40965                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11196288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11196288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6697088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17905073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158178                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002858                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053380                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157726     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                     452      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158178                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           825247030                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376379250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465561250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5614912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10092288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5614912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5614912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473078644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377236717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850315361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473078644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473078644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187968592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187968592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187968592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473078644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377236717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038283952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156696750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408927                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157692                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121844                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2147                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013811250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4777448750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13662.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32412.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104554                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80749                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157692                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.050592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.589897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.275316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34504     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24345     29.78%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10030     12.27%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4713      5.76%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2379      2.91%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1425      1.74%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.15%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          641      0.78%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2776      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.006108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.423628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.524398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1289     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5602     76.04%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.88%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.21%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.33%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6568     89.15%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              477      6.47%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      2.23%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9433216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7658944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10092288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    657.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11868871500                       # Total gap between requests
system.mem_ctrls.avgGap                      42459.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4988480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7658944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420299259.159028232098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374486666.871965527534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645296460.873950481415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121844                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2532308750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245140000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291308369750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28863.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32092.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2390830.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315566580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167712435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           562781940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311122440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5191962990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185469600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7671327345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.339807                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430832750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11041803750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268214100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142536405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489611220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313560180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116448250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249060960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7516142475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.264865                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    594504500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10878132000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11861676500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1617661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1617661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1617661                       # number of overall hits
system.cpu.icache.overall_hits::total         1617661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87800                       # number of overall misses
system.cpu.icache.overall_misses::total         87800                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5406039500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5406039500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5406039500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5406039500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1705461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1705461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1705461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1705461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051482                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051482                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61572.203872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61572.203872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61572.203872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61572.203872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87209                       # number of writebacks
system.cpu.icache.writebacks::total             87209                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87800                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5318240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5318240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5318240500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5318240500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051482                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051482                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051482                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051482                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60572.215262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60572.215262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60572.215262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60572.215262                       # average overall mshr miss latency
system.cpu.icache.replacements                  87209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1617661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1617661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87800                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5406039500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5406039500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1705461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1705461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61572.203872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61572.203872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5318240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5318240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60572.215262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60572.215262                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1640333                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.792409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3498721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3498721                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316509                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316509                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105736                       # number of overall misses
system.cpu.dcache.overall_misses::total        105736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6776370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6776370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6776370000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6776370000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422245                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64087.633351                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64087.633351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64087.633351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64087.633351                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34683                       # number of writebacks
system.cpu.dcache.writebacks::total             34683                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394503500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394503500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394503500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394503500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63616.542170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63616.542170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63616.542170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63616.542170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66930.475205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66930.475205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66705.628354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66705.628354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479174000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479174000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61607.741753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61607.741753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721942500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721942500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59350.722090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59350.722090                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65149500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65149500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72468.854283                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72468.854283                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64250500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64250500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71468.854283                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71468.854283                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541878721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.525611                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.992268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.525611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2959045                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2959045                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739281302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 272226                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   272226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   328.41                       # Real time elapsed on the host
host_tick_rate                              594162134                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89402764                       # Number of instructions simulated
sim_ops                                      89402764                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195131                       # Number of seconds simulated
sim_ticks                                195130795000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.253341                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5982492                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8765127                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3772                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162148                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8988272                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             379095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2213811                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1834716                       # Number of indirect misses.
system.cpu.branchPred.lookups                10008262                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  427494                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       102789                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84467366                       # Number of instructions committed
system.cpu.committedOps                      84467366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.613809                       # CPI: cycles per instruction
system.cpu.discardedOps                        581914                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049170                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32049279                       # DTB hits
system.cpu.dtb.data_misses                      34933                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632479                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8631659                       # DTB read hits
system.cpu.dtb.read_misses                       8701                       # DTB read misses
system.cpu.dtb.write_accesses                13416691                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417620                       # DTB write hits
system.cpu.dtb.write_misses                     26232                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4162                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47428190                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9010097                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23800591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286977459                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216741                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12069680                       # ITB accesses
system.cpu.itb.fetch_acv                          121                       # ITB acv
system.cpu.itb.fetch_hits                    12068370                       # ITB hits
system.cpu.itb.fetch_misses                      1310                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54447     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1041      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8041     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63785                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88738                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29518     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32970     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62813                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28225     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28225     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56775                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179475691000     91.98%     91.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               236354000      0.12%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               220940000      0.11%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15200588500      7.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195133573500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856081                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903873                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6508                      
system.cpu.kern.mode_good::user                  6508                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8170                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6508                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796573                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886769                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116514416000     59.71%     59.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78619157500     40.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389716309                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026395      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674777     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61181      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708102     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428257     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564002      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84467366                       # Class of committed instruction
system.cpu.quiesceCycles                       545281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       102738850                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          825                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2877956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5755154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20989031509                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20989031509                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20989031509                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20989031509                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118061.826465                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118061.826465                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118061.826465                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118061.826465                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1401                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   43                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.581395                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12090047417                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12090047417                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12090047417                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12090047417                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68005.666650                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68005.666650                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68005.666650                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68005.666650                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44009379                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44009379                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118304.782258                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118304.782258                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25409379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25409379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68304.782258                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68304.782258                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20945022130                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20945022130                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118061.317021                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118061.317021                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12064638038                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12064638038                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68005.039446                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68005.039446                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1018881                       # Transaction distribution
system.membus.trans_dist::WriteReq               2376                       # Transaction distribution
system.membus.trans_dist::WriteResp              2376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893599                       # Transaction distribution
system.membus.trans_dist::WritebackClean       415057                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568537                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682420                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682420                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         415058                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602310                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1245173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1245173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6860868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8461609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256033984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256042649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320524633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2881117                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000285                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016878                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2880296     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     821      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2881117                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7346000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15500760773                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983130                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12072418500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2185293750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26563712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146197760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172761984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26563712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26563712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121190336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121190336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          415058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2699406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893599                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         136132854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         749229562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             885365039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    136132854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136132854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      621072322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621072322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      621072322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        136132854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        749229562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1506437362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2305407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    325906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151503750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7238111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2169472                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2699406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2308464                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2699406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2308464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150982                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25532241000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13015940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74342016000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9808.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28558.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       735                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2273179                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2003984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2699406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2308464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2552561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       631420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    497.528694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.278007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.143111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       150703     23.87%     23.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116930     18.52%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56185      8.90%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37836      5.99%     57.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22032      3.49%     60.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17965      2.85%     63.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14985      2.37%     65.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13001      2.06%     68.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201783     31.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       631420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.234894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.274197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.122178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129199     90.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11095      7.77%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1184      0.83%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          654      0.46%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          546      0.38%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           44      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.708144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136418     95.56%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5245      3.67%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           999      0.70%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            45      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            25      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166604032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6157952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147545216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172761984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147741696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       853.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    885.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    757.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195130795000                       # Total gap between requests
system.mem_ctrls.avgGap                      38964.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20857984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145745536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147545216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106892323.172259926796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746912018.679573416710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2623.881074230236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 756134960.655492663383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       415058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2308464                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11182017250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63158932000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1066750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4847503820000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26940.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27648.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    133343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2099882.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2266692960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1204768290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9251233740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5910668640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15403493040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76521825120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10491008160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121049689950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.351544                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26092368250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6515860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162523125500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2241702960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1191489585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9335585700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6123571560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15403493040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77287513530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9846055680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121429412055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.297532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24346896250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6515860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164268176000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179784                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179784                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1139500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5406000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926339509                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5530000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285190.261768                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197116981000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24024032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24024032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24024032                       # number of overall hits
system.cpu.icache.overall_hits::total        24024032                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       415058                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         415058                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       415058                       # number of overall misses
system.cpu.icache.overall_misses::total        415058                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24374011000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24374011000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24374011000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24374011000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24439090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24439090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24439090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24439090                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58724.349368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58724.349368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58724.349368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58724.349368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       415057                       # number of writebacks
system.cpu.icache.writebacks::total            415057                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       415058                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       415058                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       415058                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       415058                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23958953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23958953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23958953000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23958953000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016983                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57724.349368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57724.349368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57724.349368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57724.349368                       # average overall mshr miss latency
system.cpu.icache.replacements                 415057                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24024032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24024032                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       415058                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        415058                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24374011000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24374011000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24439090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24439090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58724.349368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58724.349368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       415058                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       415058                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23958953000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23958953000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57724.349368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57724.349368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24285508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            415057                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.511260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49293238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49293238                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27588526                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27588526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27588526                       # number of overall hits
system.cpu.dcache.overall_hits::total        27588526                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144894                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144894                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254701085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254701085500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254701085500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254701085500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31733420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31733420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31733420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31733420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130616                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130616                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130616                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61449.360466                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61449.360466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61449.360466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61449.360466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716191                       # number of writebacks
system.cpu.dcache.writebacks::total           1716191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865704                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3891                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3891                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134710128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134710128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134710128000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134710128000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254560500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254560500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071823                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59104.387085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59104.387085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59104.387085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59104.387085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65422.898998                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65422.898998                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284356                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7653810                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7653810                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48585456500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48585456500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8452414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8452414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60837.982905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60837.982905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35580935500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35580935500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254560500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254560500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59625.224762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59625.224762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168026.732673                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168026.732673                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206115629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206115629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61595.267894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61595.267894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663843                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663843                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99129192500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99129192500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58919.652447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58919.652447                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    400278500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    400278500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76843.636015                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76843.636015                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5198                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5198                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    394583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    394583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047913                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047913                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75910.542516                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75910.542516                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108392                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108392                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108392                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108392                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197402581000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29704574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.003478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66184958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66184958                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3074043980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 525855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   525855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1445.41                       # Real time elapsed on the host
host_tick_rate                              231603835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   760076228                       # Number of instructions simulated
sim_ops                                     760076228                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.334763                       # Number of seconds simulated
sim_ticks                                334762677500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.383017                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17697866                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20253210                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1403122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          36354396                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             215596                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1448791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1233195                       # Number of indirect misses.
system.cpu.branchPred.lookups                38507005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  292414                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       102511                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   670673464                       # Number of instructions committed
system.cpu.committedOps                     670673464                       # Number of ops (including micro ops) committed
system.cpu.cpi                               0.998288                       # CPI: cycles per instruction
system.cpu.discardedOps                       4162420                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                115688628                       # DTB accesses
system.cpu.dtb.data_acv                             3                       # DTB access violations
system.cpu.dtb.data_hits                    118781405                       # DTB hits
system.cpu.dtb.data_misses                      41524                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 91178960                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     92220885                       # DTB read hits
system.cpu.dtb.read_misses                      33259                       # DTB read misses
system.cpu.dtb.write_accesses                24509668                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    26560520                       # DTB write hits
system.cpu.dtb.write_misses                      8265                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              182825                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          542484957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          95225211                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         27351901                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       186628940                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               1.001715                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                89691765                       # ITB accesses
system.cpu.itb.fetch_acv                         2922                       # ITB acv
system.cpu.itb.fetch_hits                    89666759                       # ITB hits
system.cpu.itb.fetch_misses                     25006                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                  1181      2.36%      2.36% # number of callpals executed
system.cpu.kern.callpal::tbi                        7      0.01%      2.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17970     35.88%     38.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1594      3.18%     41.44% # number of callpals executed
system.cpu.kern.callpal::rti                     3130      6.25%     47.68% # number of callpals executed
system.cpu.kern.callpal::callsys                 1385      2.77%     50.45% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.01%     50.46% # number of callpals executed
system.cpu.kern.callpal::rdunique               24809     49.54%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      92454                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8826     41.16%     41.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     342      1.60%     42.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12274     57.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21442                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8826     49.05%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      342      1.90%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8826     49.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17994                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             325799554000     97.51%     97.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               528607000      0.16%     97.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7799788500      2.33%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         334127949500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.719081                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.839194                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3104                      
system.cpu.kern.mode_good::user                  3104                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4311                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3104                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.720019                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.837222                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32079684500      9.60%      9.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         302048265000     90.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1181                       # number of times the context was actually changed
system.cpu.numCycles                        669525355                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23068345      3.44%      3.44% # Class of committed instruction
system.cpu.op_class_0::IntAlu               528729938     78.84%     82.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                  82835      0.01%     82.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 81335      0.01%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22620      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7540      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.30% # Class of committed instruction
system.cpu.op_class_0::MemRead               91574437     13.65%     95.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite              26511271      3.95%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             31629      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            31380      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess               532134      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                670673464                       # Class of committed instruction
system.cpu.tickCycles                       482896415                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1750609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3501220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1318441                       # Transaction distribution
system.membus.trans_dist::WriteReq                342                       # Transaction distribution
system.membus.trans_dist::WriteResp               342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       724648                       # Transaction distribution
system.membus.trans_dist::WritebackClean       560600                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465361                       # Transaction distribution
system.membus.trans_dist::ReadExReq            432168                       # Transaction distribution
system.membus.trans_dist::ReadExResp           432168                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         560600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        757843                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1681800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1681800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3570027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3570715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5252515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     71756800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     71756800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    122538048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    122540784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194297584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1750953                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007926                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1750843     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     110      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1750953                       # Request fanout histogram
system.membus.reqLayer0.occupancy              855000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8999681000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6338100000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2966378500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35878400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       76160576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112038976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35878400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35878400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46377472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46377472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          560600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1190009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1750609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       724648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             724648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         107175627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227506174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334681802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    107175627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107175627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      138538359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138538359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      138538359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        107175627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227506174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            473220161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1263994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    486783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1152723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000428756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        76055                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        76055                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4558762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1189146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1750609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1285188                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1750609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1285188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 111103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            102633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            102336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            138543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            132688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             86562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            79513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             62483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            109180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            117975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            77031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            51057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54601                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19140005500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8197530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49880743000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11674.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30424.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1226923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  960520                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1750609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1285188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1542753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  76916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  76894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  76942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  76557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  76497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  76336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  76101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  76066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  76060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       716069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.506880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.427455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.275969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       263602     36.81%     36.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       200195     27.96%     64.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90621     12.66%     77.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43857      6.12%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27324      3.82%     87.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18948      2.65%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20398      2.85%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12873      1.80%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38251      5.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       716069                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        76055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.556913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.629134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.582744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10903     14.34%     14.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         57970     76.22%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4217      5.54%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1405      1.85%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           673      0.88%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           356      0.47%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          183      0.24%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          125      0.16%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          118      0.16%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           41      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           28      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           15      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         76055                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        76055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.619644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.591784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53159     69.90%     69.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1406      1.85%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19447     25.57%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1482      1.95%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              451      0.59%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         76055                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              104928384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7110592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80896448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112038976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82252032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    245.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  334762603500                       # Total gap between requests
system.mem_ctrls.avgGap                     110271.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31154112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     73774272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     80896448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 93063277.640919223428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 220377828.708219736814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241653127.535401552916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       560600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1190009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1285188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15729926500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  34150816500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8016630012250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28059.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28697.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6237709.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2523033240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1341023970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5602929360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2879461620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26425832160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     116213426850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30684929760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       185670636960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.633624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78691548000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11178440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244892689500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2589706560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1376457885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6103143480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3718654920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26425832160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115822997940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31013712000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       187050504945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.755553                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79553364750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11178440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 244030872750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 342                       # Transaction distribution
system.iobus.trans_dist::WriteResp                342                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               855000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              342000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    334762677500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     91067810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         91067810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     91067810                       # number of overall hits
system.cpu.icache.overall_hits::total        91067810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       560599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         560599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       560599                       # number of overall misses
system.cpu.icache.overall_misses::total        560599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  33988573500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33988573500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  33988573500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33988573500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     91628409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     91628409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     91628409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     91628409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006118                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006118                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006118                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006118                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60629.029841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60629.029841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60629.029841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60629.029841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       560600                       # number of writebacks
system.cpu.icache.writebacks::total            560600                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       560599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       560599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       560599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       560599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  33427973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33427973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  33427973500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33427973500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006118                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006118                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006118                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006118                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59629.028057                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59629.028057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59629.028057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59629.028057                       # average overall mshr miss latency
system.cpu.icache.replacements                 560600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     91067810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        91067810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       560599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        560599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  33988573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33988573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     91628409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     91628409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006118                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60629.029841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60629.029841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       560599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       560599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  33427973500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33427973500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59629.028057                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59629.028057                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            91814994                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            561112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            163.630423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         183817418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        183817418                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    116128120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116128120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    116128120                       # number of overall hits
system.cpu.dcache.overall_hits::total       116128120                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1709456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1709456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1709456                       # number of overall misses
system.cpu.dcache.overall_misses::total       1709456                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104644648000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104644648000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104644648000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104644648000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    117837576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117837576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    117837576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117837576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014507                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61215.174886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61215.174886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61215.174886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61215.174886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       724648                       # number of writebacks
system.cpu.dcache.writebacks::total            724648                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       524185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       524185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       524185                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       524185                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1185271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1185271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1185271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1185271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          342                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          342                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71094484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71094484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71094484000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71094484000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010059                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59981.627830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59981.627830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59981.627830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59981.627830                       # average overall mshr miss latency
system.cpu.dcache.replacements                1190009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     90531051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        90531051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       860155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        860155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  53130544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53130544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     91391206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     91391206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61768.569618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61768.569618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       753108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       753108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  45841412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  45841412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60869.638883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60869.638883                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25597069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25597069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       849301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       849301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51514104000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51514104000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26446370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26446370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60654.707813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60654.707813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       417138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       417138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       432163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       432163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          342                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          342                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25253072000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25253072000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58434.137120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58434.137120                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        78792                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        78792                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4740                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4740                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    355946500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    355946500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.056745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.056745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75094.198312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75094.198312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4740                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4740                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    351206500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    351206500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056745                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056745                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74094.198312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74094.198312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83452                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83452                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83452                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83452                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334762677500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117892361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1191033                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.983287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         237199129                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        237199129                       # Number of data accesses

---------- End Simulation Statistics   ----------
