
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013fdc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013d0  080141c0  080141c0  000241c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015590  08015590  00031e08  2**0
                  CONTENTS
  4 .ARM          00000000  08015590  08015590  00031e08  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015590  08015590  00031e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015590  08015590  00025590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015594  08015594  00025594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e08  20000000  08015598  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d08  20001e08  080173a0  00031e08  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002b10  080173a0  00032b10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e08  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004968b  00000000  00000000  00031e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007db8  00000000  00000000  0007b4c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000022b8  00000000  00000000  00083280  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e48  00000000  00000000  00085538  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035c02  00000000  00000000  00087380  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003014b  00000000  00000000  000bcf82  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001269b9  00000000  00000000  000ed0cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00213a86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009964  00000000  00000000  00213b04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e08 	.word	0x20001e08
 80001fc:	00000000 	.word	0x00000000
 8000200:	080141a4 	.word	0x080141a4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e0c 	.word	0x20001e0c
 800021c:	080141a4 	.word	0x080141a4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4804      	ldr	r0, [pc, #16]	; (8000d20 <BiasMenu_DrawMainMenu+0x28>)
 8000d10:	f00e fae4 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f902 	bl	8000f1c <DM_DisplayFormattedOutput>

}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	080141c0 	.word	0x080141c0

08000d24 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d28:	f00e fb19 	bl	800f35e <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f00e ff6f 	bl	800fc10 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d32:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d36:	f00e fd51 	bl	800f7dc <ILI9341_Fill_Screen>

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d52:	220a      	movs	r2, #10
 8000d54:	210a      	movs	r1, #10
 8000d56:	4806      	ldr	r0, [pc, #24]	; (8000d70 <DM_PostInit+0x30>)
 8000d58:	f00e fac0 	bl	800f2dc <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d60:	f007 fcce 	bl	8008700 <HAL_Delay>

	DM_RefreshScreen();
 8000d64:	f000 fb9a 	bl	800149c <DM_RefreshScreen>
	#ifdef EVENT_MENU_DEBUG
		  printf("Init Completed\n");
	#endif


}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	080141cc 	.word	0x080141cc

08000d74 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b09c      	sub	sp, #112	; 0x70
 8000d78:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000d7a:	f003 ff35 	bl	8004be8 <ToplevelMenu_getStatus>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d015      	beq.n	8000db0 <DM_UpdateDisplay+0x3c>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(ToplevelMenu_getStatus())
 8000d84:	f003 ff30 	bl	8004be8 <ToplevelMenu_getStatus>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d008      	beq.n	8000da0 <DM_UpdateDisplay+0x2c>
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d00a      	beq.n	8000da8 <DM_UpdateDisplay+0x34>
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d000      	beq.n	8000d98 <DM_UpdateDisplay+0x24>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000d96:	e07d      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f002 feb1 	bl	8003b00 <ToplevelMenu_DrawMenu>
				break;
 8000d9e:	e079      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000da0:	2002      	movs	r0, #2
 8000da2:	f002 fead 	bl	8003b00 <ToplevelMenu_DrawMenu>
				break;
 8000da6:	e075      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000da8:	2003      	movs	r0, #3
 8000daa:	f002 fea9 	bl	8003b00 <ToplevelMenu_DrawMenu>
				break;
 8000dae:	e071      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000db0:	f003 fd32 	bl	8004818 <FuncMenu_getStatus>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d015      	beq.n	8000de6 <DM_UpdateDisplay+0x72>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(FuncMenu_getStatus())
 8000dba:	f003 fd2d 	bl	8004818 <FuncMenu_getStatus>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d008      	beq.n	8000dd6 <DM_UpdateDisplay+0x62>
 8000dc4:	2b03      	cmp	r3, #3
 8000dc6:	d00a      	beq.n	8000dde <DM_UpdateDisplay+0x6a>
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d000      	beq.n	8000dce <DM_UpdateDisplay+0x5a>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);

				break;

			default:
				break;
 8000dcc:	e062      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f002 f91c 	bl	800300c <FuncMenu_DrawMenu>
				break;
 8000dd4:	e05e      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000dd6:	2002      	movs	r0, #2
 8000dd8:	f002 f918 	bl	800300c <FuncMenu_DrawMenu>
				break;
 8000ddc:	e05a      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);
 8000dde:	2003      	movs	r0, #3
 8000de0:	f002 f914 	bl	800300c <FuncMenu_DrawMenu>
				break;
 8000de4:	e056      	b.n	8000e94 <DM_UpdateDisplay+0x120>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000de6:	f003 fe0d 	bl	8004a04 <GainMenu_getStatus>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d015      	beq.n	8000e1c <DM_UpdateDisplay+0xa8>

		#ifdef EVENT_MENU_DEBUG
			  printf("GainMenu_DrawMenu\n");
		#endif

		switch(GainMenu_getStatus())
 8000df0:	f003 fe08 	bl	8004a04 <GainMenu_getStatus>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d008      	beq.n	8000e0c <DM_UpdateDisplay+0x98>
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d00a      	beq.n	8000e14 <DM_UpdateDisplay+0xa0>
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d000      	beq.n	8000e04 <DM_UpdateDisplay+0x90>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);

				break;

			default:
				break;
 8000e02:	e047      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e04:	2001      	movs	r0, #1
 8000e06:	f002 fdd5 	bl	80039b4 <GainMenu_DrawMenu>
				break;
 8000e0a:	e043      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e0c:	2002      	movs	r0, #2
 8000e0e:	f002 fdd1 	bl	80039b4 <GainMenu_DrawMenu>
				break;
 8000e12:	e03f      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);
 8000e14:	2003      	movs	r0, #3
 8000e16:	f002 fdcd 	bl	80039b4 <GainMenu_DrawMenu>
				break;
 8000e1a:	e03b      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e1c:	f003 fcf0 	bl	8004800 <FreqMenu_getStatus>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d020      	beq.n	8000e68 <DM_UpdateDisplay+0xf4>
			  printf("FreqMenu_DrawMenu\n");
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e26:	f003 fceb 	bl	8004800 <FreqMenu_getStatus>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	2b03      	cmp	r3, #3
 8000e30:	d82f      	bhi.n	8000e92 <DM_UpdateDisplay+0x11e>
 8000e32:	a201      	add	r2, pc, #4	; (adr r2, 8000e38 <DM_UpdateDisplay+0xc4>)
 8000e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e38:	08000e49 	.word	0x08000e49
 8000e3c:	08000e51 	.word	0x08000e51
 8000e40:	08000e59 	.word	0x08000e59
 8000e44:	08000e61 	.word	0x08000e61
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e48:	2001      	movs	r0, #1
 8000e4a:	f000 fb8b 	bl	8001564 <FreqMenu_DrawMenu>

				break;
 8000e4e:	e021      	b.n	8000e94 <DM_UpdateDisplay+0x120>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000e50:	2002      	movs	r0, #2
 8000e52:	f000 fb87 	bl	8001564 <FreqMenu_DrawMenu>
				break;
 8000e56:	e01d      	b.n	8000e94 <DM_UpdateDisplay+0x120>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000e58:	2003      	movs	r0, #3
 8000e5a:	f000 fb83 	bl	8001564 <FreqMenu_DrawMenu>

				break;
 8000e5e:	e019      	b.n	8000e94 <DM_UpdateDisplay+0x120>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000e60:	2004      	movs	r0, #4
 8000e62:	f000 fb7f 	bl	8001564 <FreqMenu_DrawMenu>
				break;
 8000e66:	e015      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000e68:	f003 f838 	bl	8003edc <BiasMenu_getStatus>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <DM_UpdateDisplay+0x106>

		#ifdef EVENT_MENU_DEBUG
			  printf("BiasMenu_DrawMenu\n");
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000e72:	2001      	movs	r0, #1
 8000e74:	f7ff ff30 	bl	8000cd8 <BiasMenu_DrawMenu>
 8000e78:	e00c      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	/*
	 * 		Error
	 */
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000e7a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000e7e:	9301      	str	r3, [sp, #4]
 8000e80:	2301      	movs	r3, #1
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	2300      	movs	r3, #0
 8000e86:	2232      	movs	r2, #50	; 0x32
 8000e88:	210a      	movs	r1, #10
 8000e8a:	4820      	ldr	r0, [pc, #128]	; (8000f0c <DM_UpdateDisplay+0x198>)
 8000e8c:	f00e fa26 	bl	800f2dc <ILI9341_Draw_Text>
 8000e90:	e000      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				break;
 8000e92:	bf00      	nop
	 * 	Debug messages
	 */

	//TODO
	#ifdef ENCODER_DEBUG
		char tim5_text[50] = "";
 8000e94:	2300      	movs	r3, #0
 8000e96:	637b      	str	r3, [r7, #52]	; 0x34
 8000e98:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e9c:	222e      	movs	r2, #46	; 0x2e
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f00f f8f7 	bl	8010094 <memset>
		snprintf(tim5_text, sizeof(tim5_text), "OFFSET: %5lu", BO_GetOutputBias());
 8000ea6:	f004 f8f9 	bl	800509c <BO_GetOutputBias>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000eb0:	4a17      	ldr	r2, [pc, #92]	; (8000f10 <DM_UpdateDisplay+0x19c>)
 8000eb2:	2132      	movs	r1, #50	; 0x32
 8000eb4:	f00f fdce 	bl	8010a54 <sniprintf>
		ILI9341_Draw_Text(tim5_text, 220, 10, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000eb8:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000ebc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	220a      	movs	r2, #10
 8000eca:	21dc      	movs	r1, #220	; 0xdc
 8000ecc:	f00e fa06 	bl	800f2dc <ILI9341_Draw_Text>

		char encoder_value[50] = "";
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	222e      	movs	r2, #46	; 0x2e
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f00f f8da 	bl	8010094 <memset>
		snprintf(encoder_value, sizeof(encoder_value), "ENCODER: %5lu", ENCODER_TIMER->CNT);
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <DM_UpdateDisplay+0x1a0>)
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee4:	4638      	mov	r0, r7
 8000ee6:	4a0c      	ldr	r2, [pc, #48]	; (8000f18 <DM_UpdateDisplay+0x1a4>)
 8000ee8:	2132      	movs	r1, #50	; 0x32
 8000eea:	f00f fdb3 	bl	8010a54 <sniprintf>
		ILI9341_Draw_Text(encoder_value, 220, 20, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000eee:	4638      	mov	r0, r7
 8000ef0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	2300      	movs	r3, #0
 8000efc:	2214      	movs	r2, #20
 8000efe:	21dc      	movs	r1, #220	; 0xdc
 8000f00:	f00e f9ec 	bl	800f2dc <ILI9341_Draw_Text>
	#endif //ENCODER_DEBUG



}
 8000f04:	bf00      	nop
 8000f06:	3768      	adds	r7, #104	; 0x68
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	080141dc 	.word	0x080141dc
 8000f10:	08014200 	.word	0x08014200
 8000f14:	40012c00 	.word	0x40012c00
 8000f18:	08014210 	.word	0x08014210

08000f1c <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b09f      	sub	sp, #124	; 0x7c
 8000f20:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f28:	2300      	movs	r3, #0
 8000f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f3a:	238c      	movs	r3, #140	; 0x8c
 8000f3c:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f40:	2328      	movs	r3, #40	; 0x28
 8000f42:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f46:	2300      	movs	r3, #0
 8000f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000f58:	23af      	movs	r3, #175	; 0xaf
 8000f5a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000f5e:	2346      	movs	r3, #70	; 0x46
 8000f60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	f107 0318 	add.w	r3, r7, #24
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000f76:	238a      	movs	r3, #138	; 0x8a
 8000f78:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000f7c:	2364      	movs	r3, #100	; 0x64
 8000f7e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000f82:	4bc4      	ldr	r3, [pc, #784]	; (8001294 <DM_DisplayFormattedOutput+0x378>)
 8000f84:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000f94:	23a1      	movs	r3, #161	; 0xa1
 8000f96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000f9a:	2382      	movs	r3, #130	; 0x82
 8000f9c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text(" FREQ   ....", 3, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fa0:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000fa4:	b299      	uxth	r1, r3
 8000fa6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	2200      	movs	r2, #0
 8000fae:	9201      	str	r2, [sp, #4]
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fb6:	460a      	mov	r2, r1
 8000fb8:	2103      	movs	r1, #3
 8000fba:	48b7      	ldr	r0, [pc, #732]	; (8001298 <DM_DisplayFormattedOutput+0x37c>)
 8000fbc:	f00e f98e 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP    ....", 3, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000fc4:	b299      	uxth	r1, r3
 8000fc6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	9201      	str	r2, [sp, #4]
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fd6:	460a      	mov	r2, r1
 8000fd8:	2103      	movs	r1, #3
 8000fda:	48b0      	ldr	r0, [pc, #704]	; (800129c <DM_DisplayFormattedOutput+0x380>)
 8000fdc:	f00e f97e 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN   ....", 3, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fe0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000fe4:	b299      	uxth	r1, r3
 8000fe6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	2200      	movs	r2, #0
 8000fee:	9201      	str	r2, [sp, #4]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000ff6:	460a      	mov	r2, r1
 8000ff8:	2103      	movs	r1, #3
 8000ffa:	48a9      	ldr	r0, [pc, #676]	; (80012a0 <DM_DisplayFormattedOutput+0x384>)
 8000ffc:	f00e f96e 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET ....", 3, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001000:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001004:	b299      	uxth	r1, r3
 8001006:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800100a:	b29b      	uxth	r3, r3
 800100c:	2200      	movs	r2, #0
 800100e:	9201      	str	r2, [sp, #4]
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001016:	460a      	mov	r2, r1
 8001018:	2103      	movs	r1, #3
 800101a:	48a2      	ldr	r0, [pc, #648]	; (80012a4 <DM_DisplayFormattedOutput+0x388>)
 800101c:	f00e f95e 	bl	800f2dc <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8001020:	f005 fb56 	bl	80066d0 <SM_GetOutputInHertz>
 8001024:	ee10 3a10 	vmov	r3, s0
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fab5 	bl	8000598 <__aeabi_f2d>
 800102e:	4603      	mov	r3, r0
 8001030:	460c      	mov	r4, r1
 8001032:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001036:	e9cd 3400 	strd	r3, r4, [sp]
 800103a:	4a9b      	ldr	r2, [pc, #620]	; (80012a8 <DM_DisplayFormattedOutput+0x38c>)
 800103c:	210f      	movs	r1, #15
 800103e:	f00f fd09 	bl	8010a54 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001042:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001046:	b299      	uxth	r1, r3
 8001048:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 800104c:	b29c      	uxth	r4, r3
 800104e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001052:	b29b      	uxth	r3, r3
 8001054:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001058:	2200      	movs	r2, #0
 800105a:	9201      	str	r2, [sp, #4]
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001062:	4622      	mov	r2, r4
 8001064:	f00e f93a 	bl	800f2dc <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8001068:	2000      	movs	r0, #0
 800106a:	f005 f899 	bl	80061a0 <SM_GetOutputChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8001074:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 8001076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001078:	2b00      	cmp	r3, #0
 800107a:	d01d      	beq.n	80010b8 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 800107c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa89 	bl	8000598 <__aeabi_f2d>
 8001086:	4603      	mov	r3, r0
 8001088:	460c      	mov	r4, r1
 800108a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800108e:	e9cd 3400 	strd	r3, r4, [sp]
 8001092:	4a86      	ldr	r2, [pc, #536]	; (80012ac <DM_DisplayFormattedOutput+0x390>)
 8001094:	2112      	movs	r1, #18
 8001096:	f00f fcdd 	bl	8010a54 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 800109a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa7a 	bl	8000598 <__aeabi_f2d>
 80010a4:	4603      	mov	r3, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	f107 0014 	add.w	r0, r7, #20
 80010ac:	e9cd 3400 	strd	r3, r4, [sp]
 80010b0:	4a7f      	ldr	r2, [pc, #508]	; (80012b0 <DM_DisplayFormattedOutput+0x394>)
 80010b2:	2114      	movs	r1, #20
 80010b4:	f00f fcce 	bl	8010a54 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010b8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80010bc:	b299      	uxth	r1, r3
 80010be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010c2:	b29c      	uxth	r4, r3
 80010c4:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010ce:	2200      	movs	r2, #0
 80010d0:	9201      	str	r2, [sp, #4]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010d8:	4622      	mov	r2, r4
 80010da:	f00e f8ff 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010de:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010e2:	b299      	uxth	r1, r3
 80010e4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010e8:	b29c      	uxth	r4, r3
 80010ea:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	f107 0014 	add.w	r0, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	9201      	str	r2, [sp, #4]
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010fe:	4622      	mov	r2, r4
 8001100:	f00e f8ec 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001104:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001108:	b29b      	uxth	r3, r3
 800110a:	3380      	adds	r3, #128	; 0x80
 800110c:	b299      	uxth	r1, r3
 800110e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001112:	b298      	uxth	r0, r3
 8001114:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001118:	b29b      	uxth	r3, r3
 800111a:	2200      	movs	r2, #0
 800111c:	9201      	str	r2, [sp, #4]
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001124:	4602      	mov	r2, r0
 8001126:	4863      	ldr	r0, [pc, #396]	; (80012b4 <DM_DisplayFormattedOutput+0x398>)
 8001128:	f00e f8d8 	bl	800f2dc <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 800112c:	f003 ffb6 	bl	800509c <BO_GetOutputBias>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d103      	bne.n	800113e <DM_DisplayFormattedOutput+0x222>
 8001136:	f04f 0300 	mov.w	r3, #0
 800113a:	667b      	str	r3, [r7, #100]	; 0x64
 800113c:	e00b      	b.n	8001156 <DM_DisplayFormattedOutput+0x23a>
 800113e:	f003 ffad 	bl	800509c <BO_GetOutputBias>
 8001142:	ee07 0a90 	vmov	s15, r0
 8001146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800114a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800114e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001152:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 8001156:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001158:	f7ff fa1e 	bl	8000598 <__aeabi_f2d>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	f107 0008 	add.w	r0, r7, #8
 8001164:	e9cd 3400 	strd	r3, r4, [sp]
 8001168:	4a53      	ldr	r2, [pc, #332]	; (80012b8 <DM_DisplayFormattedOutput+0x39c>)
 800116a:	210c      	movs	r1, #12
 800116c:	f00f fc72 	bl	8010a54 <sniprintf>
	if(BO_GetBiasPolarity())
 8001170:	f003 ff34 	bl	8004fdc <BO_GetBiasPolarity>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d022      	beq.n	80011c0 <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 800117a:	4a50      	ldr	r2, [pc, #320]	; (80012bc <DM_DisplayFormattedOutput+0x3a0>)
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	4611      	mov	r1, r2
 8001182:	8019      	strh	r1, [r3, #0]
 8001184:	3302      	adds	r3, #2
 8001186:	0c12      	lsrs	r2, r2, #16
 8001188:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800118a:	f107 0208 	add.w	r2, r7, #8
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f00f fc92 	bl	8010abc <strcat>
 8001198:	4604      	mov	r4, r0
 800119a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800119e:	b299      	uxth	r1, r3
 80011a0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011a4:	b298      	uxth	r0, r3
 80011a6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	2200      	movs	r2, #0
 80011ae:	9201      	str	r2, [sp, #4]
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011b6:	4602      	mov	r2, r0
 80011b8:	4620      	mov	r0, r4
 80011ba:	f00e f88f 	bl	800f2dc <ILI9341_Draw_Text>
 80011be:	e021      	b.n	8001204 <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 80011c0:	4a3f      	ldr	r2, [pc, #252]	; (80012c0 <DM_DisplayFormattedOutput+0x3a4>)
 80011c2:	463b      	mov	r3, r7
 80011c4:	6812      	ldr	r2, [r2, #0]
 80011c6:	4611      	mov	r1, r2
 80011c8:	8019      	strh	r1, [r3, #0]
 80011ca:	3302      	adds	r3, #2
 80011cc:	0c12      	lsrs	r2, r2, #16
 80011ce:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011d0:	f107 0208 	add.w	r2, r7, #8
 80011d4:	463b      	mov	r3, r7
 80011d6:	4611      	mov	r1, r2
 80011d8:	4618      	mov	r0, r3
 80011da:	f00f fc6f 	bl	8010abc <strcat>
 80011de:	4604      	mov	r4, r0
 80011e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011e4:	b299      	uxth	r1, r3
 80011e6:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011ea:	b298      	uxth	r0, r3
 80011ec:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	2200      	movs	r2, #0
 80011f4:	9201      	str	r2, [sp, #4]
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011fc:	4602      	mov	r2, r0
 80011fe:	4620      	mov	r0, r4
 8001200:	f00e f86c 	bl	800f2dc <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001204:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001208:	b29b      	uxth	r3, r3
 800120a:	2200      	movs	r2, #0
 800120c:	9201      	str	r2, [sp, #4]
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001214:	22aa      	movs	r2, #170	; 0xaa
 8001216:	2103      	movs	r1, #3
 8001218:	482a      	ldr	r0, [pc, #168]	; (80012c4 <DM_DisplayFormattedOutput+0x3a8>)
 800121a:	f00e f85f 	bl	800f2dc <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 800121e:	2000      	movs	r0, #0
 8001220:	f004 ffbe 	bl	80061a0 <SM_GetOutputChannel>
 8001224:	4603      	mov	r3, r0
 8001226:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 8001230:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001234:	2b06      	cmp	r3, #6
 8001236:	f200 8091 	bhi.w	800135c <DM_DisplayFormattedOutput+0x440>
 800123a:	a201      	add	r2, pc, #4	; (adr r2, 8001240 <DM_DisplayFormattedOutput+0x324>)
 800123c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001240:	0800125d 	.word	0x0800125d
 8001244:	08001279 	.word	0x08001279
 8001248:	080012d1 	.word	0x080012d1
 800124c:	080012ed 	.word	0x080012ed
 8001250:	08001309 	.word	0x08001309
 8001254:	08001325 	.word	0x08001325
 8001258:	08001341 	.word	0x08001341
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 800125c:	233c      	movs	r3, #60	; 0x3c
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <DM_DisplayFormattedOutput+0x3ac>)
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	2364      	movs	r3, #100	; 0x64
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	f240 23fd 	movw	r3, #765	; 0x2fd
 800126c:	2203      	movs	r2, #3
 800126e:	218c      	movs	r1, #140	; 0x8c
 8001270:	2050      	movs	r0, #80	; 0x50
 8001272:	f00d fe8f 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 8001276:	e071      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001278:	233c      	movs	r3, #60	; 0x3c
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	4b13      	ldr	r3, [pc, #76]	; (80012cc <DM_DisplayFormattedOutput+0x3b0>)
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	23c8      	movs	r3, #200	; 0xc8
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001288:	2203      	movs	r2, #3
 800128a:	21a0      	movs	r1, #160	; 0xa0
 800128c:	2050      	movs	r0, #80	; 0x50
 800128e:	f00d fe81 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 8001292:	e063      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
 8001294:	3a449ba6 	.word	0x3a449ba6
 8001298:	08014220 	.word	0x08014220
 800129c:	08014230 	.word	0x08014230
 80012a0:	08014240 	.word	0x08014240
 80012a4:	08014250 	.word	0x08014250
 80012a8:	08014260 	.word	0x08014260
 80012ac:	08014270 	.word	0x08014270
 80012b0:	0801427c 	.word	0x0801427c
 80012b4:	08014288 	.word	0x08014288
 80012b8:	08014290 	.word	0x08014290
 80012bc:	080142b0 	.word	0x080142b0
 80012c0:	080142b4 	.word	0x080142b4
 80012c4:	0801429c 	.word	0x0801429c
 80012c8:	20000e24 	.word	0x20000e24
 80012cc:	20000f14 	.word	0x20000f14
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80012d0:	233c      	movs	r3, #60	; 0x3c
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	4b6a      	ldr	r3, [pc, #424]	; (8001480 <DM_DisplayFormattedOutput+0x564>)
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	23c8      	movs	r3, #200	; 0xc8
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012e0:	2203      	movs	r2, #3
 80012e2:	21a0      	movs	r1, #160	; 0xa0
 80012e4:	2050      	movs	r0, #80	; 0x50
 80012e6:	f00d fe55 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 80012ea:	e037      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80012ec:	233c      	movs	r3, #60	; 0x3c
 80012ee:	9302      	str	r3, [sp, #8]
 80012f0:	4b64      	ldr	r3, [pc, #400]	; (8001484 <DM_DisplayFormattedOutput+0x568>)
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	23c8      	movs	r3, #200	; 0xc8
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012fc:	2203      	movs	r2, #3
 80012fe:	21a0      	movs	r1, #160	; 0xa0
 8001300:	2050      	movs	r0, #80	; 0x50
 8001302:	f00d fe47 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 8001306:	e029      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001308:	233c      	movs	r3, #60	; 0x3c
 800130a:	9302      	str	r3, [sp, #8]
 800130c:	4b5e      	ldr	r3, [pc, #376]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 800130e:	9301      	str	r3, [sp, #4]
 8001310:	23c8      	movs	r3, #200	; 0xc8
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001318:	2203      	movs	r2, #3
 800131a:	21a0      	movs	r1, #160	; 0xa0
 800131c:	2050      	movs	r0, #80	; 0x50
 800131e:	f00d fe39 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 8001322:	e01b      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001324:	233c      	movs	r3, #60	; 0x3c
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	4b57      	ldr	r3, [pc, #348]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	23c8      	movs	r3, #200	; 0xc8
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001334:	2203      	movs	r2, #3
 8001336:	21a0      	movs	r1, #160	; 0xa0
 8001338:	2050      	movs	r0, #80	; 0x50
 800133a:	f00d fe2b 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 800133e:	e00d      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001340:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001344:	b29b      	uxth	r3, r3
 8001346:	2200      	movs	r2, #0
 8001348:	9201      	str	r2, [sp, #4]
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001350:	22aa      	movs	r2, #170	; 0xaa
 8001352:	2150      	movs	r1, #80	; 0x50
 8001354:	484d      	ldr	r0, [pc, #308]	; (800148c <DM_DisplayFormattedOutput+0x570>)
 8001356:	f00d ffc1 	bl	800f2dc <ILI9341_Draw_Text>
			break;
 800135a:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800135c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001360:	b29b      	uxth	r3, r3
 8001362:	2200      	movs	r2, #0
 8001364:	9201      	str	r2, [sp, #4]
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800136c:	22aa      	movs	r2, #170	; 0xaa
 800136e:	21b4      	movs	r1, #180	; 0xb4
 8001370:	4847      	ldr	r0, [pc, #284]	; (8001490 <DM_DisplayFormattedOutput+0x574>)
 8001372:	f00d ffb3 	bl	800f2dc <ILI9341_Draw_Text>
	eOutput_mode Aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8001376:	2001      	movs	r0, #1
 8001378:	f004 ff12 	bl	80061a0 <SM_GetOutputChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(Aux_output_func)
 8001388:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800138c:	2b06      	cmp	r3, #6
 800138e:	d873      	bhi.n	8001478 <DM_DisplayFormattedOutput+0x55c>
 8001390:	a201      	add	r2, pc, #4	; (adr r2, 8001398 <DM_DisplayFormattedOutput+0x47c>)
 8001392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001396:	bf00      	nop
 8001398:	080013b5 	.word	0x080013b5
 800139c:	080013d1 	.word	0x080013d1
 80013a0:	080013ed 	.word	0x080013ed
 80013a4:	08001409 	.word	0x08001409
 80013a8:	08001425 	.word	0x08001425
 80013ac:	08001441 	.word	0x08001441
 80013b0:	0800145d 	.word	0x0800145d
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, Aux_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 80013b4:	233c      	movs	r3, #60	; 0x3c
 80013b6:	9302      	str	r3, [sp, #8]
 80013b8:	4b36      	ldr	r3, [pc, #216]	; (8001494 <DM_DisplayFormattedOutput+0x578>)
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	2364      	movs	r3, #100	; 0x64
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013c4:	2203      	movs	r2, #3
 80013c6:	218c      	movs	r1, #140	; 0x8c
 80013c8:	20f5      	movs	r0, #245	; 0xf5
 80013ca:	f00d fde3 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 80013ce:	e053      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80013d0:	233c      	movs	r3, #60	; 0x3c
 80013d2:	9302      	str	r3, [sp, #8]
 80013d4:	4b30      	ldr	r3, [pc, #192]	; (8001498 <DM_DisplayFormattedOutput+0x57c>)
 80013d6:	9301      	str	r3, [sp, #4]
 80013d8:	23c8      	movs	r3, #200	; 0xc8
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013e0:	2203      	movs	r2, #3
 80013e2:	21a0      	movs	r1, #160	; 0xa0
 80013e4:	20f5      	movs	r0, #245	; 0xf5
 80013e6:	f00d fdd5 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 80013ea:	e045      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80013ec:	233c      	movs	r3, #60	; 0x3c
 80013ee:	9302      	str	r3, [sp, #8]
 80013f0:	4b23      	ldr	r3, [pc, #140]	; (8001480 <DM_DisplayFormattedOutput+0x564>)
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	23c8      	movs	r3, #200	; 0xc8
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013fc:	2203      	movs	r2, #3
 80013fe:	21a0      	movs	r1, #160	; 0xa0
 8001400:	20f5      	movs	r0, #245	; 0xf5
 8001402:	f00d fdc7 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 8001406:	e037      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001408:	233c      	movs	r3, #60	; 0x3c
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <DM_DisplayFormattedOutput+0x568>)
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	23c8      	movs	r3, #200	; 0xc8
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001418:	2203      	movs	r2, #3
 800141a:	21a0      	movs	r1, #160	; 0xa0
 800141c:	20f5      	movs	r0, #245	; 0xf5
 800141e:	f00d fdb9 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 8001422:	e029      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001424:	233c      	movs	r3, #60	; 0x3c
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	4b17      	ldr	r3, [pc, #92]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 800142a:	9301      	str	r3, [sp, #4]
 800142c:	23c8      	movs	r3, #200	; 0xc8
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001434:	2203      	movs	r2, #3
 8001436:	21a0      	movs	r1, #160	; 0xa0
 8001438:	20f5      	movs	r0, #245	; 0xf5
 800143a:	f00d fdab 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 800143e:	e01b      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001440:	233c      	movs	r3, #60	; 0x3c
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	23c8      	movs	r3, #200	; 0xc8
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001450:	2203      	movs	r2, #3
 8001452:	21a0      	movs	r1, #160	; 0xa0
 8001454:	20f5      	movs	r0, #245	; 0xf5
 8001456:	f00d fd9d 	bl	800ef94 <ILI9341_Draw_Wave>
			break;
 800145a:	e00d      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, Aux_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 800145c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001460:	b29b      	uxth	r3, r3
 8001462:	2200      	movs	r2, #0
 8001464:	9201      	str	r2, [sp, #4]
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800146c:	22aa      	movs	r2, #170	; 0xaa
 800146e:	21f5      	movs	r1, #245	; 0xf5
 8001470:	4806      	ldr	r0, [pc, #24]	; (800148c <DM_DisplayFormattedOutput+0x570>)
 8001472:	f00d ff33 	bl	800f2dc <ILI9341_Draw_Text>
			break;
 8001476:	bf00      	nop
	}



}
 8001478:	bf00      	nop
 800147a:	376c      	adds	r7, #108	; 0x6c
 800147c:	46bd      	mov	sp, r7
 800147e:	bd90      	pop	{r4, r7, pc}
 8001480:	20000c44 	.word	0x20000c44
 8001484:	20000d34 	.word	0x20000d34
 8001488:	20001004 	.word	0x20001004
 800148c:	080142a4 	.word	0x080142a4
 8001490:	080142a8 	.word	0x080142a8
 8001494:	20000e24 	.word	0x20000e24
 8001498:	20000f14 	.word	0x20000f14

0800149c <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80014a2:	4820      	ldr	r0, [pc, #128]	; (8001524 <DM_RefreshScreen+0x88>)
 80014a4:	f00b fd64 	bl	800cf70 <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 80014a8:	2000      	movs	r0, #0
 80014aa:	f00e f997 	bl	800f7dc <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 80014ae:	2300      	movs	r3, #0
 80014b0:	9302      	str	r3, [sp, #8]
 80014b2:	2302      	movs	r3, #2
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	f240 23fd 	movw	r3, #765	; 0x2fd
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2328      	movs	r3, #40	; 0x28
 80014be:	2250      	movs	r2, #80	; 0x50
 80014c0:	21c8      	movs	r1, #200	; 0xc8
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00d fda7 	bl	800f016 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 80014c8:	2300      	movs	r3, #0
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	2302      	movs	r3, #2
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	2328      	movs	r3, #40	; 0x28
 80014d8:	2250      	movs	r2, #80	; 0x50
 80014da:	21c8      	movs	r1, #200	; 0xc8
 80014dc:	2050      	movs	r0, #80	; 0x50
 80014de:	f00d fd9a 	bl	800f016 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80014e2:	2300      	movs	r3, #0
 80014e4:	9302      	str	r3, [sp, #8]
 80014e6:	2302      	movs	r3, #2
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	2328      	movs	r3, #40	; 0x28
 80014f2:	2250      	movs	r2, #80	; 0x50
 80014f4:	21c8      	movs	r1, #200	; 0xc8
 80014f6:	20a0      	movs	r0, #160	; 0xa0
 80014f8:	f00d fd8d 	bl	800f016 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 80014fc:	2300      	movs	r3, #0
 80014fe:	9302      	str	r3, [sp, #8]
 8001500:	2302      	movs	r3, #2
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	2328      	movs	r3, #40	; 0x28
 800150c:	2250      	movs	r2, #80	; 0x50
 800150e:	21c8      	movs	r1, #200	; 0xc8
 8001510:	20f0      	movs	r0, #240	; 0xf0
 8001512:	f00d fd80 	bl	800f016 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001516:	4803      	ldr	r0, [pc, #12]	; (8001524 <DM_RefreshScreen+0x88>)
 8001518:	f00b fcf4 	bl	800cf04 <HAL_TIM_Base_Start_IT>


}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20002940 	.word	0x20002940

08001528 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af02      	add	r7, sp, #8
 800152e:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4a0a      	ldr	r2, [pc, #40]	; (800155c <DM_SetErrorDebugMsg+0x34>)
 8001534:	212d      	movs	r1, #45	; 0x2d
 8001536:	480a      	ldr	r0, [pc, #40]	; (8001560 <DM_SetErrorDebugMsg+0x38>)
 8001538:	f00f fa8c 	bl	8010a54 <sniprintf>
	ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 800153c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	2301      	movs	r3, #1
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	2300      	movs	r3, #0
 8001548:	22be      	movs	r2, #190	; 0xbe
 800154a:	210a      	movs	r1, #10
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <DM_SetErrorDebugMsg+0x38>)
 800154e:	f00d fec5 	bl	800f2dc <ILI9341_Draw_Text>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	08014334 	.word	0x08014334
 8001560:	20001e24 	.word	0x20001e24

08001564 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	3b01      	subs	r3, #1
 8001572:	2b03      	cmp	r3, #3
 8001574:	d816      	bhi.n	80015a4 <FreqMenu_DrawMenu+0x40>
 8001576:	a201      	add	r2, pc, #4	; (adr r2, 800157c <FreqMenu_DrawMenu+0x18>)
 8001578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157c:	0800158d 	.word	0x0800158d
 8001580:	08001593 	.word	0x08001593
 8001584:	08001599 	.word	0x08001599
 8001588:	0800159f 	.word	0x0800159f
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 800158c:	f000 f810 	bl	80015b0 <FreqMenu_DrawMainMenu>
			break;
 8001590:	e009      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 8001592:	f000 f849 	bl	8001628 <FreqMenu_DrawPresetMenu>
			break;
 8001596:	e006      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 8001598:	f001 faf4 	bl	8002b84 <FreqMenu_DrawAdjustMenu>
			break;
 800159c:	e003      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 800159e:	f001 fb07 	bl	8002bb0 <FreqMenu_DrawSweepMenu>
			break;
 80015a2:	e000      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>

		default:
			break;
 80015a4:	bf00      	nop

	}
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop

080015b0 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80015b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	2302      	movs	r3, #2
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2300      	movs	r3, #0
 80015c2:	220a      	movs	r2, #10
 80015c4:	2105      	movs	r1, #5
 80015c6:	4814      	ldr	r0, [pc, #80]	; (8001618 <FreqMenu_DrawMainMenu+0x68>)
 80015c8:	f00d fe88 	bl	800f2dc <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 80015cc:	f7ff fca6 	bl	8000f1c <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("COARSE", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80015d0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80015d4:	9301      	str	r3, [sp, #4]
 80015d6:	2302      	movs	r3, #2
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	22d2      	movs	r2, #210	; 0xd2
 80015de:	2105      	movs	r1, #5
 80015e0:	480e      	ldr	r0, [pc, #56]	; (800161c <FreqMenu_DrawMainMenu+0x6c>)
 80015e2:	f00d fe7b 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FINE", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80015e6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	2302      	movs	r3, #2
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	22d2      	movs	r2, #210	; 0xd2
 80015f4:	2161      	movs	r1, #97	; 0x61
 80015f6:	480a      	ldr	r0, [pc, #40]	; (8001620 <FreqMenu_DrawMainMenu+0x70>)
 80015f8:	f00d fe70 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  172, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80015fc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001600:	9301      	str	r3, [sp, #4]
 8001602:	2302      	movs	r3, #2
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2300      	movs	r3, #0
 8001608:	22d2      	movs	r2, #210	; 0xd2
 800160a:	21ac      	movs	r1, #172	; 0xac
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <FreqMenu_DrawMainMenu+0x74>)
 800160e:	f00d fe65 	bl	800f2dc <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	08014338 	.word	0x08014338
 800161c:	08014344 	.word	0x08014344
 8001620:	0801434c 	.word	0x0801434c
 8001624:	08014354 	.word	0x08014354

08001628 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800162e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	2302      	movs	r3, #2
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2300      	movs	r3, #0
 800163a:	220a      	movs	r2, #10
 800163c:	2105      	movs	r1, #5
 800163e:	4886      	ldr	r0, [pc, #536]	; (8001858 <FreqMenu_DrawPresetMenu+0x230>)
 8001640:	f00d fe4c 	bl	800f2dc <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 40;
 8001644:	2328      	movs	r3, #40	; 0x28
 8001646:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 8001648:	233c      	movs	r3, #60	; 0x3c
 800164a:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 800164c:	2350      	movs	r3, #80	; 0x50
 800164e:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001650:	2364      	movs	r3, #100	; 0x64
 8001652:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001654:	2378      	movs	r3, #120	; 0x78
 8001656:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001658:	238c      	movs	r3, #140	; 0x8c
 800165a:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 800165c:	23a0      	movs	r3, #160	; 0xa0
 800165e:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001660:	f003 fe7a 	bl	8005358 <FreqO_GetFPresetObject>
 8001664:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	f001 825d 	beq.w	8002b28 <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001676:	4293      	cmp	r3, r2
 8001678:	f000 849a 	beq.w	8001fb0 <FreqMenu_DrawPresetMenu+0x988>
 800167c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001680:	4293      	cmp	r3, r2
 8001682:	d817      	bhi.n	80016b4 <FreqMenu_DrawPresetMenu+0x8c>
 8001684:	2b32      	cmp	r3, #50	; 0x32
 8001686:	f000 81b3 	beq.w	80019f0 <FreqMenu_DrawPresetMenu+0x3c8>
 800168a:	2b32      	cmp	r3, #50	; 0x32
 800168c:	d806      	bhi.n	800169c <FreqMenu_DrawPresetMenu+0x74>
 800168e:	2b01      	cmp	r3, #1
 8001690:	d038      	beq.n	8001704 <FreqMenu_DrawPresetMenu+0xdc>
 8001692:	2b0a      	cmp	r3, #10
 8001694:	f000 8102 	beq.w	800189c <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 8001698:	f001 ba52 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 800169c:	2bfa      	cmp	r3, #250	; 0xfa
 800169e:	f000 8317 	beq.w	8001cd0 <FreqMenu_DrawPresetMenu+0x6a8>
 80016a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016a6:	f000 83d9 	beq.w	8001e5c <FreqMenu_DrawPresetMenu+0x834>
 80016aa:	2b64      	cmp	r3, #100	; 0x64
 80016ac:	f000 8266 	beq.w	8001b7c <FreqMenu_DrawPresetMenu+0x554>
}
 80016b0:	f001 ba46 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016b4:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016b8:	4293      	cmp	r3, r2
 80016ba:	f000 8758 	beq.w	800256e <FreqMenu_DrawPresetMenu+0xf46>
 80016be:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d80f      	bhi.n	80016e6 <FreqMenu_DrawPresetMenu+0xbe>
 80016c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ca:	4293      	cmp	r3, r2
 80016cc:	f000 85e0 	beq.w	8002290 <FreqMenu_DrawPresetMenu+0xc68>
 80016d0:	f242 7210 	movw	r2, #10000	; 0x2710
 80016d4:	4293      	cmp	r3, r2
 80016d6:	f000 86a1 	beq.w	800241c <FreqMenu_DrawPresetMenu+0xdf4>
 80016da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016de:	f000 852d 	beq.w	800213c <FreqMenu_DrawPresetMenu+0xb14>
}
 80016e2:	f001 ba2d 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016e6:	4a5d      	ldr	r2, [pc, #372]	; (800185c <FreqMenu_DrawPresetMenu+0x234>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	f001 80ae 	beq.w	800284a <FreqMenu_DrawPresetMenu+0x1222>
 80016ee:	4a5c      	ldr	r2, [pc, #368]	; (8001860 <FreqMenu_DrawPresetMenu+0x238>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	f001 816f 	beq.w	80029d4 <FreqMenu_DrawPresetMenu+0x13ac>
 80016f6:	f24c 3250 	movw	r2, #50000	; 0xc350
 80016fa:	4293      	cmp	r3, r2
 80016fc:	f000 87fc 	beq.w	80026f8 <FreqMenu_DrawPresetMenu+0x10d0>
}
 8001700:	f001 ba1e 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	b29a      	uxth	r2, r3
 8001708:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2300      	movs	r3, #0
 8001714:	2105      	movs	r1, #5
 8001716:	4853      	ldr	r0, [pc, #332]	; (8001864 <FreqMenu_DrawPresetMenu+0x23c>)
 8001718:	f00d fde0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800171c:	7bbb      	ldrb	r3, [r7, #14]
 800171e:	b29a      	uxth	r2, r3
 8001720:	2300      	movs	r3, #0
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	2302      	movs	r3, #2
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800172c:	2105      	movs	r1, #5
 800172e:	484e      	ldr	r0, [pc, #312]	; (8001868 <FreqMenu_DrawPresetMenu+0x240>)
 8001730:	f00d fdd4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001734:	7b7b      	ldrb	r3, [r7, #13]
 8001736:	b29a      	uxth	r2, r3
 8001738:	2300      	movs	r3, #0
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	2302      	movs	r3, #2
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001744:	2105      	movs	r1, #5
 8001746:	4849      	ldr	r0, [pc, #292]	; (800186c <FreqMenu_DrawPresetMenu+0x244>)
 8001748:	f00d fdc8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800174c:	7b3b      	ldrb	r3, [r7, #12]
 800174e:	b29a      	uxth	r2, r3
 8001750:	2300      	movs	r3, #0
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2302      	movs	r3, #2
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800175c:	2105      	movs	r1, #5
 800175e:	4844      	ldr	r0, [pc, #272]	; (8001870 <FreqMenu_DrawPresetMenu+0x248>)
 8001760:	f00d fdbc 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001764:	7afb      	ldrb	r3, [r7, #11]
 8001766:	b29a      	uxth	r2, r3
 8001768:	2300      	movs	r3, #0
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	2302      	movs	r3, #2
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001774:	2105      	movs	r1, #5
 8001776:	483f      	ldr	r0, [pc, #252]	; (8001874 <FreqMenu_DrawPresetMenu+0x24c>)
 8001778:	f00d fdb0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800177c:	7abb      	ldrb	r3, [r7, #10]
 800177e:	b29a      	uxth	r2, r3
 8001780:	2300      	movs	r3, #0
 8001782:	9301      	str	r3, [sp, #4]
 8001784:	2302      	movs	r3, #2
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800178c:	2105      	movs	r1, #5
 800178e:	483a      	ldr	r0, [pc, #232]	; (8001878 <FreqMenu_DrawPresetMenu+0x250>)
 8001790:	f00d fda4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001794:	7a7b      	ldrb	r3, [r7, #9]
 8001796:	b29a      	uxth	r2, r3
 8001798:	2300      	movs	r3, #0
 800179a:	9301      	str	r3, [sp, #4]
 800179c:	2302      	movs	r3, #2
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017a4:	2105      	movs	r1, #5
 80017a6:	4835      	ldr	r0, [pc, #212]	; (800187c <FreqMenu_DrawPresetMenu+0x254>)
 80017a8:	f00d fd98 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	2300      	movs	r3, #0
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	2302      	movs	r3, #2
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017bc:	2178      	movs	r1, #120	; 0x78
 80017be:	4830      	ldr	r0, [pc, #192]	; (8001880 <FreqMenu_DrawPresetMenu+0x258>)
 80017c0:	f00d fd8c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017c4:	7bbb      	ldrb	r3, [r7, #14]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	2300      	movs	r3, #0
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	2302      	movs	r3, #2
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017d4:	2178      	movs	r1, #120	; 0x78
 80017d6:	482b      	ldr	r0, [pc, #172]	; (8001884 <FreqMenu_DrawPresetMenu+0x25c>)
 80017d8:	f00d fd80 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017dc:	7b7b      	ldrb	r3, [r7, #13]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	2300      	movs	r3, #0
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	2302      	movs	r3, #2
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017ec:	2178      	movs	r1, #120	; 0x78
 80017ee:	4826      	ldr	r0, [pc, #152]	; (8001888 <FreqMenu_DrawPresetMenu+0x260>)
 80017f0:	f00d fd74 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017f4:	7b3b      	ldrb	r3, [r7, #12]
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	2300      	movs	r3, #0
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	2302      	movs	r3, #2
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001804:	2178      	movs	r1, #120	; 0x78
 8001806:	4821      	ldr	r0, [pc, #132]	; (800188c <FreqMenu_DrawPresetMenu+0x264>)
 8001808:	f00d fd68 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800180c:	7afb      	ldrb	r3, [r7, #11]
 800180e:	b29a      	uxth	r2, r3
 8001810:	2300      	movs	r3, #0
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	2302      	movs	r3, #2
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800181c:	2178      	movs	r1, #120	; 0x78
 800181e:	481c      	ldr	r0, [pc, #112]	; (8001890 <FreqMenu_DrawPresetMenu+0x268>)
 8001820:	f00d fd5c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001824:	7abb      	ldrb	r3, [r7, #10]
 8001826:	b29a      	uxth	r2, r3
 8001828:	2300      	movs	r3, #0
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	2302      	movs	r3, #2
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001834:	2178      	movs	r1, #120	; 0x78
 8001836:	4817      	ldr	r0, [pc, #92]	; (8001894 <FreqMenu_DrawPresetMenu+0x26c>)
 8001838:	f00d fd50 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800183c:	7a7b      	ldrb	r3, [r7, #9]
 800183e:	b29a      	uxth	r2, r3
 8001840:	2300      	movs	r3, #0
 8001842:	9301      	str	r3, [sp, #4]
 8001844:	2302      	movs	r3, #2
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800184c:	2178      	movs	r1, #120	; 0x78
 800184e:	4812      	ldr	r0, [pc, #72]	; (8001898 <FreqMenu_DrawPresetMenu+0x270>)
 8001850:	f00d fd44 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8001854:	f001 b974 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8001858:	0801435c 	.word	0x0801435c
 800185c:	000124f8 	.word	0x000124f8
 8001860:	000186a0 	.word	0x000186a0
 8001864:	08014370 	.word	0x08014370
 8001868:	08014378 	.word	0x08014378
 800186c:	08014380 	.word	0x08014380
 8001870:	08014388 	.word	0x08014388
 8001874:	08014390 	.word	0x08014390
 8001878:	08014398 	.word	0x08014398
 800187c:	080143a0 	.word	0x080143a0
 8001880:	080143a8 	.word	0x080143a8
 8001884:	080143b0 	.word	0x080143b0
 8001888:	080143b8 	.word	0x080143b8
 800188c:	080143c0 	.word	0x080143c0
 8001890:	080143c8 	.word	0x080143c8
 8001894:	080143d0 	.word	0x080143d0
 8001898:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	2300      	movs	r3, #0
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	2302      	movs	r3, #2
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018ac:	2105      	movs	r1, #5
 80018ae:	48a5      	ldr	r0, [pc, #660]	; (8001b44 <FreqMenu_DrawPresetMenu+0x51c>)
 80018b0:	f00d fd14 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80018b4:	7bbb      	ldrb	r3, [r7, #14]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	2302      	movs	r3, #2
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2300      	movs	r3, #0
 80018c4:	2105      	movs	r1, #5
 80018c6:	48a0      	ldr	r0, [pc, #640]	; (8001b48 <FreqMenu_DrawPresetMenu+0x520>)
 80018c8:	f00d fd08 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018cc:	7b7b      	ldrb	r3, [r7, #13]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	2300      	movs	r3, #0
 80018d2:	9301      	str	r3, [sp, #4]
 80018d4:	2302      	movs	r3, #2
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018dc:	2105      	movs	r1, #5
 80018de:	489b      	ldr	r0, [pc, #620]	; (8001b4c <FreqMenu_DrawPresetMenu+0x524>)
 80018e0:	f00d fcfc 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018e4:	7b3b      	ldrb	r3, [r7, #12]
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	2300      	movs	r3, #0
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	2302      	movs	r3, #2
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018f4:	2105      	movs	r1, #5
 80018f6:	4896      	ldr	r0, [pc, #600]	; (8001b50 <FreqMenu_DrawPresetMenu+0x528>)
 80018f8:	f00d fcf0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018fc:	7afb      	ldrb	r3, [r7, #11]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	2300      	movs	r3, #0
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	2302      	movs	r3, #2
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800190c:	2105      	movs	r1, #5
 800190e:	4891      	ldr	r0, [pc, #580]	; (8001b54 <FreqMenu_DrawPresetMenu+0x52c>)
 8001910:	f00d fce4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001914:	7abb      	ldrb	r3, [r7, #10]
 8001916:	b29a      	uxth	r2, r3
 8001918:	2300      	movs	r3, #0
 800191a:	9301      	str	r3, [sp, #4]
 800191c:	2302      	movs	r3, #2
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001924:	2105      	movs	r1, #5
 8001926:	488c      	ldr	r0, [pc, #560]	; (8001b58 <FreqMenu_DrawPresetMenu+0x530>)
 8001928:	f00d fcd8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800192c:	7a7b      	ldrb	r3, [r7, #9]
 800192e:	b29a      	uxth	r2, r3
 8001930:	2300      	movs	r3, #0
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	2302      	movs	r3, #2
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800193c:	2105      	movs	r1, #5
 800193e:	4887      	ldr	r0, [pc, #540]	; (8001b5c <FreqMenu_DrawPresetMenu+0x534>)
 8001940:	f00d fccc 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001944:	7bfb      	ldrb	r3, [r7, #15]
 8001946:	b29a      	uxth	r2, r3
 8001948:	2300      	movs	r3, #0
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	2302      	movs	r3, #2
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001954:	2178      	movs	r1, #120	; 0x78
 8001956:	4882      	ldr	r0, [pc, #520]	; (8001b60 <FreqMenu_DrawPresetMenu+0x538>)
 8001958:	f00d fcc0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800195c:	7bbb      	ldrb	r3, [r7, #14]
 800195e:	b29a      	uxth	r2, r3
 8001960:	2300      	movs	r3, #0
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	2302      	movs	r3, #2
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800196c:	2178      	movs	r1, #120	; 0x78
 800196e:	487d      	ldr	r0, [pc, #500]	; (8001b64 <FreqMenu_DrawPresetMenu+0x53c>)
 8001970:	f00d fcb4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001974:	7b7b      	ldrb	r3, [r7, #13]
 8001976:	b29a      	uxth	r2, r3
 8001978:	2300      	movs	r3, #0
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001984:	2178      	movs	r1, #120	; 0x78
 8001986:	4878      	ldr	r0, [pc, #480]	; (8001b68 <FreqMenu_DrawPresetMenu+0x540>)
 8001988:	f00d fca8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800198c:	7b3b      	ldrb	r3, [r7, #12]
 800198e:	b29a      	uxth	r2, r3
 8001990:	2300      	movs	r3, #0
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	2302      	movs	r3, #2
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800199c:	2178      	movs	r1, #120	; 0x78
 800199e:	4873      	ldr	r0, [pc, #460]	; (8001b6c <FreqMenu_DrawPresetMenu+0x544>)
 80019a0:	f00d fc9c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019a4:	7afb      	ldrb	r3, [r7, #11]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	2300      	movs	r3, #0
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2302      	movs	r3, #2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019b4:	2178      	movs	r1, #120	; 0x78
 80019b6:	486e      	ldr	r0, [pc, #440]	; (8001b70 <FreqMenu_DrawPresetMenu+0x548>)
 80019b8:	f00d fc90 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019bc:	7abb      	ldrb	r3, [r7, #10]
 80019be:	b29a      	uxth	r2, r3
 80019c0:	2300      	movs	r3, #0
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	2302      	movs	r3, #2
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019cc:	2178      	movs	r1, #120	; 0x78
 80019ce:	4869      	ldr	r0, [pc, #420]	; (8001b74 <FreqMenu_DrawPresetMenu+0x54c>)
 80019d0:	f00d fc84 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019d4:	7a7b      	ldrb	r3, [r7, #9]
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	2300      	movs	r3, #0
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	2302      	movs	r3, #2
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019e4:	2178      	movs	r1, #120	; 0x78
 80019e6:	4864      	ldr	r0, [pc, #400]	; (8001b78 <FreqMenu_DrawPresetMenu+0x550>)
 80019e8:	f00d fc78 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 80019ec:	f001 b8a8 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	2300      	movs	r3, #0
 80019f6:	9301      	str	r3, [sp, #4]
 80019f8:	2302      	movs	r3, #2
 80019fa:	9300      	str	r3, [sp, #0]
 80019fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a00:	2105      	movs	r1, #5
 8001a02:	4850      	ldr	r0, [pc, #320]	; (8001b44 <FreqMenu_DrawPresetMenu+0x51c>)
 8001a04:	f00d fc6a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a08:	7bbb      	ldrb	r3, [r7, #14]
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	2302      	movs	r3, #2
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a18:	2105      	movs	r1, #5
 8001a1a:	484b      	ldr	r0, [pc, #300]	; (8001b48 <FreqMenu_DrawPresetMenu+0x520>)
 8001a1c:	f00d fc5e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001a20:	7b7b      	ldrb	r3, [r7, #13]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2105      	movs	r1, #5
 8001a32:	4846      	ldr	r0, [pc, #280]	; (8001b4c <FreqMenu_DrawPresetMenu+0x524>)
 8001a34:	f00d fc52 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a38:	7b3b      	ldrb	r3, [r7, #12]
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	2302      	movs	r3, #2
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a48:	2105      	movs	r1, #5
 8001a4a:	4841      	ldr	r0, [pc, #260]	; (8001b50 <FreqMenu_DrawPresetMenu+0x528>)
 8001a4c:	f00d fc46 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a50:	7afb      	ldrb	r3, [r7, #11]
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	2300      	movs	r3, #0
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	2302      	movs	r3, #2
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a60:	2105      	movs	r1, #5
 8001a62:	483c      	ldr	r0, [pc, #240]	; (8001b54 <FreqMenu_DrawPresetMenu+0x52c>)
 8001a64:	f00d fc3a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a68:	7abb      	ldrb	r3, [r7, #10]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	2302      	movs	r3, #2
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a78:	2105      	movs	r1, #5
 8001a7a:	4837      	ldr	r0, [pc, #220]	; (8001b58 <FreqMenu_DrawPresetMenu+0x530>)
 8001a7c:	f00d fc2e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a80:	7a7b      	ldrb	r3, [r7, #9]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	2300      	movs	r3, #0
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	2302      	movs	r3, #2
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a90:	2105      	movs	r1, #5
 8001a92:	4832      	ldr	r0, [pc, #200]	; (8001b5c <FreqMenu_DrawPresetMenu+0x534>)
 8001a94:	f00d fc22 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001aa8:	2178      	movs	r1, #120	; 0x78
 8001aaa:	482d      	ldr	r0, [pc, #180]	; (8001b60 <FreqMenu_DrawPresetMenu+0x538>)
 8001aac:	f00d fc16 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ab0:	7bbb      	ldrb	r3, [r7, #14]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	2302      	movs	r3, #2
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ac0:	2178      	movs	r1, #120	; 0x78
 8001ac2:	4828      	ldr	r0, [pc, #160]	; (8001b64 <FreqMenu_DrawPresetMenu+0x53c>)
 8001ac4:	f00d fc0a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ac8:	7b7b      	ldrb	r3, [r7, #13]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	2300      	movs	r3, #0
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ad8:	2178      	movs	r1, #120	; 0x78
 8001ada:	4823      	ldr	r0, [pc, #140]	; (8001b68 <FreqMenu_DrawPresetMenu+0x540>)
 8001adc:	f00d fbfe 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ae0:	7b3b      	ldrb	r3, [r7, #12]
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	2302      	movs	r3, #2
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001af0:	2178      	movs	r1, #120	; 0x78
 8001af2:	481e      	ldr	r0, [pc, #120]	; (8001b6c <FreqMenu_DrawPresetMenu+0x544>)
 8001af4:	f00d fbf2 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001af8:	7afb      	ldrb	r3, [r7, #11]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b08:	2178      	movs	r1, #120	; 0x78
 8001b0a:	4819      	ldr	r0, [pc, #100]	; (8001b70 <FreqMenu_DrawPresetMenu+0x548>)
 8001b0c:	f00d fbe6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b10:	7abb      	ldrb	r3, [r7, #10]
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	2300      	movs	r3, #0
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	2302      	movs	r3, #2
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b20:	2178      	movs	r1, #120	; 0x78
 8001b22:	4814      	ldr	r0, [pc, #80]	; (8001b74 <FreqMenu_DrawPresetMenu+0x54c>)
 8001b24:	f00d fbda 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b28:	7a7b      	ldrb	r3, [r7, #9]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	2302      	movs	r3, #2
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b38:	2178      	movs	r1, #120	; 0x78
 8001b3a:	480f      	ldr	r0, [pc, #60]	; (8001b78 <FreqMenu_DrawPresetMenu+0x550>)
 8001b3c:	f00d fbce 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8001b40:	f000 bffe 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8001b44:	08014370 	.word	0x08014370
 8001b48:	08014378 	.word	0x08014378
 8001b4c:	08014380 	.word	0x08014380
 8001b50:	08014388 	.word	0x08014388
 8001b54:	08014390 	.word	0x08014390
 8001b58:	08014398 	.word	0x08014398
 8001b5c:	080143a0 	.word	0x080143a0
 8001b60:	080143a8 	.word	0x080143a8
 8001b64:	080143b0 	.word	0x080143b0
 8001b68:	080143b8 	.word	0x080143b8
 8001b6c:	080143c0 	.word	0x080143c0
 8001b70:	080143c8 	.word	0x080143c8
 8001b74:	080143d0 	.word	0x080143d0
 8001b78:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	2300      	movs	r3, #0
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	2302      	movs	r3, #2
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b8c:	2105      	movs	r1, #5
 8001b8e:	48a5      	ldr	r0, [pc, #660]	; (8001e24 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001b90:	f00d fba4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b94:	7bbb      	ldrb	r3, [r7, #14]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	2300      	movs	r3, #0
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	48a0      	ldr	r0, [pc, #640]	; (8001e28 <FreqMenu_DrawPresetMenu+0x800>)
 8001ba8:	f00d fb98 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bac:	7b7b      	ldrb	r3, [r7, #13]
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	9301      	str	r3, [sp, #4]
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bbc:	2105      	movs	r1, #5
 8001bbe:	489b      	ldr	r0, [pc, #620]	; (8001e2c <FreqMenu_DrawPresetMenu+0x804>)
 8001bc0:	f00d fb8c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001bc4:	7b3b      	ldrb	r3, [r7, #12]
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	2302      	movs	r3, #2
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	4896      	ldr	r0, [pc, #600]	; (8001e30 <FreqMenu_DrawPresetMenu+0x808>)
 8001bd8:	f00d fb80 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bdc:	7afb      	ldrb	r3, [r7, #11]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	2300      	movs	r3, #0
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	2302      	movs	r3, #2
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bec:	2105      	movs	r1, #5
 8001bee:	4891      	ldr	r0, [pc, #580]	; (8001e34 <FreqMenu_DrawPresetMenu+0x80c>)
 8001bf0:	f00d fb74 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bf4:	7abb      	ldrb	r3, [r7, #10]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	9301      	str	r3, [sp, #4]
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c04:	2105      	movs	r1, #5
 8001c06:	488c      	ldr	r0, [pc, #560]	; (8001e38 <FreqMenu_DrawPresetMenu+0x810>)
 8001c08:	f00d fb68 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c0c:	7a7b      	ldrb	r3, [r7, #9]
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	2300      	movs	r3, #0
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	2302      	movs	r3, #2
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c1c:	2105      	movs	r1, #5
 8001c1e:	4887      	ldr	r0, [pc, #540]	; (8001e3c <FreqMenu_DrawPresetMenu+0x814>)
 8001c20:	f00d fb5c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	2300      	movs	r3, #0
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c34:	2178      	movs	r1, #120	; 0x78
 8001c36:	4882      	ldr	r0, [pc, #520]	; (8001e40 <FreqMenu_DrawPresetMenu+0x818>)
 8001c38:	f00d fb50 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c3c:	7bbb      	ldrb	r3, [r7, #14]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	2300      	movs	r3, #0
 8001c42:	9301      	str	r3, [sp, #4]
 8001c44:	2302      	movs	r3, #2
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c4c:	2178      	movs	r1, #120	; 0x78
 8001c4e:	487d      	ldr	r0, [pc, #500]	; (8001e44 <FreqMenu_DrawPresetMenu+0x81c>)
 8001c50:	f00d fb44 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c54:	7b7b      	ldrb	r3, [r7, #13]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	9301      	str	r3, [sp, #4]
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c64:	2178      	movs	r1, #120	; 0x78
 8001c66:	4878      	ldr	r0, [pc, #480]	; (8001e48 <FreqMenu_DrawPresetMenu+0x820>)
 8001c68:	f00d fb38 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c6c:	7b3b      	ldrb	r3, [r7, #12]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	2300      	movs	r3, #0
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	2302      	movs	r3, #2
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c7c:	2178      	movs	r1, #120	; 0x78
 8001c7e:	4873      	ldr	r0, [pc, #460]	; (8001e4c <FreqMenu_DrawPresetMenu+0x824>)
 8001c80:	f00d fb2c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c84:	7afb      	ldrb	r3, [r7, #11]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	2300      	movs	r3, #0
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c94:	2178      	movs	r1, #120	; 0x78
 8001c96:	486e      	ldr	r0, [pc, #440]	; (8001e50 <FreqMenu_DrawPresetMenu+0x828>)
 8001c98:	f00d fb20 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c9c:	7abb      	ldrb	r3, [r7, #10]
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cac:	2178      	movs	r1, #120	; 0x78
 8001cae:	4869      	ldr	r0, [pc, #420]	; (8001e54 <FreqMenu_DrawPresetMenu+0x82c>)
 8001cb0:	f00d fb14 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cb4:	7a7b      	ldrb	r3, [r7, #9]
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cc4:	2178      	movs	r1, #120	; 0x78
 8001cc6:	4864      	ldr	r0, [pc, #400]	; (8001e58 <FreqMenu_DrawPresetMenu+0x830>)
 8001cc8:	f00d fb08 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8001ccc:	f000 bf38 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	2302      	movs	r3, #2
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ce0:	2105      	movs	r1, #5
 8001ce2:	4850      	ldr	r0, [pc, #320]	; (8001e24 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001ce4:	f00d fafa 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ce8:	7bbb      	ldrb	r3, [r7, #14]
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	2300      	movs	r3, #0
 8001cee:	9301      	str	r3, [sp, #4]
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	484b      	ldr	r0, [pc, #300]	; (8001e28 <FreqMenu_DrawPresetMenu+0x800>)
 8001cfc:	f00d faee 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d00:	7b7b      	ldrb	r3, [r7, #13]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	2302      	movs	r3, #2
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d10:	2105      	movs	r1, #5
 8001d12:	4846      	ldr	r0, [pc, #280]	; (8001e2c <FreqMenu_DrawPresetMenu+0x804>)
 8001d14:	f00d fae2 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d18:	7b3b      	ldrb	r3, [r7, #12]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	2302      	movs	r3, #2
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d28:	2105      	movs	r1, #5
 8001d2a:	4841      	ldr	r0, [pc, #260]	; (8001e30 <FreqMenu_DrawPresetMenu+0x808>)
 8001d2c:	f00d fad6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001d30:	7afb      	ldrb	r3, [r7, #11]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	2105      	movs	r1, #5
 8001d42:	483c      	ldr	r0, [pc, #240]	; (8001e34 <FreqMenu_DrawPresetMenu+0x80c>)
 8001d44:	f00d faca 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d48:	7abb      	ldrb	r3, [r7, #10]
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2302      	movs	r3, #2
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d58:	2105      	movs	r1, #5
 8001d5a:	4837      	ldr	r0, [pc, #220]	; (8001e38 <FreqMenu_DrawPresetMenu+0x810>)
 8001d5c:	f00d fabe 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d60:	7a7b      	ldrb	r3, [r7, #9]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	2300      	movs	r3, #0
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	2302      	movs	r3, #2
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d70:	2105      	movs	r1, #5
 8001d72:	4832      	ldr	r0, [pc, #200]	; (8001e3c <FreqMenu_DrawPresetMenu+0x814>)
 8001d74:	f00d fab2 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	2302      	movs	r3, #2
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d88:	2178      	movs	r1, #120	; 0x78
 8001d8a:	482d      	ldr	r0, [pc, #180]	; (8001e40 <FreqMenu_DrawPresetMenu+0x818>)
 8001d8c:	f00d faa6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d90:	7bbb      	ldrb	r3, [r7, #14]
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	2300      	movs	r3, #0
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	2302      	movs	r3, #2
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001da0:	2178      	movs	r1, #120	; 0x78
 8001da2:	4828      	ldr	r0, [pc, #160]	; (8001e44 <FreqMenu_DrawPresetMenu+0x81c>)
 8001da4:	f00d fa9a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001da8:	7b7b      	ldrb	r3, [r7, #13]
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	2300      	movs	r3, #0
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	2302      	movs	r3, #2
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001db8:	2178      	movs	r1, #120	; 0x78
 8001dba:	4823      	ldr	r0, [pc, #140]	; (8001e48 <FreqMenu_DrawPresetMenu+0x820>)
 8001dbc:	f00d fa8e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dc0:	7b3b      	ldrb	r3, [r7, #12]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	2302      	movs	r3, #2
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dd0:	2178      	movs	r1, #120	; 0x78
 8001dd2:	481e      	ldr	r0, [pc, #120]	; (8001e4c <FreqMenu_DrawPresetMenu+0x824>)
 8001dd4:	f00d fa82 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	2300      	movs	r3, #0
 8001dde:	9301      	str	r3, [sp, #4]
 8001de0:	2302      	movs	r3, #2
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001de8:	2178      	movs	r1, #120	; 0x78
 8001dea:	4819      	ldr	r0, [pc, #100]	; (8001e50 <FreqMenu_DrawPresetMenu+0x828>)
 8001dec:	f00d fa76 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001df0:	7abb      	ldrb	r3, [r7, #10]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	2300      	movs	r3, #0
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	2302      	movs	r3, #2
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e00:	2178      	movs	r1, #120	; 0x78
 8001e02:	4814      	ldr	r0, [pc, #80]	; (8001e54 <FreqMenu_DrawPresetMenu+0x82c>)
 8001e04:	f00d fa6a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e08:	7a7b      	ldrb	r3, [r7, #9]
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	2302      	movs	r3, #2
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e18:	2178      	movs	r1, #120	; 0x78
 8001e1a:	480f      	ldr	r0, [pc, #60]	; (8001e58 <FreqMenu_DrawPresetMenu+0x830>)
 8001e1c:	f00d fa5e 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8001e20:	f000 be8e 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8001e24:	08014370 	.word	0x08014370
 8001e28:	08014378 	.word	0x08014378
 8001e2c:	08014380 	.word	0x08014380
 8001e30:	08014388 	.word	0x08014388
 8001e34:	08014390 	.word	0x08014390
 8001e38:	08014398 	.word	0x08014398
 8001e3c:	080143a0 	.word	0x080143a0
 8001e40:	080143a8 	.word	0x080143a8
 8001e44:	080143b0 	.word	0x080143b0
 8001e48:	080143b8 	.word	0x080143b8
 8001e4c:	080143c0 	.word	0x080143c0
 8001e50:	080143c8 	.word	0x080143c8
 8001e54:	080143d0 	.word	0x080143d0
 8001e58:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	2300      	movs	r3, #0
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	2302      	movs	r3, #2
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e6c:	2105      	movs	r1, #5
 8001e6e:	48a5      	ldr	r0, [pc, #660]	; (8002104 <FreqMenu_DrawPresetMenu+0xadc>)
 8001e70:	f00d fa34 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e74:	7bbb      	ldrb	r3, [r7, #14]
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	2300      	movs	r3, #0
 8001e7a:	9301      	str	r3, [sp, #4]
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e84:	2105      	movs	r1, #5
 8001e86:	48a0      	ldr	r0, [pc, #640]	; (8002108 <FreqMenu_DrawPresetMenu+0xae0>)
 8001e88:	f00d fa28 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e8c:	7b7b      	ldrb	r3, [r7, #13]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	2300      	movs	r3, #0
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	2302      	movs	r3, #2
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e9c:	2105      	movs	r1, #5
 8001e9e:	489b      	ldr	r0, [pc, #620]	; (800210c <FreqMenu_DrawPresetMenu+0xae4>)
 8001ea0:	f00d fa1c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ea4:	7b3b      	ldrb	r3, [r7, #12]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	2302      	movs	r3, #2
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eb4:	2105      	movs	r1, #5
 8001eb6:	4896      	ldr	r0, [pc, #600]	; (8002110 <FreqMenu_DrawPresetMenu+0xae8>)
 8001eb8:	f00d fa10 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ebc:	7afb      	ldrb	r3, [r7, #11]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ecc:	2105      	movs	r1, #5
 8001ece:	4891      	ldr	r0, [pc, #580]	; (8002114 <FreqMenu_DrawPresetMenu+0xaec>)
 8001ed0:	f00d fa04 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001ed4:	7abb      	ldrb	r3, [r7, #10]
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	2302      	movs	r3, #2
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	2105      	movs	r1, #5
 8001ee6:	488c      	ldr	r0, [pc, #560]	; (8002118 <FreqMenu_DrawPresetMenu+0xaf0>)
 8001ee8:	f00d f9f8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eec:	7a7b      	ldrb	r3, [r7, #9]
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001efc:	2105      	movs	r1, #5
 8001efe:	4887      	ldr	r0, [pc, #540]	; (800211c <FreqMenu_DrawPresetMenu+0xaf4>)
 8001f00:	f00d f9ec 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	2300      	movs	r3, #0
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f14:	2178      	movs	r1, #120	; 0x78
 8001f16:	4882      	ldr	r0, [pc, #520]	; (8002120 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001f18:	f00d f9e0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f1c:	7bbb      	ldrb	r3, [r7, #14]
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	2300      	movs	r3, #0
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	2302      	movs	r3, #2
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f2c:	2178      	movs	r1, #120	; 0x78
 8001f2e:	487d      	ldr	r0, [pc, #500]	; (8002124 <FreqMenu_DrawPresetMenu+0xafc>)
 8001f30:	f00d f9d4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f34:	7b7b      	ldrb	r3, [r7, #13]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f44:	2178      	movs	r1, #120	; 0x78
 8001f46:	4878      	ldr	r0, [pc, #480]	; (8002128 <FreqMenu_DrawPresetMenu+0xb00>)
 8001f48:	f00d f9c8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f4c:	7b3b      	ldrb	r3, [r7, #12]
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	2300      	movs	r3, #0
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	2302      	movs	r3, #2
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f5c:	2178      	movs	r1, #120	; 0x78
 8001f5e:	4873      	ldr	r0, [pc, #460]	; (800212c <FreqMenu_DrawPresetMenu+0xb04>)
 8001f60:	f00d f9bc 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f64:	7afb      	ldrb	r3, [r7, #11]
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f74:	2178      	movs	r1, #120	; 0x78
 8001f76:	486e      	ldr	r0, [pc, #440]	; (8002130 <FreqMenu_DrawPresetMenu+0xb08>)
 8001f78:	f00d f9b0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f7c:	7abb      	ldrb	r3, [r7, #10]
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	2300      	movs	r3, #0
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	2302      	movs	r3, #2
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f8c:	2178      	movs	r1, #120	; 0x78
 8001f8e:	4869      	ldr	r0, [pc, #420]	; (8002134 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001f90:	f00d f9a4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f94:	7a7b      	ldrb	r3, [r7, #9]
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9301      	str	r3, [sp, #4]
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fa4:	2178      	movs	r1, #120	; 0x78
 8001fa6:	4864      	ldr	r0, [pc, #400]	; (8002138 <FreqMenu_DrawPresetMenu+0xb10>)
 8001fa8:	f00d f998 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8001fac:	f000 bdc8 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	9301      	str	r3, [sp, #4]
 8001fb8:	2302      	movs	r3, #2
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fc0:	2105      	movs	r1, #5
 8001fc2:	4850      	ldr	r0, [pc, #320]	; (8002104 <FreqMenu_DrawPresetMenu+0xadc>)
 8001fc4:	f00d f98a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fc8:	7bbb      	ldrb	r3, [r7, #14]
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	2300      	movs	r3, #0
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fd8:	2105      	movs	r1, #5
 8001fda:	484b      	ldr	r0, [pc, #300]	; (8002108 <FreqMenu_DrawPresetMenu+0xae0>)
 8001fdc:	f00d f97e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fe0:	7b7b      	ldrb	r3, [r7, #13]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	2302      	movs	r3, #2
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	4846      	ldr	r0, [pc, #280]	; (800210c <FreqMenu_DrawPresetMenu+0xae4>)
 8001ff4:	f00d f972 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ff8:	7b3b      	ldrb	r3, [r7, #12]
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	2302      	movs	r3, #2
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002008:	2105      	movs	r1, #5
 800200a:	4841      	ldr	r0, [pc, #260]	; (8002110 <FreqMenu_DrawPresetMenu+0xae8>)
 800200c:	f00d f966 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002010:	7afb      	ldrb	r3, [r7, #11]
 8002012:	b29a      	uxth	r2, r3
 8002014:	2300      	movs	r3, #0
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	2302      	movs	r3, #2
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002020:	2105      	movs	r1, #5
 8002022:	483c      	ldr	r0, [pc, #240]	; (8002114 <FreqMenu_DrawPresetMenu+0xaec>)
 8002024:	f00d f95a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002028:	7abb      	ldrb	r3, [r7, #10]
 800202a:	b29a      	uxth	r2, r3
 800202c:	2300      	movs	r3, #0
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2302      	movs	r3, #2
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002038:	2105      	movs	r1, #5
 800203a:	4837      	ldr	r0, [pc, #220]	; (8002118 <FreqMenu_DrawPresetMenu+0xaf0>)
 800203c:	f00d f94e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002040:	7a7b      	ldrb	r3, [r7, #9]
 8002042:	b29a      	uxth	r2, r3
 8002044:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	2302      	movs	r3, #2
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	2300      	movs	r3, #0
 8002050:	2105      	movs	r1, #5
 8002052:	4832      	ldr	r0, [pc, #200]	; (800211c <FreqMenu_DrawPresetMenu+0xaf4>)
 8002054:	f00d f942 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2300      	movs	r3, #0
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	2302      	movs	r3, #2
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002068:	2178      	movs	r1, #120	; 0x78
 800206a:	482d      	ldr	r0, [pc, #180]	; (8002120 <FreqMenu_DrawPresetMenu+0xaf8>)
 800206c:	f00d f936 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002070:	7bbb      	ldrb	r3, [r7, #14]
 8002072:	b29a      	uxth	r2, r3
 8002074:	2300      	movs	r3, #0
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	2302      	movs	r3, #2
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002080:	2178      	movs	r1, #120	; 0x78
 8002082:	4828      	ldr	r0, [pc, #160]	; (8002124 <FreqMenu_DrawPresetMenu+0xafc>)
 8002084:	f00d f92a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002088:	7b7b      	ldrb	r3, [r7, #13]
 800208a:	b29a      	uxth	r2, r3
 800208c:	2300      	movs	r3, #0
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	2302      	movs	r3, #2
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002098:	2178      	movs	r1, #120	; 0x78
 800209a:	4823      	ldr	r0, [pc, #140]	; (8002128 <FreqMenu_DrawPresetMenu+0xb00>)
 800209c:	f00d f91e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020a0:	7b3b      	ldrb	r3, [r7, #12]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	2300      	movs	r3, #0
 80020a6:	9301      	str	r3, [sp, #4]
 80020a8:	2302      	movs	r3, #2
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020b0:	2178      	movs	r1, #120	; 0x78
 80020b2:	481e      	ldr	r0, [pc, #120]	; (800212c <FreqMenu_DrawPresetMenu+0xb04>)
 80020b4:	f00d f912 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020b8:	7afb      	ldrb	r3, [r7, #11]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	2300      	movs	r3, #0
 80020be:	9301      	str	r3, [sp, #4]
 80020c0:	2302      	movs	r3, #2
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020c8:	2178      	movs	r1, #120	; 0x78
 80020ca:	4819      	ldr	r0, [pc, #100]	; (8002130 <FreqMenu_DrawPresetMenu+0xb08>)
 80020cc:	f00d f906 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020d0:	7abb      	ldrb	r3, [r7, #10]
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	2300      	movs	r3, #0
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	2302      	movs	r3, #2
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020e0:	2178      	movs	r1, #120	; 0x78
 80020e2:	4814      	ldr	r0, [pc, #80]	; (8002134 <FreqMenu_DrawPresetMenu+0xb0c>)
 80020e4:	f00d f8fa 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020e8:	7a7b      	ldrb	r3, [r7, #9]
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	2300      	movs	r3, #0
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	2302      	movs	r3, #2
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020f8:	2178      	movs	r1, #120	; 0x78
 80020fa:	480f      	ldr	r0, [pc, #60]	; (8002138 <FreqMenu_DrawPresetMenu+0xb10>)
 80020fc:	f00d f8ee 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8002100:	f000 bd1e 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8002104:	08014370 	.word	0x08014370
 8002108:	08014378 	.word	0x08014378
 800210c:	08014380 	.word	0x08014380
 8002110:	08014388 	.word	0x08014388
 8002114:	08014390 	.word	0x08014390
 8002118:	08014398 	.word	0x08014398
 800211c:	080143a0 	.word	0x080143a0
 8002120:	080143a8 	.word	0x080143a8
 8002124:	080143b0 	.word	0x080143b0
 8002128:	080143b8 	.word	0x080143b8
 800212c:	080143c0 	.word	0x080143c0
 8002130:	080143c8 	.word	0x080143c8
 8002134:	080143d0 	.word	0x080143d0
 8002138:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800213c:	7bfb      	ldrb	r3, [r7, #15]
 800213e:	b29a      	uxth	r2, r3
 8002140:	2300      	movs	r3, #0
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	2302      	movs	r3, #2
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800214c:	2105      	movs	r1, #5
 800214e:	48a5      	ldr	r0, [pc, #660]	; (80023e4 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002150:	f00d f8c4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002154:	7bbb      	ldrb	r3, [r7, #14]
 8002156:	b29a      	uxth	r2, r3
 8002158:	2300      	movs	r3, #0
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	2302      	movs	r3, #2
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002164:	2105      	movs	r1, #5
 8002166:	48a0      	ldr	r0, [pc, #640]	; (80023e8 <FreqMenu_DrawPresetMenu+0xdc0>)
 8002168:	f00d f8b8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800216c:	7b7b      	ldrb	r3, [r7, #13]
 800216e:	b29a      	uxth	r2, r3
 8002170:	2300      	movs	r3, #0
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	2302      	movs	r3, #2
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800217c:	2105      	movs	r1, #5
 800217e:	489b      	ldr	r0, [pc, #620]	; (80023ec <FreqMenu_DrawPresetMenu+0xdc4>)
 8002180:	f00d f8ac 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002184:	7b3b      	ldrb	r3, [r7, #12]
 8002186:	b29a      	uxth	r2, r3
 8002188:	2300      	movs	r3, #0
 800218a:	9301      	str	r3, [sp, #4]
 800218c:	2302      	movs	r3, #2
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002194:	2105      	movs	r1, #5
 8002196:	4896      	ldr	r0, [pc, #600]	; (80023f0 <FreqMenu_DrawPresetMenu+0xdc8>)
 8002198:	f00d f8a0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800219c:	7afb      	ldrb	r3, [r7, #11]
 800219e:	b29a      	uxth	r2, r3
 80021a0:	2300      	movs	r3, #0
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	2302      	movs	r3, #2
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021ac:	2105      	movs	r1, #5
 80021ae:	4891      	ldr	r0, [pc, #580]	; (80023f4 <FreqMenu_DrawPresetMenu+0xdcc>)
 80021b0:	f00d f894 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021b4:	7abb      	ldrb	r3, [r7, #10]
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	2300      	movs	r3, #0
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	2302      	movs	r3, #2
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021c4:	2105      	movs	r1, #5
 80021c6:	488c      	ldr	r0, [pc, #560]	; (80023f8 <FreqMenu_DrawPresetMenu+0xdd0>)
 80021c8:	f00d f888 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021cc:	7a7b      	ldrb	r3, [r7, #9]
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	2300      	movs	r3, #0
 80021d2:	9301      	str	r3, [sp, #4]
 80021d4:	2302      	movs	r3, #2
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021dc:	2105      	movs	r1, #5
 80021de:	4887      	ldr	r0, [pc, #540]	; (80023fc <FreqMenu_DrawPresetMenu+0xdd4>)
 80021e0:	f00d f87c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	2302      	movs	r3, #2
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	2300      	movs	r3, #0
 80021f4:	2178      	movs	r1, #120	; 0x78
 80021f6:	4882      	ldr	r0, [pc, #520]	; (8002400 <FreqMenu_DrawPresetMenu+0xdd8>)
 80021f8:	f00d f870 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021fc:	7bbb      	ldrb	r3, [r7, #14]
 80021fe:	b29a      	uxth	r2, r3
 8002200:	2300      	movs	r3, #0
 8002202:	9301      	str	r3, [sp, #4]
 8002204:	2302      	movs	r3, #2
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800220c:	2178      	movs	r1, #120	; 0x78
 800220e:	487d      	ldr	r0, [pc, #500]	; (8002404 <FreqMenu_DrawPresetMenu+0xddc>)
 8002210:	f00d f864 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002214:	7b7b      	ldrb	r3, [r7, #13]
 8002216:	b29a      	uxth	r2, r3
 8002218:	2300      	movs	r3, #0
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	2302      	movs	r3, #2
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002224:	2178      	movs	r1, #120	; 0x78
 8002226:	4878      	ldr	r0, [pc, #480]	; (8002408 <FreqMenu_DrawPresetMenu+0xde0>)
 8002228:	f00d f858 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800222c:	7b3b      	ldrb	r3, [r7, #12]
 800222e:	b29a      	uxth	r2, r3
 8002230:	2300      	movs	r3, #0
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	2302      	movs	r3, #2
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800223c:	2178      	movs	r1, #120	; 0x78
 800223e:	4873      	ldr	r0, [pc, #460]	; (800240c <FreqMenu_DrawPresetMenu+0xde4>)
 8002240:	f00d f84c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002244:	7afb      	ldrb	r3, [r7, #11]
 8002246:	b29a      	uxth	r2, r3
 8002248:	2300      	movs	r3, #0
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	2302      	movs	r3, #2
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002254:	2178      	movs	r1, #120	; 0x78
 8002256:	486e      	ldr	r0, [pc, #440]	; (8002410 <FreqMenu_DrawPresetMenu+0xde8>)
 8002258:	f00d f840 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800225c:	7abb      	ldrb	r3, [r7, #10]
 800225e:	b29a      	uxth	r2, r3
 8002260:	2300      	movs	r3, #0
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	2302      	movs	r3, #2
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800226c:	2178      	movs	r1, #120	; 0x78
 800226e:	4869      	ldr	r0, [pc, #420]	; (8002414 <FreqMenu_DrawPresetMenu+0xdec>)
 8002270:	f00d f834 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002274:	7a7b      	ldrb	r3, [r7, #9]
 8002276:	b29a      	uxth	r2, r3
 8002278:	2300      	movs	r3, #0
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	2302      	movs	r3, #2
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002284:	2178      	movs	r1, #120	; 0x78
 8002286:	4864      	ldr	r0, [pc, #400]	; (8002418 <FreqMenu_DrawPresetMenu+0xdf0>)
 8002288:	f00d f828 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 800228c:	f000 bc58 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	b29a      	uxth	r2, r3
 8002294:	2300      	movs	r3, #0
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	2302      	movs	r3, #2
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022a0:	2105      	movs	r1, #5
 80022a2:	4850      	ldr	r0, [pc, #320]	; (80023e4 <FreqMenu_DrawPresetMenu+0xdbc>)
 80022a4:	f00d f81a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022a8:	7bbb      	ldrb	r3, [r7, #14]
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	2300      	movs	r3, #0
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	2302      	movs	r3, #2
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022b8:	2105      	movs	r1, #5
 80022ba:	484b      	ldr	r0, [pc, #300]	; (80023e8 <FreqMenu_DrawPresetMenu+0xdc0>)
 80022bc:	f00d f80e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022c0:	7b7b      	ldrb	r3, [r7, #13]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	2300      	movs	r3, #0
 80022c6:	9301      	str	r3, [sp, #4]
 80022c8:	2302      	movs	r3, #2
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022d0:	2105      	movs	r1, #5
 80022d2:	4846      	ldr	r0, [pc, #280]	; (80023ec <FreqMenu_DrawPresetMenu+0xdc4>)
 80022d4:	f00d f802 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022d8:	7b3b      	ldrb	r3, [r7, #12]
 80022da:	b29a      	uxth	r2, r3
 80022dc:	2300      	movs	r3, #0
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	2302      	movs	r3, #2
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022e8:	2105      	movs	r1, #5
 80022ea:	4841      	ldr	r0, [pc, #260]	; (80023f0 <FreqMenu_DrawPresetMenu+0xdc8>)
 80022ec:	f00c fff6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022f0:	7afb      	ldrb	r3, [r7, #11]
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	2300      	movs	r3, #0
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	2302      	movs	r3, #2
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002300:	2105      	movs	r1, #5
 8002302:	483c      	ldr	r0, [pc, #240]	; (80023f4 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002304:	f00c ffea 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002308:	7abb      	ldrb	r3, [r7, #10]
 800230a:	b29a      	uxth	r2, r3
 800230c:	2300      	movs	r3, #0
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	2302      	movs	r3, #2
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002318:	2105      	movs	r1, #5
 800231a:	4837      	ldr	r0, [pc, #220]	; (80023f8 <FreqMenu_DrawPresetMenu+0xdd0>)
 800231c:	f00c ffde 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002320:	7a7b      	ldrb	r3, [r7, #9]
 8002322:	b29a      	uxth	r2, r3
 8002324:	2300      	movs	r3, #0
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	2302      	movs	r3, #2
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002330:	2105      	movs	r1, #5
 8002332:	4832      	ldr	r0, [pc, #200]	; (80023fc <FreqMenu_DrawPresetMenu+0xdd4>)
 8002334:	f00c ffd2 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	b29a      	uxth	r2, r3
 800233c:	2300      	movs	r3, #0
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	2302      	movs	r3, #2
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002348:	2178      	movs	r1, #120	; 0x78
 800234a:	482d      	ldr	r0, [pc, #180]	; (8002400 <FreqMenu_DrawPresetMenu+0xdd8>)
 800234c:	f00c ffc6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002350:	7bbb      	ldrb	r3, [r7, #14]
 8002352:	b29a      	uxth	r2, r3
 8002354:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002358:	9301      	str	r3, [sp, #4]
 800235a:	2302      	movs	r3, #2
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	2300      	movs	r3, #0
 8002360:	2178      	movs	r1, #120	; 0x78
 8002362:	4828      	ldr	r0, [pc, #160]	; (8002404 <FreqMenu_DrawPresetMenu+0xddc>)
 8002364:	f00c ffba 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002368:	7b7b      	ldrb	r3, [r7, #13]
 800236a:	b29a      	uxth	r2, r3
 800236c:	2300      	movs	r3, #0
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	2302      	movs	r3, #2
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002378:	2178      	movs	r1, #120	; 0x78
 800237a:	4823      	ldr	r0, [pc, #140]	; (8002408 <FreqMenu_DrawPresetMenu+0xde0>)
 800237c:	f00c ffae 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002380:	7b3b      	ldrb	r3, [r7, #12]
 8002382:	b29a      	uxth	r2, r3
 8002384:	2300      	movs	r3, #0
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	2302      	movs	r3, #2
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002390:	2178      	movs	r1, #120	; 0x78
 8002392:	481e      	ldr	r0, [pc, #120]	; (800240c <FreqMenu_DrawPresetMenu+0xde4>)
 8002394:	f00c ffa2 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002398:	7afb      	ldrb	r3, [r7, #11]
 800239a:	b29a      	uxth	r2, r3
 800239c:	2300      	movs	r3, #0
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	2302      	movs	r3, #2
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023a8:	2178      	movs	r1, #120	; 0x78
 80023aa:	4819      	ldr	r0, [pc, #100]	; (8002410 <FreqMenu_DrawPresetMenu+0xde8>)
 80023ac:	f00c ff96 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023b0:	7abb      	ldrb	r3, [r7, #10]
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	2300      	movs	r3, #0
 80023b6:	9301      	str	r3, [sp, #4]
 80023b8:	2302      	movs	r3, #2
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023c0:	2178      	movs	r1, #120	; 0x78
 80023c2:	4814      	ldr	r0, [pc, #80]	; (8002414 <FreqMenu_DrawPresetMenu+0xdec>)
 80023c4:	f00c ff8a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023c8:	7a7b      	ldrb	r3, [r7, #9]
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	2300      	movs	r3, #0
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	2302      	movs	r3, #2
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023d8:	2178      	movs	r1, #120	; 0x78
 80023da:	480f      	ldr	r0, [pc, #60]	; (8002418 <FreqMenu_DrawPresetMenu+0xdf0>)
 80023dc:	f00c ff7e 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 80023e0:	e3ae      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 80023e2:	bf00      	nop
 80023e4:	08014370 	.word	0x08014370
 80023e8:	08014378 	.word	0x08014378
 80023ec:	08014380 	.word	0x08014380
 80023f0:	08014388 	.word	0x08014388
 80023f4:	08014390 	.word	0x08014390
 80023f8:	08014398 	.word	0x08014398
 80023fc:	080143a0 	.word	0x080143a0
 8002400:	080143a8 	.word	0x080143a8
 8002404:	080143b0 	.word	0x080143b0
 8002408:	080143b8 	.word	0x080143b8
 800240c:	080143c0 	.word	0x080143c0
 8002410:	080143c8 	.word	0x080143c8
 8002414:	080143d0 	.word	0x080143d0
 8002418:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	b29a      	uxth	r2, r3
 8002420:	2300      	movs	r3, #0
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	2302      	movs	r3, #2
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800242c:	2105      	movs	r1, #5
 800242e:	48a4      	ldr	r0, [pc, #656]	; (80026c0 <FreqMenu_DrawPresetMenu+0x1098>)
 8002430:	f00c ff54 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002434:	7bbb      	ldrb	r3, [r7, #14]
 8002436:	b29a      	uxth	r2, r3
 8002438:	2300      	movs	r3, #0
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	2302      	movs	r3, #2
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002444:	2105      	movs	r1, #5
 8002446:	489f      	ldr	r0, [pc, #636]	; (80026c4 <FreqMenu_DrawPresetMenu+0x109c>)
 8002448:	f00c ff48 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800244c:	7b7b      	ldrb	r3, [r7, #13]
 800244e:	b29a      	uxth	r2, r3
 8002450:	2300      	movs	r3, #0
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	2302      	movs	r3, #2
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800245c:	2105      	movs	r1, #5
 800245e:	489a      	ldr	r0, [pc, #616]	; (80026c8 <FreqMenu_DrawPresetMenu+0x10a0>)
 8002460:	f00c ff3c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002464:	7b3b      	ldrb	r3, [r7, #12]
 8002466:	b29a      	uxth	r2, r3
 8002468:	2300      	movs	r3, #0
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	2302      	movs	r3, #2
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002474:	2105      	movs	r1, #5
 8002476:	4895      	ldr	r0, [pc, #596]	; (80026cc <FreqMenu_DrawPresetMenu+0x10a4>)
 8002478:	f00c ff30 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800247c:	7afb      	ldrb	r3, [r7, #11]
 800247e:	b29a      	uxth	r2, r3
 8002480:	2300      	movs	r3, #0
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	2302      	movs	r3, #2
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800248c:	2105      	movs	r1, #5
 800248e:	4890      	ldr	r0, [pc, #576]	; (80026d0 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002490:	f00c ff24 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002494:	7abb      	ldrb	r3, [r7, #10]
 8002496:	b29a      	uxth	r2, r3
 8002498:	2300      	movs	r3, #0
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	2302      	movs	r3, #2
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024a4:	2105      	movs	r1, #5
 80024a6:	488b      	ldr	r0, [pc, #556]	; (80026d4 <FreqMenu_DrawPresetMenu+0x10ac>)
 80024a8:	f00c ff18 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024ac:	7a7b      	ldrb	r3, [r7, #9]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	2300      	movs	r3, #0
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	2302      	movs	r3, #2
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024bc:	2105      	movs	r1, #5
 80024be:	4886      	ldr	r0, [pc, #536]	; (80026d8 <FreqMenu_DrawPresetMenu+0x10b0>)
 80024c0:	f00c ff0c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	2300      	movs	r3, #0
 80024ca:	9301      	str	r3, [sp, #4]
 80024cc:	2302      	movs	r3, #2
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024d4:	2178      	movs	r1, #120	; 0x78
 80024d6:	4881      	ldr	r0, [pc, #516]	; (80026dc <FreqMenu_DrawPresetMenu+0x10b4>)
 80024d8:	f00c ff00 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024dc:	7bbb      	ldrb	r3, [r7, #14]
 80024de:	b29a      	uxth	r2, r3
 80024e0:	2300      	movs	r3, #0
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	2302      	movs	r3, #2
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024ec:	2178      	movs	r1, #120	; 0x78
 80024ee:	487c      	ldr	r0, [pc, #496]	; (80026e0 <FreqMenu_DrawPresetMenu+0x10b8>)
 80024f0:	f00c fef4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80024f4:	7b7b      	ldrb	r3, [r7, #13]
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80024fc:	9301      	str	r3, [sp, #4]
 80024fe:	2302      	movs	r3, #2
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	2300      	movs	r3, #0
 8002504:	2178      	movs	r1, #120	; 0x78
 8002506:	4877      	ldr	r0, [pc, #476]	; (80026e4 <FreqMenu_DrawPresetMenu+0x10bc>)
 8002508:	f00c fee8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800250c:	7b3b      	ldrb	r3, [r7, #12]
 800250e:	b29a      	uxth	r2, r3
 8002510:	2300      	movs	r3, #0
 8002512:	9301      	str	r3, [sp, #4]
 8002514:	2302      	movs	r3, #2
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800251c:	2178      	movs	r1, #120	; 0x78
 800251e:	4872      	ldr	r0, [pc, #456]	; (80026e8 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002520:	f00c fedc 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002524:	7afb      	ldrb	r3, [r7, #11]
 8002526:	b29a      	uxth	r2, r3
 8002528:	2300      	movs	r3, #0
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	2302      	movs	r3, #2
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002534:	2178      	movs	r1, #120	; 0x78
 8002536:	486d      	ldr	r0, [pc, #436]	; (80026ec <FreqMenu_DrawPresetMenu+0x10c4>)
 8002538:	f00c fed0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800253c:	7abb      	ldrb	r3, [r7, #10]
 800253e:	b29a      	uxth	r2, r3
 8002540:	2300      	movs	r3, #0
 8002542:	9301      	str	r3, [sp, #4]
 8002544:	2302      	movs	r3, #2
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800254c:	2178      	movs	r1, #120	; 0x78
 800254e:	4868      	ldr	r0, [pc, #416]	; (80026f0 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002550:	f00c fec4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002554:	7a7b      	ldrb	r3, [r7, #9]
 8002556:	b29a      	uxth	r2, r3
 8002558:	2300      	movs	r3, #0
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	2302      	movs	r3, #2
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002564:	2178      	movs	r1, #120	; 0x78
 8002566:	4863      	ldr	r0, [pc, #396]	; (80026f4 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002568:	f00c feb8 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 800256c:	e2e8      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	b29a      	uxth	r2, r3
 8002572:	2300      	movs	r3, #0
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	2302      	movs	r3, #2
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800257e:	2105      	movs	r1, #5
 8002580:	484f      	ldr	r0, [pc, #316]	; (80026c0 <FreqMenu_DrawPresetMenu+0x1098>)
 8002582:	f00c feab 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002586:	7bbb      	ldrb	r3, [r7, #14]
 8002588:	b29a      	uxth	r2, r3
 800258a:	2300      	movs	r3, #0
 800258c:	9301      	str	r3, [sp, #4]
 800258e:	2302      	movs	r3, #2
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002596:	2105      	movs	r1, #5
 8002598:	484a      	ldr	r0, [pc, #296]	; (80026c4 <FreqMenu_DrawPresetMenu+0x109c>)
 800259a:	f00c fe9f 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800259e:	7b7b      	ldrb	r3, [r7, #13]
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	2300      	movs	r3, #0
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	2302      	movs	r3, #2
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ae:	2105      	movs	r1, #5
 80025b0:	4845      	ldr	r0, [pc, #276]	; (80026c8 <FreqMenu_DrawPresetMenu+0x10a0>)
 80025b2:	f00c fe93 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025b6:	7b3b      	ldrb	r3, [r7, #12]
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	2300      	movs	r3, #0
 80025bc:	9301      	str	r3, [sp, #4]
 80025be:	2302      	movs	r3, #2
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025c6:	2105      	movs	r1, #5
 80025c8:	4840      	ldr	r0, [pc, #256]	; (80026cc <FreqMenu_DrawPresetMenu+0x10a4>)
 80025ca:	f00c fe87 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025ce:	7afb      	ldrb	r3, [r7, #11]
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	2300      	movs	r3, #0
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	2302      	movs	r3, #2
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025de:	2105      	movs	r1, #5
 80025e0:	483b      	ldr	r0, [pc, #236]	; (80026d0 <FreqMenu_DrawPresetMenu+0x10a8>)
 80025e2:	f00c fe7b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025e6:	7abb      	ldrb	r3, [r7, #10]
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	2300      	movs	r3, #0
 80025ec:	9301      	str	r3, [sp, #4]
 80025ee:	2302      	movs	r3, #2
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025f6:	2105      	movs	r1, #5
 80025f8:	4836      	ldr	r0, [pc, #216]	; (80026d4 <FreqMenu_DrawPresetMenu+0x10ac>)
 80025fa:	f00c fe6f 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025fe:	7a7b      	ldrb	r3, [r7, #9]
 8002600:	b29a      	uxth	r2, r3
 8002602:	2300      	movs	r3, #0
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	2302      	movs	r3, #2
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800260e:	2105      	movs	r1, #5
 8002610:	4831      	ldr	r0, [pc, #196]	; (80026d8 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002612:	f00c fe63 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002616:	7bfb      	ldrb	r3, [r7, #15]
 8002618:	b29a      	uxth	r2, r3
 800261a:	2300      	movs	r3, #0
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	2302      	movs	r3, #2
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002626:	2178      	movs	r1, #120	; 0x78
 8002628:	482c      	ldr	r0, [pc, #176]	; (80026dc <FreqMenu_DrawPresetMenu+0x10b4>)
 800262a:	f00c fe57 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800262e:	7bbb      	ldrb	r3, [r7, #14]
 8002630:	b29a      	uxth	r2, r3
 8002632:	2300      	movs	r3, #0
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	2302      	movs	r3, #2
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800263e:	2178      	movs	r1, #120	; 0x78
 8002640:	4827      	ldr	r0, [pc, #156]	; (80026e0 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002642:	f00c fe4b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002646:	7b7b      	ldrb	r3, [r7, #13]
 8002648:	b29a      	uxth	r2, r3
 800264a:	2300      	movs	r3, #0
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	2302      	movs	r3, #2
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002656:	2178      	movs	r1, #120	; 0x78
 8002658:	4822      	ldr	r0, [pc, #136]	; (80026e4 <FreqMenu_DrawPresetMenu+0x10bc>)
 800265a:	f00c fe3f 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800265e:	7b3b      	ldrb	r3, [r7, #12]
 8002660:	b29a      	uxth	r2, r3
 8002662:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002666:	9301      	str	r3, [sp, #4]
 8002668:	2302      	movs	r3, #2
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	2300      	movs	r3, #0
 800266e:	2178      	movs	r1, #120	; 0x78
 8002670:	481d      	ldr	r0, [pc, #116]	; (80026e8 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002672:	f00c fe33 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002676:	7afb      	ldrb	r3, [r7, #11]
 8002678:	b29a      	uxth	r2, r3
 800267a:	2300      	movs	r3, #0
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	2302      	movs	r3, #2
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002686:	2178      	movs	r1, #120	; 0x78
 8002688:	4818      	ldr	r0, [pc, #96]	; (80026ec <FreqMenu_DrawPresetMenu+0x10c4>)
 800268a:	f00c fe27 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800268e:	7abb      	ldrb	r3, [r7, #10]
 8002690:	b29a      	uxth	r2, r3
 8002692:	2300      	movs	r3, #0
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	2302      	movs	r3, #2
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800269e:	2178      	movs	r1, #120	; 0x78
 80026a0:	4813      	ldr	r0, [pc, #76]	; (80026f0 <FreqMenu_DrawPresetMenu+0x10c8>)
 80026a2:	f00c fe1b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026a6:	7a7b      	ldrb	r3, [r7, #9]
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	2300      	movs	r3, #0
 80026ac:	9301      	str	r3, [sp, #4]
 80026ae:	2302      	movs	r3, #2
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026b6:	2178      	movs	r1, #120	; 0x78
 80026b8:	480e      	ldr	r0, [pc, #56]	; (80026f4 <FreqMenu_DrawPresetMenu+0x10cc>)
 80026ba:	f00c fe0f 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 80026be:	e23f      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 80026c0:	08014370 	.word	0x08014370
 80026c4:	08014378 	.word	0x08014378
 80026c8:	08014380 	.word	0x08014380
 80026cc:	08014388 	.word	0x08014388
 80026d0:	08014390 	.word	0x08014390
 80026d4:	08014398 	.word	0x08014398
 80026d8:	080143a0 	.word	0x080143a0
 80026dc:	080143a8 	.word	0x080143a8
 80026e0:	080143b0 	.word	0x080143b0
 80026e4:	080143b8 	.word	0x080143b8
 80026e8:	080143c0 	.word	0x080143c0
 80026ec:	080143c8 	.word	0x080143c8
 80026f0:	080143d0 	.word	0x080143d0
 80026f4:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	2300      	movs	r3, #0
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	2302      	movs	r3, #2
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002708:	2105      	movs	r1, #5
 800270a:	48a4      	ldr	r0, [pc, #656]	; (800299c <FreqMenu_DrawPresetMenu+0x1374>)
 800270c:	f00c fde6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002710:	7bbb      	ldrb	r3, [r7, #14]
 8002712:	b29a      	uxth	r2, r3
 8002714:	2300      	movs	r3, #0
 8002716:	9301      	str	r3, [sp, #4]
 8002718:	2302      	movs	r3, #2
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002720:	2105      	movs	r1, #5
 8002722:	489f      	ldr	r0, [pc, #636]	; (80029a0 <FreqMenu_DrawPresetMenu+0x1378>)
 8002724:	f00c fdda 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002728:	7b7b      	ldrb	r3, [r7, #13]
 800272a:	b29a      	uxth	r2, r3
 800272c:	2300      	movs	r3, #0
 800272e:	9301      	str	r3, [sp, #4]
 8002730:	2302      	movs	r3, #2
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002738:	2105      	movs	r1, #5
 800273a:	489a      	ldr	r0, [pc, #616]	; (80029a4 <FreqMenu_DrawPresetMenu+0x137c>)
 800273c:	f00c fdce 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002740:	7b3b      	ldrb	r3, [r7, #12]
 8002742:	b29a      	uxth	r2, r3
 8002744:	2300      	movs	r3, #0
 8002746:	9301      	str	r3, [sp, #4]
 8002748:	2302      	movs	r3, #2
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002750:	2105      	movs	r1, #5
 8002752:	4895      	ldr	r0, [pc, #596]	; (80029a8 <FreqMenu_DrawPresetMenu+0x1380>)
 8002754:	f00c fdc2 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002758:	7afb      	ldrb	r3, [r7, #11]
 800275a:	b29a      	uxth	r2, r3
 800275c:	2300      	movs	r3, #0
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	2302      	movs	r3, #2
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002768:	2105      	movs	r1, #5
 800276a:	4890      	ldr	r0, [pc, #576]	; (80029ac <FreqMenu_DrawPresetMenu+0x1384>)
 800276c:	f00c fdb6 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002770:	7abb      	ldrb	r3, [r7, #10]
 8002772:	b29a      	uxth	r2, r3
 8002774:	2300      	movs	r3, #0
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	2302      	movs	r3, #2
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002780:	2105      	movs	r1, #5
 8002782:	488b      	ldr	r0, [pc, #556]	; (80029b0 <FreqMenu_DrawPresetMenu+0x1388>)
 8002784:	f00c fdaa 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002788:	7a7b      	ldrb	r3, [r7, #9]
 800278a:	b29a      	uxth	r2, r3
 800278c:	2300      	movs	r3, #0
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	2302      	movs	r3, #2
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002798:	2105      	movs	r1, #5
 800279a:	4886      	ldr	r0, [pc, #536]	; (80029b4 <FreqMenu_DrawPresetMenu+0x138c>)
 800279c:	f00c fd9e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	2300      	movs	r3, #0
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	2302      	movs	r3, #2
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027b0:	2178      	movs	r1, #120	; 0x78
 80027b2:	4881      	ldr	r0, [pc, #516]	; (80029b8 <FreqMenu_DrawPresetMenu+0x1390>)
 80027b4:	f00c fd92 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	2300      	movs	r3, #0
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	2302      	movs	r3, #2
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027c8:	2178      	movs	r1, #120	; 0x78
 80027ca:	487c      	ldr	r0, [pc, #496]	; (80029bc <FreqMenu_DrawPresetMenu+0x1394>)
 80027cc:	f00c fd86 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027d0:	7b7b      	ldrb	r3, [r7, #13]
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	2300      	movs	r3, #0
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	2302      	movs	r3, #2
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027e0:	2178      	movs	r1, #120	; 0x78
 80027e2:	4877      	ldr	r0, [pc, #476]	; (80029c0 <FreqMenu_DrawPresetMenu+0x1398>)
 80027e4:	f00c fd7a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027e8:	7b3b      	ldrb	r3, [r7, #12]
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	2300      	movs	r3, #0
 80027ee:	9301      	str	r3, [sp, #4]
 80027f0:	2302      	movs	r3, #2
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027f8:	2178      	movs	r1, #120	; 0x78
 80027fa:	4872      	ldr	r0, [pc, #456]	; (80029c4 <FreqMenu_DrawPresetMenu+0x139c>)
 80027fc:	f00c fd6e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002800:	7afb      	ldrb	r3, [r7, #11]
 8002802:	b29a      	uxth	r2, r3
 8002804:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	2302      	movs	r3, #2
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	2300      	movs	r3, #0
 8002810:	2178      	movs	r1, #120	; 0x78
 8002812:	486d      	ldr	r0, [pc, #436]	; (80029c8 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002814:	f00c fd62 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002818:	7abb      	ldrb	r3, [r7, #10]
 800281a:	b29a      	uxth	r2, r3
 800281c:	2300      	movs	r3, #0
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	2302      	movs	r3, #2
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002828:	2178      	movs	r1, #120	; 0x78
 800282a:	4868      	ldr	r0, [pc, #416]	; (80029cc <FreqMenu_DrawPresetMenu+0x13a4>)
 800282c:	f00c fd56 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002830:	7a7b      	ldrb	r3, [r7, #9]
 8002832:	b29a      	uxth	r2, r3
 8002834:	2300      	movs	r3, #0
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	2302      	movs	r3, #2
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002840:	2178      	movs	r1, #120	; 0x78
 8002842:	4863      	ldr	r0, [pc, #396]	; (80029d0 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002844:	f00c fd4a 	bl	800f2dc <ILI9341_Draw_Text>
			break;
 8002848:	e17a      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	b29a      	uxth	r2, r3
 800284e:	2300      	movs	r3, #0
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	2302      	movs	r3, #2
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800285a:	2105      	movs	r1, #5
 800285c:	484f      	ldr	r0, [pc, #316]	; (800299c <FreqMenu_DrawPresetMenu+0x1374>)
 800285e:	f00c fd3d 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002862:	7bbb      	ldrb	r3, [r7, #14]
 8002864:	b29a      	uxth	r2, r3
 8002866:	2300      	movs	r3, #0
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	2302      	movs	r3, #2
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002872:	2105      	movs	r1, #5
 8002874:	484a      	ldr	r0, [pc, #296]	; (80029a0 <FreqMenu_DrawPresetMenu+0x1378>)
 8002876:	f00c fd31 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800287a:	7b7b      	ldrb	r3, [r7, #13]
 800287c:	b29a      	uxth	r2, r3
 800287e:	2300      	movs	r3, #0
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	2302      	movs	r3, #2
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800288a:	2105      	movs	r1, #5
 800288c:	4845      	ldr	r0, [pc, #276]	; (80029a4 <FreqMenu_DrawPresetMenu+0x137c>)
 800288e:	f00c fd25 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002892:	7b3b      	ldrb	r3, [r7, #12]
 8002894:	b29a      	uxth	r2, r3
 8002896:	2300      	movs	r3, #0
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	2302      	movs	r3, #2
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028a2:	2105      	movs	r1, #5
 80028a4:	4840      	ldr	r0, [pc, #256]	; (80029a8 <FreqMenu_DrawPresetMenu+0x1380>)
 80028a6:	f00c fd19 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028aa:	7afb      	ldrb	r3, [r7, #11]
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	2300      	movs	r3, #0
 80028b0:	9301      	str	r3, [sp, #4]
 80028b2:	2302      	movs	r3, #2
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ba:	2105      	movs	r1, #5
 80028bc:	483b      	ldr	r0, [pc, #236]	; (80029ac <FreqMenu_DrawPresetMenu+0x1384>)
 80028be:	f00c fd0d 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028c2:	7abb      	ldrb	r3, [r7, #10]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	2300      	movs	r3, #0
 80028c8:	9301      	str	r3, [sp, #4]
 80028ca:	2302      	movs	r3, #2
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028d2:	2105      	movs	r1, #5
 80028d4:	4836      	ldr	r0, [pc, #216]	; (80029b0 <FreqMenu_DrawPresetMenu+0x1388>)
 80028d6:	f00c fd01 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028da:	7a7b      	ldrb	r3, [r7, #9]
 80028dc:	b29a      	uxth	r2, r3
 80028de:	2300      	movs	r3, #0
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	2302      	movs	r3, #2
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ea:	2105      	movs	r1, #5
 80028ec:	4831      	ldr	r0, [pc, #196]	; (80029b4 <FreqMenu_DrawPresetMenu+0x138c>)
 80028ee:	f00c fcf5 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	2300      	movs	r3, #0
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	2302      	movs	r3, #2
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002902:	2178      	movs	r1, #120	; 0x78
 8002904:	482c      	ldr	r0, [pc, #176]	; (80029b8 <FreqMenu_DrawPresetMenu+0x1390>)
 8002906:	f00c fce9 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800290a:	7bbb      	ldrb	r3, [r7, #14]
 800290c:	b29a      	uxth	r2, r3
 800290e:	2300      	movs	r3, #0
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	2302      	movs	r3, #2
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800291a:	2178      	movs	r1, #120	; 0x78
 800291c:	4827      	ldr	r0, [pc, #156]	; (80029bc <FreqMenu_DrawPresetMenu+0x1394>)
 800291e:	f00c fcdd 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002922:	7b7b      	ldrb	r3, [r7, #13]
 8002924:	b29a      	uxth	r2, r3
 8002926:	2300      	movs	r3, #0
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	2302      	movs	r3, #2
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002932:	2178      	movs	r1, #120	; 0x78
 8002934:	4822      	ldr	r0, [pc, #136]	; (80029c0 <FreqMenu_DrawPresetMenu+0x1398>)
 8002936:	f00c fcd1 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800293a:	7b3b      	ldrb	r3, [r7, #12]
 800293c:	b29a      	uxth	r2, r3
 800293e:	2300      	movs	r3, #0
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	2302      	movs	r3, #2
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800294a:	2178      	movs	r1, #120	; 0x78
 800294c:	481d      	ldr	r0, [pc, #116]	; (80029c4 <FreqMenu_DrawPresetMenu+0x139c>)
 800294e:	f00c fcc5 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002952:	7afb      	ldrb	r3, [r7, #11]
 8002954:	b29a      	uxth	r2, r3
 8002956:	2300      	movs	r3, #0
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2302      	movs	r3, #2
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002962:	2178      	movs	r1, #120	; 0x78
 8002964:	4818      	ldr	r0, [pc, #96]	; (80029c8 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002966:	f00c fcb9 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800296a:	7abb      	ldrb	r3, [r7, #10]
 800296c:	b29a      	uxth	r2, r3
 800296e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002972:	9301      	str	r3, [sp, #4]
 8002974:	2302      	movs	r3, #2
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	2300      	movs	r3, #0
 800297a:	2178      	movs	r1, #120	; 0x78
 800297c:	4813      	ldr	r0, [pc, #76]	; (80029cc <FreqMenu_DrawPresetMenu+0x13a4>)
 800297e:	f00c fcad 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002982:	7a7b      	ldrb	r3, [r7, #9]
 8002984:	b29a      	uxth	r2, r3
 8002986:	2300      	movs	r3, #0
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2302      	movs	r3, #2
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002992:	2178      	movs	r1, #120	; 0x78
 8002994:	480e      	ldr	r0, [pc, #56]	; (80029d0 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002996:	f00c fca1 	bl	800f2dc <ILI9341_Draw_Text>
			break;
 800299a:	e0d1      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 800299c:	08014370 	.word	0x08014370
 80029a0:	08014378 	.word	0x08014378
 80029a4:	08014380 	.word	0x08014380
 80029a8:	08014388 	.word	0x08014388
 80029ac:	08014390 	.word	0x08014390
 80029b0:	08014398 	.word	0x08014398
 80029b4:	080143a0 	.word	0x080143a0
 80029b8:	080143a8 	.word	0x080143a8
 80029bc:	080143b0 	.word	0x080143b0
 80029c0:	080143b8 	.word	0x080143b8
 80029c4:	080143c0 	.word	0x080143c0
 80029c8:	080143c8 	.word	0x080143c8
 80029cc:	080143d0 	.word	0x080143d0
 80029d0:	080143d8 	.word	0x080143d8
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	2300      	movs	r3, #0
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	2302      	movs	r3, #2
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029e4:	2105      	movs	r1, #5
 80029e6:	4858      	ldr	r0, [pc, #352]	; (8002b48 <FreqMenu_DrawPresetMenu+0x1520>)
 80029e8:	f00c fc78 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ec:	7bbb      	ldrb	r3, [r7, #14]
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	2300      	movs	r3, #0
 80029f2:	9301      	str	r3, [sp, #4]
 80029f4:	2302      	movs	r3, #2
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029fc:	2105      	movs	r1, #5
 80029fe:	4853      	ldr	r0, [pc, #332]	; (8002b4c <FreqMenu_DrawPresetMenu+0x1524>)
 8002a00:	f00c fc6c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a04:	7b7b      	ldrb	r3, [r7, #13]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	2300      	movs	r3, #0
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a14:	2105      	movs	r1, #5
 8002a16:	484e      	ldr	r0, [pc, #312]	; (8002b50 <FreqMenu_DrawPresetMenu+0x1528>)
 8002a18:	f00c fc60 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a1c:	7b3b      	ldrb	r3, [r7, #12]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	2300      	movs	r3, #0
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	2302      	movs	r3, #2
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a2c:	2105      	movs	r1, #5
 8002a2e:	4849      	ldr	r0, [pc, #292]	; (8002b54 <FreqMenu_DrawPresetMenu+0x152c>)
 8002a30:	f00c fc54 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a34:	7afb      	ldrb	r3, [r7, #11]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a44:	2105      	movs	r1, #5
 8002a46:	4844      	ldr	r0, [pc, #272]	; (8002b58 <FreqMenu_DrawPresetMenu+0x1530>)
 8002a48:	f00c fc48 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a4c:	7abb      	ldrb	r3, [r7, #10]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	2300      	movs	r3, #0
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	2302      	movs	r3, #2
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a5c:	2105      	movs	r1, #5
 8002a5e:	483f      	ldr	r0, [pc, #252]	; (8002b5c <FreqMenu_DrawPresetMenu+0x1534>)
 8002a60:	f00c fc3c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a64:	7a7b      	ldrb	r3, [r7, #9]
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a74:	2105      	movs	r1, #5
 8002a76:	483a      	ldr	r0, [pc, #232]	; (8002b60 <FreqMenu_DrawPresetMenu+0x1538>)
 8002a78:	f00c fc30 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	2300      	movs	r3, #0
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	2302      	movs	r3, #2
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a8c:	2178      	movs	r1, #120	; 0x78
 8002a8e:	4835      	ldr	r0, [pc, #212]	; (8002b64 <FreqMenu_DrawPresetMenu+0x153c>)
 8002a90:	f00c fc24 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a94:	7bbb      	ldrb	r3, [r7, #14]
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	2300      	movs	r3, #0
 8002a9a:	9301      	str	r3, [sp, #4]
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aa4:	2178      	movs	r1, #120	; 0x78
 8002aa6:	4830      	ldr	r0, [pc, #192]	; (8002b68 <FreqMenu_DrawPresetMenu+0x1540>)
 8002aa8:	f00c fc18 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aac:	7b7b      	ldrb	r3, [r7, #13]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9301      	str	r3, [sp, #4]
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002abc:	2178      	movs	r1, #120	; 0x78
 8002abe:	482b      	ldr	r0, [pc, #172]	; (8002b6c <FreqMenu_DrawPresetMenu+0x1544>)
 8002ac0:	f00c fc0c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ac4:	7b3b      	ldrb	r3, [r7, #12]
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	2300      	movs	r3, #0
 8002aca:	9301      	str	r3, [sp, #4]
 8002acc:	2302      	movs	r3, #2
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ad4:	2178      	movs	r1, #120	; 0x78
 8002ad6:	4826      	ldr	r0, [pc, #152]	; (8002b70 <FreqMenu_DrawPresetMenu+0x1548>)
 8002ad8:	f00c fc00 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002adc:	7afb      	ldrb	r3, [r7, #11]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aec:	2178      	movs	r1, #120	; 0x78
 8002aee:	4821      	ldr	r0, [pc, #132]	; (8002b74 <FreqMenu_DrawPresetMenu+0x154c>)
 8002af0:	f00c fbf4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002af4:	7abb      	ldrb	r3, [r7, #10]
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	2300      	movs	r3, #0
 8002afa:	9301      	str	r3, [sp, #4]
 8002afc:	2302      	movs	r3, #2
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b04:	2178      	movs	r1, #120	; 0x78
 8002b06:	481c      	ldr	r0, [pc, #112]	; (8002b78 <FreqMenu_DrawPresetMenu+0x1550>)
 8002b08:	f00c fbe8 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002b0c:	7a7b      	ldrb	r3, [r7, #9]
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	2302      	movs	r3, #2
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	2178      	movs	r1, #120	; 0x78
 8002b1e:	4817      	ldr	r0, [pc, #92]	; (8002b7c <FreqMenu_DrawPresetMenu+0x1554>)
 8002b20:	f00c fbdc 	bl	800f2dc <ILI9341_Draw_Text>
			break;
 8002b24:	bf00      	nop
 8002b26:	e00b      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002b28:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	2301      	movs	r3, #1
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2300      	movs	r3, #0
 8002b34:	22b4      	movs	r2, #180	; 0xb4
 8002b36:	2105      	movs	r1, #5
 8002b38:	4811      	ldr	r0, [pc, #68]	; (8002b80 <FreqMenu_DrawPresetMenu+0x1558>)
 8002b3a:	f00c fbcf 	bl	800f2dc <ILI9341_Draw_Text>
}
 8002b3e:	e7ff      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8002b40:	bf00      	nop
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	08014370 	.word	0x08014370
 8002b4c:	08014378 	.word	0x08014378
 8002b50:	08014380 	.word	0x08014380
 8002b54:	08014388 	.word	0x08014388
 8002b58:	08014390 	.word	0x08014390
 8002b5c:	08014398 	.word	0x08014398
 8002b60:	080143a0 	.word	0x080143a0
 8002b64:	080143a8 	.word	0x080143a8
 8002b68:	080143b0 	.word	0x080143b0
 8002b6c:	080143b8 	.word	0x080143b8
 8002b70:	080143c0 	.word	0x080143c0
 8002b74:	080143c8 	.word	0x080143c8
 8002b78:	080143d0 	.word	0x080143d0
 8002b7c:	080143d8 	.word	0x080143d8
 8002b80:	080143e4 	.word	0x080143e4

08002b84 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002b8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b8e:	9301      	str	r3, [sp, #4]
 8002b90:	2302      	movs	r3, #2
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	220a      	movs	r2, #10
 8002b98:	2105      	movs	r1, #5
 8002b9a:	4804      	ldr	r0, [pc, #16]	; (8002bac <FreqMenu_DrawAdjustMenu+0x28>)
 8002b9c:	f00c fb9e 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002ba0:	f7fe f9bc 	bl	8000f1c <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	08014414 	.word	0x08014414

08002bb0 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002bb0:	b5b0      	push	{r4, r5, r7, lr}
 8002bb2:	b0a0      	sub	sp, #128	; 0x80
 8002bb4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002bb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bba:	9301      	str	r3, [sp, #4]
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	220a      	movs	r2, #10
 8002bc4:	2105      	movs	r1, #5
 8002bc6:	48a2      	ldr	r0, [pc, #648]	; (8002e50 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002bc8:	f00c fb88 	bl	800f2dc <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 8002bcc:	2300      	movs	r3, #0
 8002bce:	667b      	str	r3, [r7, #100]	; 0x64
 8002bd0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002bde:	4b9d      	ldr	r3, [pc, #628]	; (8002e54 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d109      	bne.n	8002bfe <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002bea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bee:	4a9a      	ldr	r2, [pc, #616]	; (8002e58 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002bf0:	461c      	mov	r4, r3
 8002bf2:	4615      	mov	r5, r2
 8002bf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bf8:	682b      	ldr	r3, [r5, #0]
 8002bfa:	7023      	strb	r3, [r4, #0]
 8002bfc:	e008      	b.n	8002c10 <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002bfe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c02:	4a96      	ldr	r2, [pc, #600]	; (8002e5c <FreqMenu_DrawSweepMenu+0x2ac>)
 8002c04:	461c      	mov	r4, r3
 8002c06:	4615      	mov	r5, r2
 8002c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c0c:	682b      	ldr	r3, [r5, #0]
 8002c0e:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c10:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002c14:	2300      	movs	r3, #0
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	2302      	movs	r3, #2
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c20:	2228      	movs	r2, #40	; 0x28
 8002c22:	2105      	movs	r1, #5
 8002c24:	f00c fb5a 	bl	800f2dc <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002c28:	2300      	movs	r3, #0
 8002c2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c2c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
 8002c3c:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002c3e:	f003 fd47 	bl	80066d0 <SM_GetOutputInHertz>
 8002c42:	ee10 3a10 	vmov	r3, s0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd fca6 	bl	8000598 <__aeabi_f2d>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	460c      	mov	r4, r1
 8002c50:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c54:	e9cd 3400 	strd	r3, r4, [sp]
 8002c58:	4a81      	ldr	r2, [pc, #516]	; (8002e60 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002c5a:	2119      	movs	r1, #25
 8002c5c:	f00d fefa 	bl	8010a54 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c60:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c64:	2300      	movs	r3, #0
 8002c66:	9301      	str	r3, [sp, #4]
 8002c68:	2302      	movs	r3, #2
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c70:	223c      	movs	r2, #60	; 0x3c
 8002c72:	2105      	movs	r1, #5
 8002c74:	f00c fb32 	bl	800f2dc <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c78:	2300      	movs	r3, #0
 8002c7a:	9301      	str	r3, [sp, #4]
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c84:	2264      	movs	r2, #100	; 0x64
 8002c86:	2105      	movs	r1, #5
 8002c88:	4876      	ldr	r0, [pc, #472]	; (8002e64 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002c8a:	f00c fb27 	bl	800f2dc <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002c8e:	4b71      	ldr	r3, [pc, #452]	; (8002e54 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	d117      	bne.n	8002cca <FreqMenu_DrawSweepMenu+0x11a>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	9301      	str	r3, [sp, #4]
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ca6:	2264      	movs	r2, #100	; 0x64
 8002ca8:	21eb      	movs	r1, #235	; 0xeb
 8002caa:	486f      	ldr	r0, [pc, #444]	; (8002e68 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002cac:	f00c fb16 	bl	800f2dc <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002cb0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002cb4:	9301      	str	r3, [sp, #4]
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2264      	movs	r2, #100	; 0x64
 8002cbe:	f240 1109 	movw	r1, #265	; 0x109
 8002cc2:	486a      	ldr	r0, [pc, #424]	; (8002e6c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002cc4:	f00c fb0a 	bl	800f2dc <ILI9341_Draw_Text>
 8002cc8:	e016      	b.n	8002cf8 <FreqMenu_DrawSweepMenu+0x148>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cca:	2300      	movs	r3, #0
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2302      	movs	r3, #2
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cd6:	2264      	movs	r2, #100	; 0x64
 8002cd8:	f240 1109 	movw	r1, #265	; 0x109
 8002cdc:	4863      	ldr	r0, [pc, #396]	; (8002e6c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002cde:	f00c fafd 	bl	800f2dc <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ce2:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002ce6:	9301      	str	r3, [sp, #4]
 8002ce8:	2302      	movs	r3, #2
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	2300      	movs	r3, #0
 8002cee:	2264      	movs	r2, #100	; 0x64
 8002cf0:	21eb      	movs	r1, #235	; 0xeb
 8002cf2:	485d      	ldr	r0, [pc, #372]	; (8002e68 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002cf4:	f00c faf2 	bl	800f2dc <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002cf8:	4b5d      	ldr	r3, [pc, #372]	; (8002e70 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10b      	bne.n	8002d18 <FreqMenu_DrawSweepMenu+0x168>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d00:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d04:	9301      	str	r3, [sp, #4]
 8002d06:	2302      	movs	r3, #2
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2278      	movs	r2, #120	; 0x78
 8002d0e:	2105      	movs	r1, #5
 8002d10:	4858      	ldr	r0, [pc, #352]	; (8002e74 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d12:	f00c fae3 	bl	800f2dc <ILI9341_Draw_Text>
 8002d16:	e00a      	b.n	8002d2e <FreqMenu_DrawSweepMenu+0x17e>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d18:	2300      	movs	r3, #0
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d24:	2278      	movs	r2, #120	; 0x78
 8002d26:	2105      	movs	r1, #5
 8002d28:	4852      	ldr	r0, [pc, #328]	; (8002e74 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d2a:	f00c fad7 	bl	800f2dc <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002d2e:	2300      	movs	r3, #0
 8002d30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	611a      	str	r2, [r3, #16]
 8002d42:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002d44:	4b4c      	ldr	r3, [pc, #304]	; (8002e78 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fd fc25 	bl	8000598 <__aeabi_f2d>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460c      	mov	r4, r1
 8002d52:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d56:	e9cd 3400 	strd	r3, r4, [sp]
 8002d5a:	4a48      	ldr	r2, [pc, #288]	; (8002e7c <FreqMenu_DrawSweepMenu+0x2cc>)
 8002d5c:	2119      	movs	r1, #25
 8002d5e:	f00d fe79 	bl	8010a54 <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d62:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d66:	2300      	movs	r3, #0
 8002d68:	9301      	str	r3, [sp, #4]
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d72:	2278      	movs	r2, #120	; 0x78
 8002d74:	21b6      	movs	r1, #182	; 0xb6
 8002d76:	f00c fab1 	bl	800f2dc <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002d7a:	4b3d      	ldr	r3, [pc, #244]	; (8002e70 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d10f      	bne.n	8002da2 <FreqMenu_DrawSweepMenu+0x1f2>
 8002d82:	4b3f      	ldr	r3, [pc, #252]	; (8002e80 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d10b      	bne.n	8002da2 <FreqMenu_DrawSweepMenu+0x1f2>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002d8a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	2302      	movs	r3, #2
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	2300      	movs	r3, #0
 8002d96:	228c      	movs	r2, #140	; 0x8c
 8002d98:	2105      	movs	r1, #5
 8002d9a:	483a      	ldr	r0, [pc, #232]	; (8002e84 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002d9c:	f00c fa9e 	bl	800f2dc <ILI9341_Draw_Text>
 8002da0:	e00a      	b.n	8002db8 <FreqMenu_DrawSweepMenu+0x208>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002da2:	2300      	movs	r3, #0
 8002da4:	9301      	str	r3, [sp, #4]
 8002da6:	2302      	movs	r3, #2
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dae:	228c      	movs	r2, #140	; 0x8c
 8002db0:	2105      	movs	r1, #5
 8002db2:	4834      	ldr	r0, [pc, #208]	; (8002e84 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002db4:	f00c fa92 	bl	800f2dc <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002db8:	2300      	movs	r3, #0
 8002dba:	61bb      	str	r3, [r7, #24]
 8002dbc:	f107 031c 	add.w	r3, r7, #28
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002dca:	4b2f      	ldr	r3, [pc, #188]	; (8002e88 <FreqMenu_DrawSweepMenu+0x2d8>)
 8002dcc:	edd3 7a00 	vldr	s15, [r3]
 8002dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	4619      	mov	r1, r3
 8002dde:	ee17 0a90 	vmov	r0, s15
 8002de2:	f003 fcbb 	bl	800675c <SM_ConvertPeriodToHertz>
 8002de6:	eeb0 7a40 	vmov.f32	s14, s0
 8002dea:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002e8c <FreqMenu_DrawSweepMenu+0x2dc>
 8002dee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002df2:	ee16 0a90 	vmov	r0, s13
 8002df6:	f7fd fbcf 	bl	8000598 <__aeabi_f2d>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	460c      	mov	r4, r1
 8002dfe:	f107 0018 	add.w	r0, r7, #24
 8002e02:	e9cd 3400 	strd	r3, r4, [sp]
 8002e06:	4a22      	ldr	r2, [pc, #136]	; (8002e90 <FreqMenu_DrawSweepMenu+0x2e0>)
 8002e08:	2114      	movs	r1, #20
 8002e0a:	f00d fe23 	bl	8010a54 <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e0e:	f107 0018 	add.w	r0, r7, #24
 8002e12:	2300      	movs	r3, #0
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	2302      	movs	r3, #2
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e1e:	228c      	movs	r2, #140	; 0x8c
 8002e20:	219e      	movs	r1, #158	; 0x9e
 8002e22:	f00c fa5b 	bl	800f2dc <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002e26:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d134      	bne.n	8002e98 <FreqMenu_DrawSweepMenu+0x2e8>
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d130      	bne.n	8002e98 <FreqMenu_DrawSweepMenu+0x2e8>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002e36:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002e3a:	9301      	str	r3, [sp, #4]
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	2300      	movs	r3, #0
 8002e42:	22a0      	movs	r2, #160	; 0xa0
 8002e44:	2105      	movs	r1, #5
 8002e46:	4813      	ldr	r0, [pc, #76]	; (8002e94 <FreqMenu_DrawSweepMenu+0x2e4>)
 8002e48:	f00c fa48 	bl	800f2dc <ILI9341_Draw_Text>
 8002e4c:	e02f      	b.n	8002eae <FreqMenu_DrawSweepMenu+0x2fe>
 8002e4e:	bf00      	nop
 8002e50:	08014428 	.word	0x08014428
 8002e54:	40000c00 	.word	0x40000c00
 8002e58:	0801443c 	.word	0x0801443c
 8002e5c:	08014450 	.word	0x08014450
 8002e60:	08014464 	.word	0x08014464
 8002e64:	08014478 	.word	0x08014478
 8002e68:	08014484 	.word	0x08014484
 8002e6c:	08014488 	.word	0x08014488
 8002e70:	20001e55 	.word	0x20001e55
 8002e74:	08014490 	.word	0x08014490
 8002e78:	20002088 	.word	0x20002088
 8002e7c:	080144a0 	.word	0x080144a0
 8002e80:	20001e54 	.word	0x20001e54
 8002e84:	080144ac 	.word	0x080144ac
 8002e88:	20000120 	.word	0x20000120
 8002e8c:	42f00000 	.word	0x42f00000
 8002e90:	080144bc 	.word	0x080144bc
 8002e94:	080144c8 	.word	0x080144c8
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e98:	2300      	movs	r3, #0
 8002e9a:	9301      	str	r3, [sp, #4]
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ea4:	22a0      	movs	r2, #160	; 0xa0
 8002ea6:	2105      	movs	r1, #5
 8002ea8:	484d      	ldr	r0, [pc, #308]	; (8002fe0 <FreqMenu_DrawSweepMenu+0x430>)
 8002eaa:	f00c fa17 	bl	800f2dc <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002eae:	2300      	movs	r3, #0
 8002eb0:	607b      	str	r3, [r7, #4]
 8002eb2:	f107 0308 	add.w	r3, r7, #8
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002ec0:	4b48      	ldr	r3, [pc, #288]	; (8002fe4 <FreqMenu_DrawSweepMenu+0x434>)
 8002ec2:	edd3 7a00 	vldr	s15, [r3]
 8002ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	ee17 0a90 	vmov	r0, s15
 8002ed8:	f003 fc40 	bl	800675c <SM_ConvertPeriodToHertz>
 8002edc:	eeb0 7a40 	vmov.f32	s14, s0
 8002ee0:	eddf 7a41 	vldr	s15, [pc, #260]	; 8002fe8 <FreqMenu_DrawSweepMenu+0x438>
 8002ee4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ee8:	ee16 0a90 	vmov	r0, s13
 8002eec:	f7fd fb54 	bl	8000598 <__aeabi_f2d>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	460c      	mov	r4, r1
 8002ef4:	1d38      	adds	r0, r7, #4
 8002ef6:	e9cd 3400 	strd	r3, r4, [sp]
 8002efa:	4a3c      	ldr	r2, [pc, #240]	; (8002fec <FreqMenu_DrawSweepMenu+0x43c>)
 8002efc:	2114      	movs	r1, #20
 8002efe:	f00d fda9 	bl	8010a54 <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002f02:	1d38      	adds	r0, r7, #4
 8002f04:	2300      	movs	r3, #0
 8002f06:	9301      	str	r3, [sp, #4]
 8002f08:	2302      	movs	r3, #2
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002f10:	22a0      	movs	r2, #160	; 0xa0
 8002f12:	21aa      	movs	r1, #170	; 0xaa
 8002f14:	f00c f9e2 	bl	800f2dc <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002f18:	4b35      	ldr	r3, [pc, #212]	; (8002ff0 <FreqMenu_DrawSweepMenu+0x440>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d10b      	bne.n	8002f3c <FreqMenu_DrawSweepMenu+0x38c>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f24:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	22d5      	movs	r2, #213	; 0xd5
 8002f32:	2106      	movs	r1, #6
 8002f34:	482f      	ldr	r0, [pc, #188]	; (8002ff4 <FreqMenu_DrawSweepMenu+0x444>)
 8002f36:	f00c f9d1 	bl	800f2dc <ILI9341_Draw_Text>
 8002f3a:	e00a      	b.n	8002f52 <FreqMenu_DrawSweepMenu+0x3a2>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f3c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f40:	9301      	str	r3, [sp, #4]
 8002f42:	2302      	movs	r3, #2
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	2300      	movs	r3, #0
 8002f48:	22d5      	movs	r2, #213	; 0xd5
 8002f4a:	2105      	movs	r1, #5
 8002f4c:	482a      	ldr	r0, [pc, #168]	; (8002ff8 <FreqMenu_DrawSweepMenu+0x448>)
 8002f4e:	f00c f9c5 	bl	800f2dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f52:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f56:	9301      	str	r3, [sp, #4]
 8002f58:	2302      	movs	r3, #2
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	22cc      	movs	r2, #204	; 0xcc
 8002f60:	2168      	movs	r1, #104	; 0x68
 8002f62:	4826      	ldr	r0, [pc, #152]	; (8002ffc <FreqMenu_DrawSweepMenu+0x44c>)
 8002f64:	f00c f9ba 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f68:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f6c:	9301      	str	r3, [sp, #4]
 8002f6e:	2302      	movs	r3, #2
 8002f70:	9300      	str	r3, [sp, #0]
 8002f72:	2300      	movs	r3, #0
 8002f74:	22de      	movs	r2, #222	; 0xde
 8002f76:	2161      	movs	r1, #97	; 0x61
 8002f78:	4821      	ldr	r0, [pc, #132]	; (8003000 <FreqMenu_DrawSweepMenu+0x450>)
 8002f7a:	f00c f9af 	bl	800f2dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f7e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f82:	9301      	str	r3, [sp, #4]
 8002f84:	2302      	movs	r3, #2
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2300      	movs	r3, #0
 8002f8a:	22cc      	movs	r2, #204	; 0xcc
 8002f8c:	21b7      	movs	r1, #183	; 0xb7
 8002f8e:	481b      	ldr	r0, [pc, #108]	; (8002ffc <FreqMenu_DrawSweepMenu+0x44c>)
 8002f90:	f00c f9a4 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f94:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f98:	9301      	str	r3, [sp, #4]
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	22de      	movs	r2, #222	; 0xde
 8002fa2:	21ad      	movs	r1, #173	; 0xad
 8002fa4:	4817      	ldr	r0, [pc, #92]	; (8003004 <FreqMenu_DrawSweepMenu+0x454>)
 8002fa6:	f00c f999 	bl	800f2dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002faa:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002fae:	9301      	str	r3, [sp, #4]
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	22cc      	movs	r2, #204	; 0xcc
 8002fb8:	f240 1107 	movw	r1, #263	; 0x107
 8002fbc:	480f      	ldr	r0, [pc, #60]	; (8002ffc <FreqMenu_DrawSweepMenu+0x44c>)
 8002fbe:	f00c f98d 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002fc2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	2302      	movs	r3, #2
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	22de      	movs	r2, #222	; 0xde
 8002fd0:	21fc      	movs	r1, #252	; 0xfc
 8002fd2:	480d      	ldr	r0, [pc, #52]	; (8003008 <FreqMenu_DrawSweepMenu+0x458>)
 8002fd4:	f00c f982 	bl	800f2dc <ILI9341_Draw_Text>
}
 8002fd8:	bf00      	nop
 8002fda:	3778      	adds	r7, #120	; 0x78
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe0:	080144c8 	.word	0x080144c8
 8002fe4:	20000124 	.word	0x20000124
 8002fe8:	42f00000 	.word	0x42f00000
 8002fec:	080144d8 	.word	0x080144d8
 8002ff0:	40000c00 	.word	0x40000c00
 8002ff4:	080144e4 	.word	0x080144e4
 8002ff8:	080144ec 	.word	0x080144ec
 8002ffc:	080144f4 	.word	0x080144f4
 8003000:	080144f8 	.word	0x080144f8
 8003004:	08014500 	.word	0x08014500
 8003008:	08014508 	.word	0x08014508

0800300c <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	2b02      	cmp	r3, #2
 800301a:	d007      	beq.n	800302c <FuncMenu_DrawMenu+0x20>
 800301c:	2b03      	cmp	r3, #3
 800301e:	d009      	beq.n	8003034 <FuncMenu_DrawMenu+0x28>
 8003020:	2b01      	cmp	r3, #1
 8003022:	d000      	beq.n	8003026 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_Aux_MENU:
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
			break;

		default:
			break;
 8003024:	e00a      	b.n	800303c <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 8003026:	f000 f80d 	bl	8003044 <FuncMenu_DrawMainMenu>
			break;
 800302a:	e007      	b.n	800303c <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 800302c:	2000      	movs	r0, #0
 800302e:	f000 f851 	bl	80030d4 <FuncMenu_DrawOutputMenu>
			break;
 8003032:	e003      	b.n	800303c <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
 8003034:	2001      	movs	r0, #1
 8003036:	f000 f84d 	bl	80030d4 <FuncMenu_DrawOutputMenu>
			break;
 800303a:	bf00      	nop

	}
}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800304a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800304e:	9301      	str	r3, [sp, #4]
 8003050:	2302      	movs	r3, #2
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	2300      	movs	r3, #0
 8003056:	220a      	movs	r2, #10
 8003058:	210a      	movs	r1, #10
 800305a:	481a      	ldr	r0, [pc, #104]	; (80030c4 <FuncMenu_DrawMainMenu+0x80>)
 800305c:	f00c f93e 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003060:	f7fd ff5c 	bl	8000f1c <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003064:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003068:	9301      	str	r3, [sp, #4]
 800306a:	2302      	movs	r3, #2
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	2300      	movs	r3, #0
 8003070:	22d2      	movs	r2, #210	; 0xd2
 8003072:	2105      	movs	r1, #5
 8003074:	4814      	ldr	r0, [pc, #80]	; (80030c8 <FuncMenu_DrawMainMenu+0x84>)
 8003076:	f00c f931 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("AUX", 	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800307a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800307e:	9301      	str	r3, [sp, #4]
 8003080:	2302      	movs	r3, #2
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	2300      	movs	r3, #0
 8003086:	22d2      	movs	r2, #210	; 0xd2
 8003088:	2164      	movs	r1, #100	; 0x64
 800308a:	4810      	ldr	r0, [pc, #64]	; (80030cc <FuncMenu_DrawMainMenu+0x88>)
 800308c:	f00c f926 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003090:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	2302      	movs	r3, #2
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	2300      	movs	r3, #0
 800309c:	22d2      	movs	r2, #210	; 0xd2
 800309e:	21af      	movs	r1, #175	; 0xaf
 80030a0:	480b      	ldr	r0, [pc, #44]	; (80030d0 <FuncMenu_DrawMainMenu+0x8c>)
 80030a2:	f00c f91b 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80030a6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	2302      	movs	r3, #2
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2300      	movs	r3, #0
 80030b2:	22d2      	movs	r2, #210	; 0xd2
 80030b4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80030b8:	4805      	ldr	r0, [pc, #20]	; (80030d0 <FuncMenu_DrawMainMenu+0x8c>)
 80030ba:	f00c f90f 	bl	800f2dc <ILI9341_Draw_Text>
}
 80030be:	bf00      	nop
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	08014510 	.word	0x08014510
 80030c8:	0801451c 	.word	0x0801451c
 80030cc:	08014524 	.word	0x08014524
 80030d0:	08014528 	.word	0x08014528

080030d4 <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 80030d4:	b590      	push	{r4, r7, lr}
 80030d6:	b089      	sub	sp, #36	; 0x24
 80030d8:	af02      	add	r7, sp, #8
 80030da:	4603      	mov	r3, r0
 80030dc:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 80030de:	79fb      	ldrb	r3, [r7, #7]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00b      	beq.n	80030fc <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->AUX", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030e8:	9301      	str	r3, [sp, #4]
 80030ea:	2302      	movs	r3, #2
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	2300      	movs	r3, #0
 80030f0:	220a      	movs	r2, #10
 80030f2:	210a      	movs	r1, #10
 80030f4:	4896      	ldr	r0, [pc, #600]	; (8003350 <FuncMenu_DrawOutputMenu+0x27c>)
 80030f6:	f00c f8f1 	bl	800f2dc <ILI9341_Draw_Text>
 80030fa:	e00a      	b.n	8003112 <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003100:	9301      	str	r3, [sp, #4]
 8003102:	2302      	movs	r3, #2
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	2300      	movs	r3, #0
 8003108:	220a      	movs	r2, #10
 800310a:	210a      	movs	r1, #10
 800310c:	4891      	ldr	r0, [pc, #580]	; (8003354 <FuncMenu_DrawOutputMenu+0x280>)
 800310e:	f00c f8e5 	bl	800f2dc <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	4618      	mov	r0, r3
 8003116:	f003 f843 	bl	80061a0 <SM_GetOutputChannel>
 800311a:	4603      	mov	r3, r0
 800311c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003120:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 8424 	beq.w	8003972 <FuncMenu_DrawOutputMenu+0x89e>
	{
		switch(func_profileTmp->func)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	2b06      	cmp	r3, #6
 8003130:	f200 841f 	bhi.w	8003972 <FuncMenu_DrawOutputMenu+0x89e>
 8003134:	a201      	add	r2, pc, #4	; (adr r2, 800313c <FuncMenu_DrawOutputMenu+0x68>)
 8003136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313a:	bf00      	nop
 800313c:	08003159 	.word	0x08003159
 8003140:	08003255 	.word	0x08003255
 8003144:	08003379 	.word	0x08003379
 8003148:	08003475 	.word	0x08003475
 800314c:	08003571 	.word	0x08003571
 8003150:	080036a9 	.word	0x080036a9
 8003154:	080037bb 	.word	0x080037bb
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003158:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800315c:	9301      	str	r3, [sp, #4]
 800315e:	2302      	movs	r3, #2
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	2300      	movs	r3, #0
 8003164:	2232      	movs	r2, #50	; 0x32
 8003166:	210a      	movs	r1, #10
 8003168:	487b      	ldr	r0, [pc, #492]	; (8003358 <FuncMenu_DrawOutputMenu+0x284>)
 800316a:	f00c f8b7 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800316e:	2300      	movs	r3, #0
 8003170:	9301      	str	r3, [sp, #4]
 8003172:	2302      	movs	r3, #2
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800317a:	2246      	movs	r2, #70	; 0x46
 800317c:	210a      	movs	r1, #10
 800317e:	4877      	ldr	r0, [pc, #476]	; (800335c <FuncMenu_DrawOutputMenu+0x288>)
 8003180:	f00c f8ac 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003184:	2300      	movs	r3, #0
 8003186:	9301      	str	r3, [sp, #4]
 8003188:	2302      	movs	r3, #2
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003190:	225a      	movs	r2, #90	; 0x5a
 8003192:	210a      	movs	r1, #10
 8003194:	4872      	ldr	r0, [pc, #456]	; (8003360 <FuncMenu_DrawOutputMenu+0x28c>)
 8003196:	f00c f8a1 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800319a:	2300      	movs	r3, #0
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	2302      	movs	r3, #2
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031a6:	226e      	movs	r2, #110	; 0x6e
 80031a8:	210a      	movs	r1, #10
 80031aa:	486e      	ldr	r0, [pc, #440]	; (8003364 <FuncMenu_DrawOutputMenu+0x290>)
 80031ac:	f00c f896 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031b0:	2300      	movs	r3, #0
 80031b2:	9301      	str	r3, [sp, #4]
 80031b4:	2302      	movs	r3, #2
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031bc:	2282      	movs	r2, #130	; 0x82
 80031be:	210a      	movs	r1, #10
 80031c0:	4869      	ldr	r0, [pc, #420]	; (8003368 <FuncMenu_DrawOutputMenu+0x294>)
 80031c2:	f00c f88b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031c6:	2300      	movs	r3, #0
 80031c8:	9301      	str	r3, [sp, #4]
 80031ca:	2302      	movs	r3, #2
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031d2:	2296      	movs	r2, #150	; 0x96
 80031d4:	210a      	movs	r1, #10
 80031d6:	4865      	ldr	r0, [pc, #404]	; (800336c <FuncMenu_DrawOutputMenu+0x298>)
 80031d8:	f00c f880 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 80031dc:	79fb      	ldrb	r3, [r7, #7]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00a      	beq.n	80031f8 <FuncMenu_DrawOutputMenu+0x124>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031e2:	2300      	movs	r3, #0
 80031e4:	9301      	str	r3, [sp, #4]
 80031e6:	2302      	movs	r3, #2
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031ee:	22aa      	movs	r2, #170	; 0xaa
 80031f0:	210a      	movs	r1, #10
 80031f2:	485f      	ldr	r0, [pc, #380]	; (8003370 <FuncMenu_DrawOutputMenu+0x29c>)
 80031f4:	f00c f872 	bl	800f2dc <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80031f8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80031fc:	9301      	str	r3, [sp, #4]
 80031fe:	2302      	movs	r3, #2
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	2300      	movs	r3, #0
 8003204:	22d2      	movs	r2, #210	; 0xd2
 8003206:	2105      	movs	r1, #5
 8003208:	485a      	ldr	r0, [pc, #360]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 800320a:	f00c f867 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800320e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003212:	9301      	str	r3, [sp, #4]
 8003214:	2302      	movs	r3, #2
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	2300      	movs	r3, #0
 800321a:	22d2      	movs	r2, #210	; 0xd2
 800321c:	2161      	movs	r1, #97	; 0x61
 800321e:	4855      	ldr	r0, [pc, #340]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003220:	f00c f85c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003224:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003228:	9301      	str	r3, [sp, #4]
 800322a:	2302      	movs	r3, #2
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	2300      	movs	r3, #0
 8003230:	22d2      	movs	r2, #210	; 0xd2
 8003232:	21af      	movs	r1, #175	; 0xaf
 8003234:	484f      	ldr	r0, [pc, #316]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003236:	f00c f851 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800323a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800323e:	9301      	str	r3, [sp, #4]
 8003240:	2302      	movs	r3, #2
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2300      	movs	r3, #0
 8003246:	22d2      	movs	r2, #210	; 0xd2
 8003248:	f44f 7182 	mov.w	r1, #260	; 0x104
 800324c:	4849      	ldr	r0, [pc, #292]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 800324e:	f00c f845 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8003252:	e38e      	b.n	8003972 <FuncMenu_DrawOutputMenu+0x89e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003254:	2300      	movs	r3, #0
 8003256:	9301      	str	r3, [sp, #4]
 8003258:	2302      	movs	r3, #2
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003260:	2232      	movs	r2, #50	; 0x32
 8003262:	210a      	movs	r1, #10
 8003264:	483c      	ldr	r0, [pc, #240]	; (8003358 <FuncMenu_DrawOutputMenu+0x284>)
 8003266:	f00c f839 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800326a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800326e:	9301      	str	r3, [sp, #4]
 8003270:	2302      	movs	r3, #2
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	2300      	movs	r3, #0
 8003276:	2246      	movs	r2, #70	; 0x46
 8003278:	210a      	movs	r1, #10
 800327a:	4838      	ldr	r0, [pc, #224]	; (800335c <FuncMenu_DrawOutputMenu+0x288>)
 800327c:	f00c f82e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003280:	2300      	movs	r3, #0
 8003282:	9301      	str	r3, [sp, #4]
 8003284:	2302      	movs	r3, #2
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800328c:	225a      	movs	r2, #90	; 0x5a
 800328e:	210a      	movs	r1, #10
 8003290:	4833      	ldr	r0, [pc, #204]	; (8003360 <FuncMenu_DrawOutputMenu+0x28c>)
 8003292:	f00c f823 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003296:	2300      	movs	r3, #0
 8003298:	9301      	str	r3, [sp, #4]
 800329a:	2302      	movs	r3, #2
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032a2:	226e      	movs	r2, #110	; 0x6e
 80032a4:	210a      	movs	r1, #10
 80032a6:	482f      	ldr	r0, [pc, #188]	; (8003364 <FuncMenu_DrawOutputMenu+0x290>)
 80032a8:	f00c f818 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032ac:	2300      	movs	r3, #0
 80032ae:	9301      	str	r3, [sp, #4]
 80032b0:	2302      	movs	r3, #2
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032b8:	2282      	movs	r2, #130	; 0x82
 80032ba:	210a      	movs	r1, #10
 80032bc:	482a      	ldr	r0, [pc, #168]	; (8003368 <FuncMenu_DrawOutputMenu+0x294>)
 80032be:	f00c f80d 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032c2:	2300      	movs	r3, #0
 80032c4:	9301      	str	r3, [sp, #4]
 80032c6:	2302      	movs	r3, #2
 80032c8:	9300      	str	r3, [sp, #0]
 80032ca:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032ce:	2296      	movs	r2, #150	; 0x96
 80032d0:	210a      	movs	r1, #10
 80032d2:	4826      	ldr	r0, [pc, #152]	; (800336c <FuncMenu_DrawOutputMenu+0x298>)
 80032d4:	f00c f802 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <FuncMenu_DrawOutputMenu+0x220>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032de:	2300      	movs	r3, #0
 80032e0:	9301      	str	r3, [sp, #4]
 80032e2:	2302      	movs	r3, #2
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032ea:	22aa      	movs	r2, #170	; 0xaa
 80032ec:	210a      	movs	r1, #10
 80032ee:	4820      	ldr	r0, [pc, #128]	; (8003370 <FuncMenu_DrawOutputMenu+0x29c>)
 80032f0:	f00b fff4 	bl	800f2dc <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80032f4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80032f8:	9301      	str	r3, [sp, #4]
 80032fa:	2302      	movs	r3, #2
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	2300      	movs	r3, #0
 8003300:	22d2      	movs	r2, #210	; 0xd2
 8003302:	2105      	movs	r1, #5
 8003304:	481b      	ldr	r0, [pc, #108]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003306:	f00b ffe9 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800330a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	2302      	movs	r3, #2
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	2300      	movs	r3, #0
 8003316:	22d2      	movs	r2, #210	; 0xd2
 8003318:	2161      	movs	r1, #97	; 0x61
 800331a:	4816      	ldr	r0, [pc, #88]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 800331c:	f00b ffde 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003320:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	2302      	movs	r3, #2
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	2300      	movs	r3, #0
 800332c:	22d2      	movs	r2, #210	; 0xd2
 800332e:	21af      	movs	r1, #175	; 0xaf
 8003330:	4810      	ldr	r0, [pc, #64]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003332:	f00b ffd3 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003336:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800333a:	9301      	str	r3, [sp, #4]
 800333c:	2302      	movs	r3, #2
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	2300      	movs	r3, #0
 8003342:	22d2      	movs	r2, #210	; 0xd2
 8003344:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003348:	480a      	ldr	r0, [pc, #40]	; (8003374 <FuncMenu_DrawOutputMenu+0x2a0>)
 800334a:	f00b ffc7 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 800334e:	e310      	b.n	8003972 <FuncMenu_DrawOutputMenu+0x89e>
 8003350:	08014530 	.word	0x08014530
 8003354:	08014540 	.word	0x08014540
 8003358:	08014550 	.word	0x08014550
 800335c:	08014558 	.word	0x08014558
 8003360:	08014564 	.word	0x08014564
 8003364:	0801456c 	.word	0x0801456c
 8003368:	08014578 	.word	0x08014578
 800336c:	08014584 	.word	0x08014584
 8003370:	0801458c 	.word	0x0801458c
 8003374:	08014528 	.word	0x08014528
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003378:	2300      	movs	r3, #0
 800337a:	9301      	str	r3, [sp, #4]
 800337c:	2302      	movs	r3, #2
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003384:	2232      	movs	r2, #50	; 0x32
 8003386:	210a      	movs	r1, #10
 8003388:	48be      	ldr	r0, [pc, #760]	; (8003684 <FuncMenu_DrawOutputMenu+0x5b0>)
 800338a:	f00b ffa7 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800338e:	2300      	movs	r3, #0
 8003390:	9301      	str	r3, [sp, #4]
 8003392:	2302      	movs	r3, #2
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800339a:	2246      	movs	r2, #70	; 0x46
 800339c:	210a      	movs	r1, #10
 800339e:	48ba      	ldr	r0, [pc, #744]	; (8003688 <FuncMenu_DrawOutputMenu+0x5b4>)
 80033a0:	f00b ff9c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80033a4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80033a8:	9301      	str	r3, [sp, #4]
 80033aa:	2302      	movs	r3, #2
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	2300      	movs	r3, #0
 80033b0:	225a      	movs	r2, #90	; 0x5a
 80033b2:	210a      	movs	r1, #10
 80033b4:	48b5      	ldr	r0, [pc, #724]	; (800368c <FuncMenu_DrawOutputMenu+0x5b8>)
 80033b6:	f00b ff91 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033ba:	2300      	movs	r3, #0
 80033bc:	9301      	str	r3, [sp, #4]
 80033be:	2302      	movs	r3, #2
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033c6:	226e      	movs	r2, #110	; 0x6e
 80033c8:	210a      	movs	r1, #10
 80033ca:	48b1      	ldr	r0, [pc, #708]	; (8003690 <FuncMenu_DrawOutputMenu+0x5bc>)
 80033cc:	f00b ff86 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033d0:	2300      	movs	r3, #0
 80033d2:	9301      	str	r3, [sp, #4]
 80033d4:	2302      	movs	r3, #2
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033dc:	2282      	movs	r2, #130	; 0x82
 80033de:	210a      	movs	r1, #10
 80033e0:	48ac      	ldr	r0, [pc, #688]	; (8003694 <FuncMenu_DrawOutputMenu+0x5c0>)
 80033e2:	f00b ff7b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033e6:	2300      	movs	r3, #0
 80033e8:	9301      	str	r3, [sp, #4]
 80033ea:	2302      	movs	r3, #2
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033f2:	2296      	movs	r2, #150	; 0x96
 80033f4:	210a      	movs	r1, #10
 80033f6:	48a8      	ldr	r0, [pc, #672]	; (8003698 <FuncMenu_DrawOutputMenu+0x5c4>)
 80033f8:	f00b ff70 	bl	800f2dc <ILI9341_Draw_Text>
				if(pOutChan)
 80033fc:	79fb      	ldrb	r3, [r7, #7]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <FuncMenu_DrawOutputMenu+0x344>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003402:	2300      	movs	r3, #0
 8003404:	9301      	str	r3, [sp, #4]
 8003406:	2302      	movs	r3, #2
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800340e:	22aa      	movs	r2, #170	; 0xaa
 8003410:	210a      	movs	r1, #10
 8003412:	48a2      	ldr	r0, [pc, #648]	; (800369c <FuncMenu_DrawOutputMenu+0x5c8>)
 8003414:	f00b ff62 	bl	800f2dc <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003418:	f240 23fd 	movw	r3, #765	; 0x2fd
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	2302      	movs	r3, #2
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	2300      	movs	r3, #0
 8003424:	22d2      	movs	r2, #210	; 0xd2
 8003426:	2105      	movs	r1, #5
 8003428:	489d      	ldr	r0, [pc, #628]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800342a:	f00b ff57 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800342e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003432:	9301      	str	r3, [sp, #4]
 8003434:	2302      	movs	r3, #2
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	2300      	movs	r3, #0
 800343a:	22d2      	movs	r2, #210	; 0xd2
 800343c:	2161      	movs	r1, #97	; 0x61
 800343e:	4898      	ldr	r0, [pc, #608]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003440:	f00b ff4c 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003444:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	2302      	movs	r3, #2
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	2300      	movs	r3, #0
 8003450:	22d2      	movs	r2, #210	; 0xd2
 8003452:	21af      	movs	r1, #175	; 0xaf
 8003454:	4892      	ldr	r0, [pc, #584]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003456:	f00b ff41 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800345a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800345e:	9301      	str	r3, [sp, #4]
 8003460:	2302      	movs	r3, #2
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	2300      	movs	r3, #0
 8003466:	22d2      	movs	r2, #210	; 0xd2
 8003468:	f44f 7182 	mov.w	r1, #260	; 0x104
 800346c:	488c      	ldr	r0, [pc, #560]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800346e:	f00b ff35 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8003472:	e27e      	b.n	8003972 <FuncMenu_DrawOutputMenu+0x89e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003474:	2300      	movs	r3, #0
 8003476:	9301      	str	r3, [sp, #4]
 8003478:	2302      	movs	r3, #2
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003480:	2232      	movs	r2, #50	; 0x32
 8003482:	210a      	movs	r1, #10
 8003484:	487f      	ldr	r0, [pc, #508]	; (8003684 <FuncMenu_DrawOutputMenu+0x5b0>)
 8003486:	f00b ff29 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800348a:	2300      	movs	r3, #0
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	2302      	movs	r3, #2
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003496:	2246      	movs	r2, #70	; 0x46
 8003498:	210a      	movs	r1, #10
 800349a:	487b      	ldr	r0, [pc, #492]	; (8003688 <FuncMenu_DrawOutputMenu+0x5b4>)
 800349c:	f00b ff1e 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034a0:	2300      	movs	r3, #0
 80034a2:	9301      	str	r3, [sp, #4]
 80034a4:	2302      	movs	r3, #2
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034ac:	225a      	movs	r2, #90	; 0x5a
 80034ae:	210a      	movs	r1, #10
 80034b0:	4876      	ldr	r0, [pc, #472]	; (800368c <FuncMenu_DrawOutputMenu+0x5b8>)
 80034b2:	f00b ff13 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80034b6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80034ba:	9301      	str	r3, [sp, #4]
 80034bc:	2302      	movs	r3, #2
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	2300      	movs	r3, #0
 80034c2:	226e      	movs	r2, #110	; 0x6e
 80034c4:	210a      	movs	r1, #10
 80034c6:	4872      	ldr	r0, [pc, #456]	; (8003690 <FuncMenu_DrawOutputMenu+0x5bc>)
 80034c8:	f00b ff08 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034cc:	2300      	movs	r3, #0
 80034ce:	9301      	str	r3, [sp, #4]
 80034d0:	2302      	movs	r3, #2
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034d8:	2282      	movs	r2, #130	; 0x82
 80034da:	210a      	movs	r1, #10
 80034dc:	486d      	ldr	r0, [pc, #436]	; (8003694 <FuncMenu_DrawOutputMenu+0x5c0>)
 80034de:	f00b fefd 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034e2:	2300      	movs	r3, #0
 80034e4:	9301      	str	r3, [sp, #4]
 80034e6:	2302      	movs	r3, #2
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034ee:	2296      	movs	r2, #150	; 0x96
 80034f0:	210a      	movs	r1, #10
 80034f2:	4869      	ldr	r0, [pc, #420]	; (8003698 <FuncMenu_DrawOutputMenu+0x5c4>)
 80034f4:	f00b fef2 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 80034f8:	79fb      	ldrb	r3, [r7, #7]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00a      	beq.n	8003514 <FuncMenu_DrawOutputMenu+0x440>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034fe:	2300      	movs	r3, #0
 8003500:	9301      	str	r3, [sp, #4]
 8003502:	2302      	movs	r3, #2
 8003504:	9300      	str	r3, [sp, #0]
 8003506:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800350a:	22aa      	movs	r2, #170	; 0xaa
 800350c:	210a      	movs	r1, #10
 800350e:	4863      	ldr	r0, [pc, #396]	; (800369c <FuncMenu_DrawOutputMenu+0x5c8>)
 8003510:	f00b fee4 	bl	800f2dc <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003514:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003518:	9301      	str	r3, [sp, #4]
 800351a:	2302      	movs	r3, #2
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	2300      	movs	r3, #0
 8003520:	22d2      	movs	r2, #210	; 0xd2
 8003522:	2105      	movs	r1, #5
 8003524:	485e      	ldr	r0, [pc, #376]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003526:	f00b fed9 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800352a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800352e:	9301      	str	r3, [sp, #4]
 8003530:	2302      	movs	r3, #2
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	2300      	movs	r3, #0
 8003536:	22d2      	movs	r2, #210	; 0xd2
 8003538:	2161      	movs	r1, #97	; 0x61
 800353a:	4859      	ldr	r0, [pc, #356]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800353c:	f00b fece 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003540:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	2302      	movs	r3, #2
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	2300      	movs	r3, #0
 800354c:	22d2      	movs	r2, #210	; 0xd2
 800354e:	21af      	movs	r1, #175	; 0xaf
 8003550:	4853      	ldr	r0, [pc, #332]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003552:	f00b fec3 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003556:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	2302      	movs	r3, #2
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	2300      	movs	r3, #0
 8003562:	22d2      	movs	r2, #210	; 0xd2
 8003564:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003568:	484d      	ldr	r0, [pc, #308]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800356a:	f00b feb7 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 800356e:	e200      	b.n	8003972 <FuncMenu_DrawOutputMenu+0x89e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003570:	2300      	movs	r3, #0
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	2302      	movs	r3, #2
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800357c:	2232      	movs	r2, #50	; 0x32
 800357e:	210a      	movs	r1, #10
 8003580:	4840      	ldr	r0, [pc, #256]	; (8003684 <FuncMenu_DrawOutputMenu+0x5b0>)
 8003582:	f00b feab 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003586:	2300      	movs	r3, #0
 8003588:	9301      	str	r3, [sp, #4]
 800358a:	2302      	movs	r3, #2
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003592:	2246      	movs	r2, #70	; 0x46
 8003594:	210a      	movs	r1, #10
 8003596:	483c      	ldr	r0, [pc, #240]	; (8003688 <FuncMenu_DrawOutputMenu+0x5b4>)
 8003598:	f00b fea0 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800359c:	2300      	movs	r3, #0
 800359e:	9301      	str	r3, [sp, #4]
 80035a0:	2302      	movs	r3, #2
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035a8:	225a      	movs	r2, #90	; 0x5a
 80035aa:	210a      	movs	r1, #10
 80035ac:	4837      	ldr	r0, [pc, #220]	; (800368c <FuncMenu_DrawOutputMenu+0x5b8>)
 80035ae:	f00b fe95 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035b2:	2300      	movs	r3, #0
 80035b4:	9301      	str	r3, [sp, #4]
 80035b6:	2302      	movs	r3, #2
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035be:	226e      	movs	r2, #110	; 0x6e
 80035c0:	210a      	movs	r1, #10
 80035c2:	4833      	ldr	r0, [pc, #204]	; (8003690 <FuncMenu_DrawOutputMenu+0x5bc>)
 80035c4:	f00b fe8a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80035c8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80035cc:	9301      	str	r3, [sp, #4]
 80035ce:	2302      	movs	r3, #2
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	2300      	movs	r3, #0
 80035d4:	2282      	movs	r2, #130	; 0x82
 80035d6:	210a      	movs	r1, #10
 80035d8:	482e      	ldr	r0, [pc, #184]	; (8003694 <FuncMenu_DrawOutputMenu+0x5c0>)
 80035da:	f00b fe7f 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035de:	2300      	movs	r3, #0
 80035e0:	9301      	str	r3, [sp, #4]
 80035e2:	2302      	movs	r3, #2
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ea:	2296      	movs	r2, #150	; 0x96
 80035ec:	210a      	movs	r1, #10
 80035ee:	482a      	ldr	r0, [pc, #168]	; (8003698 <FuncMenu_DrawOutputMenu+0x5c4>)
 80035f0:	f00b fe74 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 80035f4:	79fb      	ldrb	r3, [r7, #7]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <FuncMenu_DrawOutputMenu+0x53c>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035fa:	2300      	movs	r3, #0
 80035fc:	9301      	str	r3, [sp, #4]
 80035fe:	2302      	movs	r3, #2
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003606:	22aa      	movs	r2, #170	; 0xaa
 8003608:	210a      	movs	r1, #10
 800360a:	4824      	ldr	r0, [pc, #144]	; (800369c <FuncMenu_DrawOutputMenu+0x5c8>)
 800360c:	f00b fe66 	bl	800f2dc <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003610:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003614:	9301      	str	r3, [sp, #4]
 8003616:	2302      	movs	r3, #2
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	2300      	movs	r3, #0
 800361c:	22d2      	movs	r2, #210	; 0xd2
 800361e:	2105      	movs	r1, #5
 8003620:	481f      	ldr	r0, [pc, #124]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003622:	f00b fe5b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003626:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	2302      	movs	r3, #2
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2300      	movs	r3, #0
 8003632:	22d2      	movs	r2, #210	; 0xd2
 8003634:	2161      	movs	r1, #97	; 0x61
 8003636:	481a      	ldr	r0, [pc, #104]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003638:	f00b fe50 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800363c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003640:	9301      	str	r3, [sp, #4]
 8003642:	2302      	movs	r3, #2
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	2300      	movs	r3, #0
 8003648:	22d2      	movs	r2, #210	; 0xd2
 800364a:	21af      	movs	r1, #175	; 0xaf
 800364c:	4814      	ldr	r0, [pc, #80]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800364e:	f00b fe45 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003652:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003656:	9301      	str	r3, [sp, #4]
 8003658:	2302      	movs	r3, #2
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	2300      	movs	r3, #0
 800365e:	22d2      	movs	r2, #210	; 0xd2
 8003660:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003664:	480e      	ldr	r0, [pc, #56]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003666:	f00b fe39 	bl	800f2dc <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800366a:	2300      	movs	r3, #0
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	2302      	movs	r3, #2
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003676:	2232      	movs	r2, #50	; 0x32
 8003678:	2196      	movs	r1, #150	; 0x96
 800367a:	480a      	ldr	r0, [pc, #40]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5d0>)
 800367c:	f00b fe2e 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 8003680:	e177      	b.n	8003972 <FuncMenu_DrawOutputMenu+0x89e>
 8003682:	bf00      	nop
 8003684:	08014550 	.word	0x08014550
 8003688:	08014558 	.word	0x08014558
 800368c:	08014564 	.word	0x08014564
 8003690:	0801456c 	.word	0x0801456c
 8003694:	08014578 	.word	0x08014578
 8003698:	08014584 	.word	0x08014584
 800369c:	0801458c 	.word	0x0801458c
 80036a0:	08014528 	.word	0x08014528
 80036a4:	08014594 	.word	0x08014594
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036a8:	2300      	movs	r3, #0
 80036aa:	9301      	str	r3, [sp, #4]
 80036ac:	2302      	movs	r3, #2
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036b4:	2232      	movs	r2, #50	; 0x32
 80036b6:	210a      	movs	r1, #10
 80036b8:	48b0      	ldr	r0, [pc, #704]	; (800397c <FuncMenu_DrawOutputMenu+0x8a8>)
 80036ba:	f00b fe0f 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036be:	2300      	movs	r3, #0
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2302      	movs	r3, #2
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036ca:	2246      	movs	r2, #70	; 0x46
 80036cc:	210a      	movs	r1, #10
 80036ce:	48ac      	ldr	r0, [pc, #688]	; (8003980 <FuncMenu_DrawOutputMenu+0x8ac>)
 80036d0:	f00b fe04 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036d4:	2300      	movs	r3, #0
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	2302      	movs	r3, #2
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036e0:	225a      	movs	r2, #90	; 0x5a
 80036e2:	210a      	movs	r1, #10
 80036e4:	48a7      	ldr	r0, [pc, #668]	; (8003984 <FuncMenu_DrawOutputMenu+0x8b0>)
 80036e6:	f00b fdf9 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036ea:	2300      	movs	r3, #0
 80036ec:	9301      	str	r3, [sp, #4]
 80036ee:	2302      	movs	r3, #2
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036f6:	226e      	movs	r2, #110	; 0x6e
 80036f8:	210a      	movs	r1, #10
 80036fa:	48a3      	ldr	r0, [pc, #652]	; (8003988 <FuncMenu_DrawOutputMenu+0x8b4>)
 80036fc:	f00b fdee 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003700:	2300      	movs	r3, #0
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	2302      	movs	r3, #2
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800370c:	2282      	movs	r2, #130	; 0x82
 800370e:	210a      	movs	r1, #10
 8003710:	489e      	ldr	r0, [pc, #632]	; (800398c <FuncMenu_DrawOutputMenu+0x8b8>)
 8003712:	f00b fde3 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003716:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800371a:	9301      	str	r3, [sp, #4]
 800371c:	2302      	movs	r3, #2
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	2300      	movs	r3, #0
 8003722:	2296      	movs	r2, #150	; 0x96
 8003724:	210a      	movs	r1, #10
 8003726:	489a      	ldr	r0, [pc, #616]	; (8003990 <FuncMenu_DrawOutputMenu+0x8bc>)
 8003728:	f00b fdd8 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <FuncMenu_DrawOutputMenu+0x674>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003732:	2300      	movs	r3, #0
 8003734:	9301      	str	r3, [sp, #4]
 8003736:	2302      	movs	r3, #2
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800373e:	22aa      	movs	r2, #170	; 0xaa
 8003740:	210a      	movs	r1, #10
 8003742:	4894      	ldr	r0, [pc, #592]	; (8003994 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003744:	f00b fdca 	bl	800f2dc <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003748:	f240 23fd 	movw	r3, #765	; 0x2fd
 800374c:	9301      	str	r3, [sp, #4]
 800374e:	2302      	movs	r3, #2
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	2300      	movs	r3, #0
 8003754:	22d2      	movs	r2, #210	; 0xd2
 8003756:	2105      	movs	r1, #5
 8003758:	488f      	ldr	r0, [pc, #572]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 800375a:	f00b fdbf 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800375e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	2302      	movs	r3, #2
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	2300      	movs	r3, #0
 800376a:	22d2      	movs	r2, #210	; 0xd2
 800376c:	2161      	movs	r1, #97	; 0x61
 800376e:	488a      	ldr	r0, [pc, #552]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003770:	f00b fdb4 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003774:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003778:	9301      	str	r3, [sp, #4]
 800377a:	2302      	movs	r3, #2
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	2300      	movs	r3, #0
 8003780:	22d2      	movs	r2, #210	; 0xd2
 8003782:	21af      	movs	r1, #175	; 0xaf
 8003784:	4884      	ldr	r0, [pc, #528]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003786:	f00b fda9 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800378a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	2302      	movs	r3, #2
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	2300      	movs	r3, #0
 8003796:	22d2      	movs	r2, #210	; 0xd2
 8003798:	f44f 7182 	mov.w	r1, #260	; 0x104
 800379c:	487e      	ldr	r0, [pc, #504]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 800379e:	f00b fd9d 	bl	800f2dc <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037a2:	2300      	movs	r3, #0
 80037a4:	9301      	str	r3, [sp, #4]
 80037a6:	2302      	movs	r3, #2
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037ae:	2232      	movs	r2, #50	; 0x32
 80037b0:	2196      	movs	r1, #150	; 0x96
 80037b2:	487a      	ldr	r0, [pc, #488]	; (800399c <FuncMenu_DrawOutputMenu+0x8c8>)
 80037b4:	f00b fd92 	bl	800f2dc <ILI9341_Draw_Text>
				break;
 80037b8:	e0db      	b.n	8003972 <FuncMenu_DrawOutputMenu+0x89e>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037ba:	2300      	movs	r3, #0
 80037bc:	9301      	str	r3, [sp, #4]
 80037be:	2302      	movs	r3, #2
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037c6:	2232      	movs	r2, #50	; 0x32
 80037c8:	210a      	movs	r1, #10
 80037ca:	486c      	ldr	r0, [pc, #432]	; (800397c <FuncMenu_DrawOutputMenu+0x8a8>)
 80037cc:	f00b fd86 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037d0:	2300      	movs	r3, #0
 80037d2:	9301      	str	r3, [sp, #4]
 80037d4:	2302      	movs	r3, #2
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037dc:	2246      	movs	r2, #70	; 0x46
 80037de:	210a      	movs	r1, #10
 80037e0:	4867      	ldr	r0, [pc, #412]	; (8003980 <FuncMenu_DrawOutputMenu+0x8ac>)
 80037e2:	f00b fd7b 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037e6:	2300      	movs	r3, #0
 80037e8:	9301      	str	r3, [sp, #4]
 80037ea:	2302      	movs	r3, #2
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037f2:	225a      	movs	r2, #90	; 0x5a
 80037f4:	210a      	movs	r1, #10
 80037f6:	4863      	ldr	r0, [pc, #396]	; (8003984 <FuncMenu_DrawOutputMenu+0x8b0>)
 80037f8:	f00b fd70 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037fc:	2300      	movs	r3, #0
 80037fe:	9301      	str	r3, [sp, #4]
 8003800:	2302      	movs	r3, #2
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003808:	226e      	movs	r2, #110	; 0x6e
 800380a:	210a      	movs	r1, #10
 800380c:	485e      	ldr	r0, [pc, #376]	; (8003988 <FuncMenu_DrawOutputMenu+0x8b4>)
 800380e:	f00b fd65 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003812:	2300      	movs	r3, #0
 8003814:	9301      	str	r3, [sp, #4]
 8003816:	2302      	movs	r3, #2
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800381e:	2282      	movs	r2, #130	; 0x82
 8003820:	210a      	movs	r1, #10
 8003822:	485a      	ldr	r0, [pc, #360]	; (800398c <FuncMenu_DrawOutputMenu+0x8b8>)
 8003824:	f00b fd5a 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003828:	2300      	movs	r3, #0
 800382a:	9301      	str	r3, [sp, #4]
 800382c:	2302      	movs	r3, #2
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003834:	2296      	movs	r2, #150	; 0x96
 8003836:	210a      	movs	r1, #10
 8003838:	4855      	ldr	r0, [pc, #340]	; (8003990 <FuncMenu_DrawOutputMenu+0x8bc>)
 800383a:	f00b fd4f 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 800383e:	79fb      	ldrb	r3, [r7, #7]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00a      	beq.n	800385a <FuncMenu_DrawOutputMenu+0x786>
					ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003844:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003848:	9301      	str	r3, [sp, #4]
 800384a:	2302      	movs	r3, #2
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	2300      	movs	r3, #0
 8003850:	22aa      	movs	r2, #170	; 0xaa
 8003852:	210a      	movs	r1, #10
 8003854:	484f      	ldr	r0, [pc, #316]	; (8003994 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003856:	f00b fd41 	bl	800f2dc <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800385a:	f240 23fd 	movw	r3, #765	; 0x2fd
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	2302      	movs	r3, #2
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	2300      	movs	r3, #0
 8003866:	22d2      	movs	r2, #210	; 0xd2
 8003868:	2105      	movs	r1, #5
 800386a:	484b      	ldr	r0, [pc, #300]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 800386c:	f00b fd36 	bl	800f2dc <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003870:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	2302      	movs	r3, #2
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	2300      	movs	r3, #0
 800387c:	22d2      	movs	r2, #210	; 0xd2
 800387e:	2161      	movs	r1, #97	; 0x61
 8003880:	4845      	ldr	r0, [pc, #276]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003882:	f00b fd2b 	bl	800f2dc <ILI9341_Draw_Text>

				if(pOutChan)
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d05a      	beq.n	8003942 <FuncMenu_DrawOutputMenu+0x86e>
				{
					ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800388c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003890:	9301      	str	r3, [sp, #4]
 8003892:	2302      	movs	r3, #2
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	2300      	movs	r3, #0
 8003898:	22d2      	movs	r2, #210	; 0xd2
 800389a:	21af      	movs	r1, #175	; 0xaf
 800389c:	4840      	ldr	r0, [pc, #256]	; (80039a0 <FuncMenu_DrawOutputMenu+0x8cc>)
 800389e:	f00b fd1d 	bl	800f2dc <ILI9341_Draw_Text>
					char duty[10] = "";
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	f107 030c 	add.w	r3, r7, #12
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	809a      	strh	r2, [r3, #4]
					snprintf(duty, sizeof(duty), "%0.2f%%", ((float)PWM_AUX_OUT_TIM->CCR1 / (float)PWM_AUX_OUT_TIM->ARR) * 100);
 80038b0:	4b3c      	ldr	r3, [pc, #240]	; (80039a4 <FuncMenu_DrawOutputMenu+0x8d0>)
 80038b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b4:	ee07 3a90 	vmov	s15, r3
 80038b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038bc:	4b39      	ldr	r3, [pc, #228]	; (80039a4 <FuncMenu_DrawOutputMenu+0x8d0>)
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	ee07 3a90 	vmov	s15, r3
 80038c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038cc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80039a8 <FuncMenu_DrawOutputMenu+0x8d4>
 80038d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038d4:	ee17 0a90 	vmov	r0, s15
 80038d8:	f7fc fe5e 	bl	8000598 <__aeabi_f2d>
 80038dc:	4603      	mov	r3, r0
 80038de:	460c      	mov	r4, r1
 80038e0:	f107 0008 	add.w	r0, r7, #8
 80038e4:	e9cd 3400 	strd	r3, r4, [sp]
 80038e8:	4a30      	ldr	r2, [pc, #192]	; (80039ac <FuncMenu_DrawOutputMenu+0x8d8>)
 80038ea:	210a      	movs	r1, #10
 80038ec:	f00d f8b2 	bl	8010a54 <sniprintf>
					ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038f0:	f107 0008 	add.w	r0, r7, #8
 80038f4:	2300      	movs	r3, #0
 80038f6:	9301      	str	r3, [sp, #4]
 80038f8:	2302      	movs	r3, #2
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003900:	2232      	movs	r2, #50	; 0x32
 8003902:	21dc      	movs	r1, #220	; 0xdc
 8003904:	f00b fcea 	bl	800f2dc <ILI9341_Draw_Text>
					if(SM_IsFuncPwmDutyMode())
 8003908:	f002 ff4e 	bl	80067a8 <SM_IsFuncPwmDutyMode>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00b      	beq.n	800392a <FuncMenu_DrawOutputMenu+0x856>
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003912:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003916:	9301      	str	r3, [sp, #4]
 8003918:	2302      	movs	r3, #2
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	2300      	movs	r3, #0
 800391e:	2232      	movs	r2, #50	; 0x32
 8003920:	2196      	movs	r1, #150	; 0x96
 8003922:	4823      	ldr	r0, [pc, #140]	; (80039b0 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003924:	f00b fcda 	bl	800f2dc <ILI9341_Draw_Text>
 8003928:	e016      	b.n	8003958 <FuncMenu_DrawOutputMenu+0x884>

					}
					else
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800392a:	2300      	movs	r3, #0
 800392c:	9301      	str	r3, [sp, #4]
 800392e:	2302      	movs	r3, #2
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003936:	2232      	movs	r2, #50	; 0x32
 8003938:	2196      	movs	r1, #150	; 0x96
 800393a:	481d      	ldr	r0, [pc, #116]	; (80039b0 <FuncMenu_DrawOutputMenu+0x8dc>)
 800393c:	f00b fcce 	bl	800f2dc <ILI9341_Draw_Text>
 8003940:	e00a      	b.n	8003958 <FuncMenu_DrawOutputMenu+0x884>
					}
				}
				else
				{
					ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003942:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003946:	9301      	str	r3, [sp, #4]
 8003948:	2302      	movs	r3, #2
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	2300      	movs	r3, #0
 800394e:	22d2      	movs	r2, #210	; 0xd2
 8003950:	21af      	movs	r1, #175	; 0xaf
 8003952:	4811      	ldr	r0, [pc, #68]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003954:	f00b fcc2 	bl	800f2dc <ILI9341_Draw_Text>
				}

				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003958:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800395c:	9301      	str	r3, [sp, #4]
 800395e:	2302      	movs	r3, #2
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	2300      	movs	r3, #0
 8003964:	22d2      	movs	r2, #210	; 0xd2
 8003966:	f44f 7182 	mov.w	r1, #260	; 0x104
 800396a:	480b      	ldr	r0, [pc, #44]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c4>)
 800396c:	f00b fcb6 	bl	800f2dc <ILI9341_Draw_Text>

				break;
 8003970:	bf00      	nop
				//
		}
	}
}
 8003972:	bf00      	nop
 8003974:	371c      	adds	r7, #28
 8003976:	46bd      	mov	sp, r7
 8003978:	bd90      	pop	{r4, r7, pc}
 800397a:	bf00      	nop
 800397c:	08014550 	.word	0x08014550
 8003980:	08014558 	.word	0x08014558
 8003984:	08014564 	.word	0x08014564
 8003988:	0801456c 	.word	0x0801456c
 800398c:	08014578 	.word	0x08014578
 8003990:	08014584 	.word	0x08014584
 8003994:	0801458c 	.word	0x0801458c
 8003998:	08014528 	.word	0x08014528
 800399c:	08014594 	.word	0x08014594
 80039a0:	080145a4 	.word	0x080145a4
 80039a4:	40000400 	.word	0x40000400
 80039a8:	42c80000 	.word	0x42c80000
 80039ac:	080145ac 	.word	0x080145ac
 80039b0:	080145b4 	.word	0x080145b4

080039b4 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d007      	beq.n	80039d4 <GainMenu_DrawMenu+0x20>
 80039c4:	2b03      	cmp	r3, #3
 80039c6:	d008      	beq.n	80039da <GainMenu_DrawMenu+0x26>
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d000      	beq.n	80039ce <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_Aux_MENU:
			GainMenu_DrawAuxMenu();
			break;

		default:
			break;
 80039cc:	e008      	b.n	80039e0 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 80039ce:	f000 f80b 	bl	80039e8 <GainMenu_DrawMainMenu>
			break;
 80039d2:	e005      	b.n	80039e0 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 80039d4:	f000 f868 	bl	8003aa8 <GainMenu_DrawSignalMenu>
			break;
 80039d8:	e002      	b.n	80039e0 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawAuxMenu();
 80039da:	f000 f87b 	bl	8003ad4 <GainMenu_DrawAuxMenu>
			break;
 80039de:	bf00      	nop

	}
}
 80039e0:	bf00      	nop
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80039ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	2302      	movs	r3, #2
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	2300      	movs	r3, #0
 80039fa:	220a      	movs	r2, #10
 80039fc:	210a      	movs	r1, #10
 80039fe:	4826      	ldr	r0, [pc, #152]	; (8003a98 <GainMenu_DrawMainMenu+0xb0>)
 8003a00:	f00b fc6c 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a04:	f7fd fa8a 	bl	8000f1c <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a08:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a0c:	9301      	str	r3, [sp, #4]
 8003a0e:	2302      	movs	r3, #2
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	2300      	movs	r3, #0
 8003a14:	22d2      	movs	r2, #210	; 0xd2
 8003a16:	2105      	movs	r1, #5
 8003a18:	4820      	ldr	r0, [pc, #128]	; (8003a9c <GainMenu_DrawMainMenu+0xb4>)
 8003a1a:	f00b fc5f 	bl	800f2dc <ILI9341_Draw_Text>

	eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8003a1e:	2001      	movs	r0, #1
 8003a20:	f002 fbbe 	bl	80061a0 <SM_GetOutputChannel>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	71fb      	strb	r3, [r7, #7]
	if(aux_output_func == PWM_FUNC_MODE)
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	2b06      	cmp	r3, #6
 8003a32:	d10b      	bne.n	8003a4c <GainMenu_DrawMainMenu+0x64>
	{
		ILI9341_Draw_Text("    ",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a34:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a38:	9301      	str	r3, [sp, #4]
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	9300      	str	r3, [sp, #0]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	22d2      	movs	r2, #210	; 0xd2
 8003a42:	2164      	movs	r1, #100	; 0x64
 8003a44:	4816      	ldr	r0, [pc, #88]	; (8003aa0 <GainMenu_DrawMainMenu+0xb8>)
 8003a46:	f00b fc49 	bl	800f2dc <ILI9341_Draw_Text>
 8003a4a:	e00a      	b.n	8003a62 <GainMenu_DrawMainMenu+0x7a>
	}
	else
	{
		ILI9341_Draw_Text("AUX",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a4c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	2302      	movs	r3, #2
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	2300      	movs	r3, #0
 8003a58:	22d2      	movs	r2, #210	; 0xd2
 8003a5a:	2164      	movs	r1, #100	; 0x64
 8003a5c:	4811      	ldr	r0, [pc, #68]	; (8003aa4 <GainMenu_DrawMainMenu+0xbc>)
 8003a5e:	f00b fc3d 	bl	800f2dc <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a62:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a66:	9301      	str	r3, [sp, #4]
 8003a68:	2302      	movs	r3, #2
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	22d2      	movs	r2, #210	; 0xd2
 8003a70:	21af      	movs	r1, #175	; 0xaf
 8003a72:	480b      	ldr	r0, [pc, #44]	; (8003aa0 <GainMenu_DrawMainMenu+0xb8>)
 8003a74:	f00b fc32 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003a78:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003a7c:	9301      	str	r3, [sp, #4]
 8003a7e:	2302      	movs	r3, #2
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	2300      	movs	r3, #0
 8003a84:	22d2      	movs	r2, #210	; 0xd2
 8003a86:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003a8a:	4805      	ldr	r0, [pc, #20]	; (8003aa0 <GainMenu_DrawMainMenu+0xb8>)
 8003a8c:	f00b fc26 	bl	800f2dc <ILI9341_Draw_Text>
}
 8003a90:	bf00      	nop
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	080145bc 	.word	0x080145bc
 8003a9c:	080145c8 	.word	0x080145c8
 8003aa0:	080145d0 	.word	0x080145d0
 8003aa4:	080145d8 	.word	0x080145d8

08003aa8 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003aae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ab2:	9301      	str	r3, [sp, #4]
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	2300      	movs	r3, #0
 8003aba:	220a      	movs	r2, #10
 8003abc:	210a      	movs	r1, #10
 8003abe:	4804      	ldr	r0, [pc, #16]	; (8003ad0 <GainMenu_DrawSignalMenu+0x28>)
 8003ac0:	f00b fc0c 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003ac4:	f7fd fa2a 	bl	8000f1c <DM_DisplayFormattedOutput>
}
 8003ac8:	bf00      	nop
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	080145dc 	.word	0x080145dc

08003ad4 <GainMenu_DrawAuxMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawAuxMenu()
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->Aux", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003ada:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ade:	9301      	str	r3, [sp, #4]
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	220a      	movs	r2, #10
 8003ae8:	210a      	movs	r1, #10
 8003aea:	4804      	ldr	r0, [pc, #16]	; (8003afc <GainMenu_DrawAuxMenu+0x28>)
 8003aec:	f00b fbf6 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003af0:	f7fd fa14 	bl	8000f1c <DM_DisplayFormattedOutput>
}
 8003af4:	bf00      	nop
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	080145ec 	.word	0x080145ec

08003b00 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d007      	beq.n	8003b20 <ToplevelMenu_DrawMenu+0x20>
 8003b10:	2b03      	cmp	r3, #3
 8003b12:	d008      	beq.n	8003b26 <ToplevelMenu_DrawMenu+0x26>
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d000      	beq.n	8003b1a <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003b18:	e008      	b.n	8003b2c <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003b1a:	f000 f80b 	bl	8003b34 <ToplevelMenu_DrawMainMenu>
			break;
 8003b1e:	e005      	b.n	8003b2c <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003b20:	f000 f844 	bl	8003bac <ToplevelMenu_DrawOutputMenu>
			break;
 8003b24:	e002      	b.n	8003b2c <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003b26:	f000 f88b 	bl	8003c40 <ToplevelMenu_DrawInputMenu>
			break;
 8003b2a:	bf00      	nop

	}
}
 8003b2c:	bf00      	nop
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af02      	add	r7, sp, #8
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003b3a:	f7fd f9ef 	bl	8000f1c <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b3e:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b42:	9301      	str	r3, [sp, #4]
 8003b44:	2302      	movs	r3, #2
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	2300      	movs	r3, #0
 8003b4a:	22d2      	movs	r2, #210	; 0xd2
 8003b4c:	2106      	movs	r1, #6
 8003b4e:	4814      	ldr	r0, [pc, #80]	; (8003ba0 <ToplevelMenu_DrawMainMenu+0x6c>)
 8003b50:	f00b fbc4 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b54:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	2300      	movs	r3, #0
 8003b60:	22d2      	movs	r2, #210	; 0xd2
 8003b62:	215d      	movs	r1, #93	; 0x5d
 8003b64:	480f      	ldr	r0, [pc, #60]	; (8003ba4 <ToplevelMenu_DrawMainMenu+0x70>)
 8003b66:	f00b fbb9 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003b6a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	2302      	movs	r3, #2
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2300      	movs	r3, #0
 8003b76:	22d2      	movs	r2, #210	; 0xd2
 8003b78:	21af      	movs	r1, #175	; 0xaf
 8003b7a:	480b      	ldr	r0, [pc, #44]	; (8003ba8 <ToplevelMenu_DrawMainMenu+0x74>)
 8003b7c:	f00b fbae 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003b80:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003b84:	9301      	str	r3, [sp, #4]
 8003b86:	2302      	movs	r3, #2
 8003b88:	9300      	str	r3, [sp, #0]
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	22d2      	movs	r2, #210	; 0xd2
 8003b8e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003b92:	4805      	ldr	r0, [pc, #20]	; (8003ba8 <ToplevelMenu_DrawMainMenu+0x74>)
 8003b94:	f00b fba2 	bl	800f2dc <ILI9341_Draw_Text>


}
 8003b98:	bf00      	nop
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	080145fc 	.word	0x080145fc
 8003ba4:	08014604 	.word	0x08014604
 8003ba8:	0801460c 	.word	0x0801460c

08003bac <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003bb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bb6:	9301      	str	r3, [sp, #4]
 8003bb8:	2302      	movs	r3, #2
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	220a      	movs	r2, #10
 8003bc0:	210a      	movs	r1, #10
 8003bc2:	481a      	ldr	r0, [pc, #104]	; (8003c2c <ToplevelMenu_DrawOutputMenu+0x80>)
 8003bc4:	f00b fb8a 	bl	800f2dc <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003bc8:	f7fd f9a8 	bl	8000f1c <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 15,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003bcc:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003bd0:	9301      	str	r3, [sp, #4]
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	9300      	str	r3, [sp, #0]
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	22d2      	movs	r2, #210	; 0xd2
 8003bda:	210f      	movs	r1, #15
 8003bdc:	4814      	ldr	r0, [pc, #80]	; (8003c30 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003bde:	f00b fb7d 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 98,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003be2:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003be6:	9301      	str	r3, [sp, #4]
 8003be8:	2302      	movs	r3, #2
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	2300      	movs	r3, #0
 8003bee:	22d2      	movs	r2, #210	; 0xd2
 8003bf0:	2162      	movs	r1, #98	; 0x62
 8003bf2:	4810      	ldr	r0, [pc, #64]	; (8003c34 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003bf4:	f00b fb72 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003bf8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003bfc:	9301      	str	r3, [sp, #4]
 8003bfe:	2302      	movs	r3, #2
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	2300      	movs	r3, #0
 8003c04:	22d2      	movs	r2, #210	; 0xd2
 8003c06:	21b0      	movs	r1, #176	; 0xb0
 8003c08:	480b      	ldr	r0, [pc, #44]	; (8003c38 <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003c0a:	f00b fb67 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003c0e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003c12:	9301      	str	r3, [sp, #4]
 8003c14:	2302      	movs	r3, #2
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	2300      	movs	r3, #0
 8003c1a:	22d2      	movs	r2, #210	; 0xd2
 8003c1c:	21f5      	movs	r1, #245	; 0xf5
 8003c1e:	4807      	ldr	r0, [pc, #28]	; (8003c3c <ToplevelMenu_DrawOutputMenu+0x90>)
 8003c20:	f00b fb5c 	bl	800f2dc <ILI9341_Draw_Text>
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	08014614 	.word	0x08014614
 8003c30:	0801461c 	.word	0x0801461c
 8003c34:	08014624 	.word	0x08014624
 8003c38:	0801462c 	.word	0x0801462c
 8003c3c:	08014634 	.word	0x08014634

08003c40 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003c46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c4a:	9301      	str	r3, [sp, #4]
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	2300      	movs	r3, #0
 8003c52:	220a      	movs	r2, #10
 8003c54:	210a      	movs	r1, #10
 8003c56:	4892      	ldr	r0, [pc, #584]	; (8003ea0 <ToplevelMenu_DrawInputMenu+0x260>)
 8003c58:	f00b fb40 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("TRIGGER:", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	2302      	movs	r3, #2
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c68:	2232      	movs	r2, #50	; 0x32
 8003c6a:	210a      	movs	r1, #10
 8003c6c:	488d      	ldr	r0, [pc, #564]	; (8003ea4 <ToplevelMenu_DrawInputMenu+0x264>)
 8003c6e:	f00b fb35 	bl	800f2dc <ILI9341_Draw_Text>
	if(IT_GetTriggerStatus())
 8003c72:	f002 f965 	bl	8005f40 <IT_GetTriggerStatus>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d016      	beq.n	8003caa <ToplevelMenu_DrawInputMenu+0x6a>
	{
		ILI9341_Draw_Text("ON", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003c7c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003c80:	9301      	str	r3, [sp, #4]
 8003c82:	2302      	movs	r3, #2
 8003c84:	9300      	str	r3, [sp, #0]
 8003c86:	2300      	movs	r3, #0
 8003c88:	2232      	movs	r2, #50	; 0x32
 8003c8a:	2196      	movs	r1, #150	; 0x96
 8003c8c:	4886      	ldr	r0, [pc, #536]	; (8003ea8 <ToplevelMenu_DrawInputMenu+0x268>)
 8003c8e:	f00b fb25 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c92:	2300      	movs	r3, #0
 8003c94:	9301      	str	r3, [sp, #4]
 8003c96:	2302      	movs	r3, #2
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c9e:	2232      	movs	r2, #50	; 0x32
 8003ca0:	21c8      	movs	r1, #200	; 0xc8
 8003ca2:	4882      	ldr	r0, [pc, #520]	; (8003eac <ToplevelMenu_DrawInputMenu+0x26c>)
 8003ca4:	f00b fb1a 	bl	800f2dc <ILI9341_Draw_Text>
 8003ca8:	e015      	b.n	8003cd6 <ToplevelMenu_DrawInputMenu+0x96>
	}
	else
	{
		ILI9341_Draw_Text("ON", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003caa:	2300      	movs	r3, #0
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	2302      	movs	r3, #2
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003cb6:	2232      	movs	r2, #50	; 0x32
 8003cb8:	2196      	movs	r1, #150	; 0x96
 8003cba:	487b      	ldr	r0, [pc, #492]	; (8003ea8 <ToplevelMenu_DrawInputMenu+0x268>)
 8003cbc:	f00b fb0e 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003cc0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003cc4:	9301      	str	r3, [sp, #4]
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	2300      	movs	r3, #0
 8003ccc:	2232      	movs	r2, #50	; 0x32
 8003cce:	21c8      	movs	r1, #200	; 0xc8
 8003cd0:	4876      	ldr	r0, [pc, #472]	; (8003eac <ToplevelMenu_DrawInputMenu+0x26c>)
 8003cd2:	f00b fb03 	bl	800f2dc <ILI9341_Draw_Text>
	}


	ILI9341_Draw_Text("MODE:", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	9301      	str	r3, [sp, #4]
 8003cda:	2302      	movs	r3, #2
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003ce2:	2246      	movs	r2, #70	; 0x46
 8003ce4:	210a      	movs	r1, #10
 8003ce6:	4872      	ldr	r0, [pc, #456]	; (8003eb0 <ToplevelMenu_DrawInputMenu+0x270>)
 8003ce8:	f00b faf8 	bl	800f2dc <ILI9341_Draw_Text>
	if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_TIM)
 8003cec:	f002 f90c 	bl	8005f08 <IT_GetActiveTriggerMode>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d12d      	bne.n	8003d52 <ToplevelMenu_DrawInputMenu+0x112>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003cf6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003cfa:	9301      	str	r3, [sp, #4]
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	2300      	movs	r3, #0
 8003d02:	2246      	movs	r2, #70	; 0x46
 8003d04:	2196      	movs	r1, #150	; 0x96
 8003d06:	486b      	ldr	r0, [pc, #428]	; (8003eb4 <ToplevelMenu_DrawInputMenu+0x274>)
 8003d08:	f00b fae8 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	9301      	str	r3, [sp, #4]
 8003d10:	2302      	movs	r3, #2
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d18:	2246      	movs	r2, #70	; 0x46
 8003d1a:	21c8      	movs	r1, #200	; 0xc8
 8003d1c:	4866      	ldr	r0, [pc, #408]	; (8003eb8 <ToplevelMenu_DrawInputMenu+0x278>)
 8003d1e:	f00b fadd 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d22:	2300      	movs	r3, #0
 8003d24:	9301      	str	r3, [sp, #4]
 8003d26:	2302      	movs	r3, #2
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d2e:	2246      	movs	r2, #70	; 0x46
 8003d30:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003d34:	4861      	ldr	r0, [pc, #388]	; (8003ebc <ToplevelMenu_DrawInputMenu+0x27c>)
 8003d36:	f00b fad1 	bl	800f2dc <ILI9341_Draw_Text>

		ILI9341_Draw_Text("     ", 150, 100,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	9301      	str	r3, [sp, #4]
 8003d3e:	2302      	movs	r3, #2
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d46:	2264      	movs	r2, #100	; 0x64
 8003d48:	2196      	movs	r1, #150	; 0x96
 8003d4a:	485d      	ldr	r0, [pc, #372]	; (8003ec0 <ToplevelMenu_DrawInputMenu+0x280>)
 8003d4c:	f00b fac6 	bl	800f2dc <ILI9341_Draw_Text>
 8003d50:	e076      	b.n	8003e40 <ToplevelMenu_DrawInputMenu+0x200>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_COMP)
 8003d52:	f002 f8d9 	bl	8005f08 <IT_GetActiveTriggerMode>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d13f      	bne.n	8003ddc <ToplevelMenu_DrawInputMenu+0x19c>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	9301      	str	r3, [sp, #4]
 8003d60:	2302      	movs	r3, #2
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d68:	2246      	movs	r2, #70	; 0x46
 8003d6a:	2196      	movs	r1, #150	; 0x96
 8003d6c:	4851      	ldr	r0, [pc, #324]	; (8003eb4 <ToplevelMenu_DrawInputMenu+0x274>)
 8003d6e:	f00b fab5 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003d72:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003d76:	9301      	str	r3, [sp, #4]
 8003d78:	2302      	movs	r3, #2
 8003d7a:	9300      	str	r3, [sp, #0]
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	2246      	movs	r2, #70	; 0x46
 8003d80:	21c8      	movs	r1, #200	; 0xc8
 8003d82:	484d      	ldr	r0, [pc, #308]	; (8003eb8 <ToplevelMenu_DrawInputMenu+0x278>)
 8003d84:	f00b faaa 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d88:	2300      	movs	r3, #0
 8003d8a:	9301      	str	r3, [sp, #4]
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d94:	2246      	movs	r2, #70	; 0x46
 8003d96:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003d9a:	4848      	ldr	r0, [pc, #288]	; (8003ebc <ToplevelMenu_DrawInputMenu+0x27c>)
 8003d9c:	f00b fa9e 	bl	800f2dc <ILI9341_Draw_Text>

		char comp_text[20] = "";
 8003da0:	2300      	movs	r3, #0
 8003da2:	607b      	str	r3, [r7, #4]
 8003da4:	f107 0308 	add.w	r3, r7, #8
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	605a      	str	r2, [r3, #4]
 8003dae:	609a      	str	r2, [r3, #8]
 8003db0:	60da      	str	r2, [r3, #12]
		snprintf(comp_text, sizeof(comp_text), "%lu V", HAL_COMP_GetOutputLevel(&hcomp1));
 8003db2:	4844      	ldr	r0, [pc, #272]	; (8003ec4 <ToplevelMenu_DrawInputMenu+0x284>)
 8003db4:	f006 fcb8 	bl	800a728 <HAL_COMP_GetOutputLevel>
 8003db8:	4603      	mov	r3, r0
 8003dba:	1d38      	adds	r0, r7, #4
 8003dbc:	4a42      	ldr	r2, [pc, #264]	; (8003ec8 <ToplevelMenu_DrawInputMenu+0x288>)
 8003dbe:	2114      	movs	r1, #20
 8003dc0:	f00c fe48 	bl	8010a54 <sniprintf>


		ILI9341_Draw_Text(comp_text, 150, 100,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003dc4:	1d38      	adds	r0, r7, #4
 8003dc6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003dca:	9301      	str	r3, [sp, #4]
 8003dcc:	2302      	movs	r3, #2
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	2264      	movs	r2, #100	; 0x64
 8003dd4:	2196      	movs	r1, #150	; 0x96
 8003dd6:	f00b fa81 	bl	800f2dc <ILI9341_Draw_Text>
 8003dda:	e031      	b.n	8003e40 <ToplevelMenu_DrawInputMenu+0x200>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TRIGGER_ADC)
 8003ddc:	f002 f894 	bl	8005f08 <IT_GetActiveTriggerMode>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d12c      	bne.n	8003e40 <ToplevelMenu_DrawInputMenu+0x200>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003de6:	2300      	movs	r3, #0
 8003de8:	9301      	str	r3, [sp, #4]
 8003dea:	2302      	movs	r3, #2
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003df2:	2246      	movs	r2, #70	; 0x46
 8003df4:	2196      	movs	r1, #150	; 0x96
 8003df6:	482f      	ldr	r0, [pc, #188]	; (8003eb4 <ToplevelMenu_DrawInputMenu+0x274>)
 8003df8:	f00b fa70 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	9301      	str	r3, [sp, #4]
 8003e00:	2302      	movs	r3, #2
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e08:	2246      	movs	r2, #70	; 0x46
 8003e0a:	21c8      	movs	r1, #200	; 0xc8
 8003e0c:	482a      	ldr	r0, [pc, #168]	; (8003eb8 <ToplevelMenu_DrawInputMenu+0x278>)
 8003e0e:	f00b fa65 	bl	800f2dc <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003e12:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003e16:	9301      	str	r3, [sp, #4]
 8003e18:	2302      	movs	r3, #2
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	2246      	movs	r2, #70	; 0x46
 8003e20:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003e24:	4825      	ldr	r0, [pc, #148]	; (8003ebc <ToplevelMenu_DrawInputMenu+0x27c>)
 8003e26:	f00b fa59 	bl	800f2dc <ILI9341_Draw_Text>

		ILI9341_Draw_Text("     ", 150, 100,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	9301      	str	r3, [sp, #4]
 8003e2e:	2302      	movs	r3, #2
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003e36:	2264      	movs	r2, #100	; 0x64
 8003e38:	2196      	movs	r1, #150	; 0x96
 8003e3a:	4821      	ldr	r0, [pc, #132]	; (8003ec0 <ToplevelMenu_DrawInputMenu+0x280>)
 8003e3c:	f00b fa4e 	bl	800f2dc <ILI9341_Draw_Text>
	}


	ILI9341_Draw_Text("ON/", 	20, 	204, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003e40:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	2302      	movs	r3, #2
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	22cc      	movs	r2, #204	; 0xcc
 8003e4e:	2114      	movs	r1, #20
 8003e50:	481e      	ldr	r0, [pc, #120]	; (8003ecc <ToplevelMenu_DrawInputMenu+0x28c>)
 8003e52:	f00b fa43 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFF ",	20, 	222, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003e56:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	2300      	movs	r3, #0
 8003e62:	22de      	movs	r2, #222	; 0xde
 8003e64:	2114      	movs	r1, #20
 8003e66:	481a      	ldr	r0, [pc, #104]	; (8003ed0 <ToplevelMenu_DrawInputMenu+0x290>)
 8003e68:	f00b fa38 	bl	800f2dc <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003e6c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	2302      	movs	r3, #2
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	2300      	movs	r3, #0
 8003e78:	22cc      	movs	r2, #204	; 0xcc
 8003e7a:	2168      	movs	r1, #104	; 0x68
 8003e7c:	4815      	ldr	r0, [pc, #84]	; (8003ed4 <ToplevelMenu_DrawInputMenu+0x294>)
 8003e7e:	f00b fa2d 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003e82:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	2302      	movs	r3, #2
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	22de      	movs	r2, #222	; 0xde
 8003e90:	2161      	movs	r1, #97	; 0x61
 8003e92:	4811      	ldr	r0, [pc, #68]	; (8003ed8 <ToplevelMenu_DrawInputMenu+0x298>)
 8003e94:	f00b fa22 	bl	800f2dc <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
*/
}
 8003e98:	bf00      	nop
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	0801463c 	.word	0x0801463c
 8003ea4:	08014644 	.word	0x08014644
 8003ea8:	08014650 	.word	0x08014650
 8003eac:	08014654 	.word	0x08014654
 8003eb0:	08014658 	.word	0x08014658
 8003eb4:	08014660 	.word	0x08014660
 8003eb8:	08014664 	.word	0x08014664
 8003ebc:	0801466c 	.word	0x0801466c
 8003ec0:	08014670 	.word	0x08014670
 8003ec4:	200027e4 	.word	0x200027e4
 8003ec8:	08014678 	.word	0x08014678
 8003ecc:	08014680 	.word	0x08014680
 8003ed0:	08014684 	.word	0x08014684
 8003ed4:	0801468c 	.word	0x0801468c
 8003ed8:	08014690 	.word	0x08014690

08003edc <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <BiasMenu_getStatus+0x14>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20001e51 	.word	0x20001e51

08003ef4 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8003ef8:	f7fd fad0 	bl	800149c <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003efc:	4b09      	ldr	r3, [pc, #36]	; (8003f24 <BiasMenuEntryHandler+0x30>)
 8003efe:	2201      	movs	r2, #1
 8003f00:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003f02:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <BiasMenuEntryHandler+0x34>)
 8003f04:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003f08:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003f0a:	f001 f873 	bl	8004ff4 <BO_GetDcBiasEncoderValue>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	461a      	mov	r2, r3
 8003f12:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <BiasMenuEntryHandler+0x34>)
 8003f14:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003f16:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <BiasMenuEntryHandler+0x38>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003f1c:	230e      	movs	r3, #14
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	20001e51 	.word	0x20001e51
 8003f28:	40012c00 	.word	0x40012c00
 8003f2c:	20001e53 	.word	0x20001e53

08003f30 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuInputHandler Event captured\n");
	#endif

	BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8003f34:	2000      	movs	r0, #0
 8003f36:	f002 fbaf 	bl	8006698 <SM_GetEncoderValue>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f001 f865 	bl	800500c <BO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8003f42:	4b03      	ldr	r3, [pc, #12]	; (8003f50 <BiasMenuInputHandler+0x20>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003f48:	230e      	movs	r3, #14
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20001e53 	.word	0x20001e53

08003f54 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
		printf("BiasMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <BiasMenuExitHandler+0x1c>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003f5e:	f7fd fa9d 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8003f62:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <BiasMenuExitHandler+0x20>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003f68:	2301      	movs	r3, #1
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	20001e51 	.word	0x20001e51
 8003f74:	20001e53 	.word	0x20001e53

08003f78 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0

	switch(eNextState)
 8003f7e:	4baa      	ldr	r3, [pc, #680]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b0e      	cmp	r3, #14
 8003f84:	f200 8206 	bhi.w	8004394 <EM_ProcessEvent+0x41c>
 8003f88:	a201      	add	r2, pc, #4	; (adr r2, 8003f90 <EM_ProcessEvent+0x18>)
 8003f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8e:	bf00      	nop
 8003f90:	08003fcd 	.word	0x08003fcd
 8003f94:	08003ff9 	.word	0x08003ff9
 8003f98:	08004079 	.word	0x08004079
 8003f9c:	080040c5 	.word	0x080040c5
 8003fa0:	08004105 	.word	0x08004105
 8003fa4:	08004131 	.word	0x08004131
 8003fa8:	08004171 	.word	0x08004171
 8003fac:	080041cf 	.word	0x080041cf
 8003fb0:	080041fb 	.word	0x080041fb
 8003fb4:	08004395 	.word	0x08004395
 8003fb8:	08004231 	.word	0x08004231
 8003fbc:	0800428b 	.word	0x0800428b
 8003fc0:	080042b7 	.word	0x080042b7
 8003fc4:	080042e1 	.word	0x080042e1
 8003fc8:	08004365 	.word	0x08004365

			#ifdef EVENT_MENU_DEBUG
			  printf("Idle_State\n");
			#endif

			if(eNewEvent == evBlueBtn)
 8003fcc:	4b97      	ldr	r3, [pc, #604]	; (800422c <EM_ProcessEvent+0x2b4>)
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d105      	bne.n	8003fe0 <EM_ProcessEvent+0x68>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 8003fd4:	f000 fe24 	bl	8004c20 <ToplevelOutputMenuEntryHandler>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	461a      	mov	r2, r3
 8003fdc:	4b92      	ldr	r3, [pc, #584]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8003fde:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003fe0:	4b92      	ldr	r3, [pc, #584]	; (800422c <EM_ProcessEvent+0x2b4>)
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	f040 81d7 	bne.w	8004398 <EM_ProcessEvent+0x420>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003fea:	f000 fe3d 	bl	8004c68 <ToplevelInputMenuEntryHandler>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	4b8d      	ldr	r3, [pc, #564]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8003ff4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003ff6:	e1cf      	b.n	8004398 <EM_ProcessEvent+0x420>

			#ifdef EVENT_MENU_DEBUG
			  printf("Toplevel_Output_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8003ff8:	4b8c      	ldr	r3, [pc, #560]	; (800422c <EM_ProcessEvent+0x2b4>)
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b06      	cmp	r3, #6
 8003ffe:	d105      	bne.n	800400c <EM_ProcessEvent+0x94>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 8004000:	f000 fe20 	bl	8004c44 <ToplevelOutputMenuExitHandler>
 8004004:	4603      	mov	r3, r0
 8004006:	461a      	mov	r2, r3
 8004008:	4b87      	ldr	r3, [pc, #540]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800400a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 800400c:	4b87      	ldr	r3, [pc, #540]	; (800422c <EM_ProcessEvent+0x2b4>)
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d108      	bne.n	8004026 <EM_ProcessEvent+0xae>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8004014:	2000      	movs	r0, #0
 8004016:	f000 fdf3 	bl	8004c00 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 800401a:	f000 fc09 	bl	8004830 <FuncMainMenuEntryHandler>
 800401e:	4603      	mov	r3, r0
 8004020:	461a      	mov	r2, r3
 8004022:	4b81      	ldr	r3, [pc, #516]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004024:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004026:	4b81      	ldr	r3, [pc, #516]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b02      	cmp	r3, #2
 800402c:	d108      	bne.n	8004040 <EM_ProcessEvent+0xc8>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 800402e:	2000      	movs	r0, #0
 8004030:	f000 fde6 	bl	8004c00 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8004034:	f000 fb30 	bl	8004698 <FreqMainMenuEntryHandler>
 8004038:	4603      	mov	r3, r0
 800403a:	461a      	mov	r2, r3
 800403c:	4b7a      	ldr	r3, [pc, #488]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800403e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8004040:	4b7a      	ldr	r3, [pc, #488]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b03      	cmp	r3, #3
 8004046:	d108      	bne.n	800405a <EM_ProcessEvent+0xe2>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8004048:	2000      	movs	r0, #0
 800404a:	f000 fdd9 	bl	8004c00 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 800404e:	f000 fce5 	bl	8004a1c <GainMainMenuEntryHandler>
 8004052:	4603      	mov	r3, r0
 8004054:	461a      	mov	r2, r3
 8004056:	4b74      	ldr	r3, [pc, #464]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004058:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 800405a:	4b74      	ldr	r3, [pc, #464]	; (800422c <EM_ProcessEvent+0x2b4>)
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	2b04      	cmp	r3, #4
 8004060:	f040 819c 	bne.w	800439c <EM_ProcessEvent+0x424>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8004064:	2000      	movs	r0, #0
 8004066:	f000 fdcb 	bl	8004c00 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 800406a:	f7ff ff43 	bl	8003ef4 <BiasMenuEntryHandler>
 800406e:	4603      	mov	r3, r0
 8004070:	461a      	mov	r2, r3
 8004072:	4b6d      	ldr	r3, [pc, #436]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004074:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004076:	e191      	b.n	800439c <EM_ProcessEvent+0x424>

			#ifdef EVENT_MENU_DEBUG
			  printf("Toplevel_Input_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8004078:	4b6c      	ldr	r3, [pc, #432]	; (800422c <EM_ProcessEvent+0x2b4>)
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b06      	cmp	r3, #6
 800407e:	d105      	bne.n	800408c <EM_ProcessEvent+0x114>
			{
				eNextState = ToplevelInputMenuExitHandler();
 8004080:	f000 fe26 	bl	8004cd0 <ToplevelInputMenuExitHandler>
 8004084:	4603      	mov	r3, r0
 8004086:	461a      	mov	r2, r3
 8004088:	4b67      	ldr	r3, [pc, #412]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800408a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 800408c:	4b67      	ldr	r3, [pc, #412]	; (800422c <EM_ProcessEvent+0x2b4>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d108      	bne.n	80040a6 <EM_ProcessEvent+0x12e>
			{
				eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 8004094:	4b65      	ldr	r3, [pc, #404]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	4618      	mov	r0, r3
 800409a:	f000 fdf7 	bl	8004c8c <ToplevelInputMenuInputHandler>
 800409e:	4603      	mov	r3, r0
 80040a0:	461a      	mov	r2, r3
 80040a2:	4b61      	ldr	r3, [pc, #388]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80040a4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80040a6:	4b61      	ldr	r3, [pc, #388]	; (800422c <EM_ProcessEvent+0x2b4>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	f040 8178 	bne.w	80043a0 <EM_ProcessEvent+0x428>
			{

				eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 80040b0:	4b5e      	ldr	r3, [pc, #376]	; (800422c <EM_ProcessEvent+0x2b4>)
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fde9 	bl	8004c8c <ToplevelInputMenuInputHandler>
 80040ba:	4603      	mov	r3, r0
 80040bc:	461a      	mov	r2, r3
 80040be:	4b5a      	ldr	r3, [pc, #360]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80040c0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80040c2:	e16d      	b.n	80043a0 <EM_ProcessEvent+0x428>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 80040c4:	4b59      	ldr	r3, [pc, #356]	; (800422c <EM_ProcessEvent+0x2b4>)
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	2b06      	cmp	r3, #6
 80040ca:	d105      	bne.n	80040d8 <EM_ProcessEvent+0x160>
			{
				eNextState = FuncMainMenuExitHandler();
 80040cc:	f000 fbc2 	bl	8004854 <FuncMainMenuExitHandler>
 80040d0:	4603      	mov	r3, r0
 80040d2:	461a      	mov	r2, r3
 80040d4:	4b54      	ldr	r3, [pc, #336]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80040d6:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evBlueBtn)
 80040d8:	4b54      	ldr	r3, [pc, #336]	; (800422c <EM_ProcessEvent+0x2b4>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <EM_ProcessEvent+0x174>
			{
				eNextState = FuncSignalMenuEntryHandler();
 80040e0:	f000 fbcc 	bl	800487c <FuncSignalMenuEntryHandler>
 80040e4:	4603      	mov	r3, r0
 80040e6:	461a      	mov	r2, r3
 80040e8:	4b4f      	ldr	r3, [pc, #316]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80040ea:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80040ec:	4b4f      	ldr	r3, [pc, #316]	; (800422c <EM_ProcessEvent+0x2b4>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	f040 8157 	bne.w	80043a4 <EM_ProcessEvent+0x42c>
			{
				eNextState = FuncAuxMenuEntryHandler();
 80040f6:	f000 fc05 	bl	8004904 <FuncAuxMenuEntryHandler>
 80040fa:	4603      	mov	r3, r0
 80040fc:	461a      	mov	r2, r3
 80040fe:	4b4a      	ldr	r3, [pc, #296]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004100:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004102:	e14f      	b.n	80043a4 <EM_ProcessEvent+0x42c>

			#ifdef EVENT_MENU_DEBUG
				  printf("Func_Signal_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004104:	4b49      	ldr	r3, [pc, #292]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b05      	cmp	r3, #5
 800410a:	d105      	bne.n	8004118 <EM_ProcessEvent+0x1a0>
			{
				eNextState = FuncSignalMenuInputHandler();
 800410c:	f000 fbd4 	bl	80048b8 <FuncSignalMenuInputHandler>
 8004110:	4603      	mov	r3, r0
 8004112:	461a      	mov	r2, r3
 8004114:	4b44      	ldr	r3, [pc, #272]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004116:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004118:	4b44      	ldr	r3, [pc, #272]	; (800422c <EM_ProcessEvent+0x2b4>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b06      	cmp	r3, #6
 800411e:	f040 8143 	bne.w	80043a8 <EM_ProcessEvent+0x430>
			{
				eNextState = FuncSignalMenuExitHandler();
 8004122:	f000 fbdb 	bl	80048dc <FuncSignalMenuExitHandler>
 8004126:	4603      	mov	r3, r0
 8004128:	461a      	mov	r2, r3
 800412a:	4b3f      	ldr	r3, [pc, #252]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800412c:	701a      	strb	r2, [r3, #0]
			}


			break;
 800412e:	e13b      	b.n	80043a8 <EM_ProcessEvent+0x430>

			#ifdef EVENT_MENU_DEBUG
				  printf("Func_Aux_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004130:	4b3e      	ldr	r3, [pc, #248]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	2b05      	cmp	r3, #5
 8004136:	d105      	bne.n	8004144 <EM_ProcessEvent+0x1cc>
			{
				eNextState = FuncAuxMenuInputHandler();
 8004138:	f000 fc02 	bl	8004940 <FuncAuxMenuInputHandler>
 800413c:	4603      	mov	r3, r0
 800413e:	461a      	mov	r2, r3
 8004140:	4b39      	ldr	r3, [pc, #228]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004142:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004144:	4b39      	ldr	r3, [pc, #228]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	2b06      	cmp	r3, #6
 800414a:	d105      	bne.n	8004158 <EM_ProcessEvent+0x1e0>
			{
				eNextState = FuncAuxMenuExitHandler();
 800414c:	f000 fc46 	bl	80049dc <FuncAuxMenuExitHandler>
 8004150:	4603      	mov	r3, r0
 8004152:	461a      	mov	r2, r3
 8004154:	4b34      	ldr	r3, [pc, #208]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004156:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8004158:	4b34      	ldr	r3, [pc, #208]	; (800422c <EM_ProcessEvent+0x2b4>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	2b03      	cmp	r3, #3
 800415e:	f040 8125 	bne.w	80043ac <EM_ProcessEvent+0x434>
			{
				eNextState = FuncAuxToggleDutyMode();
 8004162:	f000 fc29 	bl	80049b8 <FuncAuxToggleDutyMode>
 8004166:	4603      	mov	r3, r0
 8004168:	461a      	mov	r2, r3
 800416a:	4b2f      	ldr	r3, [pc, #188]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800416c:	701a      	strb	r2, [r3, #0]
			}

			break;
 800416e:	e11d      	b.n	80043ac <EM_ProcessEvent+0x434>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8004170:	4b2e      	ldr	r3, [pc, #184]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	2b06      	cmp	r3, #6
 8004176:	d108      	bne.n	800418a <EM_ProcessEvent+0x212>
			{
				eNextState = GainMainMenuExitHandler();
 8004178:	f000 fc62 	bl	8004a40 <GainMainMenuExitHandler>
 800417c:	4603      	mov	r3, r0
 800417e:	461a      	mov	r2, r3
 8004180:	4b29      	ldr	r3, [pc, #164]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004182:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004184:	2002      	movs	r0, #2
 8004186:	f000 fd3b 	bl	8004c00 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 800418a:	4b28      	ldr	r3, [pc, #160]	; (800422c <EM_ProcessEvent+0x2b4>)
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d105      	bne.n	800419e <EM_ProcessEvent+0x226>
			{
				eNextState = GainSignalMenuEntryHandler();
 8004192:	f000 fc67 	bl	8004a64 <GainSignalMenuEntryHandler>
 8004196:	4603      	mov	r3, r0
 8004198:	461a      	mov	r2, r3
 800419a:	4b23      	ldr	r3, [pc, #140]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800419c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 800419e:	4b23      	ldr	r3, [pc, #140]	; (800422c <EM_ProcessEvent+0x2b4>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	f040 8104 	bne.w	80043b0 <EM_ProcessEvent+0x438>
			{
				eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80041a8:	2001      	movs	r0, #1
 80041aa:	f001 fff9 	bl	80061a0 <SM_GetOutputChannel>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	71fb      	strb	r3, [r7, #7]
				if(aux_output_func != PWM_FUNC_MODE)
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	2b06      	cmp	r3, #6
 80041bc:	f000 80f8 	beq.w	80043b0 <EM_ProcessEvent+0x438>
					eNextState = GainAuxMenuEntryHandler();
 80041c0:	f000 fcbe 	bl	8004b40 <GainAuxMenuEntryHandler>
 80041c4:	4603      	mov	r3, r0
 80041c6:	461a      	mov	r2, r3
 80041c8:	4b17      	ldr	r3, [pc, #92]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80041ca:	701a      	strb	r2, [r3, #0]
			}

			break;
 80041cc:	e0f0      	b.n	80043b0 <EM_ProcessEvent+0x438>

			#ifdef EVENT_MENU_DEBUG
				  printf("Gain_Signal_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 80041ce:	4b17      	ldr	r3, [pc, #92]	; (800422c <EM_ProcessEvent+0x2b4>)
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	2b05      	cmp	r3, #5
 80041d4:	d105      	bne.n	80041e2 <EM_ProcessEvent+0x26a>
			{
				eNextState = GainSignalMenuInputHandler();
 80041d6:	f000 fc77 	bl	8004ac8 <GainSignalMenuInputHandler>
 80041da:	4603      	mov	r3, r0
 80041dc:	461a      	mov	r2, r3
 80041de:	4b12      	ldr	r3, [pc, #72]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80041e0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80041e2:	4b12      	ldr	r3, [pc, #72]	; (800422c <EM_ProcessEvent+0x2b4>)
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b06      	cmp	r3, #6
 80041e8:	f040 80e4 	bne.w	80043b4 <EM_ProcessEvent+0x43c>
			{
				eNextState = GainSignalMenuExitHandler();
 80041ec:	f000 fc96 	bl	8004b1c <GainSignalMenuExitHandler>
 80041f0:	4603      	mov	r3, r0
 80041f2:	461a      	mov	r2, r3
 80041f4:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <EM_ProcessEvent+0x2b0>)
 80041f6:	701a      	strb	r2, [r3, #0]
			}

			break;
 80041f8:	e0dc      	b.n	80043b4 <EM_ProcessEvent+0x43c>

			#ifdef EVENT_MENU_DEBUG
				  printf("Gain_Aux_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 80041fa:	4b0c      	ldr	r3, [pc, #48]	; (800422c <EM_ProcessEvent+0x2b4>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b05      	cmp	r3, #5
 8004200:	d105      	bne.n	800420e <EM_ProcessEvent+0x296>
			{
				eNextState = GainAuxMenuInputHandler();
 8004202:	f000 fccd 	bl	8004ba0 <GainAuxMenuInputHandler>
 8004206:	4603      	mov	r3, r0
 8004208:	461a      	mov	r2, r3
 800420a:	4b07      	ldr	r3, [pc, #28]	; (8004228 <EM_ProcessEvent+0x2b0>)
 800420c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800420e:	4b07      	ldr	r3, [pc, #28]	; (800422c <EM_ProcessEvent+0x2b4>)
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b06      	cmp	r3, #6
 8004214:	f040 80d0 	bne.w	80043b8 <EM_ProcessEvent+0x440>
			{
				eNextState = GainAuxMenuExitHandler();
 8004218:	f000 fcd4 	bl	8004bc4 <GainAuxMenuExitHandler>
 800421c:	4603      	mov	r3, r0
 800421e:	461a      	mov	r2, r3
 8004220:	4b01      	ldr	r3, [pc, #4]	; (8004228 <EM_ProcessEvent+0x2b0>)
 8004222:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004224:	e0c8      	b.n	80043b8 <EM_ProcessEvent+0x440>
 8004226:	bf00      	nop
 8004228:	20001e52 	.word	0x20001e52
 800422c:	20001e53 	.word	0x20001e53

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Main_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8004230:	4b69      	ldr	r3, [pc, #420]	; (80043d8 <EM_ProcessEvent+0x460>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	2b06      	cmp	r3, #6
 8004236:	d108      	bne.n	800424a <EM_ProcessEvent+0x2d2>
			{
				eNextState = FreqMainMenuExitHandler();
 8004238:	f000 fa40 	bl	80046bc <FreqMainMenuExitHandler>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	4b66      	ldr	r3, [pc, #408]	; (80043dc <EM_ProcessEvent+0x464>)
 8004242:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004244:	2002      	movs	r0, #2
 8004246:	f000 fcdb 	bl	8004c00 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 800424a:	4b63      	ldr	r3, [pc, #396]	; (80043d8 <EM_ProcessEvent+0x460>)
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d105      	bne.n	800425e <EM_ProcessEvent+0x2e6>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8004252:	f000 fa4b 	bl	80046ec <FreqPresetMenuEntryHandler>
 8004256:	4603      	mov	r3, r0
 8004258:	461a      	mov	r2, r3
 800425a:	4b60      	ldr	r3, [pc, #384]	; (80043dc <EM_ProcessEvent+0x464>)
 800425c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 800425e:	4b5e      	ldr	r3, [pc, #376]	; (80043d8 <EM_ProcessEvent+0x460>)
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d105      	bne.n	8004272 <EM_ProcessEvent+0x2fa>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8004266:	f000 fa91 	bl	800478c <FreqAdjustMenuEntryHandler>
 800426a:	4603      	mov	r3, r0
 800426c:	461a      	mov	r2, r3
 800426e:	4b5b      	ldr	r3, [pc, #364]	; (80043dc <EM_ProcessEvent+0x464>)
 8004270:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8004272:	4b59      	ldr	r3, [pc, #356]	; (80043d8 <EM_ProcessEvent+0x460>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b03      	cmp	r3, #3
 8004278:	f040 80a0 	bne.w	80043bc <EM_ProcessEvent+0x444>
			{
				eNextState = FreqSweepMenuEntryHandler();
 800427c:	f000 f8c0 	bl	8004400 <FreqSweepMenuEntryHandler>
 8004280:	4603      	mov	r3, r0
 8004282:	461a      	mov	r2, r3
 8004284:	4b55      	ldr	r3, [pc, #340]	; (80043dc <EM_ProcessEvent+0x464>)
 8004286:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004288:	e098      	b.n	80043bc <EM_ProcessEvent+0x444>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Preset_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 800428a:	4b53      	ldr	r3, [pc, #332]	; (80043d8 <EM_ProcessEvent+0x460>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b05      	cmp	r3, #5
 8004290:	d105      	bne.n	800429e <EM_ProcessEvent+0x326>
			{
				eNextState = FreqPresetMenuInputHandler();
 8004292:	f000 fa57 	bl	8004744 <FreqPresetMenuInputHandler>
 8004296:	4603      	mov	r3, r0
 8004298:	461a      	mov	r2, r3
 800429a:	4b50      	ldr	r3, [pc, #320]	; (80043dc <EM_ProcessEvent+0x464>)
 800429c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800429e:	4b4e      	ldr	r3, [pc, #312]	; (80043d8 <EM_ProcessEvent+0x460>)
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b06      	cmp	r3, #6
 80042a4:	f040 808c 	bne.w	80043c0 <EM_ProcessEvent+0x448>
			{
				eNextState = FreqPresetMenuExitHandler();
 80042a8:	f000 fa5e 	bl	8004768 <FreqPresetMenuExitHandler>
 80042ac:	4603      	mov	r3, r0
 80042ae:	461a      	mov	r2, r3
 80042b0:	4b4a      	ldr	r3, [pc, #296]	; (80043dc <EM_ProcessEvent+0x464>)
 80042b2:	701a      	strb	r2, [r3, #0]
			}
			break;
 80042b4:	e084      	b.n	80043c0 <EM_ProcessEvent+0x448>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Adjust_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 80042b6:	4b48      	ldr	r3, [pc, #288]	; (80043d8 <EM_ProcessEvent+0x460>)
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	2b05      	cmp	r3, #5
 80042bc:	d105      	bne.n	80042ca <EM_ProcessEvent+0x352>
			{
				eNextState = FreqAdjustMenuInputHandler();
 80042be:	f000 fa81 	bl	80047c4 <FreqAdjustMenuInputHandler>
 80042c2:	4603      	mov	r3, r0
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b45      	ldr	r3, [pc, #276]	; (80043dc <EM_ProcessEvent+0x464>)
 80042c8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80042ca:	4b43      	ldr	r3, [pc, #268]	; (80043d8 <EM_ProcessEvent+0x460>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b06      	cmp	r3, #6
 80042d0:	d178      	bne.n	80043c4 <EM_ProcessEvent+0x44c>
			{
				eNextState = FreqAdjustMenuExitHandler();
 80042d2:	f000 fa83 	bl	80047dc <FreqAdjustMenuExitHandler>
 80042d6:	4603      	mov	r3, r0
 80042d8:	461a      	mov	r2, r3
 80042da:	4b40      	ldr	r3, [pc, #256]	; (80043dc <EM_ProcessEvent+0x464>)
 80042dc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80042de:	e071      	b.n	80043c4 <EM_ProcessEvent+0x44c>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Sweep_Menu_State\n");
			#endif

			if(eNewEvent == evBlueBtn)
 80042e0:	4b3d      	ldr	r3, [pc, #244]	; (80043d8 <EM_ProcessEvent+0x460>)
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d106      	bne.n	80042f6 <EM_ProcessEvent+0x37e>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 80042e8:	2007      	movs	r0, #7
 80042ea:	f000 f8df 	bl	80044ac <FreqSweepMenuInputHandler>
 80042ee:	4603      	mov	r3, r0
 80042f0:	461a      	mov	r2, r3
 80042f2:	4b3a      	ldr	r3, [pc, #232]	; (80043dc <EM_ProcessEvent+0x464>)
 80042f4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80042f6:	4b38      	ldr	r3, [pc, #224]	; (80043d8 <EM_ProcessEvent+0x460>)
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d106      	bne.n	800430c <EM_ProcessEvent+0x394>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 80042fe:	2008      	movs	r0, #8
 8004300:	f000 f8d4 	bl	80044ac <FreqSweepMenuInputHandler>
 8004304:	4603      	mov	r3, r0
 8004306:	461a      	mov	r2, r3
 8004308:	4b34      	ldr	r3, [pc, #208]	; (80043dc <EM_ProcessEvent+0x464>)
 800430a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800430c:	4b32      	ldr	r3, [pc, #200]	; (80043d8 <EM_ProcessEvent+0x460>)
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b03      	cmp	r3, #3
 8004312:	d106      	bne.n	8004322 <EM_ProcessEvent+0x3aa>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004314:	2009      	movs	r0, #9
 8004316:	f000 f8c9 	bl	80044ac <FreqSweepMenuInputHandler>
 800431a:	4603      	mov	r3, r0
 800431c:	461a      	mov	r2, r3
 800431e:	4b2f      	ldr	r3, [pc, #188]	; (80043dc <EM_ProcessEvent+0x464>)
 8004320:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8004322:	4b2d      	ldr	r3, [pc, #180]	; (80043d8 <EM_ProcessEvent+0x460>)
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b04      	cmp	r3, #4
 8004328:	d106      	bne.n	8004338 <EM_ProcessEvent+0x3c0>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 800432a:	200a      	movs	r0, #10
 800432c:	f000 f8be 	bl	80044ac <FreqSweepMenuInputHandler>
 8004330:	4603      	mov	r3, r0
 8004332:	461a      	mov	r2, r3
 8004334:	4b29      	ldr	r3, [pc, #164]	; (80043dc <EM_ProcessEvent+0x464>)
 8004336:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 8004338:	4b27      	ldr	r3, [pc, #156]	; (80043d8 <EM_ProcessEvent+0x460>)
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	2b05      	cmp	r3, #5
 800433e:	d106      	bne.n	800434e <EM_ProcessEvent+0x3d6>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 8004340:	200b      	movs	r0, #11
 8004342:	f000 f8b3 	bl	80044ac <FreqSweepMenuInputHandler>
 8004346:	4603      	mov	r3, r0
 8004348:	461a      	mov	r2, r3
 800434a:	4b24      	ldr	r3, [pc, #144]	; (80043dc <EM_ProcessEvent+0x464>)
 800434c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800434e:	4b22      	ldr	r3, [pc, #136]	; (80043d8 <EM_ProcessEvent+0x460>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b06      	cmp	r3, #6
 8004354:	d138      	bne.n	80043c8 <EM_ProcessEvent+0x450>
			{
				eNextState = FreqSweepMenuExitHandler();
 8004356:	f000 f97f 	bl	8004658 <FreqSweepMenuExitHandler>
 800435a:	4603      	mov	r3, r0
 800435c:	461a      	mov	r2, r3
 800435e:	4b1f      	ldr	r3, [pc, #124]	; (80043dc <EM_ProcessEvent+0x464>)
 8004360:	701a      	strb	r2, [r3, #0]
			}

			break;
 8004362:	e031      	b.n	80043c8 <EM_ProcessEvent+0x450>

			#ifdef EVENT_MENU_DEBUG
				  printf("Bias_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8004364:	4b1c      	ldr	r3, [pc, #112]	; (80043d8 <EM_ProcessEvent+0x460>)
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	2b05      	cmp	r3, #5
 800436a:	d105      	bne.n	8004378 <EM_ProcessEvent+0x400>
			{
				eNextState = BiasMenuInputHandler();
 800436c:	f7ff fde0 	bl	8003f30 <BiasMenuInputHandler>
 8004370:	4603      	mov	r3, r0
 8004372:	461a      	mov	r2, r3
 8004374:	4b19      	ldr	r3, [pc, #100]	; (80043dc <EM_ProcessEvent+0x464>)
 8004376:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004378:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <EM_ProcessEvent+0x460>)
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b06      	cmp	r3, #6
 800437e:	d125      	bne.n	80043cc <EM_ProcessEvent+0x454>
			{
				eNextState = BiasMenuExitHandler();
 8004380:	f7ff fde8 	bl	8003f54 <BiasMenuExitHandler>
 8004384:	4603      	mov	r3, r0
 8004386:	461a      	mov	r2, r3
 8004388:	4b14      	ldr	r3, [pc, #80]	; (80043dc <EM_ProcessEvent+0x464>)
 800438a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800438c:	2002      	movs	r0, #2
 800438e:	f000 fc37 	bl	8004c00 <ToplevelMenu_setStatus>
			}

			break;
 8004392:	e01b      	b.n	80043cc <EM_ProcessEvent+0x454>

		default:
			break;
 8004394:	bf00      	nop
 8004396:	e01a      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 8004398:	bf00      	nop
 800439a:	e018      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 800439c:	bf00      	nop
 800439e:	e016      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043a0:	bf00      	nop
 80043a2:	e014      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043a4:	bf00      	nop
 80043a6:	e012      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043a8:	bf00      	nop
 80043aa:	e010      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043ac:	bf00      	nop
 80043ae:	e00e      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043b0:	bf00      	nop
 80043b2:	e00c      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043b4:	bf00      	nop
 80043b6:	e00a      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043b8:	bf00      	nop
 80043ba:	e008      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043bc:	bf00      	nop
 80043be:	e006      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043c0:	bf00      	nop
 80043c2:	e004      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043c4:	bf00      	nop
 80043c6:	e002      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043c8:	bf00      	nop
 80043ca:	e000      	b.n	80043ce <EM_ProcessEvent+0x456>
			break;
 80043cc:	bf00      	nop
	}

}
 80043ce:	bf00      	nop
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20001e53 	.word	0x20001e53
 80043dc:	20001e52 	.word	0x20001e52

080043e0 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 80043ea:	4a04      	ldr	r2, [pc, #16]	; (80043fc <EM_SetNewEvent+0x1c>)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	7013      	strb	r3, [r2, #0]
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr
 80043fc:	20001e53 	.word	0x20001e53

08004400 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuEntryHandler captured\n");
	#endif

	DM_RefreshScreen();
 8004404:	f7fd f84a 	bl	800149c <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 8004408:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800440c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440e:	ee07 3a90 	vmov	s15, r3
 8004412:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004416:	4b20      	ldr	r3, [pc, #128]	; (8004498 <FreqSweepMenuEntryHandler+0x98>)
 8004418:	edd3 7a00 	vldr	s15, [r3]
 800441c:	eeb4 7a67 	vcmp.f32	s14, s15
 8004420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004424:	d009      	beq.n	800443a <FreqSweepMenuEntryHandler+0x3a>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8004426:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800442a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442c:	ee07 3a90 	vmov	s15, r3
 8004430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004434:	4b18      	ldr	r3, [pc, #96]	; (8004498 <FreqSweepMenuEntryHandler+0x98>)
 8004436:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 800443a:	4b17      	ldr	r3, [pc, #92]	; (8004498 <FreqSweepMenuEntryHandler+0x98>)
 800443c:	edd3 7a00 	vldr	s15, [r3]
 8004440:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8004444:	eef4 7a47 	vcmp.f32	s15, s14
 8004448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800444c:	d101      	bne.n	8004452 <FreqSweepMenuEntryHandler+0x52>
	{
		FS_SetSweepModeDown();
 800444e:	f000 ffdd 	bl	800540c <FS_SetSweepModeDown>
	}

	FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004452:	2000      	movs	r0, #0
 8004454:	f001 f830 	bl	80054b8 <FS_SetEncoderControlMode>
	FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004458:	2000      	movs	r0, #0
 800445a:	f001 f88d 	bl	8005578 <FS_SetSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 800445e:	f001 f8c7 	bl	80055f0 <FS_GetCalculatedSweepFrequencyInHertz>
 8004462:	eef0 7a40 	vmov.f32	s15, s0
 8004466:	4b0d      	ldr	r3, [pc, #52]	; (800449c <FreqSweepMenuEntryHandler+0x9c>)
 8004468:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 800446c:	4b0c      	ldr	r3, [pc, #48]	; (80044a0 <FreqSweepMenuEntryHandler+0xa0>)
 800446e:	2200      	movs	r2, #0
 8004470:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004472:	2009      	movs	r0, #9
 8004474:	f000 f81a 	bl	80044ac <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8004478:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <FreqSweepMenuEntryHandler+0xa0>)
 800447a:	f244 12a0 	movw	r2, #16800	; 0x41a0
 800447e:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 8004480:	4b07      	ldr	r3, [pc, #28]	; (80044a0 <FreqSweepMenuEntryHandler+0xa0>)
 8004482:	2200      	movs	r2, #0
 8004484:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 8004486:	4b07      	ldr	r3, [pc, #28]	; (80044a4 <FreqSweepMenuEntryHandler+0xa4>)
 8004488:	2204      	movs	r2, #4
 800448a:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 800448c:	4b06      	ldr	r3, [pc, #24]	; (80044a8 <FreqSweepMenuEntryHandler+0xa8>)
 800448e:	2200      	movs	r2, #0
 8004490:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004492:	230d      	movs	r3, #13
}
 8004494:	4618      	mov	r0, r3
 8004496:	bd80      	pop	{r7, pc}
 8004498:	20000124 	.word	0x20000124
 800449c:	20002088 	.word	0x20002088
 80044a0:	40000c00 	.word	0x40000c00
 80044a4:	20001e56 	.word	0x20001e56
 80044a8:	20001e53 	.word	0x20001e53

080044ac <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	4603      	mov	r3, r0
 80044b4:	71fb      	strb	r3, [r7, #7]
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif



	switch(pEvent)
 80044b6:	79fb      	ldrb	r3, [r7, #7]
 80044b8:	3b07      	subs	r3, #7
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	f200 80b2 	bhi.w	8004624 <FreqSweepMenuInputHandler+0x178>
 80044c0:	a201      	add	r2, pc, #4	; (adr r2, 80044c8 <FreqSweepMenuInputHandler+0x1c>)
 80044c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c6:	bf00      	nop
 80044c8:	080044dd 	.word	0x080044dd
 80044cc:	080044f7 	.word	0x080044f7
 80044d0:	08004615 	.word	0x08004615
 80044d4:	0800461d 	.word	0x0800461d
 80044d8:	08004531 	.word	0x08004531
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepEnable captured\n");
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 80044dc:	4b56      	ldr	r3, [pc, #344]	; (8004638 <FreqSweepMenuInputHandler+0x18c>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	4a55      	ldr	r2, [pc, #340]	; (8004638 <FreqSweepMenuInputHandler+0x18c>)
 80044e2:	f083 0301 	eor.w	r3, r3, #1
 80044e6:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 80044e8:	4b53      	ldr	r3, [pc, #332]	; (8004638 <FreqSweepMenuInputHandler+0x18c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a52      	ldr	r2, [pc, #328]	; (8004638 <FreqSweepMenuInputHandler+0x18c>)
 80044ee:	f083 0301 	eor.w	r3, r3, #1
 80044f2:	6013      	str	r3, [r2, #0]
			break;
 80044f4:	e097      	b.n	8004626 <FreqSweepMenuInputHandler+0x17a>
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepMode captured\n");
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 80044f6:	4b51      	ldr	r3, [pc, #324]	; (800463c <FreqSweepMenuInputHandler+0x190>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	f083 0301 	eor.w	r3, r3, #1
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	4b4e      	ldr	r3, [pc, #312]	; (800463c <FreqSweepMenuInputHandler+0x190>)
 8004502:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 8004504:	4b4d      	ldr	r3, [pc, #308]	; (800463c <FreqSweepMenuInputHandler+0x190>)
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d004      	beq.n	8004516 <FreqSweepMenuInputHandler+0x6a>
 800450c:	2b02      	cmp	r3, #2
 800450e:	d008      	beq.n	8004522 <FreqSweepMenuInputHandler+0x76>
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <FreqSweepMenuInputHandler+0x70>
 8004514:	e006      	b.n	8004524 <FreqSweepMenuInputHandler+0x78>
			{
				case SWEEP_MODE_DOWN:
					FS_SetSweepModeDown();
 8004516:	f000 ff79 	bl	800540c <FS_SetSweepModeDown>
					break;
 800451a:	e003      	b.n	8004524 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_UP:
					FS_SetSweepModeUp();
 800451c:	f000 ffa4 	bl	8005468 <FS_SetSweepModeUp>
					break;
 8004520:	e000      	b.n	8004524 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 8004522:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			FS_SetEncoderControlMode(theCurrentEncoderSweepFunction);
 8004524:	4b46      	ldr	r3, [pc, #280]	; (8004640 <FreqSweepMenuInputHandler+0x194>)
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f000 ffc5 	bl	80054b8 <FS_SetEncoderControlMode>

			break;
 800452e:	e07a      	b.n	8004626 <FreqSweepMenuInputHandler+0x17a>

			#ifdef EVENT_MENU_DEBUG
				printf("evEncoderSweep captured\n");
			#endif

			switch(theCurrentEncoderSweepFunction)
 8004530:	4b43      	ldr	r3, [pc, #268]	; (8004640 <FreqSweepMenuInputHandler+0x194>)
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <FreqSweepMenuInputHandler+0x92>
 8004538:	2b01      	cmp	r3, #1
 800453a:	d00b      	beq.n	8004554 <FreqSweepMenuInputHandler+0xa8>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 800453c:	e073      	b.n	8004626 <FreqSweepMenuInputHandler+0x17a>
					FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 800453e:	2000      	movs	r0, #0
 8004540:	f001 f81a 	bl	8005578 <FS_SetSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004544:	f001 f854 	bl	80055f0 <FS_GetCalculatedSweepFrequencyInHertz>
 8004548:	eef0 7a40 	vmov.f32	s15, s0
 800454c:	4b3d      	ldr	r3, [pc, #244]	; (8004644 <FreqSweepMenuInputHandler+0x198>)
 800454e:	edc3 7a00 	vstr	s15, [r3]
					break;
 8004552:	e05e      	b.n	8004612 <FreqSweepMenuInputHandler+0x166>
					switch(active_sweep_mode)
 8004554:	4b39      	ldr	r3, [pc, #228]	; (800463c <FreqSweepMenuInputHandler+0x190>)
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d002      	beq.n	8004562 <FreqSweepMenuInputHandler+0xb6>
 800455c:	2b01      	cmp	r3, #1
 800455e:	d02a      	beq.n	80045b6 <FreqSweepMenuInputHandler+0x10a>
							break;
 8004560:	e056      	b.n	8004610 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8004562:	4b39      	ldr	r3, [pc, #228]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 8004564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004566:	2b0c      	cmp	r3, #12
 8004568:	d803      	bhi.n	8004572 <FreqSweepMenuInputHandler+0xc6>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800456a:	4b37      	ldr	r3, [pc, #220]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 800456c:	220d      	movs	r2, #13
 800456e:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004570:	e04e      	b.n	8004610 <FreqSweepMenuInputHandler+0x164>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004572:	4b35      	ldr	r3, [pc, #212]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 8004574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800457e:	4b33      	ldr	r3, [pc, #204]	; (800464c <FreqSweepMenuInputHandler+0x1a0>)
 8004580:	edd3 7a00 	vldr	s15, [r3]
 8004584:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458c:	dd09      	ble.n	80045a2 <FreqSweepMenuInputHandler+0xf6>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 800458e:	4b2f      	ldr	r3, [pc, #188]	; (800464c <FreqSweepMenuInputHandler+0x1a0>)
 8004590:	edd3 7a00 	vldr	s15, [r3]
 8004594:	4b2c      	ldr	r3, [pc, #176]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 8004596:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800459a:	ee17 2a90 	vmov	r2, s15
 800459e:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80045a0:	e036      	b.n	8004610 <FreqSweepMenuInputHandler+0x164>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 80045a2:	4b29      	ldr	r3, [pc, #164]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 80045a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a6:	ee07 3a90 	vmov	s15, r3
 80045aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ae:	4b28      	ldr	r3, [pc, #160]	; (8004650 <FreqSweepMenuInputHandler+0x1a4>)
 80045b0:	edc3 7a00 	vstr	s15, [r3]
							break;
 80045b4:	e02c      	b.n	8004610 <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 80045b6:	4b24      	ldr	r3, [pc, #144]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 80045b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80045be:	4293      	cmp	r3, r2
 80045c0:	d904      	bls.n	80045cc <FreqSweepMenuInputHandler+0x120>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 80045c2:	4b21      	ldr	r3, [pc, #132]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 80045c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045c8:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80045ca:	e020      	b.n	800460e <FreqSweepMenuInputHandler+0x162>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 80045cc:	4b1e      	ldr	r3, [pc, #120]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	ee07 3a90 	vmov	s15, r3
 80045d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045d8:	4b1d      	ldr	r3, [pc, #116]	; (8004650 <FreqSweepMenuInputHandler+0x1a4>)
 80045da:	edd3 7a00 	vldr	s15, [r3]
 80045de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e6:	d509      	bpl.n	80045fc <FreqSweepMenuInputHandler+0x150>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 80045e8:	4b19      	ldr	r3, [pc, #100]	; (8004650 <FreqSweepMenuInputHandler+0x1a4>)
 80045ea:	edd3 7a00 	vldr	s15, [r3]
 80045ee:	4b16      	ldr	r3, [pc, #88]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 80045f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045f4:	ee17 2a90 	vmov	r2, s15
 80045f8:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80045fa:	e008      	b.n	800460e <FreqSweepMenuInputHandler+0x162>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 80045fc:	4b12      	ldr	r3, [pc, #72]	; (8004648 <FreqSweepMenuInputHandler+0x19c>)
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	ee07 3a90 	vmov	s15, r3
 8004604:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004608:	4b10      	ldr	r3, [pc, #64]	; (800464c <FreqSweepMenuInputHandler+0x1a0>)
 800460a:	edc3 7a00 	vstr	s15, [r3]
							break;
 800460e:	bf00      	nop
					break;
 8004610:	bf00      	nop
			break;
 8004612:	e008      	b.n	8004626 <FreqSweepMenuInputHandler+0x17a>

		// set sweep speed button
		case evSweepSpeedBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004614:	2000      	movs	r0, #0
 8004616:	f000 ff4f 	bl	80054b8 <FS_SetEncoderControlMode>

			break;
 800461a:	e004      	b.n	8004626 <FreqSweepMenuInputHandler+0x17a>

		// set sweep limit button
		case evSweepLimitBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 800461c:	2001      	movs	r0, #1
 800461e:	f000 ff4b 	bl	80054b8 <FS_SetEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 8004622:	e000      	b.n	8004626 <FreqSweepMenuInputHandler+0x17a>

		default:
			break;
 8004624:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004626:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <FreqSweepMenuInputHandler+0x1a8>)
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 800462c:	230d      	movs	r3, #13
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40000c00 	.word	0x40000c00
 800463c:	20001e54 	.word	0x20001e54
 8004640:	20001e55 	.word	0x20001e55
 8004644:	20002088 	.word	0x20002088
 8004648:	40012c00 	.word	0x40012c00
 800464c:	20000124 	.word	0x20000124
 8004650:	20000120 	.word	0x20000120
 8004654:	20001e53 	.word	0x20001e53

08004658 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800465c:	f7fc ff1e 	bl	800149c <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004660:	4b0a      	ldr	r3, [pc, #40]	; (800468c <FreqSweepMenuExitHandler+0x34>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a09      	ldr	r2, [pc, #36]	; (800468c <FreqSweepMenuExitHandler+0x34>)
 8004666:	f023 0301 	bic.w	r3, r3, #1
 800466a:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 800466c:	4b07      	ldr	r3, [pc, #28]	; (800468c <FreqSweepMenuExitHandler+0x34>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a06      	ldr	r2, [pc, #24]	; (800468c <FreqSweepMenuExitHandler+0x34>)
 8004672:	f023 0301 	bic.w	r3, r3, #1
 8004676:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004678:	4b05      	ldr	r3, [pc, #20]	; (8004690 <FreqSweepMenuExitHandler+0x38>)
 800467a:	2201      	movs	r2, #1
 800467c:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 800467e:	4b05      	ldr	r3, [pc, #20]	; (8004694 <FreqSweepMenuExitHandler+0x3c>)
 8004680:	2200      	movs	r2, #0
 8004682:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004684:	230a      	movs	r3, #10
}
 8004686:	4618      	mov	r0, r3
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40000c00 	.word	0x40000c00
 8004690:	20001e56 	.word	0x20001e56
 8004694:	20001e53 	.word	0x20001e53

08004698 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800469c:	f7fc fefe 	bl	800149c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80046a0:	4b04      	ldr	r3, [pc, #16]	; (80046b4 <FreqMainMenuEntryHandler+0x1c>)
 80046a2:	2201      	movs	r2, #1
 80046a4:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 80046a6:	4b04      	ldr	r3, [pc, #16]	; (80046b8 <FreqMainMenuEntryHandler+0x20>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80046ac:	230a      	movs	r3, #10
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	20001e56 	.word	0x20001e56
 80046b8:	20001e53 	.word	0x20001e53

080046bc <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
		printf("FreqMainMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80046c0:	4b07      	ldr	r3, [pc, #28]	; (80046e0 <FreqMainMenuExitHandler+0x24>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 80046c6:	4b07      	ldr	r3, [pc, #28]	; (80046e4 <FreqMainMenuExitHandler+0x28>)
 80046c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046cc:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 80046ce:	f7fc fee5 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 80046d2:	4b05      	ldr	r3, [pc, #20]	; (80046e8 <FreqMainMenuExitHandler+0x2c>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80046d8:	2301      	movs	r3, #1
}
 80046da:	4618      	mov	r0, r3
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20001e56 	.word	0x20001e56
 80046e4:	40012c00 	.word	0x40012c00
 80046e8:	20001e53 	.word	0x20001e53

080046ec <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80046f2:	f7fc fed3 	bl	800149c <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 80046f6:	f000 fe7d 	bl	80053f4 <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 80046fa:	4b0e      	ldr	r3, [pc, #56]	; (8004734 <FreqPresetMenuEntryHandler+0x48>)
 80046fc:	2202      	movs	r2, #2
 80046fe:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004700:	f000 fe2a 	bl	8005358 <FreqO_GetFPresetObject>
 8004704:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d008      	beq.n	800471e <FreqPresetMenuEntryHandler+0x32>
	{
		// set rotary encoder limit to full scale and set centre starting position
		ENCODER_TIMER->CNT = 32768;
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <FreqPresetMenuEntryHandler+0x4c>)
 800470e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004712:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004714:	4b08      	ldr	r3, [pc, #32]	; (8004738 <FreqPresetMenuEntryHandler+0x4c>)
 8004716:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800471a:	62da      	str	r2, [r3, #44]	; 0x2c
 800471c:	e002      	b.n	8004724 <FreqPresetMenuEntryHandler+0x38>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 800471e:	4807      	ldr	r0, [pc, #28]	; (800473c <FreqPresetMenuEntryHandler+0x50>)
 8004720:	f7fc ff02 	bl	8001528 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8004724:	4b06      	ldr	r3, [pc, #24]	; (8004740 <FreqPresetMenuEntryHandler+0x54>)
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 800472a:	230b      	movs	r3, #11
}
 800472c:	4618      	mov	r0, r3
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	20001e56 	.word	0x20001e56
 8004738:	40012c00 	.word	0x40012c00
 800473c:	08014698 	.word	0x08014698
 8004740:	20001e53 	.word	0x20001e53

08004744 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuInputHandler Event captured\n");
	#endif

	FreqO_MapEncoderPositionCoarse(SM_GetEncoderValue(ENCODER_NORMAL));
 8004748:	2000      	movs	r0, #0
 800474a:	f001 ffa5 	bl	8006698 <SM_GetEncoderValue>
 800474e:	4603      	mov	r3, r0
 8004750:	4618      	mov	r0, r3
 8004752:	f000 fd2f 	bl	80051b4 <FreqO_MapEncoderPositionCoarse>

	// stay in this state
	eNewEvent = evIdle;
 8004756:	4b03      	ldr	r3, [pc, #12]	; (8004764 <FreqPresetMenuInputHandler+0x20>)
 8004758:	2200      	movs	r2, #0
 800475a:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 800475c:	230b      	movs	r3, #11
}
 800475e:	4618      	mov	r0, r3
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	20001e53 	.word	0x20001e53

08004768 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800476c:	f7fc fe96 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004770:	4b04      	ldr	r3, [pc, #16]	; (8004784 <FreqPresetMenuExitHandler+0x1c>)
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004776:	4b04      	ldr	r3, [pc, #16]	; (8004788 <FreqPresetMenuExitHandler+0x20>)
 8004778:	2200      	movs	r2, #0
 800477a:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 800477c:	230a      	movs	r3, #10
}
 800477e:	4618      	mov	r0, r3
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20001e56 	.word	0x20001e56
 8004788:	20001e53 	.word	0x20001e53

0800478c <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004790:	f7fc fe84 	bl	800149c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 8004794:	4b08      	ldr	r3, [pc, #32]	; (80047b8 <FreqAdjustMenuEntryHandler+0x2c>)
 8004796:	2203      	movs	r2, #3
 8004798:	701a      	strb	r2, [r3, #0]

	// set rotary encoder limit to full scale and set OUTPUT_TIMER "TOP" starting position
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 800479a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800479e:	4a07      	ldr	r2, [pc, #28]	; (80047bc <FreqAdjustMenuEntryHandler+0x30>)
 80047a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a2:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80047a4:	4b05      	ldr	r3, [pc, #20]	; (80047bc <FreqAdjustMenuEntryHandler+0x30>)
 80047a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047aa:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80047ac:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <FreqAdjustMenuEntryHandler+0x34>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80047b2:	230c      	movs	r3, #12
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	20001e56 	.word	0x20001e56
 80047bc:	40012c00 	.word	0x40012c00
 80047c0:	20001e53 	.word	0x20001e53

080047c4 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustFreq();
 80047c8:	f000 fd9a 	bl	8005300 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 80047cc:	4b02      	ldr	r3, [pc, #8]	; (80047d8 <FreqAdjustMenuInputHandler+0x14>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80047d2:	230c      	movs	r3, #12
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	20001e53 	.word	0x20001e53

080047dc <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80047e0:	f7fc fe5c 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80047e4:	4b04      	ldr	r3, [pc, #16]	; (80047f8 <FreqAdjustMenuExitHandler+0x1c>)
 80047e6:	2201      	movs	r2, #1
 80047e8:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80047ea:	4b04      	ldr	r3, [pc, #16]	; (80047fc <FreqAdjustMenuExitHandler+0x20>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80047f0:	230a      	movs	r3, #10
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	20001e56 	.word	0x20001e56
 80047fc:	20001e53 	.word	0x20001e53

08004800 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004804:	4b03      	ldr	r3, [pc, #12]	; (8004814 <FreqMenu_getStatus+0x14>)
 8004806:	781b      	ldrb	r3, [r3, #0]
}
 8004808:	4618      	mov	r0, r3
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	20001e56 	.word	0x20001e56

08004818 <FuncMenu_getStatus>:
eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;



eFuncMenu_Status FuncMenu_getStatus()
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 800481c:	4b03      	ldr	r3, [pc, #12]	; (800482c <FuncMenu_getStatus+0x14>)
 800481e:	781b      	ldrb	r3, [r3, #0]
}
 8004820:	4618      	mov	r0, r3
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	20001e57 	.word	0x20001e57

08004830 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004834:	f7fc fe32 	bl	800149c <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004838:	4b04      	ldr	r3, [pc, #16]	; (800484c <FuncMainMenuEntryHandler+0x1c>)
 800483a:	2201      	movs	r2, #1
 800483c:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 800483e:	4b04      	ldr	r3, [pc, #16]	; (8004850 <FuncMainMenuEntryHandler+0x20>)
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004844:	2303      	movs	r3, #3
}
 8004846:	4618      	mov	r0, r3
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20001e57 	.word	0x20001e57
 8004850:	20001e53 	.word	0x20001e53

08004854 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuExitHandler Event captured\n");
	#endif

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 8004858:	4b06      	ldr	r3, [pc, #24]	; (8004874 <FuncMainMenuExitHandler+0x20>)
 800485a:	2200      	movs	r2, #0
 800485c:	701a      	strb	r2, [r3, #0]

	// reset the encoder range
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800485e:	2002      	movs	r0, #2
 8004860:	f000 f9ce 	bl	8004c00 <ToplevelMenu_setStatus>

	DM_RefreshScreen();
 8004864:	f7fc fe1a 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <FuncMainMenuExitHandler+0x24>)
 800486a:	2200      	movs	r2, #0
 800486c:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 800486e:	2301      	movs	r3, #1
}
 8004870:	4618      	mov	r0, r3
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20001e57 	.word	0x20001e57
 8004878:	20001e53 	.word	0x20001e53

0800487c <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004880:	f7fc fe0c 	bl	800149c <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004884:	f000 fee2 	bl	800564c <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 8004888:	4b08      	ldr	r3, [pc, #32]	; (80048ac <FuncSignalMenuEntryHandler+0x30>)
 800488a:	2202      	movs	r2, #2
 800488c:	701a      	strb	r2, [r3, #0]
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/

	ENCODER_TIMER->CNT = 32768;
 800488e:	4b08      	ldr	r3, [pc, #32]	; (80048b0 <FuncSignalMenuEntryHandler+0x34>)
 8004890:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004894:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004896:	4b06      	ldr	r3, [pc, #24]	; (80048b0 <FuncSignalMenuEntryHandler+0x34>)
 8004898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800489c:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 800489e:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <FuncSignalMenuEntryHandler+0x38>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80048a4:	2304      	movs	r3, #4
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	20001e57 	.word	0x20001e57
 80048b0:	40012c00 	.word	0x40012c00
 80048b4:	20001e53 	.word	0x20001e53

080048b8 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuInputHandler Event captured\n");
	#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80048bc:	2000      	movs	r0, #0
 80048be:	f001 feeb 	bl	8006698 <SM_GetEncoderValue>
 80048c2:	4603      	mov	r3, r0
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 fecd 	bl	8005664 <FuncO_MapEncoderPositionToSignalOutput>


	eNewEvent = evIdle;
 80048ca:	4b03      	ldr	r3, [pc, #12]	; (80048d8 <FuncSignalMenuInputHandler+0x20>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80048d0:	2304      	movs	r3, #4
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20001e53 	.word	0x20001e53

080048dc <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
		printf("FuncSignalMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80048e0:	4b06      	ldr	r3, [pc, #24]	; (80048fc <FuncSignalMenuExitHandler+0x20>)
 80048e2:	2201      	movs	r2, #1
 80048e4:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80048e6:	f7fc fdd9 	bl	800149c <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 80048ea:	f001 ff79 	bl	80067e0 <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 80048ee:	4b04      	ldr	r3, [pc, #16]	; (8004900 <FuncSignalMenuExitHandler+0x24>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80048f4:	2303      	movs	r3, #3
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	20001e57 	.word	0x20001e57
 8004900:	20001e53 	.word	0x20001e53

08004904 <FuncAuxMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuEntryHandler(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004908:	f7fc fdc8 	bl	800149c <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 800490c:	f000 fe9e 	bl	800564c <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_Aux_MENU;
 8004910:	4b08      	ldr	r3, [pc, #32]	; (8004934 <FuncAuxMenuEntryHandler+0x30>)
 8004912:	2203      	movs	r2, #3
 8004914:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
	*/
	ENCODER_TIMER->CNT = 32768;
 8004916:	4b08      	ldr	r3, [pc, #32]	; (8004938 <FuncAuxMenuEntryHandler+0x34>)
 8004918:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800491c:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 800491e:	4b06      	ldr	r3, [pc, #24]	; (8004938 <FuncAuxMenuEntryHandler+0x34>)
 8004920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004924:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004926:	4b05      	ldr	r3, [pc, #20]	; (800493c <FuncAuxMenuEntryHandler+0x38>)
 8004928:	2200      	movs	r2, #0
 800492a:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 800492c:	2305      	movs	r3, #5
}
 800492e:	4618      	mov	r0, r3
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20001e57 	.word	0x20001e57
 8004938:	40012c00 	.word	0x40012c00
 800493c:	20001e53 	.word	0x20001e53

08004940 <FuncAuxMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuInputHandler(void)
{
 8004940:	b590      	push	{r4, r7, lr}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuInputHandler Event captured\n");
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 8004946:	f001 ff2f 	bl	80067a8 <SM_IsFuncPwmDutyMode>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d01a      	beq.n	8004986 <FuncAuxMenuInputHandler+0x46>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8004950:	2000      	movs	r0, #0
 8004952:	f001 fea1 	bl	8006698 <SM_GetEncoderValue>
 8004956:	4603      	mov	r3, r0
 8004958:	80fb      	strh	r3, [r7, #6]
		PWM_AUX_OUT_TIM->CCR1 = (pow(enc_value, 2));
 800495a:	88fb      	ldrh	r3, [r7, #6]
 800495c:	4618      	mov	r0, r3
 800495e:	f7fb fdf9 	bl	8000554 <__aeabi_ui2d>
 8004962:	4603      	mov	r3, r0
 8004964:	460c      	mov	r4, r1
 8004966:	ed9f 1b10 	vldr	d1, [pc, #64]	; 80049a8 <FuncAuxMenuInputHandler+0x68>
 800496a:	ec44 3b10 	vmov	d0, r3, r4
 800496e:	f00e f983 	bl	8012c78 <pow>
 8004972:	ec53 2b10 	vmov	r2, r3, d0
 8004976:	4c0e      	ldr	r4, [pc, #56]	; (80049b0 <FuncAuxMenuInputHandler+0x70>)
 8004978:	4610      	mov	r0, r2
 800497a:	4619      	mov	r1, r3
 800497c:	f7fc f93c 	bl	8000bf8 <__aeabi_d2uiz>
 8004980:	4603      	mov	r3, r0
 8004982:	6363      	str	r3, [r4, #52]	; 0x34
 8004984:	e006      	b.n	8004994 <FuncAuxMenuInputHandler+0x54>
		//BO_SetPwmSignalOffsetForDuty(BO_GetOutputBias() + SM_GetEncoderValue(ENCODER_NORMAL));

	}
	else
	{
		FuncO_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004986:	2000      	movs	r0, #0
 8004988:	f001 fe86 	bl	8006698 <SM_GetEncoderValue>
 800498c:	4603      	mov	r3, r0
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fea2 	bl	80056d8 <FuncO_MapEncoderPositionToAuxOutput>
	}

	eNewEvent = evIdle;
 8004994:	4b07      	ldr	r3, [pc, #28]	; (80049b4 <FuncAuxMenuInputHandler+0x74>)
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 800499a:	2305      	movs	r3, #5
}
 800499c:	4618      	mov	r0, r3
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd90      	pop	{r4, r7, pc}
 80049a4:	f3af 8000 	nop.w
 80049a8:	00000000 	.word	0x00000000
 80049ac:	40000000 	.word	0x40000000
 80049b0:	40000400 	.word	0x40000400
 80049b4:	20001e53 	.word	0x20001e53

080049b8 <FuncAuxToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncAuxToggleDutyMode()
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 80049bc:	f001 ff00 	bl	80067c0 <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 80049c0:	4b04      	ldr	r3, [pc, #16]	; (80049d4 <FuncAuxToggleDutyMode+0x1c>)
 80049c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80049c6:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 80049c8:	4b03      	ldr	r3, [pc, #12]	; (80049d8 <FuncAuxToggleDutyMode+0x20>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 80049ce:	2305      	movs	r3, #5
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	20001e53 	.word	0x20001e53

080049dc <FuncAuxMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuExitHandler()
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
		printf("FuncAuxMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80049e0:	4b06      	ldr	r3, [pc, #24]	; (80049fc <FuncAuxMenuExitHandler+0x20>)
 80049e2:	2201      	movs	r2, #1
 80049e4:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;
	SM_ResetFuncPwmDutyMode();
 80049e6:	f001 fefb 	bl	80067e0 <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 80049ea:	f7fc fd57 	bl	800149c <DM_RefreshScreen>

	eNewEvent = evIdle;
 80049ee:	4b04      	ldr	r3, [pc, #16]	; (8004a00 <FuncAuxMenuExitHandler+0x24>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80049f4:	2303      	movs	r3, #3
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	20001e57 	.word	0x20001e57
 8004a00:	20001e53 	.word	0x20001e53

08004a04 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004a08:	4b03      	ldr	r3, [pc, #12]	; (8004a18 <GainMenu_getStatus+0x14>)
 8004a0a:	781b      	ldrb	r3, [r3, #0]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	20001e58 	.word	0x20001e58

08004a1c <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004a20:	f7fc fd3c 	bl	800149c <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004a24:	4b04      	ldr	r3, [pc, #16]	; (8004a38 <GainMainMenuEntryHandler+0x1c>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004a2a:	4b04      	ldr	r3, [pc, #16]	; (8004a3c <GainMainMenuEntryHandler+0x20>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004a30:	2306      	movs	r3, #6
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	20001e58 	.word	0x20001e58
 8004a3c:	20001e53 	.word	0x20001e53

08004a40 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004a44:	4b05      	ldr	r3, [pc, #20]	; (8004a5c <GainMainMenuExitHandler+0x1c>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004a4a:	f7fc fd27 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004a4e:	4b04      	ldr	r3, [pc, #16]	; (8004a60 <GainMainMenuExitHandler+0x20>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004a54:	2301      	movs	r3, #1
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	20001e58 	.word	0x20001e58
 8004a60:	20001e53 	.word	0x20001e53

08004a64 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004a6a:	f7fc fd17 	bl	800149c <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 8004a6e:	f001 f82b 	bl	8005ac8 <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 8004a72:	f001 fec1 	bl	80067f8 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8004a76:	4b10      	ldr	r3, [pc, #64]	; (8004ab8 <GainSignalMenuEntryHandler+0x54>)
 8004a78:	2202      	movs	r2, #2
 8004a7a:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	f001 fb8f 	bl	80061a0 <SM_GetOutputChannel>
 8004a82:	4603      	mov	r3, r0
 8004a84:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004a88:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d008      	beq.n	8004aa2 <GainSignalMenuEntryHandler+0x3e>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8004a90:	4b0a      	ldr	r3, [pc, #40]	; (8004abc <GainSignalMenuEntryHandler+0x58>)
 8004a92:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004a96:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004a98:	4b08      	ldr	r3, [pc, #32]	; (8004abc <GainSignalMenuEntryHandler+0x58>)
 8004a9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004aa0:	e002      	b.n	8004aa8 <GainSignalMenuEntryHandler+0x44>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004aa2:	4807      	ldr	r0, [pc, #28]	; (8004ac0 <GainSignalMenuEntryHandler+0x5c>)
 8004aa4:	f7fc fd40 	bl	8001528 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004aa8:	4b06      	ldr	r3, [pc, #24]	; (8004ac4 <GainSignalMenuEntryHandler+0x60>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004aae:	2307      	movs	r3, #7
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	20001e58 	.word	0x20001e58
 8004abc:	40012c00 	.word	0x40012c00
 8004ac0:	080146d4 	.word	0x080146d4
 8004ac4:	20001e53 	.word	0x20001e53

08004ac8 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuInputHandler Event captured\n");
	#endif

	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8004ace:	2000      	movs	r0, #0
 8004ad0:	f001 fb66 	bl	80061a0 <SM_GetOutputChannel>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004ada:	607b      	str	r3, [r7, #4]
	if(tmpFuncProfile)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d012      	beq.n	8004b08 <GainSignalMenuInputHandler+0x40>
	{
		if(tmpFuncProfile->func == PWM_FUNC_MODE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	2b06      	cmp	r3, #6
 8004ae8:	d107      	bne.n	8004afa <GainSignalMenuInputHandler+0x32>
		{
			GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_INVERSE));
 8004aea:	2001      	movs	r0, #1
 8004aec:	f001 fdd4 	bl	8006698 <SM_GetEncoderValue>
 8004af0:	4603      	mov	r3, r0
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fff4 	bl	8005ae0 <GO_MapEncoderPositionToSignalOutput>
 8004af8:	e006      	b.n	8004b08 <GainSignalMenuInputHandler+0x40>

		}
		else
		{
			VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004afa:	2000      	movs	r0, #0
 8004afc:	f001 fdcc 	bl	8006698 <SM_GetEncoderValue>
 8004b00:	4603      	mov	r3, r0
 8004b02:	4618      	mov	r0, r3
 8004b04:	f001 ffea 	bl	8006adc <VPP_MapEncoderPositionToSignalOutput>
		}
	}
	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	//

	eNewEvent = evYellowBtn;
 8004b08:	4b03      	ldr	r3, [pc, #12]	; (8004b18 <GainSignalMenuInputHandler+0x50>)
 8004b0a:	2203      	movs	r2, #3
 8004b0c:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004b0e:	2307      	movs	r3, #7
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3708      	adds	r7, #8
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	20001e53 	.word	0x20001e53

08004b1c <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004b20:	4b05      	ldr	r3, [pc, #20]	; (8004b38 <GainSignalMenuExitHandler+0x1c>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004b26:	f7fc fcb9 	bl	800149c <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004b2a:	4b04      	ldr	r3, [pc, #16]	; (8004b3c <GainSignalMenuExitHandler+0x20>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004b30:	2306      	movs	r3, #6
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	20001e58 	.word	0x20001e58
 8004b3c:	20001e53 	.word	0x20001e53

08004b40 <GainAuxMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuEntryHandler()
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004b46:	f7fc fca9 	bl	800149c <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004b4a:	f001 fe55 	bl	80067f8 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_Aux_MENU;
 8004b4e:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <GainAuxMenuEntryHandler+0x50>)
 8004b50:	2203      	movs	r2, #3
 8004b52:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile;
 8004b54:	2001      	movs	r0, #1
 8004b56:	f001 fb23 	bl	80061a0 <SM_GetOutputChannel>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004b60:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d008      	beq.n	8004b7a <GainAuxMenuEntryHandler+0x3a>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 8004b68:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <GainAuxMenuEntryHandler+0x54>)
 8004b6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004b6e:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004b70:	4b08      	ldr	r3, [pc, #32]	; (8004b94 <GainAuxMenuEntryHandler+0x54>)
 8004b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b76:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b78:	e002      	b.n	8004b80 <GainAuxMenuEntryHandler+0x40>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004b7a:	4807      	ldr	r0, [pc, #28]	; (8004b98 <GainAuxMenuEntryHandler+0x58>)
 8004b7c:	f7fc fcd4 	bl	8001528 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004b80:	4b06      	ldr	r3, [pc, #24]	; (8004b9c <GainAuxMenuEntryHandler+0x5c>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8004b86:	2308      	movs	r3, #8
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3708      	adds	r7, #8
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	20001e58 	.word	0x20001e58
 8004b94:	40012c00 	.word	0x40012c00
 8004b98:	080146d4 	.word	0x080146d4
 8004b9c:	20001e53 	.word	0x20001e53

08004ba0 <GainAuxMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuInputHandler()
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuInputHandler Event captured\n");
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	VPP_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8004ba4:	2000      	movs	r0, #0
 8004ba6:	f001 fd77 	bl	8006698 <SM_GetEncoderValue>
 8004baa:	4603      	mov	r3, r0
 8004bac:	4618      	mov	r0, r3
 8004bae:	f001 ffcf 	bl	8006b50 <VPP_MapEncoderPositionToAuxOutput>

	eNewEvent = evYellowBtn;
 8004bb2:	4b03      	ldr	r3, [pc, #12]	; (8004bc0 <GainAuxMenuInputHandler+0x20>)
 8004bb4:	2203      	movs	r2, #3
 8004bb6:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8004bb8:	2308      	movs	r3, #8
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	20001e53 	.word	0x20001e53

08004bc4 <GainAuxMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuExitHandler()
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004bc8:	4b05      	ldr	r3, [pc, #20]	; (8004be0 <GainAuxMenuExitHandler+0x1c>)
 8004bca:	2201      	movs	r2, #1
 8004bcc:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004bce:	f7fc fc65 	bl	800149c <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004bd2:	4b04      	ldr	r3, [pc, #16]	; (8004be4 <GainAuxMenuExitHandler+0x20>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004bd8:	2306      	movs	r3, #6
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20001e58 	.word	0x20001e58
 8004be4:	20001e53 	.word	0x20001e53

08004be8 <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8004bec:	4b03      	ldr	r3, [pc, #12]	; (8004bfc <ToplevelMenu_getStatus+0x14>)
 8004bee:	781b      	ldrb	r3, [r3, #0]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	20000000 	.word	0x20000000

08004c00 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	4603      	mov	r3, r0
 8004c08:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8004c0a:	4a04      	ldr	r2, [pc, #16]	; (8004c1c <ToplevelMenu_setStatus+0x1c>)
 8004c0c:	79fb      	ldrb	r3, [r7, #7]
 8004c0e:	7013      	strb	r3, [r2, #0]
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	20000000 	.word	0x20000000

08004c20 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004c24:	f7fc fc3a 	bl	800149c <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004c28:	4b04      	ldr	r3, [pc, #16]	; (8004c3c <ToplevelOutputMenuEntryHandler+0x1c>)
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004c2e:	4b04      	ldr	r3, [pc, #16]	; (8004c40 <ToplevelOutputMenuEntryHandler+0x20>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004c34:	2301      	movs	r3, #1
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	20000000 	.word	0x20000000
 8004c40:	20001e53 	.word	0x20001e53

08004c44 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004c48:	f7fc fc28 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004c4c:	4b04      	ldr	r3, [pc, #16]	; (8004c60 <ToplevelOutputMenuExitHandler+0x1c>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004c52:	4b04      	ldr	r3, [pc, #16]	; (8004c64 <ToplevelOutputMenuExitHandler+0x20>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	20000000 	.word	0x20000000
 8004c64:	20001e53 	.word	0x20001e53

08004c68 <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004c6c:	f7fc fc16 	bl	800149c <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 8004c70:	4b04      	ldr	r3, [pc, #16]	; (8004c84 <ToplevelInputMenuEntryHandler+0x1c>)
 8004c72:	2203      	movs	r2, #3
 8004c74:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004c76:	4b04      	ldr	r3, [pc, #16]	; (8004c88 <ToplevelInputMenuEntryHandler+0x20>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004c7c:	2302      	movs	r3, #2
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000000 	.word	0x20000000
 8004c88:	20001e53 	.word	0x20001e53

08004c8c <ToplevelInputMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuInputHandler(eSystemEvent pEvent)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	4603      	mov	r3, r0
 8004c94:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuInputHandler Event captured\n");
	#endif


		switch(pEvent)
 8004c96:	79fb      	ldrb	r3, [r7, #7]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d002      	beq.n	8004ca2 <ToplevelInputMenuInputHandler+0x16>
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d003      	beq.n	8004ca8 <ToplevelInputMenuInputHandler+0x1c>
				// re-enable the trigger input for new mode
				ToplevelInputMenuInputHandler(evBlueBtn);
				break;

			default:
				break;
 8004ca0:	e00b      	b.n	8004cba <ToplevelInputMenuInputHandler+0x2e>
				IT_ArbitrateInputTrigger();
 8004ca2:	f001 f809 	bl	8005cb8 <IT_ArbitrateInputTrigger>
				break;
 8004ca6:	e008      	b.n	8004cba <ToplevelInputMenuInputHandler+0x2e>
				IT_CycleInputTriggerMode();
 8004ca8:	f001 f914 	bl	8005ed4 <IT_CycleInputTriggerMode>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8004cac:	2001      	movs	r0, #1
 8004cae:	f7ff ffed 	bl	8004c8c <ToplevelInputMenuInputHandler>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8004cb2:	2001      	movs	r0, #1
 8004cb4:	f7ff ffea 	bl	8004c8c <ToplevelInputMenuInputHandler>
				break;
 8004cb8:	bf00      	nop
		}
	// stay in this state
	eNewEvent = evIdle;
 8004cba:	4b04      	ldr	r3, [pc, #16]	; (8004ccc <ToplevelInputMenuInputHandler+0x40>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004cc0:	2302      	movs	r3, #2
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20001e53 	.word	0x20001e53

08004cd0 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004cd4:	f7fc fbe2 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004cd8:	4b04      	ldr	r3, [pc, #16]	; (8004cec <ToplevelInputMenuExitHandler+0x1c>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004cde:	4b04      	ldr	r3, [pc, #16]	; (8004cf0 <ToplevelInputMenuExitHandler+0x20>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	20000000 	.word	0x20000000
 8004cf0:	20001e53 	.word	0x20001e53

08004cf4 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004cfc:	4b07      	ldr	r3, [pc, #28]	; (8004d1c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004cfe:	695a      	ldr	r2, [r3, #20]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4013      	ands	r3, r2
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d101      	bne.n	8004d0e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e000      	b.n	8004d10 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40010400 	.word	0x40010400

08004d20 <IM_Init>:
uint16_t encbtn_last_interrupt_time = 0;
uint16_t encpos_last_interrupt_time = 0;


void IM_Init()
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004d24:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <IM_Init+0x1c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a04      	ldr	r2, [pc, #16]	; (8004d3c <IM_Init+0x1c>)
 8004d2a:	f043 0301 	orr.w	r3, r3, #1
 8004d2e:	6013      	str	r3, [r2, #0]
}
 8004d30:	bf00      	nop
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40014400 	.word	0x40014400

08004d40 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
	#ifdef ENABLE_PWM_SWEEP
		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
	#endif	//ENABLE_PWM_SWEEP

		// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004d44:	4b2a      	ldr	r3, [pc, #168]	; (8004df0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	2b10      	cmp	r3, #16
 8004d4e:	d11f      	bne.n	8004d90 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x50>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 8004d50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d56:	ee07 3a90 	vmov	s15, r3
 8004d5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d5e:	4b25      	ldr	r3, [pc, #148]	; (8004df4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb4>)
 8004d60:	edd3 7a00 	vldr	s15, [r3]
 8004d64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6c:	db0a      	blt.n	8004d84 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x44>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8004d6e:	4b22      	ldr	r3, [pc, #136]	; (8004df8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb8>)
 8004d70:	edd3 7a00 	vldr	s15, [r3]
 8004d74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d7c:	ee17 2a90 	vmov	r2, s15
 8004d80:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8004d82:	e02f      	b.n	8004de4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
			OUTPUT_TIMER->ARR++;
 8004d84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d8a:	3201      	adds	r2, #1
 8004d8c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004d8e:	e029      	b.n	8004de4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8004d90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d105      	bne.n	8004da6 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x66>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8004d9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004da2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004da4:	e01e      	b.n	8004de4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8004da6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dac:	ee07 3a90 	vmov	s15, r3
 8004db0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004db4:	4b10      	ldr	r3, [pc, #64]	; (8004df8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb8>)
 8004db6:	edd3 7a00 	vldr	s15, [r3]
 8004dba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc2:	d80a      	bhi.n	8004dda <IM_SWEEP_UPDATE_TIM_IRQHandler+0x9a>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004dc4:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xb4>)
 8004dc6:	edd3 7a00 	vldr	s15, [r3]
 8004dca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004dce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dd2:	ee17 2a90 	vmov	r2, s15
 8004dd6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004dd8:	e004      	b.n	8004de4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>
				OUTPUT_TIMER->ARR--;
 8004dda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de0:	3a01      	subs	r2, #1
 8004de2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004de4:	bf00      	nop
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	40000c00 	.word	0x40000c00
 8004df4:	20000124 	.word	0x20000124
 8004df8:	20000120 	.word	0x20000120

08004dfc <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004e02:	4b0f      	ldr	r3, [pc, #60]	; (8004e40 <IM_BTN1_EXTI14_Handler+0x44>)
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004e08:	88fb      	ldrh	r3, [r7, #6]
 8004e0a:	4a0e      	ldr	r2, [pc, #56]	; (8004e44 <IM_BTN1_EXTI14_Handler+0x48>)
 8004e0c:	8812      	ldrh	r2, [r2, #0]
 8004e0e:	1a9b      	subs	r3, r3, r2
 8004e10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e14:	dd0c      	ble.n	8004e30 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004e16:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004e1a:	f7ff ff6b 	bl	8004cf4 <LL_EXTI_IsActiveFlag_0_31>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004e24:	2001      	movs	r0, #1
 8004e26:	f7ff fadb 	bl	80043e0 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004e2a:	4807      	ldr	r0, [pc, #28]	; (8004e48 <IM_BTN1_EXTI14_Handler+0x4c>)
 8004e2c:	f00b fe0a 	bl	8010a44 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004e30:	4a04      	ldr	r2, [pc, #16]	; (8004e44 <IM_BTN1_EXTI14_Handler+0x48>)
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	8013      	strh	r3, [r2, #0]


}
 8004e36:	bf00      	nop
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40014400 	.word	0x40014400
 8004e44:	20001e5a 	.word	0x20001e5a
 8004e48:	0801470c 	.word	0x0801470c

08004e4c <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004e52:	4b0f      	ldr	r3, [pc, #60]	; (8004e90 <IM_BTN2_EXTI15_Handler+0x44>)
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004e58:	88fb      	ldrh	r3, [r7, #6]
 8004e5a:	4a0e      	ldr	r2, [pc, #56]	; (8004e94 <IM_BTN2_EXTI15_Handler+0x48>)
 8004e5c:	8812      	ldrh	r2, [r2, #0]
 8004e5e:	1a9b      	subs	r3, r3, r2
 8004e60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e64:	dd0c      	ble.n	8004e80 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004e66:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004e6a:	f7ff ff43 	bl	8004cf4 <LL_EXTI_IsActiveFlag_0_31>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d005      	beq.n	8004e80 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004e74:	2003      	movs	r0, #3
 8004e76:	f7ff fab3 	bl	80043e0 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004e7a:	4807      	ldr	r0, [pc, #28]	; (8004e98 <IM_BTN2_EXTI15_Handler+0x4c>)
 8004e7c:	f00b fde2 	bl	8010a44 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004e80:	4a04      	ldr	r2, [pc, #16]	; (8004e94 <IM_BTN2_EXTI15_Handler+0x48>)
 8004e82:	88fb      	ldrh	r3, [r7, #6]
 8004e84:	8013      	strh	r3, [r2, #0]


}
 8004e86:	bf00      	nop
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40014400 	.word	0x40014400
 8004e94:	20001e5c 	.word	0x20001e5c
 8004e98:	08014724 	.word	0x08014724

08004e9c <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004ea2:	4b0e      	ldr	r3, [pc, #56]	; (8004edc <IM_BTN3_EXTI0_Handler+0x40>)
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004ea8:	88fb      	ldrh	r3, [r7, #6]
 8004eaa:	4a0d      	ldr	r2, [pc, #52]	; (8004ee0 <IM_BTN3_EXTI0_Handler+0x44>)
 8004eac:	8812      	ldrh	r2, [r2, #0]
 8004eae:	1a9b      	subs	r3, r3, r2
 8004eb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004eb4:	dd0b      	ble.n	8004ece <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004eb6:	2001      	movs	r0, #1
 8004eb8:	f7ff ff1c 	bl	8004cf4 <LL_EXTI_IsActiveFlag_0_31>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d005      	beq.n	8004ece <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004ec2:	2004      	movs	r0, #4
 8004ec4:	f7ff fa8c 	bl	80043e0 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8004ec8:	4806      	ldr	r0, [pc, #24]	; (8004ee4 <IM_BTN3_EXTI0_Handler+0x48>)
 8004eca:	f00b fdbb 	bl	8010a44 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004ece:	4a04      	ldr	r2, [pc, #16]	; (8004ee0 <IM_BTN3_EXTI0_Handler+0x44>)
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	8013      	strh	r3, [r2, #0]


}
 8004ed4:	bf00      	nop
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40014400 	.word	0x40014400
 8004ee0:	20001e5e 	.word	0x20001e5e
 8004ee4:	08014740 	.word	0x08014740

08004ee8 <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004eee:	4b0e      	ldr	r3, [pc, #56]	; (8004f28 <IM_BTN4_EXTI1_Handler+0x40>)
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004ef4:	88fb      	ldrh	r3, [r7, #6]
 8004ef6:	4a0d      	ldr	r2, [pc, #52]	; (8004f2c <IM_BTN4_EXTI1_Handler+0x44>)
 8004ef8:	8812      	ldrh	r2, [r2, #0]
 8004efa:	1a9b      	subs	r3, r3, r2
 8004efc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f00:	dd0b      	ble.n	8004f1a <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004f02:	2002      	movs	r0, #2
 8004f04:	f7ff fef6 	bl	8004cf4 <LL_EXTI_IsActiveFlag_0_31>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d005      	beq.n	8004f1a <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8004f0e:	2002      	movs	r0, #2
 8004f10:	f7ff fa66 	bl	80043e0 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8004f14:	4806      	ldr	r0, [pc, #24]	; (8004f30 <IM_BTN4_EXTI1_Handler+0x48>)
 8004f16:	f00b fd95 	bl	8010a44 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8004f1a:	4a04      	ldr	r2, [pc, #16]	; (8004f2c <IM_BTN4_EXTI1_Handler+0x44>)
 8004f1c:	88fb      	ldrh	r3, [r7, #6]
 8004f1e:	8013      	strh	r3, [r2, #0]


}
 8004f20:	bf00      	nop
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40014400 	.word	0x40014400
 8004f2c:	20001e60 	.word	0x20001e60
 8004f30:	08014758 	.word	0x08014758

08004f34 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f3a:	4b0e      	ldr	r3, [pc, #56]	; (8004f74 <IM_ENC_EXTI2_Handler+0x40>)
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004f40:	88fb      	ldrh	r3, [r7, #6]
 8004f42:	4a0d      	ldr	r2, [pc, #52]	; (8004f78 <IM_ENC_EXTI2_Handler+0x44>)
 8004f44:	8812      	ldrh	r2, [r2, #0]
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f4c:	dd0b      	ble.n	8004f66 <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8004f4e:	2004      	movs	r0, #4
 8004f50:	f7ff fed0 	bl	8004cf4 <LL_EXTI_IsActiveFlag_0_31>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d005      	beq.n	8004f66 <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 8004f5a:	2006      	movs	r0, #6
 8004f5c:	f7ff fa40 	bl	80043e0 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8004f60:	4806      	ldr	r0, [pc, #24]	; (8004f7c <IM_ENC_EXTI2_Handler+0x48>)
 8004f62:	f00b fd6f 	bl	8010a44 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 8004f66:	4a04      	ldr	r2, [pc, #16]	; (8004f78 <IM_ENC_EXTI2_Handler+0x44>)
 8004f68:	88fb      	ldrh	r3, [r7, #6]
 8004f6a:	8013      	strh	r3, [r2, #0]


}
 8004f6c:	bf00      	nop
 8004f6e:	3708      	adds	r7, #8
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	40014400 	.word	0x40014400
 8004f78:	20001e62 	.word	0x20001e62
 8004f7c:	08014770 	.word	0x08014770

08004f80 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8004f86:	4b11      	ldr	r3, [pc, #68]	; (8004fcc <IM_ENC_DIRF_Handler+0x4c>)
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f92:	d117      	bne.n	8004fc4 <IM_ENC_DIRF_Handler+0x44>
	{
		uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004f94:	4b0e      	ldr	r3, [pc, #56]	; (8004fd0 <IM_ENC_DIRF_Handler+0x50>)
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	80fb      	strh	r3, [r7, #6]
		if ((interrupt_time - encpos_last_interrupt_time) > 0)
 8004f9a:	88fb      	ldrh	r3, [r7, #6]
 8004f9c:	4a0d      	ldr	r2, [pc, #52]	; (8004fd4 <IM_ENC_DIRF_Handler+0x54>)
 8004f9e:	8812      	ldrh	r2, [r2, #0]
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	dd0b      	ble.n	8004fbe <IM_ENC_DIRF_Handler+0x3e>
		{
			EM_SetNewEvent(evEncoderSet);
 8004fa6:	2005      	movs	r0, #5
 8004fa8:	f7ff fa1a 	bl	80043e0 <EM_SetNewEvent>
			printf("Encoder new direction\n");
 8004fac:	480a      	ldr	r0, [pc, #40]	; (8004fd8 <IM_ENC_DIRF_Handler+0x58>)
 8004fae:	f00b fd49 	bl	8010a44 <puts>
			TIM1->SR &= ~(TIM_SR_DIRF);
 8004fb2:	4b06      	ldr	r3, [pc, #24]	; (8004fcc <IM_ENC_DIRF_Handler+0x4c>)
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	4a05      	ldr	r2, [pc, #20]	; (8004fcc <IM_ENC_DIRF_Handler+0x4c>)
 8004fb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004fbc:	6113      	str	r3, [r2, #16]
		}
		encpos_last_interrupt_time = interrupt_time;
 8004fbe:	4a05      	ldr	r2, [pc, #20]	; (8004fd4 <IM_ENC_DIRF_Handler+0x54>)
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	8013      	strh	r3, [r2, #0]


	}


}
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40012c00 	.word	0x40012c00
 8004fd0:	40014400 	.word	0x40014400
 8004fd4:	20001e64 	.word	0x20001e64
 8004fd8:	0801478c 	.word	0x0801478c

08004fdc <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8004fe0:	4b03      	ldr	r3, [pc, #12]	; (8004ff0 <BO_GetBiasPolarity+0x14>)
 8004fe2:	781b      	ldrb	r3, [r3, #0]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	20000001 	.word	0x20000001

08004ff4 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8004ff8:	4b03      	ldr	r3, [pc, #12]	; (8005008 <BO_GetDcBiasEncoderValue+0x14>)
 8004ffa:	881b      	ldrh	r3, [r3, #0]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	20000002 	.word	0x20000002

0800500c <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	4603      	mov	r3, r0
 8005014:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8005016:	2000      	movs	r0, #0
 8005018:	f001 fb3e 	bl	8006698 <SM_GetEncoderValue>
 800501c:	4603      	mov	r3, r0
 800501e:	461a      	mov	r2, r3
 8005020:	4b1b      	ldr	r3, [pc, #108]	; (8005090 <BO_MapEncoderPositionToSignalOutput+0x84>)
 8005022:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8005024:	88fb      	ldrh	r3, [r7, #6]
 8005026:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800502a:	d214      	bcs.n	8005056 <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 800502c:	4b19      	ldr	r3, [pc, #100]	; (8005094 <BO_MapEncoderPositionToSignalOutput+0x88>)
 800502e:	2200      	movs	r2, #0
 8005030:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8005032:	88fb      	ldrh	r3, [r7, #6]
 8005034:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8005038:	4613      	mov	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8005040:	2200      	movs	r2, #0
 8005042:	2110      	movs	r1, #16
 8005044:	4814      	ldr	r0, [pc, #80]	; (8005098 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8005046:	f005 fe4b 	bl	800ace0 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 800504a:	2201      	movs	r2, #1
 800504c:	2108      	movs	r1, #8
 800504e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005052:	f006 fe07 	bl	800bc64 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 8005056:	88fb      	ldrh	r3, [r7, #6]
 8005058:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800505c:	d314      	bcc.n	8005088 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 800505e:	4b0d      	ldr	r3, [pc, #52]	; (8005094 <BO_MapEncoderPositionToSignalOutput+0x88>)
 8005060:	2201      	movs	r2, #1
 8005062:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 8005064:	88fb      	ldrh	r3, [r7, #6]
 8005066:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 800506a:	4613      	mov	r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4413      	add	r3, r2
 8005070:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8005072:	2200      	movs	r2, #0
 8005074:	2110      	movs	r1, #16
 8005076:	4808      	ldr	r0, [pc, #32]	; (8005098 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8005078:	f005 fe32 	bl	800ace0 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 800507c:	2200      	movs	r2, #0
 800507e:	2108      	movs	r1, #8
 8005080:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005084:	f006 fdee 	bl	800bc64 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_RESET);
	}
}
 8005088:	bf00      	nop
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	20000002 	.word	0x20000002
 8005094:	20000001 	.word	0x20000001
 8005098:	2000281c 	.word	0x2000281c

0800509c <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 80050a0:	2110      	movs	r1, #16
 80050a2:	4803      	ldr	r0, [pc, #12]	; (80050b0 <BO_GetOutputBias+0x14>)
 80050a4:	f005 fe62 	bl	800ad6c <HAL_DAC_GetValue>
 80050a8:	4603      	mov	r3, r0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	2000281c 	.word	0x2000281c

080050b4 <FreqO_InitFreqProfiles>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_InitFreqProfiles()
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 80050ba:	2300      	movs	r3, #0
 80050bc:	607b      	str	r3, [r7, #4]
 80050be:	e06b      	b.n	8005198 <FreqO_InitFreqProfiles+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(theFreqProfiles[i].psc == 0)
 80050c0:	493a      	ldr	r1, [pc, #232]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	4613      	mov	r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4413      	add	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	440b      	add	r3, r1
 80050ce:	3308      	adds	r3, #8
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d129      	bne.n	800512a <FreqO_InitFreqProfiles+0x76>
			theFreqProfiles[i].arr = ((SM_MCLK / theFreqProfiles[i].hertz) / SM_FSAMP) * theFreqProfiles[i].error;
 80050d6:	4935      	ldr	r1, [pc, #212]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	4613      	mov	r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	4413      	add	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	440b      	add	r3, r1
 80050e4:	3304      	adds	r3, #4
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a31      	ldr	r2, [pc, #196]	; (80051b0 <FreqO_InitFreqProfiles+0xfc>)
 80050ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ee:	ee07 3a90 	vmov	s15, r3
 80050f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80050f6:	492d      	ldr	r1, [pc, #180]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	4613      	mov	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	3310      	adds	r3, #16
 8005106:	edd3 7a00 	vldr	s15, [r3]
 800510a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800510e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005112:	ee17 0a90 	vmov	r0, s15
 8005116:	4925      	ldr	r1, [pc, #148]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	440b      	add	r3, r1
 8005124:	330c      	adds	r3, #12
 8005126:	6018      	str	r0, [r3, #0]
 8005128:	e033      	b.n	8005192 <FreqO_InitFreqProfiles+0xde>
		else
			theFreqProfiles[i].arr = (((SM_MCLK / theFreqProfiles[i].hertz) / theFreqProfiles[i].psc) / SM_FSAMP) * theFreqProfiles[i].error;
 800512a:	4920      	ldr	r1, [pc, #128]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	4613      	mov	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	440b      	add	r3, r1
 8005138:	3304      	adds	r3, #4
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a1c      	ldr	r2, [pc, #112]	; (80051b0 <FreqO_InitFreqProfiles+0xfc>)
 800513e:	fbb2 f1f3 	udiv	r1, r2, r3
 8005142:	481a      	ldr	r0, [pc, #104]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	4613      	mov	r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4413      	add	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	4403      	add	r3, r0
 8005150:	3308      	adds	r3, #8
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	fbb1 f3f3 	udiv	r3, r1, r3
 8005158:	ee07 3a90 	vmov	s15, r3
 800515c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005160:	4912      	ldr	r1, [pc, #72]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	4613      	mov	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	440b      	add	r3, r1
 800516e:	3310      	adds	r3, #16
 8005170:	edd3 7a00 	vldr	s15, [r3]
 8005174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005178:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800517c:	ee17 0a90 	vmov	r0, s15
 8005180:	490a      	ldr	r1, [pc, #40]	; (80051ac <FreqO_InitFreqProfiles+0xf8>)
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	4613      	mov	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	440b      	add	r3, r1
 800518e:	330c      	adds	r3, #12
 8005190:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	3301      	adds	r3, #1
 8005196:	607b      	str	r3, [r7, #4]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b0d      	cmp	r3, #13
 800519c:	dd90      	ble.n	80050c0 <FreqO_InitFreqProfiles+0xc>
	}
}
 800519e:	bf00      	nop
 80051a0:	370c      	adds	r7, #12
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	20000004 	.word	0x20000004
 80051b0:	00155cc0 	.word	0x00155cc0

080051b4 <FreqO_MapEncoderPositionCoarse>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionCoarse(uint16_t pEncValue)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	4603      	mov	r3, r0
 80051bc:	80fb      	strh	r3, [r7, #6]

	uint32_t tmpFreqIndex = freq_profile->index;
 80051be:	4b1b      	ldr	r3, [pc, #108]	; (800522c <FreqO_MapEncoderPositionCoarse+0x78>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	60fb      	str	r3, [r7, #12]
	if(pEncValue > freq_last_encoder_value)
 80051c6:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <FreqO_MapEncoderPositionCoarse+0x7c>)
 80051c8:	881b      	ldrh	r3, [r3, #0]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d910      	bls.n	80051f2 <FreqO_MapEncoderPositionCoarse+0x3e>
	{
		tmpFreqIndex++;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	3301      	adds	r3, #1
 80051d4:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b0d      	cmp	r3, #13
 80051da:	d901      	bls.n	80051e0 <FreqO_MapEncoderPositionCoarse+0x2c>
 80051dc:	230d      	movs	r3, #13
 80051de:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 f8f3 	bl	80053cc <FreqO_GetProfileByIndex>
 80051e6:	4603      	mov	r3, r0
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 f848 	bl	8005280 <FreqO_ApplyProfile>
 80051f0:	e014      	b.n	800521c <FreqO_MapEncoderPositionCoarse+0x68>
	}
	else if (pEncValue < freq_last_encoder_value)
 80051f2:	4b0f      	ldr	r3, [pc, #60]	; (8005230 <FreqO_MapEncoderPositionCoarse+0x7c>)
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	88fa      	ldrh	r2, [r7, #6]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d20f      	bcs.n	800521c <FreqO_MapEncoderPositionCoarse+0x68>
	{
		tmpFreqIndex--;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	3b01      	subs	r3, #1
 8005200:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b0d      	cmp	r3, #13
 8005206:	d901      	bls.n	800520c <FreqO_MapEncoderPositionCoarse+0x58>
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 f8dd 	bl	80053cc <FreqO_GetProfileByIndex>
 8005212:	4603      	mov	r3, r0
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	4618      	mov	r0, r3
 8005218:	f000 f832 	bl	8005280 <FreqO_ApplyProfile>
	}
	freq_last_encoder_value = pEncValue;
 800521c:	4a04      	ldr	r2, [pc, #16]	; (8005230 <FreqO_MapEncoderPositionCoarse+0x7c>)
 800521e:	88fb      	ldrh	r3, [r7, #6]
 8005220:	8013      	strh	r3, [r2, #0]

}
 8005222:	bf00      	nop
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	2000011c 	.word	0x2000011c
 8005230:	20001e66 	.word	0x20001e66

08005234 <FreqO_MapEncoderPositionFine>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionFine(uint16_t pEncValue)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	4603      	mov	r3, r0
 800523c:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 800523e:	4b0f      	ldr	r3, [pc, #60]	; (800527c <FreqO_MapEncoderPositionFine+0x48>)
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	88fa      	ldrh	r2, [r7, #6]
 8005244:	429a      	cmp	r2, r3
 8005246:	d905      	bls.n	8005254 <FreqO_MapEncoderPositionFine+0x20>
	{
		OUTPUT_TIMER->ARR++;
 8005248:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800524c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800524e:	3201      	adds	r2, #1
 8005250:	62da      	str	r2, [r3, #44]	; 0x2c
 8005252:	e009      	b.n	8005268 <FreqO_MapEncoderPositionFine+0x34>
//		tmpFreqIndex++;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	else if (pEncValue < freq_last_encoder_value)
 8005254:	4b09      	ldr	r3, [pc, #36]	; (800527c <FreqO_MapEncoderPositionFine+0x48>)
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	88fa      	ldrh	r2, [r7, #6]
 800525a:	429a      	cmp	r2, r3
 800525c:	d204      	bcs.n	8005268 <FreqO_MapEncoderPositionFine+0x34>
	{
		OUTPUT_TIMER->ARR--;
 800525e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005264:	3a01      	subs	r2, #1
 8005266:	62da      	str	r2, [r3, #44]	; 0x2c
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 8005268:	4a04      	ldr	r2, [pc, #16]	; (800527c <FreqO_MapEncoderPositionFine+0x48>)
 800526a:	88fb      	ldrh	r3, [r7, #6]
 800526c:	8013      	strh	r3, [r2, #0]

}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	20001e66 	.word	0x20001e66

08005280 <FreqO_ApplyProfile>:
 *	@retval None
 *
 */

void FreqO_ApplyProfile(eFreqSettings_t pPresetEnum)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
//	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
	FreqProfile_t* tmpFreqProfile = FreqO_FindFPresetObject(pPresetEnum);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 f871 	bl	8005370 <FreqO_FindFPresetObject>
 800528e:	60f8      	str	r0, [r7, #12]
	if(tmpFreqProfile)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d026      	beq.n	80052e4 <FreqO_ApplyProfile+0x64>
	{

		OUTPUT_TIMER->PSC = tmpFreqProfile->psc;
 8005296:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpFreqProfile->arr;
 80052a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80052aa:	2001      	movs	r0, #1
 80052ac:	f000 ff78 	bl	80061a0 <SM_GetOutputChannel>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	72fb      	strb	r3, [r7, #11]
		if(tmpOut == PWM_FUNC_MODE)
 80052ba:	7afb      	ldrb	r3, [r7, #11]
 80052bc:	2b06      	cmp	r3, #6
 80052be:	d10d      	bne.n	80052dc <FreqO_ApplyProfile+0x5c>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 80052c0:	4b0c      	ldr	r3, [pc, #48]	; (80052f4 <FreqO_ApplyProfile+0x74>)
 80052c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052c6:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = tmpFreqProfile->arr/2;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a09      	ldr	r2, [pc, #36]	; (80052f4 <FreqO_ApplyProfile+0x74>)
 80052ce:	085b      	lsrs	r3, r3, #1
 80052d0:	62d3      	str	r3, [r2, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 80052d2:	4b08      	ldr	r3, [pc, #32]	; (80052f4 <FreqO_ApplyProfile+0x74>)
 80052d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d6:	4a07      	ldr	r2, [pc, #28]	; (80052f4 <FreqO_ApplyProfile+0x74>)
 80052d8:	085b      	lsrs	r3, r3, #1
 80052da:	6353      	str	r3, [r2, #52]	; 0x34
		}

		freq_profile = tmpFreqProfile;
 80052dc:	4a06      	ldr	r2, [pc, #24]	; (80052f8 <FreqO_ApplyProfile+0x78>)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6013      	str	r3, [r2, #0]
	}
	else
	{
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
	}
}
 80052e2:	e002      	b.n	80052ea <FreqO_ApplyProfile+0x6a>
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
 80052e4:	4805      	ldr	r0, [pc, #20]	; (80052fc <FreqO_ApplyProfile+0x7c>)
 80052e6:	f7fc f91f 	bl	8001528 <DM_SetErrorDebugMsg>
}
 80052ea:	bf00      	nop
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	40000400 	.word	0x40000400
 80052f8:	2000011c 	.word	0x2000011c
 80052fc:	080147a4 	.word	0x080147a4

08005300 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionFine(SM_GetEncoderValue(ENCODER_NORMAL));
 8005306:	2000      	movs	r0, #0
 8005308:	f001 f9c6 	bl	8006698 <SM_GetEncoderValue>
 800530c:	4603      	mov	r3, r0
 800530e:	4618      	mov	r0, r3
 8005310:	f7ff ff90 	bl	8005234 <FreqO_MapEncoderPositionFine>


	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005314:	2001      	movs	r0, #1
 8005316:	f000 ff43 	bl	80061a0 <SM_GetOutputChannel>
 800531a:	4603      	mov	r3, r0
 800531c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 8005324:	79fb      	ldrb	r3, [r7, #7]
 8005326:	2b06      	cmp	r3, #6
 8005328:	d110      	bne.n	800534c <FreqO_AdjustFreq+0x4c>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		PWM_AUX_OUT_TIM->PSC = 256;
 800532a:	4b0a      	ldr	r3, [pc, #40]	; (8005354 <FreqO_AdjustFreq+0x54>)
 800532c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005330:	629a      	str	r2, [r3, #40]	; 0x28
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 8005332:	2000      	movs	r0, #0
 8005334:	f001 f9b0 	bl	8006698 <SM_GetEncoderValue>
 8005338:	4603      	mov	r3, r0
 800533a:	085b      	lsrs	r3, r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	4b05      	ldr	r3, [pc, #20]	; (8005354 <FreqO_AdjustFreq+0x54>)
 8005340:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8005342:	4b04      	ldr	r3, [pc, #16]	; (8005354 <FreqO_AdjustFreq+0x54>)
 8005344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005346:	4a03      	ldr	r2, [pc, #12]	; (8005354 <FreqO_AdjustFreq+0x54>)
 8005348:	085b      	lsrs	r3, r3, #1
 800534a:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 800534c:	bf00      	nop
 800534e:	3708      	adds	r7, #8
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	40000400 	.word	0x40000400

08005358 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
	return freq_profile;
 800535c:	4b03      	ldr	r3, [pc, #12]	; (800536c <FreqO_GetFPresetObject+0x14>)
 800535e:	681b      	ldr	r3, [r3, #0]
}
 8005360:	4618      	mov	r0, r3
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	2000011c 	.word	0x2000011c

08005370 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005378:	2300      	movs	r3, #0
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	e016      	b.n	80053ac <FreqO_FindFPresetObject+0x3c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800537e:	4911      	ldr	r1, [pc, #68]	; (80053c4 <FreqO_FindFPresetObject+0x54>)
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	4613      	mov	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4413      	add	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	440b      	add	r3, r1
 800538c:	3304      	adds	r3, #4
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	429a      	cmp	r2, r3
 8005394:	d107      	bne.n	80053a6 <FreqO_FindFPresetObject+0x36>
		{
			return &theFreqProfiles[i];
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4a08      	ldr	r2, [pc, #32]	; (80053c4 <FreqO_FindFPresetObject+0x54>)
 80053a2:	4413      	add	r3, r2
 80053a4:	e009      	b.n	80053ba <FreqO_FindFPresetObject+0x4a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3301      	adds	r3, #1
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2b0d      	cmp	r3, #13
 80053b0:	dde5      	ble.n	800537e <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 80053b2:	4805      	ldr	r0, [pc, #20]	; (80053c8 <FreqO_FindFPresetObject+0x58>)
 80053b4:	f7fc f8b8 	bl	8001528 <DM_SetErrorDebugMsg>
	return 0;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	20000004 	.word	0x20000004
 80053c8:	080147cc 	.word	0x080147cc

080053cc <FreqO_GetProfileByIndex>:
 *	@param pIndex
 *	@retval pointer to FreqProfile_t object
 *
 */
FreqProfile_t* FreqO_GetProfileByIndex(uint32_t pIndex)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
	return &theFreqProfiles[pIndex];
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	4613      	mov	r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	4a04      	ldr	r2, [pc, #16]	; (80053f0 <FreqO_GetProfileByIndex+0x24>)
 80053e0:	4413      	add	r3, r2
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	20000004 	.word	0x20000004

080053f4 <FreqO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ResetLastEncoderValue()
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 80053f8:	4b03      	ldr	r3, [pc, #12]	; (8005408 <FreqO_ResetLastEncoderValue+0x14>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	801a      	strh	r2, [r3, #0]
}
 80053fe:	bf00      	nop
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr
 8005408:	20001e66 	.word	0x20001e66

0800540c <FS_SetSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeDown()
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005410:	4b10      	ldr	r3, [pc, #64]	; (8005454 <FS_SetSweepModeDown+0x48>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a0f      	ldr	r2, [pc, #60]	; (8005454 <FS_SetSweepModeDown+0x48>)
 8005416:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800541a:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 800541c:	4b0d      	ldr	r3, [pc, #52]	; (8005454 <FS_SetSweepModeDown+0x48>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a0c      	ldr	r2, [pc, #48]	; (8005454 <FS_SetSweepModeDown+0x48>)
 8005422:	f043 0310 	orr.w	r3, r3, #16
 8005426:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 8005428:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800542c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005436:	4b08      	ldr	r3, [pc, #32]	; (8005458 <FS_SetSweepModeDown+0x4c>)
 8005438:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 800543c:	4b07      	ldr	r3, [pc, #28]	; (800545c <FS_SetSweepModeDown+0x50>)
 800543e:	4a08      	ldr	r2, [pc, #32]	; (8005460 <FS_SetSweepModeDown+0x54>)
 8005440:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8005442:	4b08      	ldr	r3, [pc, #32]	; (8005464 <FS_SetSweepModeDown+0x58>)
 8005444:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005448:	625a      	str	r2, [r3, #36]	; 0x24

}
 800544a:	bf00      	nop
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	40000c00 	.word	0x40000c00
 8005458:	20000120 	.word	0x20000120
 800545c:	20000124 	.word	0x20000124
 8005460:	477fff00 	.word	0x477fff00
 8005464:	40012c00 	.word	0x40012c00

08005468 <FS_SetSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeUp()
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 800546c:	4b0e      	ldr	r3, [pc, #56]	; (80054a8 <FS_SetSweepModeUp+0x40>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a0d      	ldr	r2, [pc, #52]	; (80054a8 <FS_SetSweepModeUp+0x40>)
 8005472:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005476:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8005478:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <FS_SetSweepModeUp+0x40>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a0a      	ldr	r2, [pc, #40]	; (80054a8 <FS_SetSweepModeUp+0x40>)
 800547e:	f023 0310 	bic.w	r3, r3, #16
 8005482:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8005484:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548a:	ee07 3a90 	vmov	s15, r3
 800548e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <FS_SetSweepModeUp+0x44>)
 8005494:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 8005498:	4b05      	ldr	r3, [pc, #20]	; (80054b0 <FS_SetSweepModeUp+0x48>)
 800549a:	4a06      	ldr	r2, [pc, #24]	; (80054b4 <FS_SetSweepModeUp+0x4c>)
 800549c:	601a      	str	r2, [r3, #0]


}
 800549e:	bf00      	nop
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr
 80054a8:	40000c00 	.word	0x40000c00
 80054ac:	20000124 	.word	0x20000124
 80054b0:	20000120 	.word	0x20000120
 80054b4:	41500000 	.word	0x41500000

080054b8 <FS_SetEncoderControlMode>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	4603      	mov	r3, r0
 80054c0:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 80054c2:	79fb      	ldrb	r3, [r7, #7]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d03a      	beq.n	800553e <FS_SetEncoderControlMode+0x86>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 80054c8:	4a25      	ldr	r2, [pc, #148]	; (8005560 <FS_SetEncoderControlMode+0xa8>)
 80054ca:	79fb      	ldrb	r3, [r7, #7]
 80054cc:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 80054ce:	4b25      	ldr	r3, [pc, #148]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 80054d0:	220d      	movs	r2, #13
 80054d2:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 80054d4:	4b23      	ldr	r3, [pc, #140]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 80054d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054da:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 80054dc:	4b22      	ldr	r3, [pc, #136]	; (8005568 <FS_SetEncoderControlMode+0xb0>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <FS_SetEncoderControlMode+0x32>
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d015      	beq.n	8005514 <FS_SetEncoderControlMode+0x5c>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 80054e8:	e033      	b.n	8005552 <FS_SetEncoderControlMode+0x9a>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 80054ea:	4b1e      	ldr	r3, [pc, #120]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	ee07 3a90 	vmov	s15, r3
 80054f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80054f6:	4b1d      	ldr	r3, [pc, #116]	; (800556c <FS_SetEncoderControlMode+0xb4>)
 80054f8:	edd3 7a00 	vldr	s15, [r3]
 80054fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005504:	dc00      	bgt.n	8005508 <FS_SetEncoderControlMode+0x50>
				break;
 8005506:	e024      	b.n	8005552 <FS_SetEncoderControlMode+0x9a>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005508:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800550c:	4a15      	ldr	r2, [pc, #84]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 800550e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005510:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005512:	e01e      	b.n	8005552 <FS_SetEncoderControlMode+0x9a>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8005514:	4b13      	ldr	r3, [pc, #76]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	ee07 3a90 	vmov	s15, r3
 800551c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005520:	4b13      	ldr	r3, [pc, #76]	; (8005570 <FS_SetEncoderControlMode+0xb8>)
 8005522:	edd3 7a00 	vldr	s15, [r3]
 8005526:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800552a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800552e:	d400      	bmi.n	8005532 <FS_SetEncoderControlMode+0x7a>
				break;
 8005530:	e00f      	b.n	8005552 <FS_SetEncoderControlMode+0x9a>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005532:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005536:	4a0b      	ldr	r2, [pc, #44]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 8005538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553a:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 800553c:	e009      	b.n	8005552 <FS_SetEncoderControlMode+0x9a>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 800553e:	4a08      	ldr	r2, [pc, #32]	; (8005560 <FS_SetEncoderControlMode+0xa8>)
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8005544:	4b07      	ldr	r3, [pc, #28]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 8005546:	2201      	movs	r2, #1
 8005548:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 800554a:	4b06      	ldr	r3, [pc, #24]	; (8005564 <FS_SetEncoderControlMode+0xac>)
 800554c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8005550:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 8005552:	bf00      	nop
 8005554:	370c      	adds	r7, #12
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20001e55 	.word	0x20001e55
 8005564:	40012c00 	.word	0x40012c00
 8005568:	20001e54 	.word	0x20001e54
 800556c:	20000124 	.word	0x20000124
 8005570:	20000120 	.word	0x20000120
 8005574:	00000000 	.word	0x00000000

08005578 <FS_SetSweepTimerAutoReloadForEncoderControl>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8005578:	b590      	push	{r4, r7, lr}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	4603      	mov	r3, r0
 8005580:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d122      	bne.n	80055ce <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8005588:	4b17      	ldr	r3, [pc, #92]	; (80055e8 <FS_SetSweepTimerAutoReloadForEncoderControl+0x70>)
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	4618      	mov	r0, r3
 800558e:	f7fa ffe1 	bl	8000554 <__aeabi_ui2d>
 8005592:	4603      	mov	r3, r0
 8005594:	460c      	mov	r4, r1
 8005596:	ed9f 1b10 	vldr	d1, [pc, #64]	; 80055d8 <FS_SetSweepTimerAutoReloadForEncoderControl+0x60>
 800559a:	ec44 3b10 	vmov	d0, r3, r4
 800559e:	f00d fb6b 	bl	8012c78 <pow>
 80055a2:	ec51 0b10 	vmov	r0, r1, d0
 80055a6:	a30e      	add	r3, pc, #56	; (adr r3, 80055e0 <FS_SetSweepTimerAutoReloadForEncoderControl+0x68>)
 80055a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ac:	f7fa fe96 	bl	80002dc <__adddf3>
 80055b0:	4603      	mov	r3, r0
 80055b2:	460c      	mov	r4, r1
 80055b4:	4618      	mov	r0, r3
 80055b6:	4621      	mov	r1, r4
 80055b8:	f7fb fb1e 	bl	8000bf8 <__aeabi_d2uiz>
 80055bc:	4603      	mov	r3, r0
 80055be:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055c6:	d002      	beq.n	80055ce <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 80055c8:	4a08      	ldr	r2, [pc, #32]	; (80055ec <FS_SetSweepTimerAutoReloadForEncoderControl+0x74>)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 80055ce:	bf00      	nop
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd90      	pop	{r4, r7, pc}
 80055d6:	bf00      	nop
 80055d8:	00000000 	.word	0x00000000
 80055dc:	40080000 	.word	0x40080000
 80055e0:	00000000 	.word	0x00000000
 80055e4:	40d06800 	.word	0x40d06800
 80055e8:	40012c00 	.word	0x40012c00
 80055ec:	40000c00 	.word	0x40000c00

080055f0 <FS_GetCalculatedSweepFrequencyInHertz>:
 *	@param None
 *	@retval None
 *
 */
float FS_GetCalculatedSweepFrequencyInHertz()
{
 80055f0:	b480      	push	{r7}
 80055f2:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 80055f4:	4b13      	ldr	r3, [pc, #76]	; (8005644 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80055f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10a      	bne.n	8005612 <FS_GetCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 80055fc:	4b11      	ldr	r3, [pc, #68]	; (8005644 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80055fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005600:	ee07 3a90 	vmov	s15, r3
 8005604:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005608:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8005648 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 800560c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005610:	e011      	b.n	8005636 <FS_GetCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 8005612:	4b0c      	ldr	r3, [pc, #48]	; (8005644 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	ee07 3a90 	vmov	s15, r3
 800561a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800561e:	4b09      	ldr	r3, [pc, #36]	; (8005644 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005622:	ee07 3a90 	vmov	s15, r3
 8005626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800562a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800562e:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005648 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005632:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 8005636:	eeb0 0a67 	vmov.f32	s0, s15
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40000c00 	.word	0x40000c00
 8005648:	4d2037a0 	.word	0x4d2037a0

0800564c <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005650:	4b03      	ldr	r3, [pc, #12]	; (8005660 <FuncO_ResetLastEncoderValue+0x14>)
 8005652:	2200      	movs	r2, #0
 8005654:	801a      	strh	r2, [r3, #0]
}
 8005656:	bf00      	nop
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	20001e92 	.word	0x20001e92

08005664 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	4603      	mov	r3, r0
 800566c:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 800566e:	2000      	movs	r0, #0
 8005670:	f000 fd96 	bl	80061a0 <SM_GetOutputChannel>
 8005674:	4603      	mov	r3, r0
 8005676:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 800567e:	4b15      	ldr	r3, [pc, #84]	; (80056d4 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005680:	881b      	ldrh	r3, [r3, #0]
 8005682:	88fa      	ldrh	r2, [r7, #6]
 8005684:	429a      	cmp	r2, r3
 8005686:	d90c      	bls.n	80056a2 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 8005688:	7bfb      	ldrb	r3, [r7, #15]
 800568a:	3301      	adds	r3, #1
 800568c:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-2) tmpFunc = IMPULSE_FUNC_MODE;
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	2b05      	cmp	r3, #5
 8005692:	d901      	bls.n	8005698 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 8005694:	2305      	movs	r3, #5
 8005696:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005698:	7bfb      	ldrb	r3, [r7, #15]
 800569a:	4618      	mov	r0, r3
 800569c:	f000 f856 	bl	800574c <FuncO_ApplyProfileToSignal>
 80056a0:	e010      	b.n	80056c4 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 80056a2:	4b0c      	ldr	r3, [pc, #48]	; (80056d4 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80056a4:	881b      	ldrh	r3, [r3, #0]
 80056a6:	88fa      	ldrh	r2, [r7, #6]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d20b      	bcs.n	80056c4 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
 80056ae:	3b01      	subs	r3, #1
 80056b0:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 80056b2:	7bfb      	ldrb	r3, [r7, #15]
 80056b4:	2b06      	cmp	r3, #6
 80056b6:	d901      	bls.n	80056bc <FuncO_MapEncoderPositionToSignalOutput+0x58>
 80056b8:	2300      	movs	r3, #0
 80056ba:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 f844 	bl	800574c <FuncO_ApplyProfileToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 80056c4:	4a03      	ldr	r2, [pc, #12]	; (80056d4 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80056c6:	88fb      	ldrh	r3, [r7, #6]
 80056c8:	8013      	strh	r3, [r2, #0]
}
 80056ca:	bf00      	nop
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20001e92 	.word	0x20001e92

080056d8 <FuncO_MapEncoderPositionToAuxOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	4603      	mov	r3, r0
 80056e0:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 80056e2:	2001      	movs	r0, #1
 80056e4:	f000 fd5c 	bl	80061a0 <SM_GetOutputChannel>
 80056e8:	4603      	mov	r3, r0
 80056ea:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 80056f2:	4b15      	ldr	r3, [pc, #84]	; (8005748 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80056f4:	881b      	ldrh	r3, [r3, #0]
 80056f6:	88fa      	ldrh	r2, [r7, #6]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d90c      	bls.n	8005716 <FuncO_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpFunc++;
 80056fc:	7bfb      	ldrb	r3, [r7, #15]
 80056fe:	3301      	adds	r3, #1
 8005700:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005702:	7bfb      	ldrb	r3, [r7, #15]
 8005704:	2b06      	cmp	r3, #6
 8005706:	d901      	bls.n	800570c <FuncO_MapEncoderPositionToAuxOutput+0x34>
 8005708:	2306      	movs	r3, #6
 800570a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 800570c:	7bfb      	ldrb	r3, [r7, #15]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 f882 	bl	8005818 <FuncO_ApplyProfileToAux>
 8005714:	e010      	b.n	8005738 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005716:	4b0c      	ldr	r3, [pc, #48]	; (8005748 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8005718:	881b      	ldrh	r3, [r3, #0]
 800571a:	88fa      	ldrh	r2, [r7, #6]
 800571c:	429a      	cmp	r2, r3
 800571e:	d20b      	bcs.n	8005738 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpFunc--;
 8005720:	7bfb      	ldrb	r3, [r7, #15]
 8005722:	3b01      	subs	r3, #1
 8005724:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	2b06      	cmp	r3, #6
 800572a:	d901      	bls.n	8005730 <FuncO_MapEncoderPositionToAuxOutput+0x58>
 800572c:	2300      	movs	r3, #0
 800572e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 8005730:	7bfb      	ldrb	r3, [r7, #15]
 8005732:	4618      	mov	r0, r3
 8005734:	f000 f870 	bl	8005818 <FuncO_ApplyProfileToAux>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 8005738:	4a03      	ldr	r2, [pc, #12]	; (8005748 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 800573a:	88fb      	ldrh	r3, [r7, #6]
 800573c:	8013      	strh	r3, [r2, #0]
}
 800573e:	bf00      	nop
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	20001e92 	.word	0x20001e92

0800574c <FuncO_ApplyProfileToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToSignal(eOutput_mode pPresetEnum)
{
 800574c:	b590      	push	{r4, r7, lr}
 800574e:	b087      	sub	sp, #28
 8005750:	af02      	add	r7, sp, #8
 8005752:	4603      	mov	r3, r0
 8005754:	71fb      	strb	r3, [r7, #7]

		// set the next function output
		SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005756:	79fc      	ldrb	r4, [r7, #7]
 8005758:	2000      	movs	r0, #0
 800575a:	f000 fd21 	bl	80061a0 <SM_GetOutputChannel>
 800575e:	4601      	mov	r1, r0
 8005760:	00e3      	lsls	r3, r4, #3
 8005762:	4a29      	ldr	r2, [pc, #164]	; (8005808 <FuncO_ApplyProfileToSignal+0xbc>)
 8005764:	4413      	add	r3, r2
 8005766:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


		// copy the lookup table for the next output function in to SignalChannel object
		printf("SM_GetOutputChannel\n");
 800576a:	4828      	ldr	r0, [pc, #160]	; (800580c <FuncO_ApplyProfileToSignal+0xc0>)
 800576c:	f00b f96a 	bl	8010a44 <puts>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005770:	79fc      	ldrb	r4, [r7, #7]
 8005772:	2000      	movs	r0, #0
 8005774:	f000 fd14 	bl	80061a0 <SM_GetOutputChannel>
 8005778:	4601      	mov	r1, r0
 800577a:	4a23      	ldr	r2, [pc, #140]	; (8005808 <FuncO_ApplyProfileToSignal+0xbc>)
 800577c:	00e3      	lsls	r3, r4, #3
 800577e:	4413      	add	r3, r2
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	604b      	str	r3, [r1, #4]

		// set preset for PGA gain and dsp amplitude adjustment
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005784:	2000      	movs	r0, #0
 8005786:	f000 fd0b 	bl	80061a0 <SM_GetOutputChannel>
 800578a:	4603      	mov	r3, r0
 800578c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	4618      	mov	r0, r3
 8005798:	f001 f83a 	bl	8006810 <VPP_ApplyProfileToSignal>

		// pause timer to reAux both outputs
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 800579c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80057a6:	f023 0301 	bic.w	r3, r3, #1
 80057aa:	6013      	str	r3, [r2, #0]
		//HAL_TIM_Base_Stop(&htim8);

		// restart the DAC with the new data
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80057ac:	2100      	movs	r1, #0
 80057ae:	4818      	ldr	r0, [pc, #96]	; (8005810 <FuncO_ApplyProfileToSignal+0xc4>)
 80057b0:	f005 fa40 	bl	800ac34 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80057b4:	2000      	movs	r0, #0
 80057b6:	f000 fcf3 	bl	80061a0 <SM_GetOutputChannel>
 80057ba:	4603      	mov	r3, r0
 80057bc:	f103 0208 	add.w	r2, r3, #8
 80057c0:	2300      	movs	r3, #0
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	2378      	movs	r3, #120	; 0x78
 80057c6:	2100      	movs	r1, #0
 80057c8:	4811      	ldr	r0, [pc, #68]	; (8005810 <FuncO_ApplyProfileToSignal+0xc4>)
 80057ca:	f005 f971 	bl	800aab0 <HAL_DAC_Start_DMA>

		// restart the the other DAC
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80057ce:	2100      	movs	r1, #0
 80057d0:	4810      	ldr	r0, [pc, #64]	; (8005814 <FuncO_ApplyProfileToSignal+0xc8>)
 80057d2:	f005 fa2f 	bl	800ac34 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80057d6:	2001      	movs	r0, #1
 80057d8:	f000 fce2 	bl	80061a0 <SM_GetOutputChannel>
 80057dc:	4603      	mov	r3, r0
 80057de:	f103 0208 	add.w	r2, r3, #8
 80057e2:	2300      	movs	r3, #0
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	2378      	movs	r3, #120	; 0x78
 80057e8:	2100      	movs	r1, #0
 80057ea:	480a      	ldr	r0, [pc, #40]	; (8005814 <FuncO_ApplyProfileToSignal+0xc8>)
 80057ec:	f005 f960 	bl	800aab0 <HAL_DAC_Start_DMA>

		// resume timer to reAux both outputs
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80057f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80057fa:	f043 0301 	orr.w	r3, r3, #1
 80057fe:	6013      	str	r3, [r2, #0]



}
 8005800:	bf00      	nop
 8005802:	3714      	adds	r7, #20
 8005804:	46bd      	mov	sp, r7
 8005806:	bd90      	pop	{r4, r7, pc}
 8005808:	20000128 	.word	0x20000128
 800580c:	080147fc 	.word	0x080147fc
 8005810:	2000281c 	.word	0x2000281c
 8005814:	20002808 	.word	0x20002808

08005818 <FuncO_ApplyProfileToAux>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToAux(eOutput_mode pPresetEnum)
{
 8005818:	b590      	push	{r4, r7, lr}
 800581a:	b087      	sub	sp, #28
 800581c:	af02      	add	r7, sp, #8
 800581e:	4603      	mov	r3, r0
 8005820:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

	// set the next output function
	SM_GetOutputChannel(AUX_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005822:	79fc      	ldrb	r4, [r7, #7]
 8005824:	2001      	movs	r0, #1
 8005826:	f000 fcbb 	bl	80061a0 <SM_GetOutputChannel>
 800582a:	4601      	mov	r1, r0
 800582c:	00e3      	lsls	r3, r4, #3
 800582e:	4a96      	ldr	r2, [pc, #600]	; (8005a88 <FuncO_ApplyProfileToAux+0x270>)
 8005830:	4413      	add	r3, r2
 8005832:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	if(pPresetEnum == PWM_FUNC_MODE)
 8005836:	79fb      	ldrb	r3, [r7, #7]
 8005838:	2b06      	cmp	r3, #6
 800583a:	d10a      	bne.n	8005852 <FuncO_ApplyProfileToAux+0x3a>
	{
		printf("FuncO_ApplyProfileToAux PWM_FUNC_MODE\n");
 800583c:	4893      	ldr	r0, [pc, #588]	; (8005a8c <FuncO_ApplyProfileToAux+0x274>)
 800583e:	f00b f901 	bl	8010a44 <puts>
		// switch output signal from DAC to PWM

		SM_DisableDacToAux();
 8005842:	f000 ff15 	bl	8006670 <SM_DisableDacToAux>
		SM_EnablePwmToAux();
 8005846:	f000 fcc1 	bl	80061cc <SM_EnablePwmToAux>

		last_output_mode_was_pwm = 1;
 800584a:	4b91      	ldr	r3, [pc, #580]	; (8005a90 <FuncO_ApplyProfileToAux+0x278>)
 800584c:	2201      	movs	r2, #1
 800584e:	701a      	strb	r2, [r3, #0]
		res = HAL_TIM_Base_Start(&htim2);
		printf("Result:%u\n",res);
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}

}
 8005850:	e115      	b.n	8005a7e <FuncO_ApplyProfileToAux+0x266>
	else if(last_output_mode_was_pwm)
 8005852:	4b8f      	ldr	r3, [pc, #572]	; (8005a90 <FuncO_ApplyProfileToAux+0x278>)
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	f000 808e 	beq.w	8005978 <FuncO_ApplyProfileToAux+0x160>
		printf("FuncO_ApplyProfileToAux NOT PWM_FUNC_MODE\n");
 800585c:	488d      	ldr	r0, [pc, #564]	; (8005a94 <FuncO_ApplyProfileToAux+0x27c>)
 800585e:	f00b f8f1 	bl	8010a44 <puts>
		SM_DisablePwmToAux();
 8005862:	f000 fdef 	bl	8006444 <SM_DisablePwmToAux>
		SM_EnableDacToAux();
 8005866:	f000 fe29 	bl	80064bc <SM_EnableDacToAux>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 800586a:	488b      	ldr	r0, [pc, #556]	; (8005a98 <FuncO_ApplyProfileToAux+0x280>)
 800586c:	f00b f8ea 	bl	8010a44 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005870:	79fc      	ldrb	r4, [r7, #7]
 8005872:	2001      	movs	r0, #1
 8005874:	f000 fc94 	bl	80061a0 <SM_GetOutputChannel>
 8005878:	4601      	mov	r1, r0
 800587a:	4a83      	ldr	r2, [pc, #524]	; (8005a88 <FuncO_ApplyProfileToAux+0x270>)
 800587c:	00e3      	lsls	r3, r4, #3
 800587e:	4413      	add	r3, r2
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005884:	4884      	ldr	r0, [pc, #528]	; (8005a98 <FuncO_ApplyProfileToAux+0x280>)
 8005886:	f00b f8dd 	bl	8010a44 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 800588a:	2001      	movs	r0, #1
 800588c:	f000 fc88 	bl	80061a0 <SM_GetOutputChannel>
 8005890:	4603      	mov	r3, r0
 8005892:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	737b      	strb	r3, [r7, #13]
		printf("VPP_ApplyProfileToAux");
 800589a:	4880      	ldr	r0, [pc, #512]	; (8005a9c <FuncO_ApplyProfileToAux+0x284>)
 800589c:	f00b f85e 	bl	801095c <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 80058a0:	7b7b      	ldrb	r3, [r7, #13]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 ffe2 	bl	800686c <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 80058a8:	487d      	ldr	r0, [pc, #500]	; (8005aa0 <FuncO_ApplyProfileToAux+0x288>)
 80058aa:	f00b f8cb 	bl	8010a44 <puts>
		res = HAL_TIM_Base_Stop(&htim2);
 80058ae:	487d      	ldr	r0, [pc, #500]	; (8005aa4 <FuncO_ApplyProfileToAux+0x28c>)
 80058b0:	f007 fb00 	bl	800ceb4 <HAL_TIM_Base_Stop>
 80058b4:	4603      	mov	r3, r0
 80058b6:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80058b8:	7bbb      	ldrb	r3, [r7, #14]
 80058ba:	4619      	mov	r1, r3
 80058bc:	487a      	ldr	r0, [pc, #488]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 80058be:	f00b f84d 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 80058c2:	487a      	ldr	r0, [pc, #488]	; (8005aac <FuncO_ApplyProfileToAux+0x294>)
 80058c4:	f00b f8be 	bl	8010a44 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80058c8:	2100      	movs	r1, #0
 80058ca:	4879      	ldr	r0, [pc, #484]	; (8005ab0 <FuncO_ApplyProfileToAux+0x298>)
 80058cc:	f005 f9b2 	bl	800ac34 <HAL_DAC_Stop_DMA>
 80058d0:	4603      	mov	r3, r0
 80058d2:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80058d4:	7bbb      	ldrb	r3, [r7, #14]
 80058d6:	4619      	mov	r1, r3
 80058d8:	4873      	ldr	r0, [pc, #460]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 80058da:	f00b f83f 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 80058de:	4875      	ldr	r0, [pc, #468]	; (8005ab4 <FuncO_ApplyProfileToAux+0x29c>)
 80058e0:	f00b f8b0 	bl	8010a44 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80058e4:	2001      	movs	r0, #1
 80058e6:	f000 fc5b 	bl	80061a0 <SM_GetOutputChannel>
 80058ea:	4603      	mov	r3, r0
 80058ec:	f103 0208 	add.w	r2, r3, #8
 80058f0:	2300      	movs	r3, #0
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	2378      	movs	r3, #120	; 0x78
 80058f6:	2100      	movs	r1, #0
 80058f8:	486d      	ldr	r0, [pc, #436]	; (8005ab0 <FuncO_ApplyProfileToAux+0x298>)
 80058fa:	f005 f8d9 	bl	800aab0 <HAL_DAC_Start_DMA>
 80058fe:	4603      	mov	r3, r0
 8005900:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005902:	7bbb      	ldrb	r3, [r7, #14]
 8005904:	4619      	mov	r1, r3
 8005906:	4868      	ldr	r0, [pc, #416]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005908:	f00b f828 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 800590c:	486a      	ldr	r0, [pc, #424]	; (8005ab8 <FuncO_ApplyProfileToAux+0x2a0>)
 800590e:	f00b f899 	bl	8010a44 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005912:	2100      	movs	r1, #0
 8005914:	4869      	ldr	r0, [pc, #420]	; (8005abc <FuncO_ApplyProfileToAux+0x2a4>)
 8005916:	f005 f98d 	bl	800ac34 <HAL_DAC_Stop_DMA>
 800591a:	4603      	mov	r3, r0
 800591c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800591e:	7bbb      	ldrb	r3, [r7, #14]
 8005920:	4619      	mov	r1, r3
 8005922:	4861      	ldr	r0, [pc, #388]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005924:	f00b f81a 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005928:	4865      	ldr	r0, [pc, #404]	; (8005ac0 <FuncO_ApplyProfileToAux+0x2a8>)
 800592a:	f00b f88b 	bl	8010a44 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800592e:	2000      	movs	r0, #0
 8005930:	f000 fc36 	bl	80061a0 <SM_GetOutputChannel>
 8005934:	4603      	mov	r3, r0
 8005936:	f103 0208 	add.w	r2, r3, #8
 800593a:	2300      	movs	r3, #0
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	2378      	movs	r3, #120	; 0x78
 8005940:	2100      	movs	r1, #0
 8005942:	485e      	ldr	r0, [pc, #376]	; (8005abc <FuncO_ApplyProfileToAux+0x2a4>)
 8005944:	f005 f8b4 	bl	800aab0 <HAL_DAC_Start_DMA>
 8005948:	4603      	mov	r3, r0
 800594a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800594c:	7bbb      	ldrb	r3, [r7, #14]
 800594e:	4619      	mov	r1, r3
 8005950:	4855      	ldr	r0, [pc, #340]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005952:	f00b f803 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005956:	485b      	ldr	r0, [pc, #364]	; (8005ac4 <FuncO_ApplyProfileToAux+0x2ac>)
 8005958:	f00b f874 	bl	8010a44 <puts>
		res = HAL_TIM_Base_Start(&htim2);
 800595c:	4851      	ldr	r0, [pc, #324]	; (8005aa4 <FuncO_ApplyProfileToAux+0x28c>)
 800595e:	f007 fa7b 	bl	800ce58 <HAL_TIM_Base_Start>
 8005962:	4603      	mov	r3, r0
 8005964:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005966:	7bbb      	ldrb	r3, [r7, #14]
 8005968:	4619      	mov	r1, r3
 800596a:	484f      	ldr	r0, [pc, #316]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 800596c:	f00a fff6 	bl	801095c <iprintf>
		last_output_mode_was_pwm = 0;
 8005970:	4b47      	ldr	r3, [pc, #284]	; (8005a90 <FuncO_ApplyProfileToAux+0x278>)
 8005972:	2200      	movs	r2, #0
 8005974:	701a      	strb	r2, [r3, #0]
}
 8005976:	e082      	b.n	8005a7e <FuncO_ApplyProfileToAux+0x266>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005978:	4847      	ldr	r0, [pc, #284]	; (8005a98 <FuncO_ApplyProfileToAux+0x280>)
 800597a:	f00b f863 	bl	8010a44 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800597e:	79fc      	ldrb	r4, [r7, #7]
 8005980:	2001      	movs	r0, #1
 8005982:	f000 fc0d 	bl	80061a0 <SM_GetOutputChannel>
 8005986:	4601      	mov	r1, r0
 8005988:	4a3f      	ldr	r2, [pc, #252]	; (8005a88 <FuncO_ApplyProfileToAux+0x270>)
 800598a:	00e3      	lsls	r3, r4, #3
 800598c:	4413      	add	r3, r2
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005992:	4841      	ldr	r0, [pc, #260]	; (8005a98 <FuncO_ApplyProfileToAux+0x280>)
 8005994:	f00b f856 	bl	8010a44 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005998:	2001      	movs	r0, #1
 800599a:	f000 fc01 	bl	80061a0 <SM_GetOutputChannel>
 800599e:	4603      	mov	r3, r0
 80059a0:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	73fb      	strb	r3, [r7, #15]
		printf("VPP_ApplyProfileToAux");
 80059a8:	483c      	ldr	r0, [pc, #240]	; (8005a9c <FuncO_ApplyProfileToAux+0x284>)
 80059aa:	f00a ffd7 	bl	801095c <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 ff5b 	bl	800686c <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 80059b6:	483a      	ldr	r0, [pc, #232]	; (8005aa0 <FuncO_ApplyProfileToAux+0x288>)
 80059b8:	f00b f844 	bl	8010a44 <puts>
		res = HAL_TIM_Base_Stop(&htim2);
 80059bc:	4839      	ldr	r0, [pc, #228]	; (8005aa4 <FuncO_ApplyProfileToAux+0x28c>)
 80059be:	f007 fa79 	bl	800ceb4 <HAL_TIM_Base_Stop>
 80059c2:	4603      	mov	r3, r0
 80059c4:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80059c6:	7bbb      	ldrb	r3, [r7, #14]
 80059c8:	4619      	mov	r1, r3
 80059ca:	4837      	ldr	r0, [pc, #220]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 80059cc:	f00a ffc6 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 80059d0:	4836      	ldr	r0, [pc, #216]	; (8005aac <FuncO_ApplyProfileToAux+0x294>)
 80059d2:	f00b f837 	bl	8010a44 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80059d6:	2100      	movs	r1, #0
 80059d8:	4835      	ldr	r0, [pc, #212]	; (8005ab0 <FuncO_ApplyProfileToAux+0x298>)
 80059da:	f005 f92b 	bl	800ac34 <HAL_DAC_Stop_DMA>
 80059de:	4603      	mov	r3, r0
 80059e0:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80059e2:	7bbb      	ldrb	r3, [r7, #14]
 80059e4:	4619      	mov	r1, r3
 80059e6:	4830      	ldr	r0, [pc, #192]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 80059e8:	f00a ffb8 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 80059ec:	4831      	ldr	r0, [pc, #196]	; (8005ab4 <FuncO_ApplyProfileToAux+0x29c>)
 80059ee:	f00b f829 	bl	8010a44 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80059f2:	2001      	movs	r0, #1
 80059f4:	f000 fbd4 	bl	80061a0 <SM_GetOutputChannel>
 80059f8:	4603      	mov	r3, r0
 80059fa:	f103 0208 	add.w	r2, r3, #8
 80059fe:	2300      	movs	r3, #0
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	2378      	movs	r3, #120	; 0x78
 8005a04:	2100      	movs	r1, #0
 8005a06:	482a      	ldr	r0, [pc, #168]	; (8005ab0 <FuncO_ApplyProfileToAux+0x298>)
 8005a08:	f005 f852 	bl	800aab0 <HAL_DAC_Start_DMA>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005a10:	7bbb      	ldrb	r3, [r7, #14]
 8005a12:	4619      	mov	r1, r3
 8005a14:	4824      	ldr	r0, [pc, #144]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005a16:	f00a ffa1 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005a1a:	4827      	ldr	r0, [pc, #156]	; (8005ab8 <FuncO_ApplyProfileToAux+0x2a0>)
 8005a1c:	f00b f812 	bl	8010a44 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005a20:	2100      	movs	r1, #0
 8005a22:	4826      	ldr	r0, [pc, #152]	; (8005abc <FuncO_ApplyProfileToAux+0x2a4>)
 8005a24:	f005 f906 	bl	800ac34 <HAL_DAC_Stop_DMA>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005a2c:	7bbb      	ldrb	r3, [r7, #14]
 8005a2e:	4619      	mov	r1, r3
 8005a30:	481d      	ldr	r0, [pc, #116]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005a32:	f00a ff93 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8005a36:	4822      	ldr	r0, [pc, #136]	; (8005ac0 <FuncO_ApplyProfileToAux+0x2a8>)
 8005a38:	f00b f804 	bl	8010a44 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005a3c:	2000      	movs	r0, #0
 8005a3e:	f000 fbaf 	bl	80061a0 <SM_GetOutputChannel>
 8005a42:	4603      	mov	r3, r0
 8005a44:	f103 0208 	add.w	r2, r3, #8
 8005a48:	2300      	movs	r3, #0
 8005a4a:	9300      	str	r3, [sp, #0]
 8005a4c:	2378      	movs	r3, #120	; 0x78
 8005a4e:	2100      	movs	r1, #0
 8005a50:	481a      	ldr	r0, [pc, #104]	; (8005abc <FuncO_ApplyProfileToAux+0x2a4>)
 8005a52:	f005 f82d 	bl	800aab0 <HAL_DAC_Start_DMA>
 8005a56:	4603      	mov	r3, r0
 8005a58:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005a5a:	7bbb      	ldrb	r3, [r7, #14]
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	4812      	ldr	r0, [pc, #72]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005a60:	f00a ff7c 	bl	801095c <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8005a64:	4817      	ldr	r0, [pc, #92]	; (8005ac4 <FuncO_ApplyProfileToAux+0x2ac>)
 8005a66:	f00a ffed 	bl	8010a44 <puts>
		res = HAL_TIM_Base_Start(&htim2);
 8005a6a:	480e      	ldr	r0, [pc, #56]	; (8005aa4 <FuncO_ApplyProfileToAux+0x28c>)
 8005a6c:	f007 f9f4 	bl	800ce58 <HAL_TIM_Base_Start>
 8005a70:	4603      	mov	r3, r0
 8005a72:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005a74:	7bbb      	ldrb	r3, [r7, #14]
 8005a76:	4619      	mov	r1, r3
 8005a78:	480b      	ldr	r0, [pc, #44]	; (8005aa8 <FuncO_ApplyProfileToAux+0x290>)
 8005a7a:	f00a ff6f 	bl	801095c <iprintf>
}
 8005a7e:	bf00      	nop
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd90      	pop	{r4, r7, pc}
 8005a86:	bf00      	nop
 8005a88:	20000128 	.word	0x20000128
 8005a8c:	08014810 	.word	0x08014810
 8005a90:	20001e90 	.word	0x20001e90
 8005a94:	08014838 	.word	0x08014838
 8005a98:	08014864 	.word	0x08014864
 8005a9c:	08014890 	.word	0x08014890
 8005aa0:	080148a8 	.word	0x080148a8
 8005aa4:	20002a70 	.word	0x20002a70
 8005aa8:	080148dc 	.word	0x080148dc
 8005aac:	080148e8 	.word	0x080148e8
 8005ab0:	20002808 	.word	0x20002808
 8005ab4:	0801492c 	.word	0x0801492c
 8005ab8:	08014970 	.word	0x08014970
 8005abc:	2000281c 	.word	0x2000281c
 8005ac0:	080149b4 	.word	0x080149b4
 8005ac4:	080149f8 	.word	0x080149f8

08005ac8 <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 8005acc:	4b03      	ldr	r3, [pc, #12]	; (8005adc <GO_ResetLastEncoderValue+0x14>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	801a      	strh	r2, [r3, #0]
}
 8005ad2:	bf00      	nop
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	20001e94 	.word	0x20001e94

08005ae0 <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 8005aea:	2000      	movs	r0, #0
 8005aec:	f000 fb58 	bl	80061a0 <SM_GetOutputChannel>
 8005af0:	4603      	mov	r3, r0
 8005af2:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 8005afa:	4b15      	ldr	r3, [pc, #84]	; (8005b50 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8005afc:	881b      	ldrh	r3, [r3, #0]
 8005afe:	88fa      	ldrh	r2, [r7, #6]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d90c      	bls.n	8005b1e <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 8005b04:	7bfb      	ldrb	r3, [r7, #15]
 8005b06:	3301      	adds	r3, #1
 8005b08:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 8005b0a:	7bfb      	ldrb	r3, [r7, #15]
 8005b0c:	2b07      	cmp	r3, #7
 8005b0e:	d901      	bls.n	8005b14 <GO_MapEncoderPositionToSignalOutput+0x34>
 8005b10:	2307      	movs	r3, #7
 8005b12:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	4618      	mov	r0, r3
 8005b18:	f000 f81c 	bl	8005b54 <GO_ApplyPresetToSignal>
 8005b1c:	e010      	b.n	8005b40 <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 8005b1e:	4b0c      	ldr	r3, [pc, #48]	; (8005b50 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8005b20:	881b      	ldrh	r3, [r3, #0]
 8005b22:	88fa      	ldrh	r2, [r7, #6]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d20b      	bcs.n	8005b40 <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 8005b2e:	7bfb      	ldrb	r3, [r7, #15]
 8005b30:	2b07      	cmp	r3, #7
 8005b32:	d901      	bls.n	8005b38 <GO_MapEncoderPositionToSignalOutput+0x58>
 8005b34:	2300      	movs	r3, #0
 8005b36:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f000 f80a 	bl	8005b54 <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 8005b40:	4a03      	ldr	r2, [pc, #12]	; (8005b50 <GO_MapEncoderPositionToSignalOutput+0x70>)
 8005b42:	88fb      	ldrh	r3, [r7, #6]
 8005b44:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 8005b46:	bf00      	nop
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	20001e94 	.word	0x20001e94

08005b54 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8005b54:	b590      	push	{r4, r7, lr}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8005b5e:	79fc      	ldrb	r4, [r7, #7]
 8005b60:	2000      	movs	r0, #0
 8005b62:	f000 fb1d 	bl	80061a0 <SM_GetOutputChannel>
 8005b66:	4601      	mov	r1, r0
 8005b68:	4623      	mov	r3, r4
 8005b6a:	005b      	lsls	r3, r3, #1
 8005b6c:	4423      	add	r3, r4
 8005b6e:	4a4f      	ldr	r2, [pc, #316]	; (8005cac <GO_ApplyPresetToSignal+0x158>)
 8005b70:	4413      	add	r3, r2
 8005b72:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8005b76:	79fb      	ldrb	r3, [r7, #7]
 8005b78:	2b07      	cmp	r3, #7
 8005b7a:	f200 8093 	bhi.w	8005ca4 <GO_ApplyPresetToSignal+0x150>
 8005b7e:	a201      	add	r2, pc, #4	; (adr r2, 8005b84 <GO_ApplyPresetToSignal+0x30>)
 8005b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b84:	08005ba5 	.word	0x08005ba5
 8005b88:	08005bc5 	.word	0x08005bc5
 8005b8c:	08005be5 	.word	0x08005be5
 8005b90:	08005c05 	.word	0x08005c05
 8005b94:	08005c25 	.word	0x08005c25
 8005b98:	08005c45 	.word	0x08005c45
 8005b9c:	08005c65 	.word	0x08005c65
 8005ba0:	08005c85 	.word	0x08005c85
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	2101      	movs	r1, #1
 8005ba8:	4841      	ldr	r0, [pc, #260]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005baa:	f006 f85b 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005bae:	2200      	movs	r2, #0
 8005bb0:	2120      	movs	r1, #32
 8005bb2:	4840      	ldr	r0, [pc, #256]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005bb4:	f006 f856 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2110      	movs	r1, #16
 8005bbc:	483d      	ldr	r0, [pc, #244]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005bbe:	f006 f851 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005bc2:	e06f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	4839      	ldr	r0, [pc, #228]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005bca:	f006 f84b 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2120      	movs	r1, #32
 8005bd2:	4838      	ldr	r0, [pc, #224]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005bd4:	f006 f846 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2110      	movs	r1, #16
 8005bdc:	4835      	ldr	r0, [pc, #212]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005bde:	f006 f841 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005be2:	e05f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005be4:	2200      	movs	r2, #0
 8005be6:	2101      	movs	r1, #1
 8005be8:	4831      	ldr	r0, [pc, #196]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005bea:	f006 f83b 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005bee:	2201      	movs	r2, #1
 8005bf0:	2120      	movs	r1, #32
 8005bf2:	4830      	ldr	r0, [pc, #192]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005bf4:	f006 f836 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2110      	movs	r1, #16
 8005bfc:	482d      	ldr	r0, [pc, #180]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005bfe:	f006 f831 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005c02:	e04f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005c04:	2201      	movs	r2, #1
 8005c06:	2101      	movs	r1, #1
 8005c08:	4829      	ldr	r0, [pc, #164]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005c0a:	f006 f82b 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005c0e:	2201      	movs	r2, #1
 8005c10:	2120      	movs	r1, #32
 8005c12:	4828      	ldr	r0, [pc, #160]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c14:	f006 f826 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8005c18:	2200      	movs	r2, #0
 8005c1a:	2110      	movs	r1, #16
 8005c1c:	4825      	ldr	r0, [pc, #148]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c1e:	f006 f821 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005c22:	e03f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005c24:	2200      	movs	r2, #0
 8005c26:	2101      	movs	r1, #1
 8005c28:	4821      	ldr	r0, [pc, #132]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005c2a:	f006 f81b 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005c2e:	2200      	movs	r2, #0
 8005c30:	2120      	movs	r1, #32
 8005c32:	4820      	ldr	r0, [pc, #128]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c34:	f006 f816 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005c38:	2201      	movs	r2, #1
 8005c3a:	2110      	movs	r1, #16
 8005c3c:	481d      	ldr	r0, [pc, #116]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c3e:	f006 f811 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005c42:	e02f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005c44:	2201      	movs	r2, #1
 8005c46:	2101      	movs	r1, #1
 8005c48:	4819      	ldr	r0, [pc, #100]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005c4a:	f006 f80b 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2120      	movs	r1, #32
 8005c52:	4818      	ldr	r0, [pc, #96]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c54:	f006 f806 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005c58:	2201      	movs	r2, #1
 8005c5a:	2110      	movs	r1, #16
 8005c5c:	4815      	ldr	r0, [pc, #84]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c5e:	f006 f801 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005c62:	e01f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8005c64:	2200      	movs	r2, #0
 8005c66:	2101      	movs	r1, #1
 8005c68:	4811      	ldr	r0, [pc, #68]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005c6a:	f005 fffb 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005c6e:	2201      	movs	r2, #1
 8005c70:	2120      	movs	r1, #32
 8005c72:	4810      	ldr	r0, [pc, #64]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c74:	f005 fff6 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005c78:	2201      	movs	r2, #1
 8005c7a:	2110      	movs	r1, #16
 8005c7c:	480d      	ldr	r0, [pc, #52]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c7e:	f005 fff1 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005c82:	e00f      	b.n	8005ca4 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8005c84:	2201      	movs	r2, #1
 8005c86:	2101      	movs	r1, #1
 8005c88:	4809      	ldr	r0, [pc, #36]	; (8005cb0 <GO_ApplyPresetToSignal+0x15c>)
 8005c8a:	f005 ffeb 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 8005c8e:	2201      	movs	r2, #1
 8005c90:	2120      	movs	r1, #32
 8005c92:	4808      	ldr	r0, [pc, #32]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c94:	f005 ffe6 	bl	800bc64 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8005c98:	2201      	movs	r2, #1
 8005c9a:	2110      	movs	r1, #16
 8005c9c:	4805      	ldr	r0, [pc, #20]	; (8005cb4 <GO_ApplyPresetToSignal+0x160>)
 8005c9e:	f005 ffe1 	bl	800bc64 <HAL_GPIO_WritePin>
			break;
 8005ca2:	bf00      	nop
	}

}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd90      	pop	{r4, r7, pc}
 8005cac:	20000160 	.word	0x20000160
 8005cb0:	48000400 	.word	0x48000400
 8005cb4:	48000800 	.word	0x48000800

08005cb8 <IT_ArbitrateInputTrigger>:
 *	@param None
 *	@retval None
 *
 */
void IT_ArbitrateInputTrigger()
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af02      	add	r7, sp, #8
	if(IT_GetTriggerStatus())
 8005cbe:	f000 f93f 	bl	8005f40 <IT_GetTriggerStatus>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d034      	beq.n	8005d32 <IT_ArbitrateInputTrigger+0x7a>
	{
		// disable timer external clock source
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_ECE);
 8005cc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cd6:	6093      	str	r3, [r2, #8]
		// disable timer enable "Filtered timer input 1" (tim_ti1fp1)
		OUTPUT_TIMER->SMCR &= ~(TIM_TS_TI1FP1);
 8005cd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005ce2:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8005ce6:	6093      	str	r3, [r2, #8]
		// disable timer reset trigger mode
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_SMS_2);
 8005ce8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005cf2:	f023 0304 	bic.w	r3, r3, #4
 8005cf6:	6093      	str	r3, [r2, #8]
		// set status to disabled

		// disable the comparator
		HAL_COMP_Stop(&hcomp1);
 8005cf8:	486f      	ldr	r0, [pc, #444]	; (8005eb8 <IT_ArbitrateInputTrigger+0x200>)
 8005cfa:	f004 fc6f 	bl	800a5dc <HAL_COMP_Stop>

		// stop the ADC
		HAL_ADC_Stop_DMA(&hadc1);
 8005cfe:	486f      	ldr	r0, [pc, #444]	; (8005ebc <IT_ArbitrateInputTrigger+0x204>)
 8005d00:	f003 fa08 	bl	8009114 <HAL_ADC_Stop_DMA>

		GPIOA->AFR[0] &= ~(GPIO_AF1_TIM2);
 8005d04:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005d0e:	f023 0301 	bic.w	r3, r3, #1
 8005d12:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(GPIO_AF8_COMP1);
 8005d14:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005d1e:	f023 0308 	bic.w	r3, r3, #8
 8005d22:	6213      	str	r3, [r2, #32]


		IT_SetTriggerStatus(DISABLE_TRIGGER_INPUT);
 8005d24:	2000      	movs	r0, #0
 8005d26:	f000 f917 	bl	8005f58 <IT_SetTriggerStatus>

		FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	f7ff fd0e 	bl	800574c <FuncO_ApplyProfileToSignal>
		}
		// set status to enabled
		IT_SetTriggerStatus(ENABLE_TRIGGER_INPUT);
	}

}
 8005d30:	e0bf      	b.n	8005eb2 <IT_ArbitrateInputTrigger+0x1fa>
		switch(IT_GetActiveTriggerMode())
 8005d32:	f000 f8e9 	bl	8005f08 <IT_GetActiveTriggerMode>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d04a      	beq.n	8005dd2 <IT_ArbitrateInputTrigger+0x11a>
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	f000 8087 	beq.w	8005e50 <IT_ArbitrateInputTrigger+0x198>
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d000      	beq.n	8005d48 <IT_ArbitrateInputTrigger+0x90>
				break;
 8005d46:	e0b1      	b.n	8005eac <IT_ArbitrateInputTrigger+0x1f4>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d4e:	485c      	ldr	r0, [pc, #368]	; (8005ec0 <IT_ArbitrateInputTrigger+0x208>)
 8005d50:	f005 ff88 	bl	800bc64 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); 	// TS5A3357 Pin5
 8005d54:	2200      	movs	r2, #0
 8005d56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d5a:	4859      	ldr	r0, [pc, #356]	; (8005ec0 <IT_ArbitrateInputTrigger+0x208>)
 8005d5c:	f005 ff82 	bl	800bc64 <HAL_GPIO_WritePin>
				GPIOA->MODER &= ~(GPIO_MODER_MODE0_0 | GPIO_MODER_MODE0_1);	// reset
 8005d60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005d6a:	f023 0303 	bic.w	r3, r3, #3
 8005d6e:	6013      	str	r3, [r2, #0]
				GPIOA->MODER |= (GPIO_MODER_MODE0_1);	// set port mode to AF
 8005d70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005d7a:	f043 0302 	orr.w	r3, r3, #2
 8005d7e:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset
 8005d80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005d8a:	f023 031e 	bic.w	r3, r3, #30
 8005d8e:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= GPIO_AF1_TIM2;	// set alt pin function to TIM2 CH1
 8005d90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005d9a:	f043 0301 	orr.w	r3, r3, #1
 8005d9e:	6213      	str	r3, [r2, #32]
				OUTPUT_TIMER->SMCR |= (TIM_SMCR_ECE);		// enable timer external clock source
 8005da0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005daa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dae:	6093      	str	r3, [r2, #8]
				OUTPUT_TIMER->SMCR |= (TIM_TS_TI1FP1);		// enable timer "Filtered timer input 1" (tim_ti1fp1)
 8005db0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005dba:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8005dbe:	6093      	str	r3, [r2, #8]
				OUTPUT_TIMER->SMCR |= (TIM_SMCR_SMS_2);		// enable timer reset trigger mode
 8005dc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005dca:	f043 0304 	orr.w	r3, r3, #4
 8005dce:	6093      	str	r3, [r2, #8]
				break;
 8005dd0:	e06c      	b.n	8005eac <IT_ArbitrateInputTrigger+0x1f4>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005dd8:	4839      	ldr	r0, [pc, #228]	; (8005ec0 <IT_ArbitrateInputTrigger+0x208>)
 8005dda:	f005 ff43 	bl	800bc64 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET); 		// TS5A3357 Pin5
 8005dde:	2201      	movs	r2, #1
 8005de0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005de4:	4836      	ldr	r0, [pc, #216]	; (8005ec0 <IT_ArbitrateInputTrigger+0x208>)
 8005de6:	f005 ff3d 	bl	800bc64 <HAL_GPIO_WritePin>
				COMP1->CSR |= COMP_CSR_EN;
 8005dea:	4b36      	ldr	r3, [pc, #216]	; (8005ec4 <IT_ArbitrateInputTrigger+0x20c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a35      	ldr	r2, [pc, #212]	; (8005ec4 <IT_ArbitrateInputTrigger+0x20c>)
 8005df0:	f043 0301 	orr.w	r3, r3, #1
 8005df4:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset
 8005df6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005e00:	f023 031e 	bic.w	r3, r3, #30
 8005e04:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= (GPIO_AF8_COMP1);
 8005e06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005e0a:	6a1b      	ldr	r3, [r3, #32]
 8005e0c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8005e10:	f043 0308 	orr.w	r3, r3, #8
 8005e14:	6213      	str	r3, [r2, #32]
				OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005e16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e20:	f023 0301 	bic.w	r3, r3, #1
 8005e24:	6013      	str	r3, [r2, #0]
				HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005e26:	2100      	movs	r1, #0
 8005e28:	4827      	ldr	r0, [pc, #156]	; (8005ec8 <IT_ArbitrateInputTrigger+0x210>)
 8005e2a:	f004 ff03 	bl	800ac34 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, comp1_output_value, 1, DAC_ALIGN_12B_R);
 8005e2e:	2300      	movs	r3, #0
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	2301      	movs	r3, #1
 8005e34:	4a25      	ldr	r2, [pc, #148]	; (8005ecc <IT_ArbitrateInputTrigger+0x214>)
 8005e36:	2100      	movs	r1, #0
 8005e38:	4823      	ldr	r0, [pc, #140]	; (8005ec8 <IT_ArbitrateInputTrigger+0x210>)
 8005e3a:	f004 fe39 	bl	800aab0 <HAL_DAC_Start_DMA>
				OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005e3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e48:	f043 0301 	orr.w	r3, r3, #1
 8005e4c:	6013      	str	r3, [r2, #0]
				break;
 8005e4e:	e02d      	b.n	8005eac <IT_ArbitrateInputTrigger+0x1f4>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 8005e50:	2201      	movs	r2, #1
 8005e52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e56:	481a      	ldr	r0, [pc, #104]	; (8005ec0 <IT_ArbitrateInputTrigger+0x208>)
 8005e58:	f005 ff04 	bl	800bc64 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET);		// TS5A3357 Pin5
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e62:	4817      	ldr	r0, [pc, #92]	; (8005ec0 <IT_ArbitrateInputTrigger+0x208>)
 8005e64:	f005 fefe 	bl	800bc64 <HAL_GPIO_WritePin>
				HAL_ADC_Start_DMA(&hadc1, trigger_input, TRIGGER_DATA_SIZE);
 8005e68:	2278      	movs	r2, #120	; 0x78
 8005e6a:	4919      	ldr	r1, [pc, #100]	; (8005ed0 <IT_ArbitrateInputTrigger+0x218>)
 8005e6c:	4813      	ldr	r0, [pc, #76]	; (8005ebc <IT_ArbitrateInputTrigger+0x204>)
 8005e6e:	f003 f883 	bl	8008f78 <HAL_ADC_Start_DMA>
				OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 8005e72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e7c:	f023 0301 	bic.w	r3, r3, #1
 8005e80:	6013      	str	r3, [r2, #0]
				HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005e82:	2100      	movs	r1, #0
 8005e84:	4810      	ldr	r0, [pc, #64]	; (8005ec8 <IT_ArbitrateInputTrigger+0x210>)
 8005e86:	f004 fed5 	bl	800ac34 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	9300      	str	r3, [sp, #0]
 8005e8e:	2378      	movs	r3, #120	; 0x78
 8005e90:	4a0f      	ldr	r2, [pc, #60]	; (8005ed0 <IT_ArbitrateInputTrigger+0x218>)
 8005e92:	2100      	movs	r1, #0
 8005e94:	480c      	ldr	r0, [pc, #48]	; (8005ec8 <IT_ArbitrateInputTrigger+0x210>)
 8005e96:	f004 fe0b 	bl	800aab0 <HAL_DAC_Start_DMA>
				OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005e9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005ea4:	f043 0301 	orr.w	r3, r3, #1
 8005ea8:	6013      	str	r3, [r2, #0]
				break;
 8005eaa:	bf00      	nop
		IT_SetTriggerStatus(ENABLE_TRIGGER_INPUT);
 8005eac:	2001      	movs	r0, #1
 8005eae:	f000 f853 	bl	8005f58 <IT_SetTriggerStatus>
}
 8005eb2:	bf00      	nop
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	200027e4 	.word	0x200027e4
 8005ebc:	20002718 	.word	0x20002718
 8005ec0:	48000800 	.word	0x48000800
 8005ec4:	40010200 	.word	0x40010200
 8005ec8:	2000281c 	.word	0x2000281c
 8005ecc:	20002148 	.word	0x20002148
 8005ed0:	20001e9c 	.word	0x20001e9c

08005ed4 <IT_CycleInputTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_CycleInputTriggerMode()
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	af00      	add	r7, sp, #0
	// change the trigger input mode
	switch(IT_GetActiveTriggerMode())
 8005ed8:	f000 f816 	bl	8005f08 <IT_GetActiveTriggerMode>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d008      	beq.n	8005ef4 <IT_CycleInputTriggerMode+0x20>
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d00a      	beq.n	8005efc <IT_CycleInputTriggerMode+0x28>
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d000      	beq.n	8005eec <IT_CycleInputTriggerMode+0x18>
		case INPUT_TRIGGER_ADC:
			IT_SetActiveTriggerMode(INPUT_TRIGGER_TIM);
			break;

		default:
			break;
 8005eea:	e00b      	b.n	8005f04 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_COMP);
 8005eec:	2001      	movs	r0, #1
 8005eee:	f000 f817 	bl	8005f20 <IT_SetActiveTriggerMode>
			break;
 8005ef2:	e007      	b.n	8005f04 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_ADC);
 8005ef4:	2002      	movs	r0, #2
 8005ef6:	f000 f813 	bl	8005f20 <IT_SetActiveTriggerMode>
			break;
 8005efa:	e003      	b.n	8005f04 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TRIGGER_TIM);
 8005efc:	2000      	movs	r0, #0
 8005efe:	f000 f80f 	bl	8005f20 <IT_SetActiveTriggerMode>
			break;
 8005f02:	bf00      	nop
	}
}
 8005f04:	bf00      	nop
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <IT_GetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInputMode IT_GetActiveTriggerMode()
{
 8005f08:	b480      	push	{r7}
 8005f0a:	af00      	add	r7, sp, #0
	return activeInputerTriggerMode;
 8005f0c:	4b03      	ldr	r3, [pc, #12]	; (8005f1c <IT_GetActiveTriggerMode+0x14>)
 8005f0e:	781b      	ldrb	r3, [r3, #0]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	20001e96 	.word	0x20001e96

08005f20 <IT_SetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetActiveTriggerMode(eTriggerInputMode newTriggerMode)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	4603      	mov	r3, r0
 8005f28:	71fb      	strb	r3, [r7, #7]
	activeInputerTriggerMode = newTriggerMode;
 8005f2a:	4a04      	ldr	r2, [pc, #16]	; (8005f3c <IT_SetActiveTriggerMode+0x1c>)
 8005f2c:	79fb      	ldrb	r3, [r7, #7]
 8005f2e:	7013      	strb	r3, [r2, #0]
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	20001e96 	.word	0x20001e96

08005f40 <IT_GetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInput IT_GetTriggerStatus()
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0
	return isTriggerInputEnabled;
 8005f44:	4b03      	ldr	r3, [pc, #12]	; (8005f54 <IT_GetTriggerStatus+0x14>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	20001e97 	.word	0x20001e97

08005f58 <IT_SetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetTriggerStatus(eTriggerInput newTriggerStatus)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	4603      	mov	r3, r0
 8005f60:	71fb      	strb	r3, [r7, #7]
	isTriggerInputEnabled = newTriggerStatus;
 8005f62:	4a04      	ldr	r2, [pc, #16]	; (8005f74 <IT_SetTriggerStatus+0x1c>)
 8005f64:	79fb      	ldrb	r3, [r7, #7]
 8005f66:	7013      	strb	r3, [r2, #0]
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr
 8005f74:	20001e97 	.word	0x20001e97

08005f78 <SM_Init>:
void _InitOutputChannels();
void _InitAmpProfiles();
void _InitGainInDecibels();

void SM_Init()
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	af00      	add	r7, sp, #0

	FreqO_InitFreqProfiles();
 8005f7c:	f7ff f89a 	bl	80050b4 <FreqO_InitFreqProfiles>

	_InitOutputChannels();
 8005f80:	f000 f8ae 	bl	80060e0 <_InitOutputChannels>
	_InitAmpProfiles();
 8005f84:	f000 f824 	bl	8005fd0 <_InitAmpProfiles>

	// Start OFFSET DAC and set to positive
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8005f88:	2110      	movs	r1, #16
 8005f8a:	4810      	ldr	r0, [pc, #64]	; (8005fcc <SM_Init+0x54>)
 8005f8c:	f004 fd3d 	bl	800aa0a <HAL_DAC_Start>
	HAL_GPIO_WritePin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin, GPIO_PIN_SET);
 8005f90:	2201      	movs	r2, #1
 8005f92:	2108      	movs	r1, #8
 8005f94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f98:	f005 fe64 	bl	800bc64 <HAL_GPIO_WritePin>

	// send trigger input out to dac
	//HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

	// Start DAC trigger timer
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005f9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005fa6:	f043 0301 	orr.w	r3, r3, #1
 8005faa:	6013      	str	r3, [r2, #0]

	// Set the SIGNAL function and amplitude
	FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8005fac:	2000      	movs	r0, #0
 8005fae:	f7ff fbcd 	bl	800574c <FuncO_ApplyProfileToSignal>
	VPP_ApplyProfileToSignal(eDefaultVppPreset);
 8005fb2:	2059      	movs	r0, #89	; 0x59
 8005fb4:	f000 fc2c 	bl	8006810 <VPP_ApplyProfileToSignal>

	// set the AUX function
	FuncO_ApplyProfileToAux(eDefaultFuncPreset);
 8005fb8:	2000      	movs	r0, #0
 8005fba:	f7ff fc2d 	bl	8005818 <FuncO_ApplyProfileToAux>

	// set freq for both SIGNAL and AUX
	FreqO_ApplyProfile(eDefaultFreqPreset);
 8005fbe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005fc2:	f7ff f95d 	bl	8005280 <FreqO_ApplyProfile>

}
 8005fc6:	bf00      	nop
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	2000281c 	.word	0x2000281c

08005fd0 <_InitAmpProfiles>:

void _InitAmpProfiles()
{
 8005fd0:	b590      	push	{r4, r7, lr}
 8005fd2:	b08b      	sub	sp, #44	; 0x2c
 8005fd4:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fda:	e033      	b.n	8006044 <_InitAmpProfiles+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005fdc:	493c      	ldr	r1, [pc, #240]	; (80060d0 <_InitAmpProfiles+0x100>)
 8005fde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	00db      	lsls	r3, r3, #3
 8005fe4:	1a9b      	subs	r3, r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	440b      	add	r3, r1
 8005fea:	3304      	adds	r3, #4
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 8005ff0:	4b38      	ldr	r3, [pc, #224]	; (80060d4 <_InitAmpProfiles+0x104>)
 8005ff2:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 8005ff4:	4936      	ldr	r1, [pc, #216]	; (80060d0 <_InitAmpProfiles+0x100>)
 8005ff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	00db      	lsls	r3, r3, #3
 8005ffc:	1a9b      	subs	r3, r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	440b      	add	r3, r1
 8006002:	3308      	adds	r3, #8
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	ee07 3a90 	vmov	s15, r3
 800600a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800600e:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 8006012:	ed97 7a04 	vldr	s14, [r7, #16]
 8006016:	edd7 7a03 	vldr	s15, [r7, #12]
 800601a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800601e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006026:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 800602a:	4929      	ldr	r1, [pc, #164]	; (80060d0 <_InitAmpProfiles+0x100>)
 800602c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800602e:	4613      	mov	r3, r2
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	1a9b      	subs	r3, r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	440b      	add	r3, r1
 8006038:	3310      	adds	r3, #16
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800603e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006040:	3301      	adds	r3, #1
 8006042:	627b      	str	r3, [r7, #36]	; 0x24
 8006044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006046:	2b61      	cmp	r3, #97	; 0x61
 8006048:	ddc8      	ble.n	8005fdc <_InitAmpProfiles+0xc>
	}

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800604a:	2300      	movs	r3, #0
 800604c:	623b      	str	r3, [r7, #32]
 800604e:	e037      	b.n	80060c0 <_InitAmpProfiles+0xf0>
	{
		float decibel_mvolt_ref = 0.001;
 8006050:	4b21      	ldr	r3, [pc, #132]	; (80060d8 <_InitAmpProfiles+0x108>)
 8006052:	61fb      	str	r3, [r7, #28]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8006054:	491e      	ldr	r1, [pc, #120]	; (80060d0 <_InitAmpProfiles+0x100>)
 8006056:	6a3a      	ldr	r2, [r7, #32]
 8006058:	4613      	mov	r3, r2
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	1a9b      	subs	r3, r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	3304      	adds	r3, #4
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	61bb      	str	r3, [r7, #24]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8006068:	ed97 7a06 	vldr	s14, [r7, #24]
 800606c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006070:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006074:	ee16 0a90 	vmov	r0, s13
 8006078:	f7fa fa8e 	bl	8000598 <__aeabi_f2d>
 800607c:	4603      	mov	r3, r0
 800607e:	460c      	mov	r4, r1
 8006080:	ec44 3b10 	vmov	d0, r3, r4
 8006084:	f00c fd78 	bl	8012b78 <log10>
 8006088:	ec51 0b10 	vmov	r0, r1, d0
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	4b12      	ldr	r3, [pc, #72]	; (80060dc <_InitAmpProfiles+0x10c>)
 8006092:	f7fa fad9 	bl	8000648 <__aeabi_dmul>
 8006096:	4603      	mov	r3, r0
 8006098:	460c      	mov	r4, r1
 800609a:	4618      	mov	r0, r3
 800609c:	4621      	mov	r1, r4
 800609e:	f7fa fdcb 	bl	8000c38 <__aeabi_d2f>
 80060a2:	4603      	mov	r3, r0
 80060a4:	617b      	str	r3, [r7, #20]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 80060a6:	490a      	ldr	r1, [pc, #40]	; (80060d0 <_InitAmpProfiles+0x100>)
 80060a8:	6a3a      	ldr	r2, [r7, #32]
 80060aa:	4613      	mov	r3, r2
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	1a9b      	subs	r3, r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	440b      	add	r3, r1
 80060b4:	330c      	adds	r3, #12
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80060ba:	6a3b      	ldr	r3, [r7, #32]
 80060bc:	3301      	adds	r3, #1
 80060be:	623b      	str	r3, [r7, #32]
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	2b61      	cmp	r3, #97	; 0x61
 80060c4:	ddc4      	ble.n	8006050 <_InitAmpProfiles+0x80>

	}
}
 80060c6:	bf00      	nop
 80060c8:	372c      	adds	r7, #44	; 0x2c
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd90      	pop	{r4, r7, pc}
 80060ce:	bf00      	nop
 80060d0:	20000178 	.word	0x20000178
 80060d4:	402ccccd 	.word	0x402ccccd
 80060d8:	3a83126f 	.word	0x3a83126f
 80060dc:	40340000 	.word	0x40340000

080060e0 <_InitOutputChannels>:

void _InitOutputChannels()
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 80060e6:	4b28      	ldr	r3, [pc, #160]	; (8006188 <_InitOutputChannels+0xa8>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 80060ec:	4b27      	ldr	r3, [pc, #156]	; (800618c <_InitOutputChannels+0xac>)
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a25      	ldr	r2, [pc, #148]	; (8006188 <_InitOutputChannels+0xa8>)
 80060f2:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 80060f4:	4b24      	ldr	r3, [pc, #144]	; (8006188 <_InitOutputChannels+0xa8>)
 80060f6:	4a25      	ldr	r2, [pc, #148]	; (800618c <_InitOutputChannels+0xac>)
 80060f8:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80060fc:	2300      	movs	r3, #0
 80060fe:	607b      	str	r3, [r7, #4]
 8006100:	e00b      	b.n	800611a <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8006102:	4a23      	ldr	r2, [pc, #140]	; (8006190 <_InitOutputChannels+0xb0>)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800610a:	491f      	ldr	r1, [pc, #124]	; (8006188 <_InitOutputChannels+0xa8>)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3302      	adds	r3, #2
 8006110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3301      	adds	r3, #1
 8006118:	607b      	str	r3, [r7, #4]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b77      	cmp	r3, #119	; 0x77
 800611e:	ddf0      	ble.n	8006102 <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8006120:	4b19      	ldr	r3, [pc, #100]	; (8006188 <_InitOutputChannels+0xa8>)
 8006122:	4a1c      	ldr	r2, [pc, #112]	; (8006194 <_InitOutputChannels+0xb4>)
 8006124:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006128:	4b17      	ldr	r3, [pc, #92]	; (8006188 <_InitOutputChannels+0xa8>)
 800612a:	4a1b      	ldr	r2, [pc, #108]	; (8006198 <_InitOutputChannels+0xb8>)
 800612c:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the Aux output channel
	AuxChannel.channel = AUX_CHANNEL;
 8006130:	4b1a      	ldr	r3, [pc, #104]	; (800619c <_InitOutputChannels+0xbc>)
 8006132:	2201      	movs	r2, #1
 8006134:	701a      	strb	r2, [r3, #0]
	AuxChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8006136:	4b15      	ldr	r3, [pc, #84]	; (800618c <_InitOutputChannels+0xac>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	4a18      	ldr	r2, [pc, #96]	; (800619c <_InitOutputChannels+0xbc>)
 800613c:	6053      	str	r3, [r2, #4]
	AuxChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 800613e:	4b17      	ldr	r3, [pc, #92]	; (800619c <_InitOutputChannels+0xbc>)
 8006140:	4a12      	ldr	r2, [pc, #72]	; (800618c <_InitOutputChannels+0xac>)
 8006142:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006146:	2300      	movs	r3, #0
 8006148:	603b      	str	r3, [r7, #0]
 800614a:	e00b      	b.n	8006164 <_InitOutputChannels+0x84>
		AuxChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 800614c:	4a10      	ldr	r2, [pc, #64]	; (8006190 <_InitOutputChannels+0xb0>)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006154:	4911      	ldr	r1, [pc, #68]	; (800619c <_InitOutputChannels+0xbc>)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	3302      	adds	r3, #2
 800615a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	3301      	adds	r3, #1
 8006162:	603b      	str	r3, [r7, #0]
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2b77      	cmp	r3, #119	; 0x77
 8006168:	ddf0      	ble.n	800614c <_InitOutputChannels+0x6c>

	AuxChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 800616a:	4b0c      	ldr	r3, [pc, #48]	; (800619c <_InitOutputChannels+0xbc>)
 800616c:	4a09      	ldr	r2, [pc, #36]	; (8006194 <_InitOutputChannels+0xb4>)
 800616e:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	AuxChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006172:	4b0a      	ldr	r3, [pc, #40]	; (800619c <_InitOutputChannels+0xbc>)
 8006174:	4a08      	ldr	r2, [pc, #32]	; (8006198 <_InitOutputChannels+0xb8>)
 8006176:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0


}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	20002150 	.word	0x20002150
 800618c:	20000128 	.word	0x20000128
 8006190:	200014b4 	.word	0x200014b4
 8006194:	20000b34 	.word	0x20000b34
 8006198:	20000175 	.word	0x20000175
 800619c:	20002344 	.word	0x20002344

080061a0 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	4603      	mov	r3, r0
 80061a8:	71fb      	strb	r3, [r7, #7]

	if(!pChannel)
 80061aa:	79fb      	ldrb	r3, [r7, #7]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 80061b0:	4b04      	ldr	r3, [pc, #16]	; (80061c4 <SM_GetOutputChannel+0x24>)
 80061b2:	e000      	b.n	80061b6 <SM_GetOutputChannel+0x16>
	else
		return &AuxChannel;
 80061b4:	4b04      	ldr	r3, [pc, #16]	; (80061c8 <SM_GetOutputChannel+0x28>)
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	20002150 	.word	0x20002150
 80061c8:	20002344 	.word	0x20002344

080061cc <SM_EnablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToAux()
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b096      	sub	sp, #88	; 0x58
 80061d0:	af00      	add	r7, sp, #0
	printf("SM_EnablePwmToAux\n");
 80061d2:	4889      	ldr	r0, [pc, #548]	; (80063f8 <SM_EnablePwmToAux+0x22c>)
 80061d4:	f00a fc36 	bl	8010a44 <puts>

	HAL_StatusTypeDef res = 0;
 80061d8:	2300      	movs	r3, #0
 80061da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061de:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80061e2:	2200      	movs	r2, #0
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	605a      	str	r2, [r3, #4]
 80061e8:	609a      	str	r2, [r3, #8]
 80061ea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80061f0:	2200      	movs	r2, #0
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	605a      	str	r2, [r3, #4]
 80061f6:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80061f8:	f107 031c 	add.w	r3, r7, #28
 80061fc:	2200      	movs	r2, #0
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	605a      	str	r2, [r3, #4]
 8006202:	609a      	str	r2, [r3, #8]
 8006204:	60da      	str	r2, [r3, #12]
 8006206:	611a      	str	r2, [r3, #16]
 8006208:	615a      	str	r2, [r3, #20]
 800620a:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800620c:	f107 0308 	add.w	r3, r7, #8
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	605a      	str	r2, [r3, #4]
 8006216:	609a      	str	r2, [r3, #8]
 8006218:	60da      	str	r2, [r3, #12]
 800621a:	611a      	str	r2, [r3, #16]


	htim3.Instance = PWM_AUX_OUT_TIM;
 800621c:	4b77      	ldr	r3, [pc, #476]	; (80063fc <SM_EnablePwmToAux+0x230>)
 800621e:	4a78      	ldr	r2, [pc, #480]	; (8006400 <SM_EnablePwmToAux+0x234>)
 8006220:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8006222:	4b76      	ldr	r3, [pc, #472]	; (80063fc <SM_EnablePwmToAux+0x230>)
 8006224:	2200      	movs	r2, #0
 8006226:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8006228:	4b74      	ldr	r3, [pc, #464]	; (80063fc <SM_EnablePwmToAux+0x230>)
 800622a:	2210      	movs	r2, #16
 800622c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 800622e:	4b73      	ldr	r3, [pc, #460]	; (80063fc <SM_EnablePwmToAux+0x230>)
 8006230:	2201      	movs	r2, #1
 8006232:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006234:	4b71      	ldr	r3, [pc, #452]	; (80063fc <SM_EnablePwmToAux+0x230>)
 8006236:	f44f 7200 	mov.w	r2, #512	; 0x200
 800623a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800623c:	4b6f      	ldr	r3, [pc, #444]	; (80063fc <SM_EnablePwmToAux+0x230>)
 800623e:	2280      	movs	r2, #128	; 0x80
 8006240:	619a      	str	r2, [r3, #24]
	if ((res == HAL_TIM_Base_Init(&htim3)) != HAL_OK)
 8006242:	486e      	ldr	r0, [pc, #440]	; (80063fc <SM_EnablePwmToAux+0x230>)
 8006244:	f006 fdb0 	bl	800cda8 <HAL_TIM_Base_Init>
 8006248:	4603      	mov	r3, r0
 800624a:	461a      	mov	r2, r3
 800624c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006250:	4293      	cmp	r3, r2
 8006252:	d107      	bne.n	8006264 <SM_EnablePwmToAux+0x98>
	{
		printf("SM_EnablePwmToAux HAL_TIM_Base_Init() Result:%u\n",res);
 8006254:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006258:	4619      	mov	r1, r3
 800625a:	486a      	ldr	r0, [pc, #424]	; (8006404 <SM_EnablePwmToAux+0x238>)
 800625c:	f00a fb7e 	bl	801095c <iprintf>
		Error_Handler();
 8006260:	f001 fbae 	bl	80079c0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006268:	647b      	str	r3, [r7, #68]	; 0x44
	if ((res == HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig)) != HAL_OK)
 800626a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800626e:	4619      	mov	r1, r3
 8006270:	4862      	ldr	r0, [pc, #392]	; (80063fc <SM_EnablePwmToAux+0x230>)
 8006272:	f007 fbb9 	bl	800d9e8 <HAL_TIM_ConfigClockSource>
 8006276:	4603      	mov	r3, r0
 8006278:	461a      	mov	r2, r3
 800627a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800627e:	4293      	cmp	r3, r2
 8006280:	d107      	bne.n	8006292 <SM_EnablePwmToAux+0xc6>
	{
		printf("SM_EnablePwmToAux HAL_TIM_ConfigClockSource() Result:%u\n",res);
 8006282:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006286:	4619      	mov	r1, r3
 8006288:	485f      	ldr	r0, [pc, #380]	; (8006408 <SM_EnablePwmToAux+0x23c>)
 800628a:	f00a fb67 	bl	801095c <iprintf>
		Error_Handler();
 800628e:	f001 fb97 	bl	80079c0 <Error_Handler>
	}
	if ((res == HAL_TIM_PWM_Init(&htim3)) != HAL_OK)
 8006292:	485a      	ldr	r0, [pc, #360]	; (80063fc <SM_EnablePwmToAux+0x230>)
 8006294:	f006 fe9b 	bl	800cfce <HAL_TIM_PWM_Init>
 8006298:	4603      	mov	r3, r0
 800629a:	461a      	mov	r2, r3
 800629c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d107      	bne.n	80062b4 <SM_EnablePwmToAux+0xe8>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Init() Result:%u\n",res);
 80062a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062a8:	4619      	mov	r1, r3
 80062aa:	4858      	ldr	r0, [pc, #352]	; (800640c <SM_EnablePwmToAux+0x240>)
 80062ac:	f00a fb56 	bl	801095c <iprintf>
		Error_Handler();
 80062b0:	f001 fb86 	bl	80079c0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80062b4:	2320      	movs	r3, #32
 80062b6:	63bb      	str	r3, [r7, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062b8:	2300      	movs	r3, #0
 80062ba:	643b      	str	r3, [r7, #64]	; 0x40
	if ((res == HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)) != HAL_OK)
 80062bc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80062c0:	4619      	mov	r1, r3
 80062c2:	484e      	ldr	r0, [pc, #312]	; (80063fc <SM_EnablePwmToAux+0x230>)
 80062c4:	f008 f946 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 80062c8:	4603      	mov	r3, r0
 80062ca:	461a      	mov	r2, r3
 80062cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d107      	bne.n	80062e4 <SM_EnablePwmToAux+0x118>
	{
		printf("SM_EnablePwmToAux HAL_TIMEx_MasterConfigSynchronization() Result:%u\n",res);
 80062d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062d8:	4619      	mov	r1, r3
 80062da:	484d      	ldr	r0, [pc, #308]	; (8006410 <SM_EnablePwmToAux+0x244>)
 80062dc:	f00a fb3e 	bl	801095c <iprintf>
		Error_Handler();
 80062e0:	f001 fb6e 	bl	80079c0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062e4:	2360      	movs	r3, #96	; 0x60
 80062e6:	61fb      	str	r3, [r7, #28]
	sConfigOC.Pulse = 0;
 80062e8:	2300      	movs	r3, #0
 80062ea:	623b      	str	r3, [r7, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062ec:	2300      	movs	r3, #0
 80062ee:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062f0:	2300      	movs	r3, #0
 80062f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)) != HAL_OK)
 80062f4:	f107 031c 	add.w	r3, r7, #28
 80062f8:	2200      	movs	r2, #0
 80062fa:	4619      	mov	r1, r3
 80062fc:	483f      	ldr	r0, [pc, #252]	; (80063fc <SM_EnablePwmToAux+0x230>)
 80062fe:	f007 fa63 	bl	800d7c8 <HAL_TIM_PWM_ConfigChannel>
 8006302:	4603      	mov	r3, r0
 8006304:	461a      	mov	r2, r3
 8006306:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800630a:	4293      	cmp	r3, r2
 800630c:	d107      	bne.n	800631e <SM_EnablePwmToAux+0x152>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_ConfigChannel() Result:%u\n",res);
 800630e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006312:	4619      	mov	r1, r3
 8006314:	483f      	ldr	r0, [pc, #252]	; (8006414 <SM_EnablePwmToAux+0x248>)
 8006316:	f00a fb21 	bl	801095c <iprintf>
		Error_Handler();
 800631a:	f001 fb51 	bl	80079c0 <Error_Handler>
	}


	// Timer Post Initialization
	printf("SM_EnablePwmToAux: __HAL_RCC_GPIOA_CLK_ENABLE\n");
 800631e:	483e      	ldr	r0, [pc, #248]	; (8006418 <SM_EnablePwmToAux+0x24c>)
 8006320:	f00a fb90 	bl	8010a44 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006324:	4b3d      	ldr	r3, [pc, #244]	; (800641c <SM_EnablePwmToAux+0x250>)
 8006326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006328:	4a3c      	ldr	r2, [pc, #240]	; (800641c <SM_EnablePwmToAux+0x250>)
 800632a:	f043 0301 	orr.w	r3, r3, #1
 800632e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006330:	4b3a      	ldr	r3, [pc, #232]	; (800641c <SM_EnablePwmToAux+0x250>)
 8006332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	607b      	str	r3, [r7, #4]
 800633a:	687b      	ldr	r3, [r7, #4]
	/**PWM_AUX_OUT_TIM GPIO Configuration
	PA4     ------> PWM_AUX_OUT_TIM_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800633c:	2340      	movs	r3, #64	; 0x40
 800633e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006340:	2302      	movs	r3, #2
 8006342:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006344:	2300      	movs	r3, #0
 8006346:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006348:	2300      	movs	r3, #0
 800634a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800634c:	2302      	movs	r3, #2
 800634e:	61bb      	str	r3, [r7, #24]
	printf("SM_EnablePwmToAux: HAL_GPIO_Init\n");
 8006350:	4833      	ldr	r0, [pc, #204]	; (8006420 <SM_EnablePwmToAux+0x254>)
 8006352:	f00a fb77 	bl	8010a44 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006356:	f107 0308 	add.w	r3, r7, #8
 800635a:	4619      	mov	r1, r3
 800635c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006360:	f005 fa1c 	bl	800b79c <HAL_GPIO_Init>


	// PWM_AUX_OUT_TIM_MspInit 0

	/* PWM_AUX_OUT_TIM clock enable */
	printf("SM_EnablePwmToAux: __HAL_RCC_PWM_AUX_OUT_TIM_CLK_ENABLE\n");
 8006364:	482f      	ldr	r0, [pc, #188]	; (8006424 <SM_EnablePwmToAux+0x258>)
 8006366:	f00a fb6d 	bl	8010a44 <puts>
	__HAL_RCC_TIM3_CLK_ENABLE();
 800636a:	4b2c      	ldr	r3, [pc, #176]	; (800641c <SM_EnablePwmToAux+0x250>)
 800636c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800636e:	4a2b      	ldr	r2, [pc, #172]	; (800641c <SM_EnablePwmToAux+0x250>)
 8006370:	f043 0302 	orr.w	r3, r3, #2
 8006374:	6593      	str	r3, [r2, #88]	; 0x58
 8006376:	4b29      	ldr	r3, [pc, #164]	; (800641c <SM_EnablePwmToAux+0x250>)
 8006378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	683b      	ldr	r3, [r7, #0]

	/* PWM_AUX_OUT_TIM interrupt Init */
	printf("SM_EnablePwmToAux: HAL_NVIC_SetPriority\n");
 8006382:	4829      	ldr	r0, [pc, #164]	; (8006428 <SM_EnablePwmToAux+0x25c>)
 8006384:	f00a fb5e 	bl	8010a44 <puts>
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006388:	2200      	movs	r2, #0
 800638a:	2100      	movs	r1, #0
 800638c:	201d      	movs	r0, #29
 800638e:	f004 fad8 	bl	800a942 <HAL_NVIC_SetPriority>
	printf("SM_EnablePwmToAux: HAL_NVIC_EnableIRQ\n");
 8006392:	4826      	ldr	r0, [pc, #152]	; (800642c <SM_EnablePwmToAux+0x260>)
 8006394:	f00a fb56 	bl	8010a44 <puts>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006398:	201d      	movs	r0, #29
 800639a:	f004 faec 	bl	800a976 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspInit 1 */
	printf("SM_EnablePwmToAux: HAL_TIM_PWM_Start\n");
 800639e:	4824      	ldr	r0, [pc, #144]	; (8006430 <SM_EnablePwmToAux+0x264>)
 80063a0:	f00a fb50 	bl	8010a44 <puts>
	if ((res == HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 80063a4:	2100      	movs	r1, #0
 80063a6:	4815      	ldr	r0, [pc, #84]	; (80063fc <SM_EnablePwmToAux+0x230>)
 80063a8:	f006 fe72 	bl	800d090 <HAL_TIM_PWM_Start>
 80063ac:	4603      	mov	r3, r0
 80063ae:	461a      	mov	r2, r3
 80063b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d107      	bne.n	80063c8 <SM_EnablePwmToAux+0x1fc>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Start() Result:%u\n",res);
 80063b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80063bc:	4619      	mov	r1, r3
 80063be:	481d      	ldr	r0, [pc, #116]	; (8006434 <SM_EnablePwmToAux+0x268>)
 80063c0:	f00a facc 	bl	801095c <iprintf>
		Error_Handler();
 80063c4:	f001 fafc 	bl	80079c0 <Error_Handler>
	}

	printf("SM_EnablePwmToAux: GO_ApplyPresetToSignal\n");
 80063c8:	481b      	ldr	r0, [pc, #108]	; (8006438 <SM_EnablePwmToAux+0x26c>)
 80063ca:	f00a fb3b 	bl	8010a44 <puts>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 80063ce:	2007      	movs	r0, #7
 80063d0:	f7ff fbc0 	bl	8005b54 <GO_ApplyPresetToSignal>

	// 50% duty cycle
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->CCR1 = 32768\n");
 80063d4:	4819      	ldr	r0, [pc, #100]	; (800643c <SM_EnablePwmToAux+0x270>)
 80063d6:	f00a fb35 	bl	8010a44 <puts>
	PWM_AUX_OUT_TIM->CCR1 = 32768;
 80063da:	4b09      	ldr	r3, [pc, #36]	; (8006400 <SM_EnablePwmToAux+0x234>)
 80063dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80063e0:	635a      	str	r2, [r3, #52]	; 0x34
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->ARR = 65535\n");
 80063e2:	4817      	ldr	r0, [pc, #92]	; (8006440 <SM_EnablePwmToAux+0x274>)
 80063e4:	f00a fb2e 	bl	8010a44 <puts>
	PWM_AUX_OUT_TIM->ARR = 65535;
 80063e8:	4b05      	ldr	r3, [pc, #20]	; (8006400 <SM_EnablePwmToAux+0x234>)
 80063ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063ee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80063f0:	bf00      	nop
 80063f2:	3758      	adds	r7, #88	; 0x58
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	08014aa4 	.word	0x08014aa4
 80063fc:	200020f8 	.word	0x200020f8
 8006400:	40000400 	.word	0x40000400
 8006404:	08014ab8 	.word	0x08014ab8
 8006408:	08014aec 	.word	0x08014aec
 800640c:	08014b28 	.word	0x08014b28
 8006410:	08014b58 	.word	0x08014b58
 8006414:	08014ba0 	.word	0x08014ba0
 8006418:	08014bdc 	.word	0x08014bdc
 800641c:	40021000 	.word	0x40021000
 8006420:	08014c0c 	.word	0x08014c0c
 8006424:	08014c30 	.word	0x08014c30
 8006428:	08014c68 	.word	0x08014c68
 800642c:	08014c90 	.word	0x08014c90
 8006430:	08014cb8 	.word	0x08014cb8
 8006434:	08014ce0 	.word	0x08014ce0
 8006438:	08014d14 	.word	0x08014d14
 800643c:	08014d40 	.word	0x08014d40
 8006440:	08014d74 	.word	0x08014d74

08006444 <SM_DisablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToAux()
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
	printf("SM_DisablePwmToAux");
 800644a:	4815      	ldr	r0, [pc, #84]	; (80064a0 <SM_DisablePwmToAux+0x5c>)
 800644c:	f00a fa86 	bl	801095c <iprintf>

	HAL_StatusTypeDef res = 0;
 8006450:	2300      	movs	r3, #0
 8006452:	71fb      	strb	r3, [r7, #7]


	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 0 */
	printf("SM_DisablePwmToAux: HAL_TIM_PWM_Stop\n");
 8006454:	4813      	ldr	r0, [pc, #76]	; (80064a4 <SM_DisablePwmToAux+0x60>)
 8006456:	f00a faf5 	bl	8010a44 <puts>
	if ((res == HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 800645a:	2100      	movs	r1, #0
 800645c:	4812      	ldr	r0, [pc, #72]	; (80064a8 <SM_DisablePwmToAux+0x64>)
 800645e:	f006 fef1 	bl	800d244 <HAL_TIM_PWM_Stop>
 8006462:	4603      	mov	r3, r0
 8006464:	461a      	mov	r2, r3
 8006466:	79fb      	ldrb	r3, [r7, #7]
 8006468:	4293      	cmp	r3, r2
 800646a:	d106      	bne.n	800647a <SM_DisablePwmToAux+0x36>
	{
		printf("SM_DisablePwmToAux HAL_TIM_PWM_Stop() Result:%u\n",res);
 800646c:	79fb      	ldrb	r3, [r7, #7]
 800646e:	4619      	mov	r1, r3
 8006470:	480e      	ldr	r0, [pc, #56]	; (80064ac <SM_DisablePwmToAux+0x68>)
 8006472:	f00a fa73 	bl	801095c <iprintf>
		Error_Handler();
 8006476:	f001 faa3 	bl	80079c0 <Error_Handler>
	}
	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 0 */
	/* Peripheral clock disable */
	printf("SM_DisablePwmToAux __HAL_RCC_PWM_AUX_OUT_TIM_CLK_DISABLE\n");
 800647a:	480d      	ldr	r0, [pc, #52]	; (80064b0 <SM_DisablePwmToAux+0x6c>)
 800647c:	f00a fae2 	bl	8010a44 <puts>
	__HAL_RCC_TIM3_CLK_DISABLE();
 8006480:	4b0c      	ldr	r3, [pc, #48]	; (80064b4 <SM_DisablePwmToAux+0x70>)
 8006482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006484:	4a0b      	ldr	r2, [pc, #44]	; (80064b4 <SM_DisablePwmToAux+0x70>)
 8006486:	f023 0302 	bic.w	r3, r3, #2
 800648a:	6593      	str	r3, [r2, #88]	; 0x58

	/* PWM_AUX_OUT_TIM interrupt Deinit */
	printf("SM_DisablePwmToAux HAL_NVIC_DisableIRQ\n");
 800648c:	480a      	ldr	r0, [pc, #40]	; (80064b8 <SM_DisablePwmToAux+0x74>)
 800648e:	f00a fad9 	bl	8010a44 <puts>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8006492:	201d      	movs	r0, #29
 8006494:	f004 fa7d 	bl	800a992 <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 1 */
}
 8006498:	bf00      	nop
 800649a:	3708      	adds	r7, #8
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	08014da4 	.word	0x08014da4
 80064a4:	08014db8 	.word	0x08014db8
 80064a8:	200020f8 	.word	0x200020f8
 80064ac:	08014de0 	.word	0x08014de0
 80064b0:	08014e14 	.word	0x08014e14
 80064b4:	40021000 	.word	0x40021000
 80064b8:	08014e50 	.word	0x08014e50

080064bc <SM_EnableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToAux()
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b0b2      	sub	sp, #200	; 0xc8
 80064c0:	af00      	add	r7, sp, #0
	printf("SM_EnableDacToAux");
 80064c2:	4860      	ldr	r0, [pc, #384]	; (8006644 <SM_EnableDacToAux+0x188>)
 80064c4:	f00a fa4a 	bl	801095c <iprintf>

	HAL_StatusTypeDef res = 0;
 80064c8:	2300      	movs	r3, #0
 80064ca:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	DAC_ChannelConfTypeDef sConfig = {0};
 80064ce:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80064d2:	2230      	movs	r2, #48	; 0x30
 80064d4:	2100      	movs	r1, #0
 80064d6:	4618      	mov	r0, r3
 80064d8:	f009 fddc 	bl	8010094 <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064dc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80064e0:	2200      	movs	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	605a      	str	r2, [r3, #4]
 80064e6:	609a      	str	r2, [r3, #8]
 80064e8:	60da      	str	r2, [r3, #12]
 80064ea:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 80064ec:	4b56      	ldr	r3, [pc, #344]	; (8006648 <SM_EnableDacToAux+0x18c>)
 80064ee:	66fb      	str	r3, [r7, #108]	; 0x6c
	if ((res == HAL_DAC_Init(&hdac2)) != HAL_OK)
 80064f0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80064f4:	4618      	mov	r0, r3
 80064f6:	f004 fa66 	bl	800a9c6 <HAL_DAC_Init>
 80064fa:	4603      	mov	r3, r0
 80064fc:	461a      	mov	r2, r3
 80064fe:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006502:	4293      	cmp	r3, r2
 8006504:	d107      	bne.n	8006516 <SM_EnableDacToAux+0x5a>
	{
		printf("SM_EnableDacToAux HAL_DAC_Init() Result:%u\n",res);
 8006506:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800650a:	4619      	mov	r1, r3
 800650c:	484f      	ldr	r0, [pc, #316]	; (800664c <SM_EnableDacToAux+0x190>)
 800650e:	f00a fa25 	bl	801095c <iprintf>
		Error_Handler();
 8006512:	f001 fa55 	bl	80079c0 <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006516:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800651a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 800651e:	2300      	movs	r3, #0
 8006520:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_SignedFormat = DISABLE;
 8006524:	2300      	movs	r3, #0
 8006526:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800652a:	2300      	movs	r3, #0
 800652c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger = DAC_TRIGGER_TRGO;
 8006530:	2312      	movs	r3, #18
 8006532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006536:	2300      	movs	r3, #0
 8006538:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800653c:	2300      	movs	r3, #0
 800653e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006542:	2301      	movs	r3, #1
 8006544:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006548:	2300      	movs	r3, #0
 800654a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if ((res == HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1)) != HAL_OK)
 800654e:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8006552:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006556:	2200      	movs	r2, #0
 8006558:	4618      	mov	r0, r3
 800655a:	f004 fc1d 	bl	800ad98 <HAL_DAC_ConfigChannel>
 800655e:	4603      	mov	r3, r0
 8006560:	461a      	mov	r2, r3
 8006562:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006566:	4293      	cmp	r3, r2
 8006568:	d107      	bne.n	800657a <SM_EnableDacToAux+0xbe>
	{
		printf("SM_EnableDacToAux HAL_DAC_ConfigChannel() Result:%u\n",res);
 800656a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800656e:	4619      	mov	r1, r3
 8006570:	4837      	ldr	r0, [pc, #220]	; (8006650 <SM_EnableDacToAux+0x194>)
 8006572:	f00a f9f3 	bl	801095c <iprintf>
		Error_Handler();
 8006576:	f001 fa23 	bl	80079c0 <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	printf("SM_EnableDacToAux __HAL_RCC_DAC2_CLK_ENABLE()\n");
 800657a:	4836      	ldr	r0, [pc, #216]	; (8006654 <SM_EnableDacToAux+0x198>)
 800657c:	f00a fa62 	bl	8010a44 <puts>
	__HAL_RCC_DAC2_CLK_ENABLE();
 8006580:	4b35      	ldr	r3, [pc, #212]	; (8006658 <SM_EnableDacToAux+0x19c>)
 8006582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006584:	4a34      	ldr	r2, [pc, #208]	; (8006658 <SM_EnableDacToAux+0x19c>)
 8006586:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800658a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800658c:	4b32      	ldr	r3, [pc, #200]	; (8006658 <SM_EnableDacToAux+0x19c>)
 800658e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006594:	60bb      	str	r3, [r7, #8]
 8006596:	68bb      	ldr	r3, [r7, #8]

	printf("SM_EnableDacToAux __HAL_RCC_GPIOA_CLK_ENABLE()\n");
 8006598:	4830      	ldr	r0, [pc, #192]	; (800665c <SM_EnableDacToAux+0x1a0>)
 800659a:	f00a fa53 	bl	8010a44 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800659e:	4b2e      	ldr	r3, [pc, #184]	; (8006658 <SM_EnableDacToAux+0x19c>)
 80065a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065a2:	4a2d      	ldr	r2, [pc, #180]	; (8006658 <SM_EnableDacToAux+0x19c>)
 80065a4:	f043 0301 	orr.w	r3, r3, #1
 80065a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80065aa:	4b2b      	ldr	r3, [pc, #172]	; (8006658 <SM_EnableDacToAux+0x19c>)
 80065ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	607b      	str	r3, [r7, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80065b6:	2340      	movs	r3, #64	; 0x40
 80065b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065bc:	2303      	movs	r3, #3
 80065be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065c2:	2300      	movs	r3, #0
 80065c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	printf("SM_EnableDacToAux HAL_GPIO_Init()\n");
 80065c8:	4825      	ldr	r0, [pc, #148]	; (8006660 <SM_EnableDacToAux+0x1a4>)
 80065ca:	f00a fa3b 	bl	8010a44 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065ce:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80065d2:	4619      	mov	r1, r3
 80065d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065d8:	f005 f8e0 	bl	800b79c <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 80065dc:	4b21      	ldr	r3, [pc, #132]	; (8006664 <SM_EnableDacToAux+0x1a8>)
 80065de:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80065e0:	2329      	movs	r3, #41	; 0x29
 80065e2:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80065e4:	2310      	movs	r3, #16
 80065e6:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80065e8:	2300      	movs	r3, #0
 80065ea:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80065ec:	2380      	movs	r3, #128	; 0x80
 80065ee:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80065f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065f4:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80065f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80065fa:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80065fc:	2320      	movs	r3, #32
 80065fe:	62bb      	str	r3, [r7, #40]	; 0x28
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006600:	2300      	movs	r3, #0
 8006602:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_DMA_Init(&hdma_dac2_ch1)) != HAL_OK)
 8006604:	f107 030c 	add.w	r3, r7, #12
 8006608:	4618      	mov	r0, r3
 800660a:	f004 fdfb 	bl	800b204 <HAL_DMA_Init>
 800660e:	4603      	mov	r3, r0
 8006610:	461a      	mov	r2, r3
 8006612:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006616:	4293      	cmp	r3, r2
 8006618:	d107      	bne.n	800662a <SM_EnableDacToAux+0x16e>
	{
		printf("SM_EnableDacToAux HAL_DMA_Init() Result:%u\n",res);
 800661a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800661e:	4619      	mov	r1, r3
 8006620:	4811      	ldr	r0, [pc, #68]	; (8006668 <SM_EnableDacToAux+0x1ac>)
 8006622:	f00a f99b 	bl	801095c <iprintf>
		Error_Handler();
 8006626:	f001 f9cb 	bl	80079c0 <Error_Handler>
	}

	printf("SM_EnableDacToAux __HAL_LINKDMA()\n");
 800662a:	4810      	ldr	r0, [pc, #64]	; (800666c <SM_EnableDacToAux+0x1b0>)
 800662c:	f00a fa0a 	bl	8010a44 <puts>
	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 8006630:	f107 030c 	add.w	r3, r7, #12
 8006634:	677b      	str	r3, [r7, #116]	; 0x74
 8006636:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800663a:	637b      	str	r3, [r7, #52]	; 0x34

    //GO_ApplyPresetToAux(eDefaultGainPreset);
}
 800663c:	bf00      	nop
 800663e:	37c8      	adds	r7, #200	; 0xc8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	08014e78 	.word	0x08014e78
 8006648:	50000c00 	.word	0x50000c00
 800664c:	08014e8c 	.word	0x08014e8c
 8006650:	08014eb8 	.word	0x08014eb8
 8006654:	08014ef0 	.word	0x08014ef0
 8006658:	40021000 	.word	0x40021000
 800665c:	08014f20 	.word	0x08014f20
 8006660:	08014f50 	.word	0x08014f50
 8006664:	40020030 	.word	0x40020030
 8006668:	08014f74 	.word	0x08014f74
 800666c:	08014fa0 	.word	0x08014fa0

08006670 <SM_DisableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToAux()
{
 8006670:	b580      	push	{r7, lr}
 8006672:	af00      	add	r7, sp, #0


	printf("SM_DisableDacToAux\n");
 8006674:	4806      	ldr	r0, [pc, #24]	; (8006690 <SM_DisableDacToAux+0x20>)
 8006676:	f00a f9e5 	bl	8010a44 <puts>
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
	printf("SM_DisableDacToAux HAL_GPIO_DeInit\n");
 800667a:	4806      	ldr	r0, [pc, #24]	; (8006694 <SM_DisableDacToAux+0x24>)
 800667c:	f00a f9e2 	bl	8010a44 <puts>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 8006680:	2140      	movs	r1, #64	; 0x40
 8006682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006686:	f005 fa0b 	bl	800baa0 <HAL_GPIO_DeInit>

}
 800668a:	bf00      	nop
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	08014fc4 	.word	0x08014fc4
 8006694:	08014fd8 	.word	0x08014fd8

08006698 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Inversion direction)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	4603      	mov	r3, r0
 80066a0:	71fb      	strb	r3, [r7, #7]
	if(direction)
 80066a2:	79fb      	ldrb	r3, [r7, #7]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d008      	beq.n	80066ba <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 80066a8:	4b08      	ldr	r3, [pc, #32]	; (80066cc <SM_GetEncoderValue+0x34>)
 80066aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	4b07      	ldr	r3, [pc, #28]	; (80066cc <SM_GetEncoderValue+0x34>)
 80066b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	e002      	b.n	80066c0 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 80066ba:	4b04      	ldr	r3, [pc, #16]	; (80066cc <SM_GetEncoderValue+0x34>)
 80066bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066be:	b29b      	uxth	r3, r3
	}
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	40012c00 	.word	0x40012c00

080066d0 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 80066d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d103      	bne.n	80066e8 <SM_GetOutputInHertz+0x18>
 80066e0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80066e4:	60bb      	str	r3, [r7, #8]
 80066e6:	e008      	b.n	80066fa <SM_GetOutputInHertz+0x2a>
 80066e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ee:	ee07 3a90 	vmov	s15, r3
 80066f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f6:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80066fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006700:	2b00      	cmp	r3, #0
 8006702:	d103      	bne.n	800670c <SM_GetOutputInHertz+0x3c>
 8006704:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006708:	607b      	str	r3, [r7, #4]
 800670a:	e008      	b.n	800671e <SM_GetOutputInHertz+0x4e>
 800670c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006712:	ee07 3a90 	vmov	s15, r3
 8006716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800671a:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 800671e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006722:	edd7 7a01 	vldr	s15, [r7, #4]
 8006726:	ee27 7a27 	vmul.f32	s14, s14, s15
 800672a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006754 <SM_GetOutputInHertz+0x84>
 800672e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006732:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 8006736:	edd7 7a03 	vldr	s15, [r7, #12]
 800673a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8006758 <SM_GetOutputInHertz+0x88>
 800673e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006742:	eef0 7a66 	vmov.f32	s15, s13
}
 8006746:	eeb0 0a67 	vmov.f32	s0, s15
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	4d2037a0 	.word	0x4d2037a0
 8006758:	42f00000 	.word	0x42f00000

0800675c <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	460b      	mov	r3, r1
 8006766:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8006768:	887b      	ldrh	r3, [r7, #2]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d101      	bne.n	8006772 <SM_ConvertPeriodToHertz+0x16>
 800676e:	2301      	movs	r3, #1
 8006770:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 8006772:	887b      	ldrh	r3, [r7, #2]
 8006774:	ee07 3a90 	vmov	s15, r3
 8006778:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	ee07 3a90 	vmov	s15, r3
 8006782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800678a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80067a4 <SM_ConvertPeriodToHertz+0x48>
 800678e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006792:	eef0 7a66 	vmov.f32	s15, s13
}
 8006796:	eeb0 0a67 	vmov.f32	s0, s15
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr
 80067a4:	4d2037a0 	.word	0x4d2037a0

080067a8 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 80067ac:	4b03      	ldr	r3, [pc, #12]	; (80067bc <SM_IsFuncPwmDutyMode+0x14>)
 80067ae:	781b      	ldrb	r3, [r3, #0]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	20001e98 	.word	0x20001e98

080067c0 <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 80067c0:	b480      	push	{r7}
 80067c2:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 80067c4:	4b05      	ldr	r3, [pc, #20]	; (80067dc <SM_ToggleFuncPwmDutyMode+0x1c>)
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	f083 0301 	eor.w	r3, r3, #1
 80067cc:	b2da      	uxtb	r2, r3
 80067ce:	4b03      	ldr	r3, [pc, #12]	; (80067dc <SM_ToggleFuncPwmDutyMode+0x1c>)
 80067d0:	701a      	strb	r2, [r3, #0]
}
 80067d2:	bf00      	nop
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	20001e98 	.word	0x20001e98

080067e0 <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 80067e0:	b480      	push	{r7}
 80067e2:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 80067e4:	4b03      	ldr	r3, [pc, #12]	; (80067f4 <SM_ResetFuncPwmDutyMode+0x14>)
 80067e6:	2200      	movs	r2, #0
 80067e8:	701a      	strb	r2, [r3, #0]

}
 80067ea:	bf00      	nop
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr
 80067f4:	20001e98 	.word	0x20001e98

080067f8 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 80067fc:	4b03      	ldr	r3, [pc, #12]	; (800680c <VPP_ResetLastEncoderValue+0x14>)
 80067fe:	2200      	movs	r2, #0
 8006800:	801a      	strh	r2, [r3, #0]
}
 8006802:	bf00      	nop
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr
 800680c:	20001e9a 	.word	0x20001e9a

08006810 <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	4603      	mov	r3, r0
 8006818:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 800681a:	79fa      	ldrb	r2, [r7, #7]
 800681c:	4613      	mov	r3, r2
 800681e:	00db      	lsls	r3, r3, #3
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4a10      	ldr	r2, [pc, #64]	; (8006868 <VPP_ApplyProfileToSignal+0x58>)
 8006826:	4413      	add	r3, r2
 8006828:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 800682a:	2000      	movs	r0, #0
 800682c:	f7ff fcb8 	bl	80061a0 <SM_GetOutputChannel>
 8006830:	4602      	mov	r2, r0
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	7a1b      	ldrb	r3, [r3, #8]
 800683c:	4618      	mov	r0, r3
 800683e:	f7ff f989 	bl	8005b54 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	edd3 7a04 	vldr	s15, [r3, #16]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	ed93 7a05 	vldr	s14, [r3, #20]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8b1b      	ldrh	r3, [r3, #24]
 8006852:	4618      	mov	r0, r3
 8006854:	eef0 0a47 	vmov.f32	s1, s14
 8006858:	eeb0 0a67 	vmov.f32	s0, s15
 800685c:	f000 f830 	bl	80068c0 <_ProcessSignalDataTable>


}
 8006860:	bf00      	nop
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	20000178 	.word	0x20000178

0800686c <VPP_ApplyProfileToAux>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToAux(eAmpSettings_t pPresetEnum)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	71fb      	strb	r3, [r7, #7]

	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006876:	79fa      	ldrb	r2, [r7, #7]
 8006878:	4613      	mov	r3, r2
 800687a:	00db      	lsls	r3, r3, #3
 800687c:	1a9b      	subs	r3, r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4a0e      	ldr	r2, [pc, #56]	; (80068bc <VPP_ApplyProfileToAux+0x50>)
 8006882:	4413      	add	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the AuxChannel object
	SM_GetOutputChannel(AUX_CHANNEL)->amp_profile = pNextEncPreset;
 8006886:	2001      	movs	r0, #1
 8006888:	f7ff fc8a 	bl	80061a0 <SM_GetOutputChannel>
 800688c:	4602      	mov	r2, r0
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToAux(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the AuxChannel object
	_ProcessAuxDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	edd3 7a04 	vldr	s15, [r3, #16]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	ed93 7a05 	vldr	s14, [r3, #20]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8b1b      	ldrh	r3, [r3, #24]
 80068a4:	4618      	mov	r0, r3
 80068a6:	eef0 0a47 	vmov.f32	s1, s14
 80068aa:	eeb0 0a67 	vmov.f32	s0, s15
 80068ae:	f000 f88d 	bl	80069cc <_ProcessAuxDataTable>



}
 80068b2:	bf00      	nop
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20000178 	.word	0x20000178

080068c0 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b08a      	sub	sp, #40	; 0x28
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80068ca:	edc7 0a02 	vstr	s1, [r7, #8]
 80068ce:	4603      	mov	r3, r0
 80068d0:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 80068d2:	2000      	movs	r0, #0
 80068d4:	f7ff fc64 	bl	80061a0 <SM_GetOutputChannel>
 80068d8:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	2b06      	cmp	r3, #6
 80068e4:	d06b      	beq.n	80069be <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80068e6:	2300      	movs	r3, #0
 80068e8:	627b      	str	r3, [r7, #36]	; 0x24
 80068ea:	e00c      	b.n	8006906 <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	685a      	ldr	r2, [r3, #4]
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4413      	add	r3, r2
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	4933      	ldr	r1, [pc, #204]	; (80069c8 <_ProcessSignalDataTable+0x108>)
 80068fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	3301      	adds	r3, #1
 8006904:	627b      	str	r3, [r7, #36]	; 0x24
 8006906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006908:	2b77      	cmp	r3, #119	; 0x77
 800690a:	ddef      	ble.n	80068ec <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 800690c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006910:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 8006912:	88fb      	ldrh	r3, [r7, #6]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d008      	beq.n	800692a <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006918:	88fb      	ldrh	r3, [r7, #6]
 800691a:	089b      	lsrs	r3, r3, #2
 800691c:	b29b      	uxth	r3, r3
 800691e:	ee07 3a90 	vmov	s15, r3
 8006922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006926:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 800692a:	2300      	movs	r3, #0
 800692c:	61fb      	str	r3, [r7, #28]
 800692e:	e02e      	b.n	800698e <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006930:	4a25      	ldr	r2, [pc, #148]	; (80069c8 <_ProcessSignalDataTable+0x108>)
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006938:	ee07 3a90 	vmov	s15, r3
 800693c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006940:	edd7 7a03 	vldr	s15, [r7, #12]
 8006944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006948:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800694c:	ee17 1a90 	vmov	r1, s15
 8006950:	4a1d      	ldr	r2, [pc, #116]	; (80069c8 <_ProcessSignalDataTable+0x108>)
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006958:	4a1b      	ldr	r2, [pc, #108]	; (80069c8 <_ProcessSignalDataTable+0x108>)
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006960:	ee07 3a90 	vmov	s15, r3
 8006964:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006968:	edd7 7a08 	vldr	s15, [r7, #32]
 800696c:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006970:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006974:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006978:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800697c:	ee17 1a90 	vmov	r1, s15
 8006980:	4a11      	ldr	r2, [pc, #68]	; (80069c8 <_ProcessSignalDataTable+0x108>)
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	3301      	adds	r3, #1
 800698c:	61fb      	str	r3, [r7, #28]
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	2b77      	cmp	r3, #119	; 0x77
 8006992:	ddcd      	ble.n	8006930 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006994:	2300      	movs	r3, #0
 8006996:	61bb      	str	r3, [r7, #24]
 8006998:	e00e      	b.n	80069b8 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 800699a:	2000      	movs	r0, #0
 800699c:	f7ff fc00 	bl	80061a0 <SM_GetOutputChannel>
 80069a0:	4601      	mov	r1, r0
 80069a2:	4a09      	ldr	r2, [pc, #36]	; (80069c8 <_ProcessSignalDataTable+0x108>)
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	3302      	adds	r3, #2
 80069ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	3301      	adds	r3, #1
 80069b6:	61bb      	str	r3, [r7, #24]
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	2b77      	cmp	r3, #119	; 0x77
 80069bc:	dded      	ble.n	800699a <_ProcessSignalDataTable+0xda>
		}
	}

}
 80069be:	bf00      	nop
 80069c0:	3728      	adds	r7, #40	; 0x28
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	20002538 	.word	0x20002538

080069cc <_ProcessAuxDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessAuxDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b088      	sub	sp, #32
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80069d6:	edc7 0a02 	vstr	s1, [r7, #8]
 80069da:	4603      	mov	r3, r0
 80069dc:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 80069de:	2001      	movs	r0, #1
 80069e0:	f7ff fbde 	bl	80061a0 <SM_GetOutputChannel>
 80069e4:	4603      	mov	r3, r0
 80069e6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	2b06      	cmp	r3, #6
 80069ee:	d059      	beq.n	8006aa4 <_ProcessAuxDataTable+0xd8>
	{
		// copy refer lookup datat table from AuxChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80069f0:	2300      	movs	r3, #0
 80069f2:	61fb      	str	r3, [r7, #28]
 80069f4:	e00f      	b.n	8006a16 <_ProcessAuxDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data[i];
 80069f6:	2001      	movs	r0, #1
 80069f8:	f7ff fbd2 	bl	80061a0 <SM_GetOutputChannel>
 80069fc:	4603      	mov	r3, r0
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4413      	add	r3, r2
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	4933      	ldr	r1, [pc, #204]	; (8006ad8 <_ProcessAuxDataTable+0x10c>)
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	3301      	adds	r3, #1
 8006a14:	61fb      	str	r3, [r7, #28]
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	2b77      	cmp	r3, #119	; 0x77
 8006a1a:	ddec      	ble.n	80069f6 <_ProcessAuxDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006a1c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006a20:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 8006a22:	88fb      	ldrh	r3, [r7, #6]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d008      	beq.n	8006a3a <_ProcessAuxDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006a28:	88fb      	ldrh	r3, [r7, #6]
 8006a2a:	089b      	lsrs	r3, r3, #2
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	ee07 3a90 	vmov	s15, r3
 8006a32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a36:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	617b      	str	r3, [r7, #20]
 8006a3e:	e02e      	b.n	8006a9e <_ProcessAuxDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006a40:	4a25      	ldr	r2, [pc, #148]	; (8006ad8 <_ProcessAuxDataTable+0x10c>)
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a48:	ee07 3a90 	vmov	s15, r3
 8006a4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006a50:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a5c:	ee17 1a90 	vmov	r1, s15
 8006a60:	4a1d      	ldr	r2, [pc, #116]	; (8006ad8 <_ProcessAuxDataTable+0x10c>)
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006a68:	4a1b      	ldr	r2, [pc, #108]	; (8006ad8 <_ProcessAuxDataTable+0x10c>)
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a70:	ee07 3a90 	vmov	s15, r3
 8006a74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006a78:	edd7 7a06 	vldr	s15, [r7, #24]
 8006a7c:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006a80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a8c:	ee17 1a90 	vmov	r1, s15
 8006a90:	4a11      	ldr	r2, [pc, #68]	; (8006ad8 <_ProcessAuxDataTable+0x10c>)
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	617b      	str	r3, [r7, #20]
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	2b77      	cmp	r3, #119	; 0x77
 8006aa2:	ddcd      	ble.n	8006a40 <_ProcessAuxDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	613b      	str	r3, [r7, #16]
 8006aa8:	e00e      	b.n	8006ac8 <_ProcessAuxDataTable+0xfc>
	{
		SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006aaa:	2001      	movs	r0, #1
 8006aac:	f7ff fb78 	bl	80061a0 <SM_GetOutputChannel>
 8006ab0:	4601      	mov	r1, r0
 8006ab2:	4a09      	ldr	r2, [pc, #36]	; (8006ad8 <_ProcessAuxDataTable+0x10c>)
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	3302      	adds	r3, #2
 8006abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	613b      	str	r3, [r7, #16]
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	2b77      	cmp	r3, #119	; 0x77
 8006acc:	dded      	ble.n	8006aaa <_ProcessAuxDataTable+0xde>
	}
}
 8006ace:	bf00      	nop
 8006ad0:	3720      	adds	r7, #32
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20002538 	.word	0x20002538

08006adc <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	f7ff fb5a 	bl	80061a0 <SM_GetOutputChannel>
 8006aec:	4603      	mov	r3, r0
 8006aee:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8006af6:	4b15      	ldr	r3, [pc, #84]	; (8006b4c <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006af8:	881b      	ldrh	r3, [r3, #0]
 8006afa:	88fa      	ldrh	r2, [r7, #6]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d90c      	bls.n	8006b1a <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	3301      	adds	r3, #1
 8006b04:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8006b06:	7bfb      	ldrb	r3, [r7, #15]
 8006b08:	2b61      	cmp	r3, #97	; 0x61
 8006b0a:	d901      	bls.n	8006b10 <VPP_MapEncoderPositionToSignalOutput+0x34>
 8006b0c:	2361      	movs	r3, #97	; 0x61
 8006b0e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7ff fe7c 	bl	8006810 <VPP_ApplyProfileToSignal>
 8006b18:	e010      	b.n	8006b3c <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006b1a:	4b0c      	ldr	r3, [pc, #48]	; (8006b4c <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006b1c:	881b      	ldrh	r3, [r3, #0]
 8006b1e:	88fa      	ldrh	r2, [r7, #6]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d20b      	bcs.n	8006b3c <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006b2a:	7bfb      	ldrb	r3, [r7, #15]
 8006b2c:	2b61      	cmp	r3, #97	; 0x61
 8006b2e:	d901      	bls.n	8006b34 <VPP_MapEncoderPositionToSignalOutput+0x58>
 8006b30:	2300      	movs	r3, #0
 8006b32:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8006b34:	7bfb      	ldrb	r3, [r7, #15]
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7ff fe6a 	bl	8006810 <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 8006b3c:	4a03      	ldr	r2, [pc, #12]	; (8006b4c <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006b3e:	88fb      	ldrh	r3, [r7, #6]
 8006b40:	8013      	strh	r3, [r2, #0]

}
 8006b42:	bf00      	nop
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	20001e9a 	.word	0x20001e9a

08006b50 <VPP_MapEncoderPositionToAuxOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	4603      	mov	r3, r0
 8006b58:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8006b5a:	2001      	movs	r0, #1
 8006b5c:	f7ff fb20 	bl	80061a0 <SM_GetOutputChannel>
 8006b60:	4603      	mov	r3, r0
 8006b62:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8006b6a:	4b15      	ldr	r3, [pc, #84]	; (8006bc0 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006b6c:	881b      	ldrh	r3, [r3, #0]
 8006b6e:	88fa      	ldrh	r2, [r7, #6]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d90c      	bls.n	8006b8e <VPP_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpAmp++;
 8006b74:	7bfb      	ldrb	r3, [r7, #15]
 8006b76:	3301      	adds	r3, #1
 8006b78:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8006b7a:	7bfb      	ldrb	r3, [r7, #15]
 8006b7c:	2b61      	cmp	r3, #97	; 0x61
 8006b7e:	d901      	bls.n	8006b84 <VPP_MapEncoderPositionToAuxOutput+0x34>
 8006b80:	2361      	movs	r3, #97	; 0x61
 8006b82:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8006b84:	7bfb      	ldrb	r3, [r7, #15]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff fe70 	bl	800686c <VPP_ApplyProfileToAux>
 8006b8c:	e010      	b.n	8006bb0 <VPP_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006b8e:	4b0c      	ldr	r3, [pc, #48]	; (8006bc0 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	88fa      	ldrh	r2, [r7, #6]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d20b      	bcs.n	8006bb0 <VPP_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpAmp--;
 8006b98:	7bfb      	ldrb	r3, [r7, #15]
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006b9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ba0:	2b61      	cmp	r3, #97	; 0x61
 8006ba2:	d901      	bls.n	8006ba8 <VPP_MapEncoderPositionToAuxOutput+0x58>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7ff fe5e 	bl	800686c <VPP_ApplyProfileToAux>
	}
	amp_last_encoder_value = pEncoderValue;
 8006bb0:	4a03      	ldr	r2, [pc, #12]	; (8006bc0 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006bb2:	88fb      	ldrh	r3, [r7, #6]
 8006bb4:	8013      	strh	r3, [r2, #0]

}
 8006bb6:	bf00      	nop
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20001e9a 	.word	0x20001e9a

08006bc4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08c      	sub	sp, #48	; 0x30
 8006bc8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8006bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006bce:	2200      	movs	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]
 8006bd2:	605a      	str	r2, [r3, #4]
 8006bd4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006bd6:	1d3b      	adds	r3, r7, #4
 8006bd8:	2220      	movs	r2, #32
 8006bda:	2100      	movs	r1, #0
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f009 fa59 	bl	8010094 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006be2:	4b32      	ldr	r3, [pc, #200]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006be4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006be8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8006bea:	4b30      	ldr	r3, [pc, #192]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006bec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006bf0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006bf2:	4b2e      	ldr	r3, [pc, #184]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006bf8:	4b2c      	ldr	r3, [pc, #176]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006bfe:	4b2b      	ldr	r3, [pc, #172]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006c04:	4b29      	ldr	r3, [pc, #164]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c06:	2200      	movs	r2, #0
 8006c08:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006c0a:	4b28      	ldr	r3, [pc, #160]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006c10:	4b26      	ldr	r3, [pc, #152]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c12:	2200      	movs	r2, #0
 8006c14:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006c16:	4b25      	ldr	r3, [pc, #148]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c18:	2201      	movs	r2, #1
 8006c1a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006c1c:	4b23      	ldr	r3, [pc, #140]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c1e:	2201      	movs	r2, #1
 8006c20:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006c22:	4b22      	ldr	r3, [pc, #136]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006c2a:	4b20      	ldr	r3, [pc, #128]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006c30:	4b1e      	ldr	r3, [pc, #120]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006c36:	4b1d      	ldr	r3, [pc, #116]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006c3e:	4b1b      	ldr	r3, [pc, #108]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c44:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8006c46:	4b19      	ldr	r3, [pc, #100]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006c4e:	4817      	ldr	r0, [pc, #92]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c50:	f001 ffd2 	bl	8008bf8 <HAL_ADC_Init>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d001      	beq.n	8006c5e <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8006c5a:	f000 feb1 	bl	80079c0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c66:	4619      	mov	r1, r3
 8006c68:	4810      	ldr	r0, [pc, #64]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c6a:	f003 f8a3 	bl	8009db4 <HAL_ADCEx_MultiModeConfigChannel>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d001      	beq.n	8006c78 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8006c74:	f000 fea4 	bl	80079c0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006c78:	4b0d      	ldr	r3, [pc, #52]	; (8006cb0 <MX_ADC1_Init+0xec>)
 8006c7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006c7c:	2306      	movs	r3, #6
 8006c7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006c80:	2300      	movs	r3, #0
 8006c82:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006c84:	237f      	movs	r3, #127	; 0x7f
 8006c86:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006c88:	2304      	movs	r3, #4
 8006c8a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006c90:	1d3b      	adds	r3, r7, #4
 8006c92:	4619      	mov	r1, r3
 8006c94:	4805      	ldr	r0, [pc, #20]	; (8006cac <MX_ADC1_Init+0xe8>)
 8006c96:	f002 fabd 	bl	8009214 <HAL_ADC_ConfigChannel>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8006ca0:	f000 fe8e 	bl	80079c0 <Error_Handler>
  }

}
 8006ca4:	bf00      	nop
 8006ca6:	3730      	adds	r7, #48	; 0x30
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	20002718 	.word	0x20002718
 8006cb0:	0c900008 	.word	0x0c900008

08006cb4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b08a      	sub	sp, #40	; 0x28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cbc:	f107 0314 	add.w	r3, r7, #20
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	601a      	str	r2, [r3, #0]
 8006cc4:	605a      	str	r2, [r3, #4]
 8006cc6:	609a      	str	r2, [r3, #8]
 8006cc8:	60da      	str	r2, [r3, #12]
 8006cca:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006cd4:	d14f      	bne.n	8006d76 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8006cd6:	4b2a      	ldr	r3, [pc, #168]	; (8006d80 <HAL_ADC_MspInit+0xcc>)
 8006cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cda:	4a29      	ldr	r2, [pc, #164]	; (8006d80 <HAL_ADC_MspInit+0xcc>)
 8006cdc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006ce0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ce2:	4b27      	ldr	r3, [pc, #156]	; (8006d80 <HAL_ADC_MspInit+0xcc>)
 8006ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ce6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006cea:	613b      	str	r3, [r7, #16]
 8006cec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cee:	4b24      	ldr	r3, [pc, #144]	; (8006d80 <HAL_ADC_MspInit+0xcc>)
 8006cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cf2:	4a23      	ldr	r2, [pc, #140]	; (8006d80 <HAL_ADC_MspInit+0xcc>)
 8006cf4:	f043 0301 	orr.w	r3, r3, #1
 8006cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006cfa:	4b21      	ldr	r3, [pc, #132]	; (8006d80 <HAL_ADC_MspInit+0xcc>)
 8006cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	60fb      	str	r3, [r7, #12]
 8006d04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006d06:	2304      	movs	r3, #4
 8006d08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d12:	f107 0314 	add.w	r3, r7, #20
 8006d16:	4619      	mov	r1, r3
 8006d18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006d1c:	f004 fd3e 	bl	800b79c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006d20:	4b18      	ldr	r3, [pc, #96]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d22:	4a19      	ldr	r2, [pc, #100]	; (8006d88 <HAL_ADC_MspInit+0xd4>)
 8006d24:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006d26:	4b17      	ldr	r3, [pc, #92]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d28:	2205      	movs	r2, #5
 8006d2a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d2c:	4b15      	ldr	r3, [pc, #84]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d2e:	2200      	movs	r2, #0
 8006d30:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d32:	4b14      	ldr	r3, [pc, #80]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d34:	2200      	movs	r2, #0
 8006d36:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006d38:	4b12      	ldr	r3, [pc, #72]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d3a:	2280      	movs	r2, #128	; 0x80
 8006d3c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006d3e:	4b11      	ldr	r3, [pc, #68]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d44:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006d46:	4b0f      	ldr	r3, [pc, #60]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d4c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006d4e:	4b0d      	ldr	r3, [pc, #52]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d50:	2220      	movs	r2, #32
 8006d52:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006d54:	4b0b      	ldr	r3, [pc, #44]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d56:	2200      	movs	r2, #0
 8006d58:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006d5a:	480a      	ldr	r0, [pc, #40]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d5c:	f004 fa52 	bl	800b204 <HAL_DMA_Init>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d001      	beq.n	8006d6a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8006d66:	f000 fe2b 	bl	80079c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a05      	ldr	r2, [pc, #20]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d6e:	655a      	str	r2, [r3, #84]	; 0x54
 8006d70:	4a04      	ldr	r2, [pc, #16]	; (8006d84 <HAL_ADC_MspInit+0xd0>)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006d76:	bf00      	nop
 8006d78:	3728      	adds	r7, #40	; 0x28
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	40021000 	.word	0x40021000
 8006d84:	20002784 	.word	0x20002784
 8006d88:	40020008 	.word	0x40020008

08006d8c <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8006d90:	4b0f      	ldr	r3, [pc, #60]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006d92:	4a10      	ldr	r2, [pc, #64]	; (8006dd4 <MX_COMP1_Init+0x48>)
 8006d94:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8006d96:	4b0e      	ldr	r3, [pc, #56]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006d98:	2200      	movs	r2, #0
 8006d9a:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8006d9c:	4b0c      	ldr	r3, [pc, #48]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006d9e:	4a0e      	ldr	r2, [pc, #56]	; (8006dd8 <MX_COMP1_Init+0x4c>)
 8006da0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8006da2:	4b0b      	ldr	r3, [pc, #44]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8006da8:	4b09      	ldr	r3, [pc, #36]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006daa:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8006dae:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8006db0:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006db2:	2200      	movs	r2, #0
 8006db4:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8006db6:	4b06      	ldr	r3, [pc, #24]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006db8:	2231      	movs	r2, #49	; 0x31
 8006dba:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8006dbc:	4804      	ldr	r0, [pc, #16]	; (8006dd0 <MX_COMP1_Init+0x44>)
 8006dbe:	f003 fa79 	bl	800a2b4 <HAL_COMP_Init>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d001      	beq.n	8006dcc <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8006dc8:	f000 fdfa 	bl	80079c0 <Error_Handler>
  }

}
 8006dcc:	bf00      	nop
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	200027e4 	.word	0x200027e4
 8006dd4:	40010200 	.word	0x40010200
 8006dd8:	00800030 	.word	0x00800030

08006ddc <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b088      	sub	sp, #32
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006de4:	f107 030c 	add.w	r3, r7, #12
 8006de8:	2200      	movs	r2, #0
 8006dea:	601a      	str	r2, [r3, #0]
 8006dec:	605a      	str	r2, [r3, #4]
 8006dee:	609a      	str	r2, [r3, #8]
 8006df0:	60da      	str	r2, [r3, #12]
 8006df2:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a13      	ldr	r2, [pc, #76]	; (8006e48 <HAL_COMP_MspInit+0x6c>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d120      	bne.n	8006e40 <HAL_COMP_MspInit+0x64>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006dfe:	4b13      	ldr	r3, [pc, #76]	; (8006e4c <HAL_COMP_MspInit+0x70>)
 8006e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e02:	4a12      	ldr	r2, [pc, #72]	; (8006e4c <HAL_COMP_MspInit+0x70>)
 8006e04:	f043 0301 	orr.w	r3, r3, #1
 8006e08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e0a:	4b10      	ldr	r3, [pc, #64]	; (8006e4c <HAL_COMP_MspInit+0x70>)
 8006e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	60bb      	str	r3, [r7, #8]
 8006e14:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006e16:	2302      	movs	r3, #2
 8006e18:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e22:	f107 030c 	add.w	r3, r7, #12
 8006e26:	4619      	mov	r1, r3
 8006e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e2c:	f004 fcb6 	bl	800b79c <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8006e30:	2200      	movs	r2, #0
 8006e32:	2100      	movs	r1, #0
 8006e34:	2040      	movs	r0, #64	; 0x40
 8006e36:	f003 fd84 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8006e3a:	2040      	movs	r0, #64	; 0x40
 8006e3c:	f003 fd9b 	bl	800a976 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8006e40:	bf00      	nop
 8006e42:	3720      	adds	r7, #32
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	40010200 	.word	0x40010200
 8006e4c:	40021000 	.word	0x40021000

08006e50 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b08c      	sub	sp, #48	; 0x30
 8006e54:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8006e56:	463b      	mov	r3, r7
 8006e58:	2230      	movs	r2, #48	; 0x30
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f009 f919 	bl	8010094 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8006e62:	4b1e      	ldr	r3, [pc, #120]	; (8006edc <MX_DAC1_Init+0x8c>)
 8006e64:	4a1e      	ldr	r2, [pc, #120]	; (8006ee0 <MX_DAC1_Init+0x90>)
 8006e66:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006e68:	481c      	ldr	r0, [pc, #112]	; (8006edc <MX_DAC1_Init+0x8c>)
 8006e6a:	f003 fdac 	bl	800a9c6 <HAL_DAC_Init>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8006e74:	f000 fda4 	bl	80079c0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006e78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e7c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8006e82:	2300      	movs	r3, #0
 8006e84:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006e86:	2300      	movs	r3, #0
 8006e88:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8006e8a:	2312      	movs	r3, #18
 8006e8c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006e92:	2300      	movs	r3, #0
 8006e94:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006e96:	2301      	movs	r3, #1
 8006e98:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006e9e:	463b      	mov	r3, r7
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	480d      	ldr	r0, [pc, #52]	; (8006edc <MX_DAC1_Init+0x8c>)
 8006ea6:	f003 ff77 	bl	800ad98 <HAL_DAC_ConfigChannel>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d001      	beq.n	8006eb4 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8006eb0:	f000 fd86 	bl	80079c0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8006ebc:	463b      	mov	r3, r7
 8006ebe:	2210      	movs	r2, #16
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4806      	ldr	r0, [pc, #24]	; (8006edc <MX_DAC1_Init+0x8c>)
 8006ec4:	f003 ff68 	bl	800ad98 <HAL_DAC_ConfigChannel>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8006ece:	f000 fd77 	bl	80079c0 <Error_Handler>
  }

}
 8006ed2:	bf00      	nop
 8006ed4:	3730      	adds	r7, #48	; 0x30
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	2000281c 	.word	0x2000281c
 8006ee0:	50000800 	.word	0x50000800

08006ee4 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b08c      	sub	sp, #48	; 0x30
 8006ee8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8006eea:	463b      	mov	r3, r7
 8006eec:	2230      	movs	r2, #48	; 0x30
 8006eee:	2100      	movs	r1, #0
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f009 f8cf 	bl	8010094 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8006ef6:	4b16      	ldr	r3, [pc, #88]	; (8006f50 <MX_DAC2_Init+0x6c>)
 8006ef8:	4a16      	ldr	r2, [pc, #88]	; (8006f54 <MX_DAC2_Init+0x70>)
 8006efa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8006efc:	4814      	ldr	r0, [pc, #80]	; (8006f50 <MX_DAC2_Init+0x6c>)
 8006efe:	f003 fd62 	bl	800a9c6 <HAL_DAC_Init>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8006f08:	f000 fd5a 	bl	80079c0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006f0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f10:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006f12:	2300      	movs	r3, #0
 8006f14:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8006f16:	2300      	movs	r3, #0
 8006f18:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8006f1e:	2312      	movs	r3, #18
 8006f20:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006f26:	2300      	movs	r3, #0
 8006f28:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006f32:	463b      	mov	r3, r7
 8006f34:	2200      	movs	r2, #0
 8006f36:	4619      	mov	r1, r3
 8006f38:	4805      	ldr	r0, [pc, #20]	; (8006f50 <MX_DAC2_Init+0x6c>)
 8006f3a:	f003 ff2d 	bl	800ad98 <HAL_DAC_ConfigChannel>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8006f44:	f000 fd3c 	bl	80079c0 <Error_Handler>
  }

}
 8006f48:	bf00      	nop
 8006f4a:	3730      	adds	r7, #48	; 0x30
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	20002808 	.word	0x20002808
 8006f54:	50000c00 	.word	0x50000c00

08006f58 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b08c      	sub	sp, #48	; 0x30
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f60:	f107 031c 	add.w	r3, r7, #28
 8006f64:	2200      	movs	r2, #0
 8006f66:	601a      	str	r2, [r3, #0]
 8006f68:	605a      	str	r2, [r3, #4]
 8006f6a:	609a      	str	r2, [r3, #8]
 8006f6c:	60da      	str	r2, [r3, #12]
 8006f6e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a56      	ldr	r2, [pc, #344]	; (80070d0 <HAL_DAC_MspInit+0x178>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d150      	bne.n	800701c <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8006f7a:	4b56      	ldr	r3, [pc, #344]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8006f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f7e:	4a55      	ldr	r2, [pc, #340]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8006f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f86:	4b53      	ldr	r3, [pc, #332]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8006f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f8e:	61bb      	str	r3, [r7, #24]
 8006f90:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f92:	4b50      	ldr	r3, [pc, #320]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8006f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f96:	4a4f      	ldr	r2, [pc, #316]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8006f98:	f043 0301 	orr.w	r3, r3, #1
 8006f9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f9e:	4b4d      	ldr	r3, [pc, #308]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8006fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	617b      	str	r3, [r7, #20]
 8006fa8:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006faa:	2330      	movs	r3, #48	; 0x30
 8006fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006fae:	2303      	movs	r3, #3
 8006fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fb6:	f107 031c 	add.w	r3, r7, #28
 8006fba:	4619      	mov	r1, r3
 8006fbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006fc0:	f004 fbec 	bl	800b79c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8006fc4:	4b44      	ldr	r3, [pc, #272]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fc6:	4a45      	ldr	r2, [pc, #276]	; (80070dc <HAL_DAC_MspInit+0x184>)
 8006fc8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8006fca:	4b43      	ldr	r3, [pc, #268]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fcc:	2206      	movs	r2, #6
 8006fce:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006fd0:	4b41      	ldr	r3, [pc, #260]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fd2:	2210      	movs	r2, #16
 8006fd4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006fd6:	4b40      	ldr	r3, [pc, #256]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006fdc:	4b3e      	ldr	r3, [pc, #248]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fde:	2280      	movs	r2, #128	; 0x80
 8006fe0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006fe2:	4b3d      	ldr	r3, [pc, #244]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fe4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fe8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006fea:	4b3b      	ldr	r3, [pc, #236]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ff0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8006ff2:	4b39      	ldr	r3, [pc, #228]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006ff8:	4b37      	ldr	r3, [pc, #220]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006ffe:	4836      	ldr	r0, [pc, #216]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8007000:	f004 f900 	bl	800b204 <HAL_DMA_Init>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800700a:	f000 fcd9 	bl	80079c0 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a31      	ldr	r2, [pc, #196]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8007012:	609a      	str	r2, [r3, #8]
 8007014:	4a30      	ldr	r2, [pc, #192]	; (80070d8 <HAL_DAC_MspInit+0x180>)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800701a:	e054      	b.n	80070c6 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a2f      	ldr	r2, [pc, #188]	; (80070e0 <HAL_DAC_MspInit+0x188>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d14f      	bne.n	80070c6 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8007026:	4b2b      	ldr	r3, [pc, #172]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8007028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800702a:	4a2a      	ldr	r2, [pc, #168]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 800702c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007030:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007032:	4b28      	ldr	r3, [pc, #160]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8007034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800703e:	4b25      	ldr	r3, [pc, #148]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8007040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007042:	4a24      	ldr	r2, [pc, #144]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 8007044:	f043 0301 	orr.w	r3, r3, #1
 8007048:	64d3      	str	r3, [r2, #76]	; 0x4c
 800704a:	4b22      	ldr	r3, [pc, #136]	; (80070d4 <HAL_DAC_MspInit+0x17c>)
 800704c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	60fb      	str	r3, [r7, #12]
 8007054:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007056:	2340      	movs	r3, #64	; 0x40
 8007058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800705a:	2303      	movs	r3, #3
 800705c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800705e:	2300      	movs	r3, #0
 8007060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007062:	f107 031c 	add.w	r3, r7, #28
 8007066:	4619      	mov	r1, r3
 8007068:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800706c:	f004 fb96 	bl	800b79c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8007070:	4b1c      	ldr	r3, [pc, #112]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 8007072:	4a1d      	ldr	r2, [pc, #116]	; (80070e8 <HAL_DAC_MspInit+0x190>)
 8007074:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8007076:	4b1b      	ldr	r3, [pc, #108]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 8007078:	2229      	movs	r2, #41	; 0x29
 800707a:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800707c:	4b19      	ldr	r3, [pc, #100]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 800707e:	2210      	movs	r2, #16
 8007080:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007082:	4b18      	ldr	r3, [pc, #96]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 8007084:	2200      	movs	r2, #0
 8007086:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007088:	4b16      	ldr	r3, [pc, #88]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 800708a:	2280      	movs	r2, #128	; 0x80
 800708c:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800708e:	4b15      	ldr	r3, [pc, #84]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 8007090:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007094:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007096:	4b13      	ldr	r3, [pc, #76]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 8007098:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800709c:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 800709e:	4b11      	ldr	r3, [pc, #68]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 80070a0:	2220      	movs	r2, #32
 80070a2:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80070a4:	4b0f      	ldr	r3, [pc, #60]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 80070a6:	2200      	movs	r2, #0
 80070a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80070aa:	480e      	ldr	r0, [pc, #56]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 80070ac:	f004 f8aa 	bl	800b204 <HAL_DMA_Init>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <HAL_DAC_MspInit+0x162>
      Error_Handler();
 80070b6:	f000 fc83 	bl	80079c0 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a09      	ldr	r2, [pc, #36]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 80070be:	609a      	str	r2, [r3, #8]
 80070c0:	4a08      	ldr	r2, [pc, #32]	; (80070e4 <HAL_DAC_MspInit+0x18c>)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80070c6:	bf00      	nop
 80070c8:	3730      	adds	r7, #48	; 0x30
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	50000800 	.word	0x50000800
 80070d4:	40021000 	.word	0x40021000
 80070d8:	2000208c 	.word	0x2000208c
 80070dc:	4002001c 	.word	0x4002001c
 80070e0:	50000c00 	.word	0x50000c00
 80070e4:	20002830 	.word	0x20002830
 80070e8:	40020030 	.word	0x40020030

080070ec <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80070f2:	4b1a      	ldr	r3, [pc, #104]	; (800715c <MX_DMA_Init+0x70>)
 80070f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070f6:	4a19      	ldr	r2, [pc, #100]	; (800715c <MX_DMA_Init+0x70>)
 80070f8:	f043 0304 	orr.w	r3, r3, #4
 80070fc:	6493      	str	r3, [r2, #72]	; 0x48
 80070fe:	4b17      	ldr	r3, [pc, #92]	; (800715c <MX_DMA_Init+0x70>)
 8007100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007102:	f003 0304 	and.w	r3, r3, #4
 8007106:	607b      	str	r3, [r7, #4]
 8007108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800710a:	4b14      	ldr	r3, [pc, #80]	; (800715c <MX_DMA_Init+0x70>)
 800710c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800710e:	4a13      	ldr	r2, [pc, #76]	; (800715c <MX_DMA_Init+0x70>)
 8007110:	f043 0301 	orr.w	r3, r3, #1
 8007114:	6493      	str	r3, [r2, #72]	; 0x48
 8007116:	4b11      	ldr	r3, [pc, #68]	; (800715c <MX_DMA_Init+0x70>)
 8007118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800711a:	f003 0301 	and.w	r3, r3, #1
 800711e:	603b      	str	r3, [r7, #0]
 8007120:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8007122:	2200      	movs	r2, #0
 8007124:	2101      	movs	r1, #1
 8007126:	200b      	movs	r0, #11
 8007128:	f003 fc0b 	bl	800a942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800712c:	200b      	movs	r0, #11
 800712e:	f003 fc22 	bl	800a976 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8007132:	2200      	movs	r2, #0
 8007134:	2100      	movs	r1, #0
 8007136:	200c      	movs	r0, #12
 8007138:	f003 fc03 	bl	800a942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800713c:	200c      	movs	r0, #12
 800713e:	f003 fc1a 	bl	800a976 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8007142:	2200      	movs	r2, #0
 8007144:	2100      	movs	r1, #0
 8007146:	200d      	movs	r0, #13
 8007148:	f003 fbfb 	bl	800a942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800714c:	200d      	movs	r0, #13
 800714e:	f003 fc12 	bl	800a976 <HAL_NVIC_EnableIRQ>

}
 8007152:	bf00      	nop
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	40021000 	.word	0x40021000

08007160 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007160:	b480      	push	{r7}
 8007162:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007164:	4b04      	ldr	r3, [pc, #16]	; (8007178 <__NVIC_GetPriorityGrouping+0x18>)
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	0a1b      	lsrs	r3, r3, #8
 800716a:	f003 0307 	and.w	r3, r3, #7
}
 800716e:	4618      	mov	r0, r3
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr
 8007178:	e000ed00 	.word	0xe000ed00

0800717c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	4603      	mov	r3, r0
 8007184:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800718a:	2b00      	cmp	r3, #0
 800718c:	db0b      	blt.n	80071a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800718e:	79fb      	ldrb	r3, [r7, #7]
 8007190:	f003 021f 	and.w	r2, r3, #31
 8007194:	4907      	ldr	r1, [pc, #28]	; (80071b4 <__NVIC_EnableIRQ+0x38>)
 8007196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800719a:	095b      	lsrs	r3, r3, #5
 800719c:	2001      	movs	r0, #1
 800719e:	fa00 f202 	lsl.w	r2, r0, r2
 80071a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	e000e100 	.word	0xe000e100

080071b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	4603      	mov	r3, r0
 80071c0:	6039      	str	r1, [r7, #0]
 80071c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	db0a      	blt.n	80071e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	b2da      	uxtb	r2, r3
 80071d0:	490c      	ldr	r1, [pc, #48]	; (8007204 <__NVIC_SetPriority+0x4c>)
 80071d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071d6:	0112      	lsls	r2, r2, #4
 80071d8:	b2d2      	uxtb	r2, r2
 80071da:	440b      	add	r3, r1
 80071dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80071e0:	e00a      	b.n	80071f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	4908      	ldr	r1, [pc, #32]	; (8007208 <__NVIC_SetPriority+0x50>)
 80071e8:	79fb      	ldrb	r3, [r7, #7]
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	3b04      	subs	r3, #4
 80071f0:	0112      	lsls	r2, r2, #4
 80071f2:	b2d2      	uxtb	r2, r2
 80071f4:	440b      	add	r3, r1
 80071f6:	761a      	strb	r2, [r3, #24]
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	e000e100 	.word	0xe000e100
 8007208:	e000ed00 	.word	0xe000ed00

0800720c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800720c:	b480      	push	{r7}
 800720e:	b089      	sub	sp, #36	; 0x24
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f003 0307 	and.w	r3, r3, #7
 800721e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	f1c3 0307 	rsb	r3, r3, #7
 8007226:	2b04      	cmp	r3, #4
 8007228:	bf28      	it	cs
 800722a:	2304      	movcs	r3, #4
 800722c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	3304      	adds	r3, #4
 8007232:	2b06      	cmp	r3, #6
 8007234:	d902      	bls.n	800723c <NVIC_EncodePriority+0x30>
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	3b03      	subs	r3, #3
 800723a:	e000      	b.n	800723e <NVIC_EncodePriority+0x32>
 800723c:	2300      	movs	r3, #0
 800723e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	fa02 f303 	lsl.w	r3, r2, r3
 800724a:	43da      	mvns	r2, r3
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	401a      	ands	r2, r3
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007254:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	fa01 f303 	lsl.w	r3, r1, r3
 800725e:	43d9      	mvns	r1, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007264:	4313      	orrs	r3, r2
         );
}
 8007266:	4618      	mov	r0, r3
 8007268:	3724      	adds	r7, #36	; 0x24
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
	...

08007274 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 800727e:	4a14      	ldr	r2, [pc, #80]	; (80072d0 <LL_SYSCFG_SetEXTISource+0x5c>)
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	f003 0303 	and.w	r3, r3, #3
 8007286:	3302      	adds	r3, #2
 8007288:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	0c1b      	lsrs	r3, r3, #16
 8007290:	43db      	mvns	r3, r3
 8007292:	ea02 0103 	and.w	r1, r2, r3
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	0c1b      	lsrs	r3, r3, #16
 800729a:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	fa93 f3a3 	rbit	r3, r3
 80072a2:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	fab3 f383 	clz	r3, r3
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	f003 031f 	and.w	r3, r3, #31
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	409a      	lsls	r2, r3
 80072b4:	4806      	ldr	r0, [pc, #24]	; (80072d0 <LL_SYSCFG_SetEXTISource+0x5c>)
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	f003 0303 	and.w	r3, r3, #3
 80072bc:	430a      	orrs	r2, r1
 80072be:	3302      	adds	r3, #2
 80072c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80072c4:	bf00      	nop
 80072c6:	3714      	adds	r7, #20
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr
 80072d0:	40010000 	.word	0x40010000

080072d4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b089      	sub	sp, #36	; 0x24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	fa93 f3a3 	rbit	r3, r3
 80072ee:	613b      	str	r3, [r7, #16]
  return result;
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	fab3 f383 	clz	r3, r3
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	005b      	lsls	r3, r3, #1
 80072fa:	2103      	movs	r1, #3
 80072fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007300:	43db      	mvns	r3, r3
 8007302:	401a      	ands	r2, r3
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	fa93 f3a3 	rbit	r3, r3
 800730e:	61bb      	str	r3, [r7, #24]
  return result;
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	fab3 f383 	clz	r3, r3
 8007316:	b2db      	uxtb	r3, r3
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	6879      	ldr	r1, [r7, #4]
 800731c:	fa01 f303 	lsl.w	r3, r1, r3
 8007320:	431a      	orrs	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	601a      	str	r2, [r3, #0]
}
 8007326:	bf00      	nop
 8007328:	3724      	adds	r7, #36	; 0x24
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr

08007332 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8007332:	b480      	push	{r7}
 8007334:	b089      	sub	sp, #36	; 0x24
 8007336:	af00      	add	r7, sp, #0
 8007338:	60f8      	str	r0, [r7, #12]
 800733a:	60b9      	str	r1, [r7, #8]
 800733c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	fa93 f3a3 	rbit	r3, r3
 800734c:	613b      	str	r3, [r7, #16]
  return result;
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	fab3 f383 	clz	r3, r3
 8007354:	b2db      	uxtb	r3, r3
 8007356:	005b      	lsls	r3, r3, #1
 8007358:	2103      	movs	r1, #3
 800735a:	fa01 f303 	lsl.w	r3, r1, r3
 800735e:	43db      	mvns	r3, r3
 8007360:	401a      	ands	r2, r3
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	fa93 f3a3 	rbit	r3, r3
 800736c:	61bb      	str	r3, [r7, #24]
  return result;
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	fab3 f383 	clz	r3, r3
 8007374:	b2db      	uxtb	r3, r3
 8007376:	005b      	lsls	r3, r3, #1
 8007378:	6879      	ldr	r1, [r7, #4]
 800737a:	fa01 f303 	lsl.w	r3, r1, r3
 800737e:	431a      	orrs	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	60da      	str	r2, [r3, #12]
}
 8007384:	bf00      	nop
 8007386:	3724      	adds	r7, #36	; 0x24
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80073b4:	4b08      	ldr	r3, [pc, #32]	; (80073d8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073b8:	4907      	ldr	r1, [pc, #28]	; (80073d8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4313      	orrs	r3, r2
 80073be:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80073c0:	4b05      	ldr	r3, [pc, #20]	; (80073d8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4013      	ands	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073ca:	68fb      	ldr	r3, [r7, #12]
}
 80073cc:	bf00      	nop
 80073ce:	3714      	adds	r7, #20
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	40021000 	.word	0x40021000

080073dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	; 0x28
 80073e0:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80073e2:	f107 031c 	add.w	r3, r7, #28
 80073e6:	2200      	movs	r2, #0
 80073e8:	601a      	str	r2, [r3, #0]
 80073ea:	605a      	str	r2, [r3, #4]
 80073ec:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073ee:	1d3b      	adds	r3, r7, #4
 80073f0:	2200      	movs	r2, #0
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	605a      	str	r2, [r3, #4]
 80073f6:	609a      	str	r2, [r3, #8]
 80073f8:	60da      	str	r2, [r3, #12]
 80073fa:	611a      	str	r2, [r3, #16]
 80073fc:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80073fe:	2004      	movs	r0, #4
 8007400:	f7ff ffd4 	bl	80073ac <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007404:	2020      	movs	r0, #32
 8007406:	f7ff ffd1 	bl	80073ac <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800740a:	2001      	movs	r0, #1
 800740c:	f7ff ffce 	bl	80073ac <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8007410:	2002      	movs	r0, #2
 8007412:	f7ff ffcb 	bl	80073ac <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8007416:	2108      	movs	r1, #8
 8007418:	48d3      	ldr	r0, [pc, #844]	; (8007768 <MX_GPIO_Init+0x38c>)
 800741a:	f7ff ffb9 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin);
 800741e:	2108      	movs	r1, #8
 8007420:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007424:	f7ff ffb4 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin);
 8007428:	2110      	movs	r1, #16
 800742a:	48cf      	ldr	r0, [pc, #828]	; (8007768 <MX_GPIO_Init+0x38c>)
 800742c:	f7ff ffb0 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin);
 8007430:	2120      	movs	r1, #32
 8007432:	48cd      	ldr	r0, [pc, #820]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007434:	f7ff ffac 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin);
 8007438:	2101      	movs	r1, #1
 800743a:	48cc      	ldr	r0, [pc, #816]	; (800776c <MX_GPIO_Init+0x390>)
 800743c:	f7ff ffa8 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8007440:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007444:	48c8      	ldr	r0, [pc, #800]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007446:	f7ff ffa3 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 800744a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800744e:	48c6      	ldr	r0, [pc, #792]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007450:	f7ff ff9e 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8007454:	2140      	movs	r1, #64	; 0x40
 8007456:	48c5      	ldr	r0, [pc, #788]	; (800776c <MX_GPIO_Init+0x390>)
 8007458:	f7ff ff9a 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 800745c:	2180      	movs	r1, #128	; 0x80
 800745e:	48c3      	ldr	r0, [pc, #780]	; (800776c <MX_GPIO_Init+0x390>)
 8007460:	f7ff ff96 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8007464:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007468:	48c0      	ldr	r0, [pc, #768]	; (800776c <MX_GPIO_Init+0x390>)
 800746a:	f7ff ff91 	bl	8007390 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 800746e:	49c0      	ldr	r1, [pc, #768]	; (8007770 <MX_GPIO_Init+0x394>)
 8007470:	2002      	movs	r0, #2
 8007472:	f7ff feff 	bl	8007274 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8007476:	49bf      	ldr	r1, [pc, #764]	; (8007774 <MX_GPIO_Init+0x398>)
 8007478:	2002      	movs	r0, #2
 800747a:	f7ff fefb 	bl	8007274 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 800747e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8007482:	2005      	movs	r0, #5
 8007484:	f7ff fef6 	bl	8007274 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8007488:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 800748c:	2005      	movs	r0, #5
 800748e:	f7ff fef1 	bl	8007274 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8007492:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8007496:	2002      	movs	r0, #2
 8007498:	f7ff feec 	bl	8007274 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 800749c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80074a0:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80074a2:	2301      	movs	r3, #1
 80074a4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80074a8:	2300      	movs	r3, #0
 80074aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80074ae:	2302      	movs	r3, #2
 80074b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80074b4:	f107 031c 	add.w	r3, r7, #28
 80074b8:	4618      	mov	r0, r3
 80074ba:	f007 fb09 	bl	800ead0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80074be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074c2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80074c4:	2301      	movs	r3, #1
 80074c6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80074ca:	2300      	movs	r3, #0
 80074cc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80074d0:	2302      	movs	r3, #2
 80074d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80074d6:	f107 031c 	add.w	r3, r7, #28
 80074da:	4618      	mov	r0, r3
 80074dc:	f007 faf8 	bl	800ead0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80074e0:	2301      	movs	r3, #1
 80074e2:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80074e4:	2301      	movs	r3, #1
 80074e6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80074ea:	2300      	movs	r3, #0
 80074ec:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80074f0:	2302      	movs	r3, #2
 80074f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80074f6:	f107 031c 	add.w	r3, r7, #28
 80074fa:	4618      	mov	r0, r3
 80074fc:	f007 fae8 	bl	800ead0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8007500:	2302      	movs	r3, #2
 8007502:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007504:	2301      	movs	r3, #1
 8007506:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800750a:	2300      	movs	r3, #0
 800750c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007510:	2302      	movs	r3, #2
 8007512:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007516:	f107 031c 	add.w	r3, r7, #28
 800751a:	4618      	mov	r0, r3
 800751c:	f007 fad8 	bl	800ead0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8007520:	2304      	movs	r3, #4
 8007522:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007524:	2301      	movs	r3, #1
 8007526:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800752a:	2300      	movs	r3, #0
 800752c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007530:	2302      	movs	r3, #2
 8007532:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007536:	f107 031c 	add.w	r3, r7, #28
 800753a:	4618      	mov	r0, r3
 800753c:	f007 fac8 	bl	800ead0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8007540:	2201      	movs	r2, #1
 8007542:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007546:	4888      	ldr	r0, [pc, #544]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007548:	f7ff fef3 	bl	8007332 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 800754c:	2201      	movs	r2, #1
 800754e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007552:	4885      	ldr	r0, [pc, #532]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007554:	f7ff feed 	bl	8007332 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8007558:	2201      	movs	r2, #1
 800755a:	2101      	movs	r1, #1
 800755c:	4886      	ldr	r0, [pc, #536]	; (8007778 <MX_GPIO_Init+0x39c>)
 800755e:	f7ff fee8 	bl	8007332 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8007562:	2201      	movs	r2, #1
 8007564:	2102      	movs	r1, #2
 8007566:	4884      	ldr	r0, [pc, #528]	; (8007778 <MX_GPIO_Init+0x39c>)
 8007568:	f7ff fee3 	bl	8007332 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_PULL_UP);
 800756c:	2201      	movs	r2, #1
 800756e:	2104      	movs	r1, #4
 8007570:	487d      	ldr	r0, [pc, #500]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007572:	f7ff fede 	bl	8007332 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8007576:	2200      	movs	r2, #0
 8007578:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800757c:	487a      	ldr	r0, [pc, #488]	; (8007768 <MX_GPIO_Init+0x38c>)
 800757e:	f7ff fea9 	bl	80072d4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8007582:	2200      	movs	r2, #0
 8007584:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007588:	4877      	ldr	r0, [pc, #476]	; (8007768 <MX_GPIO_Init+0x38c>)
 800758a:	f7ff fea3 	bl	80072d4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 800758e:	2200      	movs	r2, #0
 8007590:	2101      	movs	r1, #1
 8007592:	4879      	ldr	r0, [pc, #484]	; (8007778 <MX_GPIO_Init+0x39c>)
 8007594:	f7ff fe9e 	bl	80072d4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8007598:	2200      	movs	r2, #0
 800759a:	2102      	movs	r1, #2
 800759c:	4876      	ldr	r0, [pc, #472]	; (8007778 <MX_GPIO_Init+0x39c>)
 800759e:	f7ff fe99 	bl	80072d4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_MODE_INPUT);
 80075a2:	2200      	movs	r2, #0
 80075a4:	2104      	movs	r1, #4
 80075a6:	4870      	ldr	r0, [pc, #448]	; (8007768 <MX_GPIO_Init+0x38c>)
 80075a8:	f7ff fe94 	bl	80072d4 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 80075ac:	2308      	movs	r3, #8
 80075ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80075b0:	2301      	movs	r3, #1
 80075b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80075b4:	2300      	movs	r3, #0
 80075b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80075b8:	2300      	movs	r3, #0
 80075ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80075bc:	2302      	movs	r3, #2
 80075be:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80075c0:	1d3b      	adds	r3, r7, #4
 80075c2:	4619      	mov	r1, r3
 80075c4:	4868      	ldr	r0, [pc, #416]	; (8007768 <MX_GPIO_Init+0x38c>)
 80075c6:	f007 fc76 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OFFSET_ENABLE_Pin;
 80075ca:	2308      	movs	r3, #8
 80075cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80075ce:	2301      	movs	r3, #1
 80075d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80075da:	2300      	movs	r3, #0
 80075dc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(OFFSET_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80075de:	1d3b      	adds	r3, r7, #4
 80075e0:	4619      	mov	r1, r3
 80075e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075e6:	f007 fc66 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_C_Pin;
 80075ea:	2310      	movs	r3, #16
 80075ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80075ee:	2301      	movs	r3, #1
 80075f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80075f2:	2300      	movs	r3, #0
 80075f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80075f6:	2300      	movs	r3, #0
 80075f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80075fa:	2300      	movs	r3, #0
 80075fc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_C_GPIO_Port, &GPIO_InitStruct);
 80075fe:	1d3b      	adds	r3, r7, #4
 8007600:	4619      	mov	r1, r3
 8007602:	4859      	ldr	r0, [pc, #356]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007604:	f007 fc57 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_B_Pin;
 8007608:	2320      	movs	r3, #32
 800760a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800760c:	2301      	movs	r3, #1
 800760e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007610:	2300      	movs	r3, #0
 8007612:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007614:	2300      	movs	r3, #0
 8007616:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007618:	2300      	movs	r3, #0
 800761a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_B_GPIO_Port, &GPIO_InitStruct);
 800761c:	1d3b      	adds	r3, r7, #4
 800761e:	4619      	mov	r1, r3
 8007620:	4851      	ldr	r0, [pc, #324]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007622:	f007 fc48 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_A_Pin;
 8007626:	2301      	movs	r3, #1
 8007628:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800762a:	2301      	movs	r3, #1
 800762c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800762e:	2300      	movs	r3, #0
 8007630:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007632:	2300      	movs	r3, #0
 8007634:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007636:	2300      	movs	r3, #0
 8007638:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_A_GPIO_Port, &GPIO_InitStruct);
 800763a:	1d3b      	adds	r3, r7, #4
 800763c:	4619      	mov	r1, r3
 800763e:	484b      	ldr	r0, [pc, #300]	; (800776c <MX_GPIO_Init+0x390>)
 8007640:	f007 fc39 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8007644:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007648:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800764a:	2301      	movs	r3, #1
 800764c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007652:	2300      	movs	r3, #0
 8007654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007656:	2300      	movs	r3, #0
 8007658:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 800765a:	1d3b      	adds	r3, r7, #4
 800765c:	4619      	mov	r1, r3
 800765e:	4842      	ldr	r0, [pc, #264]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007660:	f007 fc29 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8007664:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007668:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800766a:	2301      	movs	r3, #1
 800766c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800766e:	2300      	movs	r3, #0
 8007670:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007672:	2300      	movs	r3, #0
 8007674:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007676:	2300      	movs	r3, #0
 8007678:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 800767a:	1d3b      	adds	r3, r7, #4
 800767c:	4619      	mov	r1, r3
 800767e:	483a      	ldr	r0, [pc, #232]	; (8007768 <MX_GPIO_Init+0x38c>)
 8007680:	f007 fc19 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8007684:	2340      	movs	r3, #64	; 0x40
 8007686:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007688:	2301      	movs	r3, #1
 800768a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800768c:	2303      	movs	r3, #3
 800768e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007690:	2300      	movs	r3, #0
 8007692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007694:	2300      	movs	r3, #0
 8007696:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007698:	1d3b      	adds	r3, r7, #4
 800769a:	4619      	mov	r1, r3
 800769c:	4833      	ldr	r0, [pc, #204]	; (800776c <MX_GPIO_Init+0x390>)
 800769e:	f007 fc0a 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 80076a2:	2380      	movs	r3, #128	; 0x80
 80076a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80076a6:	2301      	movs	r3, #1
 80076a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80076aa:	2303      	movs	r3, #3
 80076ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80076ae:	2300      	movs	r3, #0
 80076b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80076b2:	2300      	movs	r3, #0
 80076b4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80076b6:	1d3b      	adds	r3, r7, #4
 80076b8:	4619      	mov	r1, r3
 80076ba:	482c      	ldr	r0, [pc, #176]	; (800776c <MX_GPIO_Init+0x390>)
 80076bc:	f007 fbfb 	bl	800eeb6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 80076c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80076c6:	2301      	movs	r3, #1
 80076c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80076ca:	2303      	movs	r3, #3
 80076cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80076ce:	2300      	movs	r3, #0
 80076d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80076d2:	2300      	movs	r3, #0
 80076d4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80076d6:	1d3b      	adds	r3, r7, #4
 80076d8:	4619      	mov	r1, r3
 80076da:	4824      	ldr	r0, [pc, #144]	; (800776c <MX_GPIO_Init+0x390>)
 80076dc:	f007 fbeb 	bl	800eeb6 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80076e0:	f7ff fd3e 	bl	8007160 <__NVIC_GetPriorityGrouping>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2200      	movs	r2, #0
 80076e8:	2100      	movs	r1, #0
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7ff fd8e 	bl	800720c <NVIC_EncodePriority>
 80076f0:	4603      	mov	r3, r0
 80076f2:	4619      	mov	r1, r3
 80076f4:	2006      	movs	r0, #6
 80076f6:	f7ff fd5f 	bl	80071b8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80076fa:	2006      	movs	r0, #6
 80076fc:	f7ff fd3e 	bl	800717c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007700:	f7ff fd2e 	bl	8007160 <__NVIC_GetPriorityGrouping>
 8007704:	4603      	mov	r3, r0
 8007706:	2200      	movs	r2, #0
 8007708:	2100      	movs	r1, #0
 800770a:	4618      	mov	r0, r3
 800770c:	f7ff fd7e 	bl	800720c <NVIC_EncodePriority>
 8007710:	4603      	mov	r3, r0
 8007712:	4619      	mov	r1, r3
 8007714:	2007      	movs	r0, #7
 8007716:	f7ff fd4f 	bl	80071b8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 800771a:	2007      	movs	r0, #7
 800771c:	f7ff fd2e 	bl	800717c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007720:	f7ff fd1e 	bl	8007160 <__NVIC_GetPriorityGrouping>
 8007724:	4603      	mov	r3, r0
 8007726:	2200      	movs	r2, #0
 8007728:	2100      	movs	r1, #0
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff fd6e 	bl	800720c <NVIC_EncodePriority>
 8007730:	4603      	mov	r3, r0
 8007732:	4619      	mov	r1, r3
 8007734:	2008      	movs	r0, #8
 8007736:	f7ff fd3f 	bl	80071b8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 800773a:	2008      	movs	r0, #8
 800773c:	f7ff fd1e 	bl	800717c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007740:	f7ff fd0e 	bl	8007160 <__NVIC_GetPriorityGrouping>
 8007744:	4603      	mov	r3, r0
 8007746:	2200      	movs	r2, #0
 8007748:	2100      	movs	r1, #0
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff fd5e 	bl	800720c <NVIC_EncodePriority>
 8007750:	4603      	mov	r3, r0
 8007752:	4619      	mov	r1, r3
 8007754:	2028      	movs	r0, #40	; 0x28
 8007756:	f7ff fd2f 	bl	80071b8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800775a:	2028      	movs	r0, #40	; 0x28
 800775c:	f7ff fd0e 	bl	800717c <__NVIC_EnableIRQ>

}
 8007760:	bf00      	nop
 8007762:	3728      	adds	r7, #40	; 0x28
 8007764:	46bd      	mov	sp, r7
 8007766:	e009      	b.n	800777c <MX_GPIO_Init+0x3a0>
 8007768:	48000800 	.word	0x48000800
 800776c:	48000400 	.word	0x48000400
 8007770:	0f000003 	.word	0x0f000003
 8007774:	f0000003 	.word	0xf0000003
 8007778:	48001400 	.word	0x48001400
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop

08007780 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007788:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800778c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007790:	f003 0301 	and.w	r3, r3, #1
 8007794:	2b00      	cmp	r3, #0
 8007796:	d013      	beq.n	80077c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007798:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800779c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80077a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00b      	beq.n	80077c0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80077a8:	e000      	b.n	80077ac <ITM_SendChar+0x2c>
    {
      __NOP();
 80077aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80077ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d0f9      	beq.n	80077aa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80077b6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	b2d2      	uxtb	r2, r2
 80077be:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80077c0:	687b      	ldr	r3, [r7, #4]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b086      	sub	sp, #24
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	60f8      	str	r0, [r7, #12]
 80077d6:	60b9      	str	r1, [r7, #8]
 80077d8:	607a      	str	r2, [r7, #4]
  int i=0;
 80077da:	2300      	movs	r3, #0
 80077dc:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80077de:	2300      	movs	r3, #0
 80077e0:	617b      	str	r3, [r7, #20]
 80077e2:	e009      	b.n	80077f8 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	60ba      	str	r2, [r7, #8]
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7ff ffc7 	bl	8007780 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	3301      	adds	r3, #1
 80077f6:	617b      	str	r3, [r7, #20]
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	dbf1      	blt.n	80077e4 <_write+0x16>
  return len;
 8007800:	687b      	ldr	r3, [r7, #4]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3718      	adds	r7, #24
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
	...

0800780c <HAL_COMP_TriggerCallback>:

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
	if(HAL_COMP_GetOutputLevel(&hcomp1))
 8007814:	4808      	ldr	r0, [pc, #32]	; (8007838 <HAL_COMP_TriggerCallback+0x2c>)
 8007816:	f002 ff87 	bl	800a728 <HAL_COMP_GetOutputLevel>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d004      	beq.n	800782a <HAL_COMP_TriggerCallback+0x1e>
	{
		comp1_output_value[0] = 4095;
 8007820:	4b06      	ldr	r3, [pc, #24]	; (800783c <HAL_COMP_TriggerCallback+0x30>)
 8007822:	f640 72ff 	movw	r2, #4095	; 0xfff
 8007826:	601a      	str	r2, [r3, #0]
	}
	else
	{
		comp1_output_value[0] = 0;
	}
}
 8007828:	e002      	b.n	8007830 <HAL_COMP_TriggerCallback+0x24>
		comp1_output_value[0] = 0;
 800782a:	4b04      	ldr	r3, [pc, #16]	; (800783c <HAL_COMP_TriggerCallback+0x30>)
 800782c:	2200      	movs	r2, #0
 800782e:	601a      	str	r2, [r3, #0]
}
 8007830:	bf00      	nop
 8007832:	3708      	adds	r7, #8
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	200027e4 	.word	0x200027e4
 800783c:	20002148 	.word	0x20002148

08007840 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007844:	f000 feeb 	bl	800861e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007848:	f000 f84c 	bl	80078e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800784c:	f7ff fdc6 	bl	80073dc <MX_GPIO_Init>
  MX_DMA_Init();
 8007850:	f7ff fc4c 	bl	80070ec <MX_DMA_Init>
  MX_DAC1_Init();
 8007854:	f7ff fafc 	bl	8006e50 <MX_DAC1_Init>
  MX_ADC1_Init();
 8007858:	f7ff f9b4 	bl	8006bc4 <MX_ADC1_Init>
  MX_COMP1_Init();
 800785c:	f7ff fa96 	bl	8006d8c <MX_COMP1_Init>
  MX_SPI3_Init();
 8007860:	f000 f8ec 	bl	8007a3c <MX_SPI3_Init>
  MX_RNG_Init();
 8007864:	f000 f8dc 	bl	8007a20 <MX_RNG_Init>
  MX_TIM1_Init();
 8007868:	f000 fb46 	bl	8007ef8 <MX_TIM1_Init>
  MX_TIM8_Init();
 800786c:	f000 fc9c 	bl	80081a8 <MX_TIM8_Init>
  MX_TIM16_Init();
 8007870:	f000 fd54 	bl	800831c <MX_TIM16_Init>
  MX_TIM15_Init();
 8007874:	f000 fd00 	bl	8008278 <MX_TIM15_Init>
  MX_TIM5_Init();
 8007878:	f000 fc48 	bl	800810c <MX_TIM5_Init>
  MX_TIM3_Init();
 800787c:	f000 fbf8 	bl	8008070 <MX_TIM3_Init>
  MX_DAC2_Init();
 8007880:	f7ff fb30 	bl	8006ee4 <MX_DAC2_Init>
  MX_TIM17_Init();
 8007884:	f000 fd72 	bl	800836c <MX_TIM17_Init>
  MX_TIM2_Init();
 8007888:	f000 fba6 	bl	8007fd8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  SM_Init();
 800788c:	f7fe fb74 	bl	8005f78 <SM_Init>

HAL_TIM_Base_Start_IT(&htim17);
 8007890:	4810      	ldr	r0, [pc, #64]	; (80078d4 <main+0x94>)
 8007892:	f005 fb37 	bl	800cf04 <HAL_TIM_Base_Start_IT>


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8007896:	2200      	movs	r2, #0
 8007898:	f44f 7180 	mov.w	r1, #256	; 0x100
 800789c:	480e      	ldr	r0, [pc, #56]	; (80078d8 <main+0x98>)
 800789e:	f004 f9e1 	bl	800bc64 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 80078a2:	2200      	movs	r2, #0
 80078a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80078a8:	480b      	ldr	r0, [pc, #44]	; (80078d8 <main+0x98>)
 80078aa:	f004 f9db 	bl	800bc64 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 80078ae:	480b      	ldr	r0, [pc, #44]	; (80078dc <main+0x9c>)
 80078b0:	f005 fad2 	bl	800ce58 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 80078b4:	4b0a      	ldr	r3, [pc, #40]	; (80078e0 <main+0xa0>)
 80078b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80078ba:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 80078bc:	4b08      	ldr	r3, [pc, #32]	; (80078e0 <main+0xa0>)
 80078be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80078c2:	62da      	str	r2, [r3, #44]	; 0x2c


  // TFT lib enable
  DM_Init();
 80078c4:	f7f9 fa2e 	bl	8000d24 <DM_Init>
  DM_PostInit();
 80078c8:	f7f9 fa3a 	bl	8000d40 <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 80078cc:	f7fd fa28 	bl	8004d20 <IM_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80078d0:	e7fe      	b.n	80078d0 <main+0x90>
 80078d2:	bf00      	nop
 80078d4:	2000298c 	.word	0x2000298c
 80078d8:	48000800 	.word	0x48000800
 80078dc:	20002a24 	.word	0x20002a24
 80078e0:	40001000 	.word	0x40001000

080078e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b0a8      	sub	sp, #160	; 0xa0
 80078e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80078ea:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80078ee:	2238      	movs	r2, #56	; 0x38
 80078f0:	2100      	movs	r1, #0
 80078f2:	4618      	mov	r0, r3
 80078f4:	f008 fbce 	bl	8010094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80078f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80078fc:	2200      	movs	r2, #0
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	605a      	str	r2, [r3, #4]
 8007902:	609a      	str	r2, [r3, #8]
 8007904:	60da      	str	r2, [r3, #12]
 8007906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007908:	463b      	mov	r3, r7
 800790a:	2254      	movs	r2, #84	; 0x54
 800790c:	2100      	movs	r1, #0
 800790e:	4618      	mov	r0, r3
 8007910:	f008 fbc0 	bl	8010094 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007914:	2000      	movs	r0, #0
 8007916:	f004 f9bd 	bl	800bc94 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800791a:	2322      	movs	r3, #34	; 0x22
 800791c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800791e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007922:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007924:	2340      	movs	r3, #64	; 0x40
 8007926:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8007928:	2301      	movs	r3, #1
 800792a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800792e:	2302      	movs	r3, #2
 8007930:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007934:	2302      	movs	r3, #2
 8007936:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800793a:	2302      	movs	r3, #2
 800793c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8007940:	232a      	movs	r3, #42	; 0x2a
 8007942:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 8007946:	231e      	movs	r3, #30
 8007948:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800794c:	2304      	movs	r3, #4
 800794e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007952:	2302      	movs	r3, #2
 8007954:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007958:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800795c:	4618      	mov	r0, r3
 800795e:	f004 fa3d 	bl	800bddc <HAL_RCC_OscConfig>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007968:	f000 f82a 	bl	80079c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800796c:	230f      	movs	r3, #15
 800796e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007970:	2303      	movs	r3, #3
 8007972:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007974:	2300      	movs	r3, #0
 8007976:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007978:	2300      	movs	r3, #0
 800797a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800797c:	2300      	movs	r3, #0
 800797e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007980:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007984:	2108      	movs	r1, #8
 8007986:	4618      	mov	r0, r3
 8007988:	f004 fd40 	bl	800c40c <HAL_RCC_ClockConfig>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8007992:	f000 f815 	bl	80079c0 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8007996:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800799a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800799c:	2300      	movs	r3, #0
 800799e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80079a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80079a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80079a6:	463b      	mov	r3, r7
 80079a8:	4618      	mov	r0, r3
 80079aa:	f004 ff1f 	bl	800c7ec <HAL_RCCEx_PeriphCLKConfig>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80079b4:	f000 f804 	bl	80079c0 <Error_Handler>
  }
}
 80079b8:	bf00      	nop
 80079ba:	37a0      	adds	r7, #160	; 0xa0
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80079c0:	b480      	push	{r7}
 80079c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80079c4:	bf00      	nop
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b083      	sub	sp, #12
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f043 0204 	orr.w	r2, r3, #4
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	601a      	str	r2, [r3, #0]
}
 80079e2:	bf00      	nop
 80079e4:	370c      	adds	r7, #12
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
	...

080079f0 <LL_AHB2_GRP1_EnableClock>:
{
 80079f0:	b480      	push	{r7}
 80079f2:	b085      	sub	sp, #20
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80079f8:	4b08      	ldr	r3, [pc, #32]	; (8007a1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80079fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80079fc:	4907      	ldr	r1, [pc, #28]	; (8007a1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007a04:	4b05      	ldr	r3, [pc, #20]	; (8007a1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007a06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
}
 8007a10:	bf00      	nop
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	40021000 	.word	0x40021000

08007a20 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8007a24:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8007a28:	f7ff ffe2 	bl	80079f0 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8007a2c:	4802      	ldr	r0, [pc, #8]	; (8007a38 <MX_RNG_Init+0x18>)
 8007a2e:	f7ff ffce 	bl	80079ce <LL_RNG_Enable>

}
 8007a32:	bf00      	nop
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	50060800 	.word	0x50060800

08007a3c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8007a40:	4b1b      	ldr	r3, [pc, #108]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a42:	4a1c      	ldr	r2, [pc, #112]	; (8007ab4 <MX_SPI3_Init+0x78>)
 8007a44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8007a46:	4b1a      	ldr	r3, [pc, #104]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007a4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007a4e:	4b18      	ldr	r3, [pc, #96]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a50:	2200      	movs	r2, #0
 8007a52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007a54:	4b16      	ldr	r3, [pc, #88]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a56:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007a5a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007a5c:	4b14      	ldr	r3, [pc, #80]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a5e:	2200      	movs	r2, #0
 8007a60:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007a62:	4b13      	ldr	r3, [pc, #76]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007a68:	4b11      	ldr	r3, [pc, #68]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a6e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007a70:	4b0f      	ldr	r3, [pc, #60]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a72:	2210      	movs	r2, #16
 8007a74:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007a76:	4b0e      	ldr	r3, [pc, #56]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007a7c:	4b0c      	ldr	r3, [pc, #48]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a82:	4b0b      	ldr	r3, [pc, #44]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a84:	2200      	movs	r2, #0
 8007a86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8007a88:	4b09      	ldr	r3, [pc, #36]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a8a:	2207      	movs	r2, #7
 8007a8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007a8e:	4b08      	ldr	r3, [pc, #32]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007a94:	4b06      	ldr	r3, [pc, #24]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a96:	2208      	movs	r2, #8
 8007a98:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007a9a:	4805      	ldr	r0, [pc, #20]	; (8007ab0 <MX_SPI3_Init+0x74>)
 8007a9c:	f005 f8f2 	bl	800cc84 <HAL_SPI_Init>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8007aa6:	f7ff ff8b 	bl	80079c0 <Error_Handler>
  }

}
 8007aaa:	bf00      	nop
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	20002890 	.word	0x20002890
 8007ab4:	40003c00 	.word	0x40003c00

08007ab8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b08a      	sub	sp, #40	; 0x28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ac0:	f107 0314 	add.w	r3, r7, #20
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	605a      	str	r2, [r3, #4]
 8007aca:	609a      	str	r2, [r3, #8]
 8007acc:	60da      	str	r2, [r3, #12]
 8007ace:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a17      	ldr	r2, [pc, #92]	; (8007b34 <HAL_SPI_MspInit+0x7c>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d128      	bne.n	8007b2c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007ada:	4b17      	ldr	r3, [pc, #92]	; (8007b38 <HAL_SPI_MspInit+0x80>)
 8007adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ade:	4a16      	ldr	r2, [pc, #88]	; (8007b38 <HAL_SPI_MspInit+0x80>)
 8007ae0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8007ae6:	4b14      	ldr	r3, [pc, #80]	; (8007b38 <HAL_SPI_MspInit+0x80>)
 8007ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007aee:	613b      	str	r3, [r7, #16]
 8007af0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007af2:	4b11      	ldr	r3, [pc, #68]	; (8007b38 <HAL_SPI_MspInit+0x80>)
 8007af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007af6:	4a10      	ldr	r2, [pc, #64]	; (8007b38 <HAL_SPI_MspInit+0x80>)
 8007af8:	f043 0304 	orr.w	r3, r3, #4
 8007afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007afe:	4b0e      	ldr	r3, [pc, #56]	; (8007b38 <HAL_SPI_MspInit+0x80>)
 8007b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b02:	f003 0304 	and.w	r3, r3, #4
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007b0a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b10:	2302      	movs	r3, #2
 8007b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b14:	2300      	movs	r3, #0
 8007b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007b1c:	2306      	movs	r3, #6
 8007b1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b20:	f107 0314 	add.w	r3, r7, #20
 8007b24:	4619      	mov	r1, r3
 8007b26:	4805      	ldr	r0, [pc, #20]	; (8007b3c <HAL_SPI_MspInit+0x84>)
 8007b28:	f003 fe38 	bl	800b79c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8007b2c:	bf00      	nop
 8007b2e:	3728      	adds	r7, #40	; 0x28
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	40003c00 	.word	0x40003c00
 8007b38:	40021000 	.word	0x40021000
 8007b3c:	48000800 	.word	0x48000800

08007b40 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8007b40:	b480      	push	{r7}
 8007b42:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007b44:	4b05      	ldr	r3, [pc, #20]	; (8007b5c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	4a04      	ldr	r2, [pc, #16]	; (8007b5c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007b4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b4e:	6093      	str	r3, [r2, #8]
}
 8007b50:	bf00      	nop
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	40007000 	.word	0x40007000

08007b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b66:	4b0f      	ldr	r3, [pc, #60]	; (8007ba4 <HAL_MspInit+0x44>)
 8007b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b6a:	4a0e      	ldr	r2, [pc, #56]	; (8007ba4 <HAL_MspInit+0x44>)
 8007b6c:	f043 0301 	orr.w	r3, r3, #1
 8007b70:	6613      	str	r3, [r2, #96]	; 0x60
 8007b72:	4b0c      	ldr	r3, [pc, #48]	; (8007ba4 <HAL_MspInit+0x44>)
 8007b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b76:	f003 0301 	and.w	r3, r3, #1
 8007b7a:	607b      	str	r3, [r7, #4]
 8007b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007b7e:	4b09      	ldr	r3, [pc, #36]	; (8007ba4 <HAL_MspInit+0x44>)
 8007b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b82:	4a08      	ldr	r2, [pc, #32]	; (8007ba4 <HAL_MspInit+0x44>)
 8007b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b88:	6593      	str	r3, [r2, #88]	; 0x58
 8007b8a:	4b06      	ldr	r3, [pc, #24]	; (8007ba4 <HAL_MspInit+0x44>)
 8007b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b92:	603b      	str	r3, [r7, #0]
 8007b94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8007b96:	f7ff ffd3 	bl	8007b40 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007b9a:	bf00      	nop
 8007b9c:	3708      	adds	r7, #8
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	40021000 	.word	0x40021000

08007ba8 <LL_EXTI_IsActiveFlag_0_31>:
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007bb0:	4b07      	ldr	r3, [pc, #28]	; (8007bd0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8007bb2:	695a      	ldr	r2, [r3, #20]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d101      	bne.n	8007bc2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e000      	b.n	8007bc4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr
 8007bd0:	40010400 	.word	0x40010400

08007bd4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007bdc:	4a04      	ldr	r2, [pc, #16]	; (8007bf0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6153      	str	r3, [r2, #20]
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	40010400 	.word	0x40010400

08007bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007bf8:	bf00      	nop
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
	...

08007c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DM_SetErrorDebugMsg("HARD FAULT");
 8007c08:	4801      	ldr	r0, [pc, #4]	; (8007c10 <HardFault_Handler+0xc>)
 8007c0a:	f7f9 fc8d 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007c0e:	e7fe      	b.n	8007c0e <HardFault_Handler+0xa>
 8007c10:	08014ffc 	.word	0x08014ffc

08007c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DM_SetErrorDebugMsg("MEMMANAGE FAULT");
 8007c18:	4801      	ldr	r0, [pc, #4]	; (8007c20 <MemManage_Handler+0xc>)
 8007c1a:	f7f9 fc85 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007c1e:	e7fe      	b.n	8007c1e <MemManage_Handler+0xa>
 8007c20:	08015008 	.word	0x08015008

08007c24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DM_SetErrorDebugMsg("BUS FAULT");
 8007c28:	4801      	ldr	r0, [pc, #4]	; (8007c30 <BusFault_Handler+0xc>)
 8007c2a:	f7f9 fc7d 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007c2e:	e7fe      	b.n	8007c2e <BusFault_Handler+0xa>
 8007c30:	08015018 	.word	0x08015018

08007c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DM_SetErrorDebugMsg("USAGE FAULT");
 8007c38:	4801      	ldr	r0, [pc, #4]	; (8007c40 <UsageFault_Handler+0xc>)
 8007c3a:	f7f9 fc75 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007c3e:	e7fe      	b.n	8007c3e <UsageFault_Handler+0xa>
 8007c40:	08015024 	.word	0x08015024

08007c44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007c44:	b480      	push	{r7}
 8007c46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007c48:	bf00      	nop
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007c52:	b480      	push	{r7}
 8007c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007c56:	bf00      	nop
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007c60:	b480      	push	{r7}
 8007c62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007c64:	bf00      	nop
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007c72:	f000 fd27 	bl	80086c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007c76:	bf00      	nop
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8007c7e:	f7fd f90d 	bl	8004e9c <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8007c82:	2001      	movs	r0, #1
 8007c84:	f7ff ff90 	bl	8007ba8 <LL_EXTI_IsActiveFlag_0_31>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8007c8e:	2001      	movs	r0, #1
 8007c90:	f7ff ffa0 	bl	8007bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007c94:	bf00      	nop
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8007c9c:	f7fd f924 	bl	8004ee8 <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8007ca0:	2002      	movs	r0, #2
 8007ca2:	f7ff ff81 	bl	8007ba8 <LL_EXTI_IsActiveFlag_0_31>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d002      	beq.n	8007cb2 <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8007cac:	2002      	movs	r0, #2
 8007cae:	f7ff ff91 	bl	8007bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8007cb2:	bf00      	nop
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007cba:	f7fd f93b 	bl	8004f34 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8007cbe:	2004      	movs	r0, #4
 8007cc0:	f7ff ff72 	bl	8007ba8 <LL_EXTI_IsActiveFlag_0_31>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007cca:	2004      	movs	r0, #4
 8007ccc:	f7ff ff82 	bl	8007bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007cd0:	bf00      	nop
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007cd8:	4802      	ldr	r0, [pc, #8]	; (8007ce4 <DMA1_Channel1_IRQHandler+0x10>)
 8007cda:	f003 fc0f 	bl	800b4fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007cde:	bf00      	nop
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20002784 	.word	0x20002784

08007ce8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8007cec:	4802      	ldr	r0, [pc, #8]	; (8007cf8 <DMA1_Channel2_IRQHandler+0x10>)
 8007cee:	f003 fc05 	bl	800b4fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007cf2:	bf00      	nop
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	2000208c 	.word	0x2000208c

08007cfc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8007d00:	4802      	ldr	r0, [pc, #8]	; (8007d0c <DMA1_Channel3_IRQHandler+0x10>)
 8007d02:	f003 fbfb 	bl	800b4fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007d06:	bf00      	nop
 8007d08:	bd80      	pop	{r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20002830 	.word	0x20002830

08007d10 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 8007d14:	f7f9 f82e 	bl	8000d74 <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 8007d18:	f7fd f932 	bl	8004f80 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007d1c:	4803      	ldr	r0, [pc, #12]	; (8007d2c <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 8007d1e:	f005 fbd3 	bl	800d4c8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8007d22:	4803      	ldr	r0, [pc, #12]	; (8007d30 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 8007d24:	f005 fbd0 	bl	800d4c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8007d28:	bf00      	nop
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	20002a24 	.word	0x20002a24
 8007d30:	20002940 	.word	0x20002940

08007d34 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	EM_ProcessEvent();
 8007d38:	f7fc f91e 	bl	8003f78 <EM_ProcessEvent>
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007d3c:	4803      	ldr	r0, [pc, #12]	; (8007d4c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8007d3e:	f005 fbc3 	bl	800d4c8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8007d42:	4803      	ldr	r0, [pc, #12]	; (8007d50 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8007d44:	f005 fbc0 	bl	800d4c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8007d48:	bf00      	nop
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	20002a24 	.word	0x20002a24
 8007d50:	2000298c 	.word	0x2000298c

08007d54 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007d58:	4802      	ldr	r0, [pc, #8]	; (8007d64 <TIM3_IRQHandler+0x10>)
 8007d5a:	f005 fbb5 	bl	800d4c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007d5e:	bf00      	nop
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	200020f8 	.word	0x200020f8

08007d68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8007d6c:	f7fd f846 	bl	8004dfc <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8007d70:	f7fd f86c 	bl	8004e4c <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8007d74:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007d78:	f7ff ff16 	bl	8007ba8 <LL_EXTI_IsActiveFlag_0_31>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d003      	beq.n	8007d8a <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8007d82:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007d86:	f7ff ff25 	bl	8007bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007d8a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007d8e:	f7ff ff0b 	bl	8007ba8 <LL_EXTI_IsActiveFlag_0_31>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d003      	beq.n	8007da0 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007d98:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007d9c:	f7ff ff1a 	bl	8007bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007da0:	bf00      	nop
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8007da8:	f7fc ffca 	bl	8004d40 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007dac:	4802      	ldr	r0, [pc, #8]	; (8007db8 <TIM5_IRQHandler+0x14>)
 8007dae:	f005 fb8b 	bl	800d4c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007db2:	bf00      	nop
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	200029d8 	.word	0x200029d8

08007dbc <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8007dc0:	4802      	ldr	r0, [pc, #8]	; (8007dcc <COMP1_2_3_IRQHandler+0x10>)
 8007dc2:	f002 fc3d 	bl	800a640 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8007dc6:	bf00      	nop
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	200027e4 	.word	0x200027e4

08007dd0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007ddc:	2300      	movs	r3, #0
 8007dde:	617b      	str	r3, [r7, #20]
 8007de0:	e00a      	b.n	8007df8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007de2:	f3af 8000 	nop.w
 8007de6:	4601      	mov	r1, r0
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	1c5a      	adds	r2, r3, #1
 8007dec:	60ba      	str	r2, [r7, #8]
 8007dee:	b2ca      	uxtb	r2, r1
 8007df0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	3301      	adds	r3, #1
 8007df6:	617b      	str	r3, [r7, #20]
 8007df8:	697a      	ldr	r2, [r7, #20]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	dbf0      	blt.n	8007de2 <_read+0x12>
	}

return len;
 8007e00:	687b      	ldr	r3, [r7, #4]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3718      	adds	r7, #24
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <_close>:
	}
	return len;
}

int _close(int file)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b083      	sub	sp, #12
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
	return -1;
 8007e12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	370c      	adds	r7, #12
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr

08007e22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007e22:	b480      	push	{r7}
 8007e24:	b083      	sub	sp, #12
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
 8007e2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007e32:	605a      	str	r2, [r3, #4]
	return 0;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	370c      	adds	r7, #12
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr

08007e42 <_isatty>:

int _isatty(int file)
{
 8007e42:	b480      	push	{r7}
 8007e44:	b083      	sub	sp, #12
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
	return 1;
 8007e4a:	2301      	movs	r3, #1
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b085      	sub	sp, #20
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
	return 0;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
	...

08007e74 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007e7c:	4b11      	ldr	r3, [pc, #68]	; (8007ec4 <_sbrk+0x50>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d102      	bne.n	8007e8a <_sbrk+0x16>
		heap_end = &end;
 8007e84:	4b0f      	ldr	r3, [pc, #60]	; (8007ec4 <_sbrk+0x50>)
 8007e86:	4a10      	ldr	r2, [pc, #64]	; (8007ec8 <_sbrk+0x54>)
 8007e88:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007e8a:	4b0e      	ldr	r3, [pc, #56]	; (8007ec4 <_sbrk+0x50>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007e90:	4b0c      	ldr	r3, [pc, #48]	; (8007ec4 <_sbrk+0x50>)
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4413      	add	r3, r2
 8007e98:	466a      	mov	r2, sp
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d907      	bls.n	8007eae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007e9e:	f008 f8cf 	bl	8010040 <__errno>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	230c      	movs	r3, #12
 8007ea6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007ea8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007eac:	e006      	b.n	8007ebc <_sbrk+0x48>
	}

	heap_end += incr;
 8007eae:	4b05      	ldr	r3, [pc, #20]	; (8007ec4 <_sbrk+0x50>)
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	4a03      	ldr	r2, [pc, #12]	; (8007ec4 <_sbrk+0x50>)
 8007eb8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007eba:	68fb      	ldr	r3, [r7, #12]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	2000207c 	.word	0x2000207c
 8007ec8:	20002b10 	.word	0x20002b10

08007ecc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007ed0:	4b08      	ldr	r3, [pc, #32]	; (8007ef4 <SystemInit+0x28>)
 8007ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ed6:	4a07      	ldr	r2, [pc, #28]	; (8007ef4 <SystemInit+0x28>)
 8007ed8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007edc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007ee0:	4b04      	ldr	r3, [pc, #16]	; (8007ef4 <SystemInit+0x28>)
 8007ee2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007ee6:	609a      	str	r2, [r3, #8]
#endif
}
 8007ee8:	bf00      	nop
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	e000ed00 	.word	0xe000ed00

08007ef8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b09a      	sub	sp, #104	; 0x68
 8007efc:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8007efe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007f02:	2224      	movs	r2, #36	; 0x24
 8007f04:	2100      	movs	r1, #0
 8007f06:	4618      	mov	r0, r3
 8007f08:	f008 f8c4 	bl	8010094 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007f0c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007f10:	2200      	movs	r2, #0
 8007f12:	601a      	str	r2, [r3, #0]
 8007f14:	605a      	str	r2, [r3, #4]
 8007f16:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007f18:	1d3b      	adds	r3, r7, #4
 8007f1a:	2234      	movs	r2, #52	; 0x34
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f008 f8b8 	bl	8010094 <memset>

  htim1.Instance = TIM1;
 8007f24:	4b2a      	ldr	r3, [pc, #168]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f26:	4a2b      	ldr	r2, [pc, #172]	; (8007fd4 <MX_TIM1_Init+0xdc>)
 8007f28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007f2a:	4b29      	ldr	r3, [pc, #164]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8007f30:	4b27      	ldr	r3, [pc, #156]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f32:	2260      	movs	r2, #96	; 0x60
 8007f34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8007f36:	4b26      	ldr	r3, [pc, #152]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007f3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007f3e:	4b24      	ldr	r3, [pc, #144]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f40:	2200      	movs	r2, #0
 8007f42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007f44:	4b22      	ldr	r3, [pc, #136]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f46:	2200      	movs	r2, #0
 8007f48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007f4a:	4b21      	ldr	r3, [pc, #132]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f4c:	2280      	movs	r2, #128	; 0x80
 8007f4e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8007f50:	2302      	movs	r3, #2
 8007f52:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007f54:	2300      	movs	r3, #0
 8007f56:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8007f60:	2300      	movs	r3, #0
 8007f62:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007f64:	2300      	movs	r3, #0
 8007f66:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8007f70:	2300      	movs	r3, #0
 8007f72:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8007f74:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007f78:	4619      	mov	r1, r3
 8007f7a:	4815      	ldr	r0, [pc, #84]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f7c:	f005 f9fe 	bl	800d37c <HAL_TIM_Encoder_Init>
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d001      	beq.n	8007f8a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8007f86:	f7ff fd1b 	bl	80079c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007f8a:	2320      	movs	r3, #32
 8007f8c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007f92:	2300      	movs	r3, #0
 8007f94:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007f96:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	480c      	ldr	r0, [pc, #48]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007f9e:	f006 fad9 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d001      	beq.n	8007fac <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8007fa8:	f7ff fd0a 	bl	80079c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007fac:	2300      	movs	r3, #0
 8007fae:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007fb4:	1d3b      	adds	r3, r7, #4
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	4805      	ldr	r0, [pc, #20]	; (8007fd0 <MX_TIM1_Init+0xd8>)
 8007fba:	f006 fb61 	bl	800e680 <HAL_TIMEx_ConfigBreakDeadTime>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d001      	beq.n	8007fc8 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8007fc4:	f7ff fcfc 	bl	80079c0 <Error_Handler>
  }

}
 8007fc8:	bf00      	nop
 8007fca:	3768      	adds	r7, #104	; 0x68
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	20002a24 	.word	0x20002a24
 8007fd4:	40012c00 	.word	0x40012c00

08007fd8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b088      	sub	sp, #32
 8007fdc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007fde:	f107 0310 	add.w	r3, r7, #16
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	605a      	str	r2, [r3, #4]
 8007fe8:	609a      	str	r2, [r3, #8]
 8007fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007fec:	1d3b      	adds	r3, r7, #4
 8007fee:	2200      	movs	r2, #0
 8007ff0:	601a      	str	r2, [r3, #0]
 8007ff2:	605a      	str	r2, [r3, #4]
 8007ff4:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8007ff6:	4b1d      	ldr	r3, [pc, #116]	; (800806c <MX_TIM2_Init+0x94>)
 8007ff8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007ffc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007ffe:	4b1b      	ldr	r3, [pc, #108]	; (800806c <MX_TIM2_Init+0x94>)
 8008000:	2200      	movs	r2, #0
 8008002:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008004:	4b19      	ldr	r3, [pc, #100]	; (800806c <MX_TIM2_Init+0x94>)
 8008006:	2200      	movs	r2, #0
 8008008:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 800800a:	4b18      	ldr	r3, [pc, #96]	; (800806c <MX_TIM2_Init+0x94>)
 800800c:	2201      	movs	r2, #1
 800800e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008010:	4b16      	ldr	r3, [pc, #88]	; (800806c <MX_TIM2_Init+0x94>)
 8008012:	2200      	movs	r2, #0
 8008014:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008016:	4b15      	ldr	r3, [pc, #84]	; (800806c <MX_TIM2_Init+0x94>)
 8008018:	2280      	movs	r2, #128	; 0x80
 800801a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800801c:	4813      	ldr	r0, [pc, #76]	; (800806c <MX_TIM2_Init+0x94>)
 800801e:	f004 fec3 	bl	800cda8 <HAL_TIM_Base_Init>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8008028:	f7ff fcca 	bl	80079c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800802c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008030:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008032:	f107 0310 	add.w	r3, r7, #16
 8008036:	4619      	mov	r1, r3
 8008038:	480c      	ldr	r0, [pc, #48]	; (800806c <MX_TIM2_Init+0x94>)
 800803a:	f005 fcd5 	bl	800d9e8 <HAL_TIM_ConfigClockSource>
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d001      	beq.n	8008048 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8008044:	f7ff fcbc 	bl	80079c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008048:	2320      	movs	r3, #32
 800804a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800804c:	2300      	movs	r3, #0
 800804e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008050:	1d3b      	adds	r3, r7, #4
 8008052:	4619      	mov	r1, r3
 8008054:	4805      	ldr	r0, [pc, #20]	; (800806c <MX_TIM2_Init+0x94>)
 8008056:	f006 fa7d 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d001      	beq.n	8008064 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8008060:	f7ff fcae 	bl	80079c0 <Error_Handler>
  }

}
 8008064:	bf00      	nop
 8008066:	3720      	adds	r7, #32
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	20002a70 	.word	0x20002a70

08008070 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b088      	sub	sp, #32
 8008074:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008076:	f107 0310 	add.w	r3, r7, #16
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
 800807e:	605a      	str	r2, [r3, #4]
 8008080:	609a      	str	r2, [r3, #8]
 8008082:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008084:	1d3b      	adds	r3, r7, #4
 8008086:	2200      	movs	r2, #0
 8008088:	601a      	str	r2, [r3, #0]
 800808a:	605a      	str	r2, [r3, #4]
 800808c:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 800808e:	4b1d      	ldr	r3, [pc, #116]	; (8008104 <MX_TIM3_Init+0x94>)
 8008090:	4a1d      	ldr	r2, [pc, #116]	; (8008108 <MX_TIM3_Init+0x98>)
 8008092:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008094:	4b1b      	ldr	r3, [pc, #108]	; (8008104 <MX_TIM3_Init+0x94>)
 8008096:	2200      	movs	r2, #0
 8008098:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800809a:	4b1a      	ldr	r3, [pc, #104]	; (8008104 <MX_TIM3_Init+0x94>)
 800809c:	2210      	movs	r2, #16
 800809e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 80080a0:	4b18      	ldr	r3, [pc, #96]	; (8008104 <MX_TIM3_Init+0x94>)
 80080a2:	2201      	movs	r2, #1
 80080a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80080a6:	4b17      	ldr	r3, [pc, #92]	; (8008104 <MX_TIM3_Init+0x94>)
 80080a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80080ae:	4b15      	ldr	r3, [pc, #84]	; (8008104 <MX_TIM3_Init+0x94>)
 80080b0:	2280      	movs	r2, #128	; 0x80
 80080b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80080b4:	4813      	ldr	r0, [pc, #76]	; (8008104 <MX_TIM3_Init+0x94>)
 80080b6:	f004 fe77 	bl	800cda8 <HAL_TIM_Base_Init>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80080c0:	f7ff fc7e 	bl	80079c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80080c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80080c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80080ca:	f107 0310 	add.w	r3, r7, #16
 80080ce:	4619      	mov	r1, r3
 80080d0:	480c      	ldr	r0, [pc, #48]	; (8008104 <MX_TIM3_Init+0x94>)
 80080d2:	f005 fc89 	bl	800d9e8 <HAL_TIM_ConfigClockSource>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80080dc:	f7ff fc70 	bl	80079c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80080e0:	2320      	movs	r3, #32
 80080e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80080e4:	2300      	movs	r3, #0
 80080e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80080e8:	1d3b      	adds	r3, r7, #4
 80080ea:	4619      	mov	r1, r3
 80080ec:	4805      	ldr	r0, [pc, #20]	; (8008104 <MX_TIM3_Init+0x94>)
 80080ee:	f006 fa31 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80080f8:	f7ff fc62 	bl	80079c0 <Error_Handler>
  }

}
 80080fc:	bf00      	nop
 80080fe:	3720      	adds	r7, #32
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}
 8008104:	200020f8 	.word	0x200020f8
 8008108:	40000400 	.word	0x40000400

0800810c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b088      	sub	sp, #32
 8008110:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008112:	f107 0310 	add.w	r3, r7, #16
 8008116:	2200      	movs	r2, #0
 8008118:	601a      	str	r2, [r3, #0]
 800811a:	605a      	str	r2, [r3, #4]
 800811c:	609a      	str	r2, [r3, #8]
 800811e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008120:	1d3b      	adds	r3, r7, #4
 8008122:	2200      	movs	r2, #0
 8008124:	601a      	str	r2, [r3, #0]
 8008126:	605a      	str	r2, [r3, #4]
 8008128:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 800812a:	4b1d      	ldr	r3, [pc, #116]	; (80081a0 <MX_TIM5_Init+0x94>)
 800812c:	4a1d      	ldr	r2, [pc, #116]	; (80081a4 <MX_TIM5_Init+0x98>)
 800812e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008130:	4b1b      	ldr	r3, [pc, #108]	; (80081a0 <MX_TIM5_Init+0x94>)
 8008132:	2200      	movs	r2, #0
 8008134:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008136:	4b1a      	ldr	r3, [pc, #104]	; (80081a0 <MX_TIM5_Init+0x94>)
 8008138:	2200      	movs	r2, #0
 800813a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 800813c:	4b18      	ldr	r3, [pc, #96]	; (80081a0 <MX_TIM5_Init+0x94>)
 800813e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008142:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008144:	4b16      	ldr	r3, [pc, #88]	; (80081a0 <MX_TIM5_Init+0x94>)
 8008146:	2200      	movs	r2, #0
 8008148:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800814a:	4b15      	ldr	r3, [pc, #84]	; (80081a0 <MX_TIM5_Init+0x94>)
 800814c:	2280      	movs	r2, #128	; 0x80
 800814e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8008150:	4813      	ldr	r0, [pc, #76]	; (80081a0 <MX_TIM5_Init+0x94>)
 8008152:	f004 fe29 	bl	800cda8 <HAL_TIM_Base_Init>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800815c:	f7ff fc30 	bl	80079c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008164:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8008166:	f107 0310 	add.w	r3, r7, #16
 800816a:	4619      	mov	r1, r3
 800816c:	480c      	ldr	r0, [pc, #48]	; (80081a0 <MX_TIM5_Init+0x94>)
 800816e:	f005 fc3b 	bl	800d9e8 <HAL_TIM_ConfigClockSource>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d001      	beq.n	800817c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8008178:	f7ff fc22 	bl	80079c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800817c:	2300      	movs	r3, #0
 800817e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008180:	2300      	movs	r3, #0
 8008182:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008184:	1d3b      	adds	r3, r7, #4
 8008186:	4619      	mov	r1, r3
 8008188:	4805      	ldr	r0, [pc, #20]	; (80081a0 <MX_TIM5_Init+0x94>)
 800818a:	f006 f9e3 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d001      	beq.n	8008198 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8008194:	f7ff fc14 	bl	80079c0 <Error_Handler>
  }

}
 8008198:	bf00      	nop
 800819a:	3720      	adds	r7, #32
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	200029d8 	.word	0x200029d8
 80081a4:	40000c00 	.word	0x40000c00

080081a8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b094      	sub	sp, #80	; 0x50
 80081ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80081ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	605a      	str	r2, [r3, #4]
 80081b8:	609a      	str	r2, [r3, #8]
 80081ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	605a      	str	r2, [r3, #4]
 80081c6:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80081c8:	463b      	mov	r3, r7
 80081ca:	2234      	movs	r2, #52	; 0x34
 80081cc:	2100      	movs	r1, #0
 80081ce:	4618      	mov	r0, r3
 80081d0:	f007 ff60 	bl	8010094 <memset>

  htim8.Instance = TIM8;
 80081d4:	4b26      	ldr	r3, [pc, #152]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081d6:	4a27      	ldr	r2, [pc, #156]	; (8008274 <MX_TIM8_Init+0xcc>)
 80081d8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80081da:	4b25      	ldr	r3, [pc, #148]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081dc:	2200      	movs	r2, #0
 80081de:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081e0:	4b23      	ldr	r3, [pc, #140]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80081e6:	4b22      	ldr	r3, [pc, #136]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081e8:	2201      	movs	r2, #1
 80081ea:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80081ec:	4b20      	ldr	r3, [pc, #128]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081ee:	2200      	movs	r2, #0
 80081f0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80081f2:	4b1f      	ldr	r3, [pc, #124]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80081f8:	4b1d      	ldr	r3, [pc, #116]	; (8008270 <MX_TIM8_Init+0xc8>)
 80081fa:	2280      	movs	r2, #128	; 0x80
 80081fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80081fe:	481c      	ldr	r0, [pc, #112]	; (8008270 <MX_TIM8_Init+0xc8>)
 8008200:	f004 fdd2 	bl	800cda8 <HAL_TIM_Base_Init>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d001      	beq.n	800820e <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800820a:	f7ff fbd9 	bl	80079c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800820e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008212:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008214:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008218:	4619      	mov	r1, r3
 800821a:	4815      	ldr	r0, [pc, #84]	; (8008270 <MX_TIM8_Init+0xc8>)
 800821c:	f005 fbe4 	bl	800d9e8 <HAL_TIM_ConfigClockSource>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8008226:	f7ff fbcb 	bl	80079c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800822a:	2320      	movs	r3, #32
 800822c:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800822e:	2300      	movs	r3, #0
 8008230:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008232:	2300      	movs	r3, #0
 8008234:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008236:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800823a:	4619      	mov	r1, r3
 800823c:	480c      	ldr	r0, [pc, #48]	; (8008270 <MX_TIM8_Init+0xc8>)
 800823e:	f006 f989 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 8008242:	4603      	mov	r3, r0
 8008244:	2b00      	cmp	r3, #0
 8008246:	d001      	beq.n	800824c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8008248:	f7ff fbba 	bl	80079c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800824c:	2300      	movs	r3, #0
 800824e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008250:	2300      	movs	r3, #0
 8008252:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008254:	463b      	mov	r3, r7
 8008256:	4619      	mov	r1, r3
 8008258:	4805      	ldr	r0, [pc, #20]	; (8008270 <MX_TIM8_Init+0xc8>)
 800825a:	f006 fa11 	bl	800e680 <HAL_TIMEx_ConfigBreakDeadTime>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d001      	beq.n	8008268 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8008264:	f7ff fbac 	bl	80079c0 <Error_Handler>
  }

}
 8008268:	bf00      	nop
 800826a:	3750      	adds	r7, #80	; 0x50
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}
 8008270:	200028f4 	.word	0x200028f4
 8008274:	40013400 	.word	0x40013400

08008278 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b088      	sub	sp, #32
 800827c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800827e:	f107 0310 	add.w	r3, r7, #16
 8008282:	2200      	movs	r2, #0
 8008284:	601a      	str	r2, [r3, #0]
 8008286:	605a      	str	r2, [r3, #4]
 8008288:	609a      	str	r2, [r3, #8]
 800828a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800828c:	1d3b      	adds	r3, r7, #4
 800828e:	2200      	movs	r2, #0
 8008290:	601a      	str	r2, [r3, #0]
 8008292:	605a      	str	r2, [r3, #4]
 8008294:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8008296:	4b1f      	ldr	r3, [pc, #124]	; (8008314 <MX_TIM15_Init+0x9c>)
 8008298:	4a1f      	ldr	r2, [pc, #124]	; (8008318 <MX_TIM15_Init+0xa0>)
 800829a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 800829c:	4b1d      	ldr	r3, [pc, #116]	; (8008314 <MX_TIM15_Init+0x9c>)
 800829e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80082a2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082a4:	4b1b      	ldr	r3, [pc, #108]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082a6:	2200      	movs	r2, #0
 80082a8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 80082aa:	4b1a      	ldr	r3, [pc, #104]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80082b0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082b2:	4b18      	ldr	r3, [pc, #96]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80082b8:	4b16      	ldr	r3, [pc, #88]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80082be:	4b15      	ldr	r3, [pc, #84]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082c0:	2200      	movs	r2, #0
 80082c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80082c4:	4813      	ldr	r0, [pc, #76]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082c6:	f004 fd6f 	bl	800cda8 <HAL_TIM_Base_Init>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d001      	beq.n	80082d4 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 80082d0:	f7ff fb76 	bl	80079c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80082d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80082d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80082da:	f107 0310 	add.w	r3, r7, #16
 80082de:	4619      	mov	r1, r3
 80082e0:	480c      	ldr	r0, [pc, #48]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082e2:	f005 fb81 	bl	800d9e8 <HAL_TIM_ConfigClockSource>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80082ec:	f7ff fb68 	bl	80079c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80082f0:	2300      	movs	r3, #0
 80082f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082f4:	2300      	movs	r3, #0
 80082f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80082f8:	1d3b      	adds	r3, r7, #4
 80082fa:	4619      	mov	r1, r3
 80082fc:	4805      	ldr	r0, [pc, #20]	; (8008314 <MX_TIM15_Init+0x9c>)
 80082fe:	f006 f929 	bl	800e554 <HAL_TIMEx_MasterConfigSynchronization>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d001      	beq.n	800830c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8008308:	f7ff fb5a 	bl	80079c0 <Error_Handler>
  }

}
 800830c:	bf00      	nop
 800830e:	3720      	adds	r7, #32
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}
 8008314:	20002940 	.word	0x20002940
 8008318:	40014000 	.word	0x40014000

0800831c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8008320:	4b10      	ldr	r3, [pc, #64]	; (8008364 <MX_TIM16_Init+0x48>)
 8008322:	4a11      	ldr	r2, [pc, #68]	; (8008368 <MX_TIM16_Init+0x4c>)
 8008324:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8008326:	4b0f      	ldr	r3, [pc, #60]	; (8008364 <MX_TIM16_Init+0x48>)
 8008328:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800832c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800832e:	4b0d      	ldr	r3, [pc, #52]	; (8008364 <MX_TIM16_Init+0x48>)
 8008330:	2200      	movs	r2, #0
 8008332:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8008334:	4b0b      	ldr	r3, [pc, #44]	; (8008364 <MX_TIM16_Init+0x48>)
 8008336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800833a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800833c:	4b09      	ldr	r3, [pc, #36]	; (8008364 <MX_TIM16_Init+0x48>)
 800833e:	2200      	movs	r2, #0
 8008340:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8008342:	4b08      	ldr	r3, [pc, #32]	; (8008364 <MX_TIM16_Init+0x48>)
 8008344:	2200      	movs	r2, #0
 8008346:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008348:	4b06      	ldr	r3, [pc, #24]	; (8008364 <MX_TIM16_Init+0x48>)
 800834a:	2200      	movs	r2, #0
 800834c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800834e:	4805      	ldr	r0, [pc, #20]	; (8008364 <MX_TIM16_Init+0x48>)
 8008350:	f004 fd2a 	bl	800cda8 <HAL_TIM_Base_Init>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800835a:	f7ff fb31 	bl	80079c0 <Error_Handler>
  }

}
 800835e:	bf00      	nop
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20002abc 	.word	0x20002abc
 8008368:	40014400 	.word	0x40014400

0800836c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8008370:	4b10      	ldr	r3, [pc, #64]	; (80083b4 <MX_TIM17_Init+0x48>)
 8008372:	4a11      	ldr	r2, [pc, #68]	; (80083b8 <MX_TIM17_Init+0x4c>)
 8008374:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1024;
 8008376:	4b0f      	ldr	r3, [pc, #60]	; (80083b4 <MX_TIM17_Init+0x48>)
 8008378:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800837c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800837e:	4b0d      	ldr	r3, [pc, #52]	; (80083b4 <MX_TIM17_Init+0x48>)
 8008380:	2200      	movs	r2, #0
 8008382:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1024;
 8008384:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <MX_TIM17_Init+0x48>)
 8008386:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800838a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800838c:	4b09      	ldr	r3, [pc, #36]	; (80083b4 <MX_TIM17_Init+0x48>)
 800838e:	2200      	movs	r2, #0
 8008390:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8008392:	4b08      	ldr	r3, [pc, #32]	; (80083b4 <MX_TIM17_Init+0x48>)
 8008394:	2200      	movs	r2, #0
 8008396:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008398:	4b06      	ldr	r3, [pc, #24]	; (80083b4 <MX_TIM17_Init+0x48>)
 800839a:	2200      	movs	r2, #0
 800839c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800839e:	4805      	ldr	r0, [pc, #20]	; (80083b4 <MX_TIM17_Init+0x48>)
 80083a0:	f004 fd02 	bl	800cda8 <HAL_TIM_Base_Init>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80083aa:	f7ff fb09 	bl	80079c0 <Error_Handler>
  }

}
 80083ae:	bf00      	nop
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	2000298c 	.word	0x2000298c
 80083b8:	40014800 	.word	0x40014800

080083bc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08a      	sub	sp, #40	; 0x28
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083c4:	f107 0314 	add.w	r3, r7, #20
 80083c8:	2200      	movs	r2, #0
 80083ca:	601a      	str	r2, [r3, #0]
 80083cc:	605a      	str	r2, [r3, #4]
 80083ce:	609a      	str	r2, [r3, #8]
 80083d0:	60da      	str	r2, [r3, #12]
 80083d2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a1f      	ldr	r2, [pc, #124]	; (8008458 <HAL_TIM_Encoder_MspInit+0x9c>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d137      	bne.n	800844e <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80083de:	4b1f      	ldr	r3, [pc, #124]	; (800845c <HAL_TIM_Encoder_MspInit+0xa0>)
 80083e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083e2:	4a1e      	ldr	r2, [pc, #120]	; (800845c <HAL_TIM_Encoder_MspInit+0xa0>)
 80083e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80083e8:	6613      	str	r3, [r2, #96]	; 0x60
 80083ea:	4b1c      	ldr	r3, [pc, #112]	; (800845c <HAL_TIM_Encoder_MspInit+0xa0>)
 80083ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083f2:	613b      	str	r3, [r7, #16]
 80083f4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80083f6:	4b19      	ldr	r3, [pc, #100]	; (800845c <HAL_TIM_Encoder_MspInit+0xa0>)
 80083f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083fa:	4a18      	ldr	r2, [pc, #96]	; (800845c <HAL_TIM_Encoder_MspInit+0xa0>)
 80083fc:	f043 0304 	orr.w	r3, r3, #4
 8008400:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008402:	4b16      	ldr	r3, [pc, #88]	; (800845c <HAL_TIM_Encoder_MspInit+0xa0>)
 8008404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008406:	f003 0304 	and.w	r3, r3, #4
 800840a:	60fb      	str	r3, [r7, #12]
 800840c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800840e:	2303      	movs	r3, #3
 8008410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008412:	2302      	movs	r3, #2
 8008414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008416:	2300      	movs	r3, #0
 8008418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800841a:	2300      	movs	r3, #0
 800841c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800841e:	2302      	movs	r3, #2
 8008420:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008422:	f107 0314 	add.w	r3, r7, #20
 8008426:	4619      	mov	r1, r3
 8008428:	480d      	ldr	r0, [pc, #52]	; (8008460 <HAL_TIM_Encoder_MspInit+0xa4>)
 800842a:	f003 f9b7 	bl	800b79c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800842e:	2200      	movs	r2, #0
 8008430:	2100      	movs	r1, #0
 8008432:	2018      	movs	r0, #24
 8008434:	f002 fa85 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008438:	2018      	movs	r0, #24
 800843a:	f002 fa9c 	bl	800a976 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 800843e:	2200      	movs	r2, #0
 8008440:	2101      	movs	r1, #1
 8008442:	201a      	movs	r0, #26
 8008444:	f002 fa7d 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008448:	201a      	movs	r0, #26
 800844a:	f002 fa94 	bl	800a976 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800844e:	bf00      	nop
 8008450:	3728      	adds	r7, #40	; 0x28
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	40012c00 	.word	0x40012c00
 800845c:	40021000 	.word	0x40021000
 8008460:	48000800 	.word	0x48000800

08008464 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08a      	sub	sp, #40	; 0x28
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008474:	d10c      	bne.n	8008490 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008476:	4b4e      	ldr	r3, [pc, #312]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800847a:	4a4d      	ldr	r2, [pc, #308]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 800847c:	f043 0301 	orr.w	r3, r3, #1
 8008480:	6593      	str	r3, [r2, #88]	; 0x58
 8008482:	4b4b      	ldr	r3, [pc, #300]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008486:	f003 0301 	and.w	r3, r3, #1
 800848a:	627b      	str	r3, [r7, #36]	; 0x24
 800848c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800848e:	e08a      	b.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM3)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a47      	ldr	r2, [pc, #284]	; (80085b4 <HAL_TIM_Base_MspInit+0x150>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d114      	bne.n	80084c4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800849a:	4b45      	ldr	r3, [pc, #276]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 800849c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800849e:	4a44      	ldr	r2, [pc, #272]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 80084a0:	f043 0302 	orr.w	r3, r3, #2
 80084a4:	6593      	str	r3, [r2, #88]	; 0x58
 80084a6:	4b42      	ldr	r3, [pc, #264]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 80084a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084aa:	f003 0302 	and.w	r3, r3, #2
 80084ae:	623b      	str	r3, [r7, #32]
 80084b0:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80084b2:	2200      	movs	r2, #0
 80084b4:	2100      	movs	r1, #0
 80084b6:	201d      	movs	r0, #29
 80084b8:	f002 fa43 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80084bc:	201d      	movs	r0, #29
 80084be:	f002 fa5a 	bl	800a976 <HAL_NVIC_EnableIRQ>
}
 80084c2:	e070      	b.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM5)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a3b      	ldr	r2, [pc, #236]	; (80085b8 <HAL_TIM_Base_MspInit+0x154>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d114      	bne.n	80084f8 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80084ce:	4b38      	ldr	r3, [pc, #224]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 80084d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084d2:	4a37      	ldr	r2, [pc, #220]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 80084d4:	f043 0308 	orr.w	r3, r3, #8
 80084d8:	6593      	str	r3, [r2, #88]	; 0x58
 80084da:	4b35      	ldr	r3, [pc, #212]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 80084dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084de:	f003 0308 	and.w	r3, r3, #8
 80084e2:	61fb      	str	r3, [r7, #28]
 80084e4:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 80084e6:	2200      	movs	r2, #0
 80084e8:	2102      	movs	r1, #2
 80084ea:	2032      	movs	r0, #50	; 0x32
 80084ec:	f002 fa29 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80084f0:	2032      	movs	r0, #50	; 0x32
 80084f2:	f002 fa40 	bl	800a976 <HAL_NVIC_EnableIRQ>
}
 80084f6:	e056      	b.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM8)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a2f      	ldr	r2, [pc, #188]	; (80085bc <HAL_TIM_Base_MspInit+0x158>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d10c      	bne.n	800851c <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008502:	4b2b      	ldr	r3, [pc, #172]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008504:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008506:	4a2a      	ldr	r2, [pc, #168]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008508:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800850c:	6613      	str	r3, [r2, #96]	; 0x60
 800850e:	4b28      	ldr	r3, [pc, #160]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008512:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008516:	61bb      	str	r3, [r7, #24]
 8008518:	69bb      	ldr	r3, [r7, #24]
}
 800851a:	e044      	b.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM15)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a27      	ldr	r2, [pc, #156]	; (80085c0 <HAL_TIM_Base_MspInit+0x15c>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d114      	bne.n	8008550 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8008526:	4b22      	ldr	r3, [pc, #136]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800852a:	4a21      	ldr	r2, [pc, #132]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 800852c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008530:	6613      	str	r3, [r2, #96]	; 0x60
 8008532:	4b1f      	ldr	r3, [pc, #124]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008536:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800853a:	617b      	str	r3, [r7, #20]
 800853c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800853e:	2200      	movs	r2, #0
 8008540:	2100      	movs	r1, #0
 8008542:	2018      	movs	r0, #24
 8008544:	f002 f9fd 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008548:	2018      	movs	r0, #24
 800854a:	f002 fa14 	bl	800a976 <HAL_NVIC_EnableIRQ>
}
 800854e:	e02a      	b.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM16)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a1b      	ldr	r2, [pc, #108]	; (80085c4 <HAL_TIM_Base_MspInit+0x160>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d10c      	bne.n	8008574 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800855a:	4b15      	ldr	r3, [pc, #84]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 800855c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800855e:	4a14      	ldr	r2, [pc, #80]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008564:	6613      	str	r3, [r2, #96]	; 0x60
 8008566:	4b12      	ldr	r3, [pc, #72]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008568:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800856a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800856e:	613b      	str	r3, [r7, #16]
 8008570:	693b      	ldr	r3, [r7, #16]
}
 8008572:	e018      	b.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
  else if(tim_baseHandle->Instance==TIM17)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a13      	ldr	r2, [pc, #76]	; (80085c8 <HAL_TIM_Base_MspInit+0x164>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d113      	bne.n	80085a6 <HAL_TIM_Base_MspInit+0x142>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800857e:	4b0c      	ldr	r3, [pc, #48]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008582:	4a0b      	ldr	r2, [pc, #44]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 8008584:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008588:	6613      	str	r3, [r2, #96]	; 0x60
 800858a:	4b09      	ldr	r3, [pc, #36]	; (80085b0 <HAL_TIM_Base_MspInit+0x14c>)
 800858c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800858e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8008596:	2200      	movs	r2, #0
 8008598:	2101      	movs	r1, #1
 800859a:	201a      	movs	r0, #26
 800859c:	f002 f9d1 	bl	800a942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80085a0:	201a      	movs	r0, #26
 80085a2:	f002 f9e8 	bl	800a976 <HAL_NVIC_EnableIRQ>
}
 80085a6:	bf00      	nop
 80085a8:	3728      	adds	r7, #40	; 0x28
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	40021000 	.word	0x40021000
 80085b4:	40000400 	.word	0x40000400
 80085b8:	40000c00 	.word	0x40000c00
 80085bc:	40013400 	.word	0x40013400
 80085c0:	40014000 	.word	0x40014000
 80085c4:	40014400 	.word	0x40014400
 80085c8:	40014800 	.word	0x40014800

080085cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80085cc:	480d      	ldr	r0, [pc, #52]	; (8008604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80085ce:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80085d0:	480d      	ldr	r0, [pc, #52]	; (8008608 <LoopForever+0x6>)
  ldr r1, =_edata
 80085d2:	490e      	ldr	r1, [pc, #56]	; (800860c <LoopForever+0xa>)
  ldr r2, =_sidata
 80085d4:	4a0e      	ldr	r2, [pc, #56]	; (8008610 <LoopForever+0xe>)
  movs r3, #0
 80085d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80085d8:	e002      	b.n	80085e0 <LoopCopyDataInit>

080085da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80085da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80085dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80085de:	3304      	adds	r3, #4

080085e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80085e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80085e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80085e4:	d3f9      	bcc.n	80085da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80085e6:	4a0b      	ldr	r2, [pc, #44]	; (8008614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80085e8:	4c0b      	ldr	r4, [pc, #44]	; (8008618 <LoopForever+0x16>)
  movs r3, #0
 80085ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80085ec:	e001      	b.n	80085f2 <LoopFillZerobss>

080085ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80085ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80085f0:	3204      	adds	r2, #4

080085f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80085f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80085f4:	d3fb      	bcc.n	80085ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80085f6:	f7ff fc69 	bl	8007ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80085fa:	f007 fd27 	bl	801004c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80085fe:	f7ff f91f 	bl	8007840 <main>

08008602 <LoopForever>:

LoopForever:
    b LoopForever
 8008602:	e7fe      	b.n	8008602 <LoopForever>
  ldr   r0, =_estack
 8008604:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800860c:	20001e08 	.word	0x20001e08
  ldr r2, =_sidata
 8008610:	08015598 	.word	0x08015598
  ldr r2, =_sbss
 8008614:	20001e08 	.word	0x20001e08
  ldr r4, =_ebss
 8008618:	20002b10 	.word	0x20002b10

0800861c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800861c:	e7fe      	b.n	800861c <ADC1_2_IRQHandler>

0800861e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b082      	sub	sp, #8
 8008622:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008624:	2300      	movs	r3, #0
 8008626:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008628:	2003      	movs	r0, #3
 800862a:	f002 f97f 	bl	800a92c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800862e:	2000      	movs	r0, #0
 8008630:	f000 f80e 	bl	8008650 <HAL_InitTick>
 8008634:	4603      	mov	r3, r0
 8008636:	2b00      	cmp	r3, #0
 8008638:	d002      	beq.n	8008640 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	71fb      	strb	r3, [r7, #7]
 800863e:	e001      	b.n	8008644 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008640:	f7ff fa8e 	bl	8007b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008644:	79fb      	ldrb	r3, [r7, #7]

}
 8008646:	4618      	mov	r0, r3
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
	...

08008650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008658:	2300      	movs	r3, #0
 800865a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800865c:	4b16      	ldr	r3, [pc, #88]	; (80086b8 <HAL_InitTick+0x68>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d022      	beq.n	80086aa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008664:	4b15      	ldr	r3, [pc, #84]	; (80086bc <HAL_InitTick+0x6c>)
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	4b13      	ldr	r3, [pc, #76]	; (80086b8 <HAL_InitTick+0x68>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008670:	fbb1 f3f3 	udiv	r3, r1, r3
 8008674:	fbb2 f3f3 	udiv	r3, r2, r3
 8008678:	4618      	mov	r0, r3
 800867a:	f002 f998 	bl	800a9ae <HAL_SYSTICK_Config>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10f      	bne.n	80086a4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b0f      	cmp	r3, #15
 8008688:	d809      	bhi.n	800869e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800868a:	2200      	movs	r2, #0
 800868c:	6879      	ldr	r1, [r7, #4]
 800868e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008692:	f002 f956 	bl	800a942 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008696:	4a0a      	ldr	r2, [pc, #40]	; (80086c0 <HAL_InitTick+0x70>)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	e007      	b.n	80086ae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	73fb      	strb	r3, [r7, #15]
 80086a2:	e004      	b.n	80086ae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	73fb      	strb	r3, [r7, #15]
 80086a8:	e001      	b.n	80086ae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80086ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	20000c38 	.word	0x20000c38
 80086bc:	20000c30 	.word	0x20000c30
 80086c0:	20000c34 	.word	0x20000c34

080086c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80086c4:	b480      	push	{r7}
 80086c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80086c8:	4b05      	ldr	r3, [pc, #20]	; (80086e0 <HAL_IncTick+0x1c>)
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	4b05      	ldr	r3, [pc, #20]	; (80086e4 <HAL_IncTick+0x20>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4413      	add	r3, r2
 80086d2:	4a03      	ldr	r2, [pc, #12]	; (80086e0 <HAL_IncTick+0x1c>)
 80086d4:	6013      	str	r3, [r2, #0]
}
 80086d6:	bf00      	nop
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr
 80086e0:	20002b08 	.word	0x20002b08
 80086e4:	20000c38 	.word	0x20000c38

080086e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80086e8:	b480      	push	{r7}
 80086ea:	af00      	add	r7, sp, #0
  return uwTick;
 80086ec:	4b03      	ldr	r3, [pc, #12]	; (80086fc <HAL_GetTick+0x14>)
 80086ee:	681b      	ldr	r3, [r3, #0]
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	20002b08 	.word	0x20002b08

08008700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008708:	f7ff ffee 	bl	80086e8 <HAL_GetTick>
 800870c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008718:	d004      	beq.n	8008724 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800871a:	4b09      	ldr	r3, [pc, #36]	; (8008740 <HAL_Delay+0x40>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	4413      	add	r3, r2
 8008722:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008724:	bf00      	nop
 8008726:	f7ff ffdf 	bl	80086e8 <HAL_GetTick>
 800872a:	4602      	mov	r2, r0
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	68fa      	ldr	r2, [r7, #12]
 8008732:	429a      	cmp	r2, r3
 8008734:	d8f7      	bhi.n	8008726 <HAL_Delay+0x26>
  {
  }
}
 8008736:	bf00      	nop
 8008738:	3710      	adds	r7, #16
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	20000c38 	.word	0x20000c38

08008744 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	431a      	orrs	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	609a      	str	r2, [r3, #8]
}
 800875e:	bf00      	nop
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr

0800876a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800876a:	b480      	push	{r7}
 800876c:	b083      	sub	sp, #12
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
 8008772:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	431a      	orrs	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	609a      	str	r2, [r3, #8]
}
 8008784:	bf00      	nop
 8008786:	370c      	adds	r7, #12
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr

08008790 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008790:	b480      	push	{r7}
 8008792:	b083      	sub	sp, #12
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80087ac:	b490      	push	{r4, r7}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	607a      	str	r2, [r7, #4]
 80087b8:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	3360      	adds	r3, #96	; 0x60
 80087be:	461a      	mov	r2, r3
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	009b      	lsls	r3, r3, #2
 80087c4:	4413      	add	r3, r2
 80087c6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80087c8:	6822      	ldr	r2, [r4, #0]
 80087ca:	4b08      	ldr	r3, [pc, #32]	; (80087ec <LL_ADC_SetOffset+0x40>)
 80087cc:	4013      	ands	r3, r2
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80087d4:	683a      	ldr	r2, [r7, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	4313      	orrs	r3, r2
 80087da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087de:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80087e0:	bf00      	nop
 80087e2:	3710      	adds	r7, #16
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bc90      	pop	{r4, r7}
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	03fff000 	.word	0x03fff000

080087f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80087f0:	b490      	push	{r4, r7}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	3360      	adds	r3, #96	; 0x60
 80087fe:	461a      	mov	r2, r3
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	4413      	add	r3, r2
 8008806:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008808:	6823      	ldr	r3, [r4, #0]
 800880a:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800880e:	4618      	mov	r0, r3
 8008810:	3708      	adds	r7, #8
 8008812:	46bd      	mov	sp, r7
 8008814:	bc90      	pop	{r4, r7}
 8008816:	4770      	bx	lr

08008818 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008818:	b490      	push	{r4, r7}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	3360      	adds	r3, #96	; 0x60
 8008828:	461a      	mov	r2, r3
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	4413      	add	r3, r2
 8008830:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4313      	orrs	r3, r2
 800883c:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800883e:	bf00      	nop
 8008840:	3710      	adds	r7, #16
 8008842:	46bd      	mov	sp, r7
 8008844:	bc90      	pop	{r4, r7}
 8008846:	4770      	bx	lr

08008848 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008848:	b490      	push	{r4, r7}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	3360      	adds	r3, #96	; 0x60
 8008858:	461a      	mov	r2, r3
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	4413      	add	r3, r2
 8008860:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	4313      	orrs	r3, r2
 800886c:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800886e:	bf00      	nop
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bc90      	pop	{r4, r7}
 8008876:	4770      	bx	lr

08008878 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008878:	b490      	push	{r4, r7}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	3360      	adds	r3, #96	; 0x60
 8008888:	461a      	mov	r2, r3
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	4413      	add	r3, r2
 8008890:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4313      	orrs	r3, r2
 800889c:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800889e:	bf00      	nop
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bc90      	pop	{r4, r7}
 80088a6:	4770      	bx	lr

080088a8 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	431a      	orrs	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	615a      	str	r2, [r3, #20]
}
 80088c2:	bf00      	nop
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b083      	sub	sp, #12
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d101      	bne.n	80088e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80088e2:	2301      	movs	r3, #1
 80088e4:	e000      	b.n	80088e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80088e6:	2300      	movs	r3, #0
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	370c      	adds	r7, #12
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80088f4:	b490      	push	{r4, r7}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	3330      	adds	r3, #48	; 0x30
 8008904:	461a      	mov	r2, r3
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	0a1b      	lsrs	r3, r3, #8
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	f003 030c 	and.w	r3, r3, #12
 8008910:	4413      	add	r3, r2
 8008912:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008914:	6822      	ldr	r2, [r4, #0]
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	f003 031f 	and.w	r3, r3, #31
 800891c:	211f      	movs	r1, #31
 800891e:	fa01 f303 	lsl.w	r3, r1, r3
 8008922:	43db      	mvns	r3, r3
 8008924:	401a      	ands	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	0e9b      	lsrs	r3, r3, #26
 800892a:	f003 011f 	and.w	r1, r3, #31
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	f003 031f 	and.w	r3, r3, #31
 8008934:	fa01 f303 	lsl.w	r3, r1, r3
 8008938:	4313      	orrs	r3, r2
 800893a:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800893c:	bf00      	nop
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bc90      	pop	{r4, r7}
 8008944:	4770      	bx	lr

08008946 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008946:	b490      	push	{r4, r7}
 8008948:	b084      	sub	sp, #16
 800894a:	af00      	add	r7, sp, #0
 800894c:	60f8      	str	r0, [r7, #12]
 800894e:	60b9      	str	r1, [r7, #8]
 8008950:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	3314      	adds	r3, #20
 8008956:	461a      	mov	r2, r3
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	0e5b      	lsrs	r3, r3, #25
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	f003 0304 	and.w	r3, r3, #4
 8008962:	4413      	add	r3, r2
 8008964:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008966:	6822      	ldr	r2, [r4, #0]
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	0d1b      	lsrs	r3, r3, #20
 800896c:	f003 031f 	and.w	r3, r3, #31
 8008970:	2107      	movs	r1, #7
 8008972:	fa01 f303 	lsl.w	r3, r1, r3
 8008976:	43db      	mvns	r3, r3
 8008978:	401a      	ands	r2, r3
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	0d1b      	lsrs	r3, r3, #20
 800897e:	f003 031f 	and.w	r3, r3, #31
 8008982:	6879      	ldr	r1, [r7, #4]
 8008984:	fa01 f303 	lsl.w	r3, r1, r3
 8008988:	4313      	orrs	r3, r2
 800898a:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800898c:	bf00      	nop
 800898e:	3710      	adds	r7, #16
 8008990:	46bd      	mov	sp, r7
 8008992:	bc90      	pop	{r4, r7}
 8008994:	4770      	bx	lr
	...

08008998 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008998:	b480      	push	{r7}
 800899a:	b085      	sub	sp, #20
 800899c:	af00      	add	r7, sp, #0
 800899e:	60f8      	str	r0, [r7, #12]
 80089a0:	60b9      	str	r1, [r7, #8]
 80089a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089b0:	43db      	mvns	r3, r3
 80089b2:	401a      	ands	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f003 0318 	and.w	r3, r3, #24
 80089ba:	4908      	ldr	r1, [pc, #32]	; (80089dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80089bc:	40d9      	lsrs	r1, r3
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	400b      	ands	r3, r1
 80089c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089c6:	431a      	orrs	r2, r3
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80089ce:	bf00      	nop
 80089d0:	3714      	adds	r7, #20
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	0007ffff 	.word	0x0007ffff

080089e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	f003 031f 	and.w	r3, r3, #31
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008a0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	6093      	str	r3, [r2, #8]
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a34:	d101      	bne.n	8008a3a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008a36:	2301      	movs	r3, #1
 8008a38:	e000      	b.n	8008a3c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008a58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008a5c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a84:	d101      	bne.n	8008a8a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008a86:	2301      	movs	r3, #1
 8008a88:	e000      	b.n	8008a8c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008aa8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008aac:	f043 0201 	orr.w	r2, r3, #1
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008ab4:	bf00      	nop
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ad0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008ad4:	f043 0202 	orr.w	r2, r3, #2
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	f003 0301 	and.w	r3, r3, #1
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d101      	bne.n	8008b00 <LL_ADC_IsEnabled+0x18>
 8008afc:	2301      	movs	r3, #1
 8008afe:	e000      	b.n	8008b02 <LL_ADC_IsEnabled+0x1a>
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8008b0e:	b480      	push	{r7}
 8008b10:	b083      	sub	sp, #12
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	f003 0302 	and.w	r3, r3, #2
 8008b1e:	2b02      	cmp	r3, #2
 8008b20:	d101      	bne.n	8008b26 <LL_ADC_IsDisableOngoing+0x18>
 8008b22:	2301      	movs	r3, #1
 8008b24:	e000      	b.n	8008b28 <LL_ADC_IsDisableOngoing+0x1a>
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008b48:	f043 0204 	orr.w	r2, r3, #4
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008b50:	bf00      	nop
 8008b52:	370c      	adds	r7, #12
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008b70:	f043 0210 	orr.w	r2, r3, #16
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	f003 0304 	and.w	r3, r3, #4
 8008b94:	2b04      	cmp	r3, #4
 8008b96:	d101      	bne.n	8008b9c <LL_ADC_REG_IsConversionOngoing+0x18>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e000      	b.n	8008b9e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	370c      	adds	r7, #12
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr

08008baa <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b083      	sub	sp, #12
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008bba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008bbe:	f043 0220 	orr.w	r2, r3, #32
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8008bc6:	bf00      	nop
 8008bc8:	370c      	adds	r7, #12
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b083      	sub	sp, #12
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	f003 0308 	and.w	r3, r3, #8
 8008be2:	2b08      	cmp	r3, #8
 8008be4:	d101      	bne.n	8008bea <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008be6:	2301      	movs	r3, #1
 8008be8:	e000      	b.n	8008bec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008bea:	2300      	movs	r3, #0
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008bf8:	b590      	push	{r4, r7, lr}
 8008bfa:	b089      	sub	sp, #36	; 0x24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008c00:	2300      	movs	r3, #0
 8008c02:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008c04:	2300      	movs	r3, #0
 8008c06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d101      	bne.n	8008c12 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e1ad      	b.n	8008f6e <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	695b      	ldr	r3, [r3, #20]
 8008c16:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d109      	bne.n	8008c34 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f7fe f847 	bl	8006cb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f7ff fef1 	bl	8008a20 <LL_ADC_IsDeepPowerDownEnabled>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d004      	beq.n	8008c4e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f7ff fed7 	bl	80089fc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7ff ff0c 	bl	8008a70 <LL_ADC_IsInternalRegulatorEnabled>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d113      	bne.n	8008c86 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7ff fef0 	bl	8008a48 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008c68:	4b9e      	ldr	r3, [pc, #632]	; (8008ee4 <HAL_ADC_Init+0x2ec>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	099b      	lsrs	r3, r3, #6
 8008c6e:	4a9e      	ldr	r2, [pc, #632]	; (8008ee8 <HAL_ADC_Init+0x2f0>)
 8008c70:	fba2 2303 	umull	r2, r3, r2, r3
 8008c74:	099b      	lsrs	r3, r3, #6
 8008c76:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008c78:	e002      	b.n	8008c80 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1f9      	bne.n	8008c7a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7ff fef0 	bl	8008a70 <LL_ADC_IsInternalRegulatorEnabled>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10d      	bne.n	8008cb2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c9a:	f043 0210 	orr.w	r2, r3, #16
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ca6:	f043 0201 	orr.w	r2, r3, #1
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7ff ff64 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 8008cbc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cc2:	f003 0310 	and.w	r3, r3, #16
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	f040 8148 	bne.w	8008f5c <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f040 8144 	bne.w	8008f5c <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008cdc:	f043 0202 	orr.w	r2, r3, #2
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f7ff fefd 	bl	8008ae8 <LL_ADC_IsEnabled>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d141      	bne.n	8008d78 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008cfc:	d004      	beq.n	8008d08 <HAL_ADC_Init+0x110>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a7a      	ldr	r2, [pc, #488]	; (8008eec <HAL_ADC_Init+0x2f4>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d10f      	bne.n	8008d28 <HAL_ADC_Init+0x130>
 8008d08:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008d0c:	f7ff feec 	bl	8008ae8 <LL_ADC_IsEnabled>
 8008d10:	4604      	mov	r4, r0
 8008d12:	4876      	ldr	r0, [pc, #472]	; (8008eec <HAL_ADC_Init+0x2f4>)
 8008d14:	f7ff fee8 	bl	8008ae8 <LL_ADC_IsEnabled>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	4323      	orrs	r3, r4
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	bf0c      	ite	eq
 8008d20:	2301      	moveq	r3, #1
 8008d22:	2300      	movne	r3, #0
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	e012      	b.n	8008d4e <HAL_ADC_Init+0x156>
 8008d28:	4871      	ldr	r0, [pc, #452]	; (8008ef0 <HAL_ADC_Init+0x2f8>)
 8008d2a:	f7ff fedd 	bl	8008ae8 <LL_ADC_IsEnabled>
 8008d2e:	4604      	mov	r4, r0
 8008d30:	4870      	ldr	r0, [pc, #448]	; (8008ef4 <HAL_ADC_Init+0x2fc>)
 8008d32:	f7ff fed9 	bl	8008ae8 <LL_ADC_IsEnabled>
 8008d36:	4603      	mov	r3, r0
 8008d38:	431c      	orrs	r4, r3
 8008d3a:	486f      	ldr	r0, [pc, #444]	; (8008ef8 <HAL_ADC_Init+0x300>)
 8008d3c:	f7ff fed4 	bl	8008ae8 <LL_ADC_IsEnabled>
 8008d40:	4603      	mov	r3, r0
 8008d42:	4323      	orrs	r3, r4
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	bf0c      	ite	eq
 8008d48:	2301      	moveq	r3, #1
 8008d4a:	2300      	movne	r3, #0
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d012      	beq.n	8008d78 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d5a:	d004      	beq.n	8008d66 <HAL_ADC_Init+0x16e>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a62      	ldr	r2, [pc, #392]	; (8008eec <HAL_ADC_Init+0x2f4>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d101      	bne.n	8008d6a <HAL_ADC_Init+0x172>
 8008d66:	4a65      	ldr	r2, [pc, #404]	; (8008efc <HAL_ADC_Init+0x304>)
 8008d68:	e000      	b.n	8008d6c <HAL_ADC_Init+0x174>
 8008d6a:	4a65      	ldr	r2, [pc, #404]	; (8008f00 <HAL_ADC_Init+0x308>)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	4619      	mov	r1, r3
 8008d72:	4610      	mov	r0, r2
 8008d74:	f7ff fce6 	bl	8008744 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	7f5b      	ldrb	r3, [r3, #29]
 8008d7c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d82:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008d88:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008d8e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008d96:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d106      	bne.n	8008db4 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008daa:	3b01      	subs	r3, #1
 8008dac:	045b      	lsls	r3, r3, #17
 8008dae:	69ba      	ldr	r2, [r7, #24]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d009      	beq.n	8008dd0 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008dca:	69ba      	ldr	r2, [r7, #24]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	68da      	ldr	r2, [r3, #12]
 8008dd6:	4b4b      	ldr	r3, [pc, #300]	; (8008f04 <HAL_ADC_Init+0x30c>)
 8008dd8:	4013      	ands	r3, r2
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	6812      	ldr	r2, [r2, #0]
 8008dde:	69b9      	ldr	r1, [r7, #24]
 8008de0:	430b      	orrs	r3, r1
 8008de2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	430a      	orrs	r2, r1
 8008df8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7ff fec0 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 8008e04:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7ff fee1 	bl	8008bd2 <LL_ADC_INJ_IsConversionOngoing>
 8008e10:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d17f      	bne.n	8008f18 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d17c      	bne.n	8008f18 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e22:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e2a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e3a:	f023 0302 	bic.w	r3, r3, #2
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	6812      	ldr	r2, [r2, #0]
 8008e42:	69b9      	ldr	r1, [r7, #24]
 8008e44:	430b      	orrs	r3, r1
 8008e46:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	691b      	ldr	r3, [r3, #16]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d017      	beq.n	8008e80 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	691a      	ldr	r2, [r3, #16]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008e5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008e68:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008e6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	6911      	ldr	r1, [r2, #16]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	6812      	ldr	r2, [r2, #0]
 8008e78:	430b      	orrs	r3, r1
 8008e7a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8008e7e:	e013      	b.n	8008ea8 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	691a      	ldr	r2, [r3, #16]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e8e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	6812      	ldr	r2, [r2, #0]
 8008e9c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008ea0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008ea4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d12a      	bne.n	8008f08 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008ebc:	f023 0304 	bic.w	r3, r3, #4
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008ec8:	4311      	orrs	r1, r2
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008ece:	4311      	orrs	r1, r2
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008ed4:	430a      	orrs	r2, r1
 8008ed6:	431a      	orrs	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f042 0201 	orr.w	r2, r2, #1
 8008ee0:	611a      	str	r2, [r3, #16]
 8008ee2:	e019      	b.n	8008f18 <HAL_ADC_Init+0x320>
 8008ee4:	20000c30 	.word	0x20000c30
 8008ee8:	053e2d63 	.word	0x053e2d63
 8008eec:	50000100 	.word	0x50000100
 8008ef0:	50000400 	.word	0x50000400
 8008ef4:	50000500 	.word	0x50000500
 8008ef8:	50000600 	.word	0x50000600
 8008efc:	50000300 	.word	0x50000300
 8008f00:	50000700 	.word	0x50000700
 8008f04:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	691a      	ldr	r2, [r3, #16]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f022 0201 	bic.w	r2, r2, #1
 8008f16:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	695b      	ldr	r3, [r3, #20]
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d10c      	bne.n	8008f3a <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f26:	f023 010f 	bic.w	r1, r3, #15
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6a1b      	ldr	r3, [r3, #32]
 8008f2e:	1e5a      	subs	r2, r3, #1
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	430a      	orrs	r2, r1
 8008f36:	631a      	str	r2, [r3, #48]	; 0x30
 8008f38:	e007      	b.n	8008f4a <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f022 020f 	bic.w	r2, r2, #15
 8008f48:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f4e:	f023 0303 	bic.w	r3, r3, #3
 8008f52:	f043 0201 	orr.w	r2, r3, #1
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	65da      	str	r2, [r3, #92]	; 0x5c
 8008f5a:	e007      	b.n	8008f6c <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f60:	f043 0210 	orr.w	r2, r3, #16
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008f6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3724      	adds	r7, #36	; 0x24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd90      	pop	{r4, r7, pc}
 8008f76:	bf00      	nop

08008f78 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b086      	sub	sp, #24
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f8c:	d004      	beq.n	8008f98 <HAL_ADC_Start_DMA+0x20>
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a58      	ldr	r2, [pc, #352]	; (80090f4 <HAL_ADC_Start_DMA+0x17c>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d101      	bne.n	8008f9c <HAL_ADC_Start_DMA+0x24>
 8008f98:	4b57      	ldr	r3, [pc, #348]	; (80090f8 <HAL_ADC_Start_DMA+0x180>)
 8008f9a:	e000      	b.n	8008f9e <HAL_ADC_Start_DMA+0x26>
 8008f9c:	4b57      	ldr	r3, [pc, #348]	; (80090fc <HAL_ADC_Start_DMA+0x184>)
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f7ff fd1e 	bl	80089e0 <LL_ADC_GetMultimode>
 8008fa4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7ff fdea 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f040 8096 	bne.w	80090e4 <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d101      	bne.n	8008fc6 <HAL_ADC_Start_DMA+0x4e>
 8008fc2:	2302      	movs	r3, #2
 8008fc4:	e091      	b.n	80090ea <HAL_ADC_Start_DMA+0x172>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d005      	beq.n	8008fe0 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	2b05      	cmp	r3, #5
 8008fd8:	d002      	beq.n	8008fe0 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	2b09      	cmp	r3, #9
 8008fde:	d17a      	bne.n	80090d6 <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f000 fd7b 	bl	8009adc <ADC_Enable>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008fea:	7dfb      	ldrb	r3, [r7, #23]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d16d      	bne.n	80090cc <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ff4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008ff8:	f023 0301 	bic.w	r3, r3, #1
 8008ffc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a3a      	ldr	r2, [pc, #232]	; (80090f4 <HAL_ADC_Start_DMA+0x17c>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d009      	beq.n	8009022 <HAL_ADC_Start_DMA+0xaa>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a3b      	ldr	r2, [pc, #236]	; (8009100 <HAL_ADC_Start_DMA+0x188>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d002      	beq.n	800901e <HAL_ADC_Start_DMA+0xa6>
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	e003      	b.n	8009026 <HAL_ADC_Start_DMA+0xae>
 800901e:	4b39      	ldr	r3, [pc, #228]	; (8009104 <HAL_ADC_Start_DMA+0x18c>)
 8009020:	e001      	b.n	8009026 <HAL_ADC_Start_DMA+0xae>
 8009022:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	6812      	ldr	r2, [r2, #0]
 800902a:	4293      	cmp	r3, r2
 800902c:	d002      	beq.n	8009034 <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d105      	bne.n	8009040 <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009038:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009044:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009048:	2b00      	cmp	r3, #0
 800904a:	d006      	beq.n	800905a <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009050:	f023 0206 	bic.w	r2, r3, #6
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	661a      	str	r2, [r3, #96]	; 0x60
 8009058:	e002      	b.n	8009060 <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009064:	4a28      	ldr	r2, [pc, #160]	; (8009108 <HAL_ADC_Start_DMA+0x190>)
 8009066:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800906c:	4a27      	ldr	r2, [pc, #156]	; (800910c <HAL_ADC_Start_DMA+0x194>)
 800906e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009074:	4a26      	ldr	r2, [pc, #152]	; (8009110 <HAL_ADC_Start_DMA+0x198>)
 8009076:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	221c      	movs	r2, #28
 800907e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	685a      	ldr	r2, [r3, #4]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f042 0210 	orr.w	r2, r2, #16
 8009096:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68da      	ldr	r2, [r3, #12]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f042 0201 	orr.w	r2, r2, #1
 80090a6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	3340      	adds	r3, #64	; 0x40
 80090b2:	4619      	mov	r1, r3
 80090b4:	68ba      	ldr	r2, [r7, #8]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f002 f94c 	bl	800b354 <HAL_DMA_Start_IT>
 80090bc:	4603      	mov	r3, r0
 80090be:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4618      	mov	r0, r3
 80090c6:	f7ff fd35 	bl	8008b34 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80090ca:	e00d      	b.n	80090e8 <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2200      	movs	r2, #0
 80090d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80090d4:	e008      	b.n	80090e8 <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80090e2:	e001      	b.n	80090e8 <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80090e4:	2302      	movs	r3, #2
 80090e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80090e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3718      	adds	r7, #24
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	50000100 	.word	0x50000100
 80090f8:	50000300 	.word	0x50000300
 80090fc:	50000700 	.word	0x50000700
 8009100:	50000500 	.word	0x50000500
 8009104:	50000400 	.word	0x50000400
 8009108:	08009c41 	.word	0x08009c41
 800910c:	08009d19 	.word	0x08009d19
 8009110:	08009d35 	.word	0x08009d35

08009114 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009122:	2b01      	cmp	r3, #1
 8009124:	d101      	bne.n	800912a <HAL_ADC_Stop_DMA+0x16>
 8009126:	2302      	movs	r3, #2
 8009128:	e051      	b.n	80091ce <HAL_ADC_Stop_DMA+0xba>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2201      	movs	r2, #1
 800912e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009132:	2103      	movs	r1, #3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fc1d 	bl	8009974 <ADC_ConversionStop>
 800913a:	4603      	mov	r3, r0
 800913c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800913e:	7bfb      	ldrb	r3, [r7, #15]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d13f      	bne.n	80091c4 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	68da      	ldr	r2, [r3, #12]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f022 0201 	bic.w	r2, r2, #1
 8009152:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009158:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800915c:	b2db      	uxtb	r3, r3
 800915e:	2b02      	cmp	r3, #2
 8009160:	d10f      	bne.n	8009182 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009166:	4618      	mov	r0, r3
 8009168:	f002 f96f 	bl	800b44a <HAL_DMA_Abort>
 800916c:	4603      	mov	r3, r0
 800916e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8009170:	7bfb      	ldrb	r3, [r7, #15]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d005      	beq.n	8009182 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800917a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	685a      	ldr	r2, [r3, #4]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f022 0210 	bic.w	r2, r2, #16
 8009190:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8009192:	7bfb      	ldrb	r3, [r7, #15]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d105      	bne.n	80091a4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 fcf9 	bl	8009b90 <ADC_Disable>
 800919e:	4603      	mov	r3, r0
 80091a0:	73fb      	strb	r3, [r7, #15]
 80091a2:	e002      	b.n	80091aa <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fcf3 	bl	8009b90 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80091aa:	7bfb      	ldrb	r3, [r7, #15]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d109      	bne.n	80091c4 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80091b8:	f023 0301 	bic.w	r3, r3, #1
 80091bc:	f043 0201 	orr.w	r2, r3, #1
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80091cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3710      	adds	r7, #16
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}

080091d6 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80091d6:	b480      	push	{r7}
 80091d8:	b083      	sub	sp, #12
 80091da:	af00      	add	r7, sp, #0
 80091dc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80091de:	bf00      	nop
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr

080091ea <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80091ea:	b480      	push	{r7}
 80091ec:	b083      	sub	sp, #12
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80091f2:	bf00      	nop
 80091f4:	370c      	adds	r7, #12
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr

080091fe <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009206:	bf00      	nop
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr
	...

08009214 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b0a6      	sub	sp, #152	; 0x98
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800921e:	2300      	movs	r3, #0
 8009220:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8009224:	2300      	movs	r3, #0
 8009226:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800922e:	2b01      	cmp	r3, #1
 8009230:	d101      	bne.n	8009236 <HAL_ADC_ConfigChannel+0x22>
 8009232:	2302      	movs	r3, #2
 8009234:	e38e      	b.n	8009954 <HAL_ADC_ConfigChannel+0x740>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2201      	movs	r2, #1
 800923a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4618      	mov	r0, r3
 8009244:	f7ff fc9e 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 8009248:	4603      	mov	r3, r0
 800924a:	2b00      	cmp	r3, #0
 800924c:	f040 836f 	bne.w	800992e <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	6859      	ldr	r1, [r3, #4]
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	461a      	mov	r2, r3
 800925e:	f7ff fb49 	bl	80088f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4618      	mov	r0, r3
 8009268:	f7ff fc8c 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 800926c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4618      	mov	r0, r3
 8009276:	f7ff fcac 	bl	8008bd2 <LL_ADC_INJ_IsConversionOngoing>
 800927a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800927e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009282:	2b00      	cmp	r3, #0
 8009284:	f040 817b 	bne.w	800957e <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009288:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800928c:	2b00      	cmp	r3, #0
 800928e:	f040 8176 	bne.w	800957e <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800929a:	d10f      	bne.n	80092bc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6818      	ldr	r0, [r3, #0]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2200      	movs	r2, #0
 80092a6:	4619      	mov	r1, r3
 80092a8:	f7ff fb4d 	bl	8008946 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7ff faf7 	bl	80088a8 <LL_ADC_SetSamplingTimeCommonConfig>
 80092ba:	e00e      	b.n	80092da <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6818      	ldr	r0, [r3, #0]
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	6819      	ldr	r1, [r3, #0]
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	461a      	mov	r2, r3
 80092ca:	f7ff fb3c 	bl	8008946 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	2100      	movs	r1, #0
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7ff fae7 	bl	80088a8 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	695a      	ldr	r2, [r3, #20]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	08db      	lsrs	r3, r3, #3
 80092e6:	f003 0303 	and.w	r3, r3, #3
 80092ea:	005b      	lsls	r3, r3, #1
 80092ec:	fa02 f303 	lsl.w	r3, r2, r3
 80092f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	2b04      	cmp	r3, #4
 80092fa:	d022      	beq.n	8009342 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6818      	ldr	r0, [r3, #0]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	6919      	ldr	r1, [r3, #16]
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800930c:	f7ff fa4e 	bl	80087ac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6818      	ldr	r0, [r3, #0]
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	6919      	ldr	r1, [r3, #16]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	461a      	mov	r2, r3
 800931e:	f7ff fa93 	bl	8008848 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6818      	ldr	r0, [r3, #0]
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	6919      	ldr	r1, [r3, #16]
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	7f1b      	ldrb	r3, [r3, #28]
 800932e:	2b01      	cmp	r3, #1
 8009330:	d102      	bne.n	8009338 <HAL_ADC_ConfigChannel+0x124>
 8009332:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009336:	e000      	b.n	800933a <HAL_ADC_ConfigChannel+0x126>
 8009338:	2300      	movs	r3, #0
 800933a:	461a      	mov	r2, r3
 800933c:	f7ff fa9c 	bl	8008878 <LL_ADC_SetOffsetSaturation>
 8009340:	e11d      	b.n	800957e <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2100      	movs	r1, #0
 8009348:	4618      	mov	r0, r3
 800934a:	f7ff fa51 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 800934e:	4603      	mov	r3, r0
 8009350:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10a      	bne.n	800936e <HAL_ADC_ConfigChannel+0x15a>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2100      	movs	r1, #0
 800935e:	4618      	mov	r0, r3
 8009360:	f7ff fa46 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 8009364:	4603      	mov	r3, r0
 8009366:	0e9b      	lsrs	r3, r3, #26
 8009368:	f003 021f 	and.w	r2, r3, #31
 800936c:	e012      	b.n	8009394 <HAL_ADC_ConfigChannel+0x180>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	2100      	movs	r1, #0
 8009374:	4618      	mov	r0, r3
 8009376:	f7ff fa3b 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 800937a:	4603      	mov	r3, r0
 800937c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009380:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009384:	fa93 f3a3 	rbit	r3, r3
 8009388:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800938a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800938c:	fab3 f383 	clz	r3, r3
 8009390:	b2db      	uxtb	r3, r3
 8009392:	461a      	mov	r2, r3
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800939c:	2b00      	cmp	r3, #0
 800939e:	d105      	bne.n	80093ac <HAL_ADC_ConfigChannel+0x198>
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	0e9b      	lsrs	r3, r3, #26
 80093a6:	f003 031f 	and.w	r3, r3, #31
 80093aa:	e00a      	b.n	80093c2 <HAL_ADC_ConfigChannel+0x1ae>
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093b4:	fa93 f3a3 	rbit	r3, r3
 80093b8:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80093ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80093bc:	fab3 f383 	clz	r3, r3
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d106      	bne.n	80093d4 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2200      	movs	r2, #0
 80093cc:	2100      	movs	r1, #0
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7ff fa22 	bl	8008818 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2101      	movs	r1, #1
 80093da:	4618      	mov	r0, r3
 80093dc:	f7ff fa08 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 80093e0:	4603      	mov	r3, r0
 80093e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d10a      	bne.n	8009400 <HAL_ADC_ConfigChannel+0x1ec>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2101      	movs	r1, #1
 80093f0:	4618      	mov	r0, r3
 80093f2:	f7ff f9fd 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 80093f6:	4603      	mov	r3, r0
 80093f8:	0e9b      	lsrs	r3, r3, #26
 80093fa:	f003 021f 	and.w	r2, r3, #31
 80093fe:	e010      	b.n	8009422 <HAL_ADC_ConfigChannel+0x20e>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2101      	movs	r1, #1
 8009406:	4618      	mov	r0, r3
 8009408:	f7ff f9f2 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 800940c:	4603      	mov	r3, r0
 800940e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009410:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009412:	fa93 f3a3 	rbit	r3, r3
 8009416:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009418:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800941a:	fab3 f383 	clz	r3, r3
 800941e:	b2db      	uxtb	r3, r3
 8009420:	461a      	mov	r2, r3
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800942a:	2b00      	cmp	r3, #0
 800942c:	d105      	bne.n	800943a <HAL_ADC_ConfigChannel+0x226>
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	0e9b      	lsrs	r3, r3, #26
 8009434:	f003 031f 	and.w	r3, r3, #31
 8009438:	e00a      	b.n	8009450 <HAL_ADC_ConfigChannel+0x23c>
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009440:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009442:	fa93 f3a3 	rbit	r3, r3
 8009446:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8009448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800944a:	fab3 f383 	clz	r3, r3
 800944e:	b2db      	uxtb	r3, r3
 8009450:	429a      	cmp	r2, r3
 8009452:	d106      	bne.n	8009462 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2200      	movs	r2, #0
 800945a:	2101      	movs	r1, #1
 800945c:	4618      	mov	r0, r3
 800945e:	f7ff f9db 	bl	8008818 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2102      	movs	r1, #2
 8009468:	4618      	mov	r0, r3
 800946a:	f7ff f9c1 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 800946e:	4603      	mov	r3, r0
 8009470:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009474:	2b00      	cmp	r3, #0
 8009476:	d10a      	bne.n	800948e <HAL_ADC_ConfigChannel+0x27a>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2102      	movs	r1, #2
 800947e:	4618      	mov	r0, r3
 8009480:	f7ff f9b6 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 8009484:	4603      	mov	r3, r0
 8009486:	0e9b      	lsrs	r3, r3, #26
 8009488:	f003 021f 	and.w	r2, r3, #31
 800948c:	e010      	b.n	80094b0 <HAL_ADC_ConfigChannel+0x29c>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2102      	movs	r1, #2
 8009494:	4618      	mov	r0, r3
 8009496:	f7ff f9ab 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 800949a:	4603      	mov	r3, r0
 800949c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800949e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80094a0:	fa93 f3a3 	rbit	r3, r3
 80094a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 80094a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094a8:	fab3 f383 	clz	r3, r3
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	461a      	mov	r2, r3
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d105      	bne.n	80094c8 <HAL_ADC_ConfigChannel+0x2b4>
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	0e9b      	lsrs	r3, r3, #26
 80094c2:	f003 031f 	and.w	r3, r3, #31
 80094c6:	e00a      	b.n	80094de <HAL_ADC_ConfigChannel+0x2ca>
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80094d0:	fa93 f3a3 	rbit	r3, r3
 80094d4:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80094d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094d8:	fab3 f383 	clz	r3, r3
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	429a      	cmp	r2, r3
 80094e0:	d106      	bne.n	80094f0 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	2200      	movs	r2, #0
 80094e8:	2102      	movs	r1, #2
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7ff f994 	bl	8008818 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2103      	movs	r1, #3
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7ff f97a 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 80094fc:	4603      	mov	r3, r0
 80094fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10a      	bne.n	800951c <HAL_ADC_ConfigChannel+0x308>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	2103      	movs	r1, #3
 800950c:	4618      	mov	r0, r3
 800950e:	f7ff f96f 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 8009512:	4603      	mov	r3, r0
 8009514:	0e9b      	lsrs	r3, r3, #26
 8009516:	f003 021f 	and.w	r2, r3, #31
 800951a:	e010      	b.n	800953e <HAL_ADC_ConfigChannel+0x32a>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2103      	movs	r1, #3
 8009522:	4618      	mov	r0, r3
 8009524:	f7ff f964 	bl	80087f0 <LL_ADC_GetOffsetChannel>
 8009528:	4603      	mov	r3, r0
 800952a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800952c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800952e:	fa93 f3a3 	rbit	r3, r3
 8009532:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009536:	fab3 f383 	clz	r3, r3
 800953a:	b2db      	uxtb	r3, r3
 800953c:	461a      	mov	r2, r3
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009546:	2b00      	cmp	r3, #0
 8009548:	d105      	bne.n	8009556 <HAL_ADC_ConfigChannel+0x342>
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	0e9b      	lsrs	r3, r3, #26
 8009550:	f003 031f 	and.w	r3, r3, #31
 8009554:	e00a      	b.n	800956c <HAL_ADC_ConfigChannel+0x358>
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800955c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800955e:	fa93 f3a3 	rbit	r3, r3
 8009562:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8009564:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009566:	fab3 f383 	clz	r3, r3
 800956a:	b2db      	uxtb	r3, r3
 800956c:	429a      	cmp	r2, r3
 800956e:	d106      	bne.n	800957e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	2200      	movs	r2, #0
 8009576:	2103      	movs	r1, #3
 8009578:	4618      	mov	r0, r3
 800957a:	f7ff f94d 	bl	8008818 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4618      	mov	r0, r3
 8009584:	f7ff fab0 	bl	8008ae8 <LL_ADC_IsEnabled>
 8009588:	4603      	mov	r3, r0
 800958a:	2b00      	cmp	r3, #0
 800958c:	f040 810c 	bne.w	80097a8 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6818      	ldr	r0, [r3, #0]
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	6819      	ldr	r1, [r3, #0]
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	461a      	mov	r2, r3
 800959e:	f7ff f9fb 	bl	8008998 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	4aaf      	ldr	r2, [pc, #700]	; (8009864 <HAL_ADC_ConfigChannel+0x650>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	f040 80fd 	bne.w	80097a8 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d10b      	bne.n	80095d6 <HAL_ADC_ConfigChannel+0x3c2>
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	0e9b      	lsrs	r3, r3, #26
 80095c4:	3301      	adds	r3, #1
 80095c6:	f003 031f 	and.w	r3, r3, #31
 80095ca:	2b09      	cmp	r3, #9
 80095cc:	bf94      	ite	ls
 80095ce:	2301      	movls	r3, #1
 80095d0:	2300      	movhi	r3, #0
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	e012      	b.n	80095fc <HAL_ADC_ConfigChannel+0x3e8>
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095de:	fa93 f3a3 	rbit	r3, r3
 80095e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80095e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095e6:	fab3 f383 	clz	r3, r3
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	3301      	adds	r3, #1
 80095ee:	f003 031f 	and.w	r3, r3, #31
 80095f2:	2b09      	cmp	r3, #9
 80095f4:	bf94      	ite	ls
 80095f6:	2301      	movls	r3, #1
 80095f8:	2300      	movhi	r3, #0
 80095fa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d064      	beq.n	80096ca <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009608:	2b00      	cmp	r3, #0
 800960a:	d107      	bne.n	800961c <HAL_ADC_ConfigChannel+0x408>
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	0e9b      	lsrs	r3, r3, #26
 8009612:	3301      	adds	r3, #1
 8009614:	069b      	lsls	r3, r3, #26
 8009616:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800961a:	e00e      	b.n	800963a <HAL_ADC_ConfigChannel+0x426>
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009624:	fa93 f3a3 	rbit	r3, r3
 8009628:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800962a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800962c:	fab3 f383 	clz	r3, r3
 8009630:	b2db      	uxtb	r3, r3
 8009632:	3301      	adds	r3, #1
 8009634:	069b      	lsls	r3, r3, #26
 8009636:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009642:	2b00      	cmp	r3, #0
 8009644:	d109      	bne.n	800965a <HAL_ADC_ConfigChannel+0x446>
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	0e9b      	lsrs	r3, r3, #26
 800964c:	3301      	adds	r3, #1
 800964e:	f003 031f 	and.w	r3, r3, #31
 8009652:	2101      	movs	r1, #1
 8009654:	fa01 f303 	lsl.w	r3, r1, r3
 8009658:	e010      	b.n	800967c <HAL_ADC_ConfigChannel+0x468>
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009662:	fa93 f3a3 	rbit	r3, r3
 8009666:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966a:	fab3 f383 	clz	r3, r3
 800966e:	b2db      	uxtb	r3, r3
 8009670:	3301      	adds	r3, #1
 8009672:	f003 031f 	and.w	r3, r3, #31
 8009676:	2101      	movs	r1, #1
 8009678:	fa01 f303 	lsl.w	r3, r1, r3
 800967c:	ea42 0103 	orr.w	r1, r2, r3
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10a      	bne.n	80096a2 <HAL_ADC_ConfigChannel+0x48e>
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	0e9b      	lsrs	r3, r3, #26
 8009692:	3301      	adds	r3, #1
 8009694:	f003 021f 	and.w	r2, r3, #31
 8009698:	4613      	mov	r3, r2
 800969a:	005b      	lsls	r3, r3, #1
 800969c:	4413      	add	r3, r2
 800969e:	051b      	lsls	r3, r3, #20
 80096a0:	e011      	b.n	80096c6 <HAL_ADC_ConfigChannel+0x4b2>
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096aa:	fa93 f3a3 	rbit	r3, r3
 80096ae:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80096b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096b2:	fab3 f383 	clz	r3, r3
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	3301      	adds	r3, #1
 80096ba:	f003 021f 	and.w	r2, r3, #31
 80096be:	4613      	mov	r3, r2
 80096c0:	005b      	lsls	r3, r3, #1
 80096c2:	4413      	add	r3, r2
 80096c4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80096c6:	430b      	orrs	r3, r1
 80096c8:	e069      	b.n	800979e <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d107      	bne.n	80096e6 <HAL_ADC_ConfigChannel+0x4d2>
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	0e9b      	lsrs	r3, r3, #26
 80096dc:	3301      	adds	r3, #1
 80096de:	069b      	lsls	r3, r3, #26
 80096e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80096e4:	e00e      	b.n	8009704 <HAL_ADC_ConfigChannel+0x4f0>
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096ec:	6a3b      	ldr	r3, [r7, #32]
 80096ee:	fa93 f3a3 	rbit	r3, r3
 80096f2:	61fb      	str	r3, [r7, #28]
  return result;
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	fab3 f383 	clz	r3, r3
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	3301      	adds	r3, #1
 80096fe:	069b      	lsls	r3, r3, #26
 8009700:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800970c:	2b00      	cmp	r3, #0
 800970e:	d109      	bne.n	8009724 <HAL_ADC_ConfigChannel+0x510>
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	0e9b      	lsrs	r3, r3, #26
 8009716:	3301      	adds	r3, #1
 8009718:	f003 031f 	and.w	r3, r3, #31
 800971c:	2101      	movs	r1, #1
 800971e:	fa01 f303 	lsl.w	r3, r1, r3
 8009722:	e010      	b.n	8009746 <HAL_ADC_ConfigChannel+0x532>
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	fa93 f3a3 	rbit	r3, r3
 8009730:	617b      	str	r3, [r7, #20]
  return result;
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	fab3 f383 	clz	r3, r3
 8009738:	b2db      	uxtb	r3, r3
 800973a:	3301      	adds	r3, #1
 800973c:	f003 031f 	and.w	r3, r3, #31
 8009740:	2101      	movs	r1, #1
 8009742:	fa01 f303 	lsl.w	r3, r1, r3
 8009746:	ea42 0103 	orr.w	r1, r2, r3
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10d      	bne.n	8009772 <HAL_ADC_ConfigChannel+0x55e>
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	0e9b      	lsrs	r3, r3, #26
 800975c:	3301      	adds	r3, #1
 800975e:	f003 021f 	and.w	r2, r3, #31
 8009762:	4613      	mov	r3, r2
 8009764:	005b      	lsls	r3, r3, #1
 8009766:	4413      	add	r3, r2
 8009768:	3b1e      	subs	r3, #30
 800976a:	051b      	lsls	r3, r3, #20
 800976c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009770:	e014      	b.n	800979c <HAL_ADC_ConfigChannel+0x588>
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	fa93 f3a3 	rbit	r3, r3
 800977e:	60fb      	str	r3, [r7, #12]
  return result;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	fab3 f383 	clz	r3, r3
 8009786:	b2db      	uxtb	r3, r3
 8009788:	3301      	adds	r3, #1
 800978a:	f003 021f 	and.w	r2, r3, #31
 800978e:	4613      	mov	r3, r2
 8009790:	005b      	lsls	r3, r3, #1
 8009792:	4413      	add	r3, r2
 8009794:	3b1e      	subs	r3, #30
 8009796:	051b      	lsls	r3, r3, #20
 8009798:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800979c:	430b      	orrs	r3, r1
 800979e:	683a      	ldr	r2, [r7, #0]
 80097a0:	6892      	ldr	r2, [r2, #8]
 80097a2:	4619      	mov	r1, r3
 80097a4:	f7ff f8cf 	bl	8008946 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	4b2e      	ldr	r3, [pc, #184]	; (8009868 <HAL_ADC_ConfigChannel+0x654>)
 80097ae:	4013      	ands	r3, r2
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f000 80c9 	beq.w	8009948 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097be:	d004      	beq.n	80097ca <HAL_ADC_ConfigChannel+0x5b6>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a29      	ldr	r2, [pc, #164]	; (800986c <HAL_ADC_ConfigChannel+0x658>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d101      	bne.n	80097ce <HAL_ADC_ConfigChannel+0x5ba>
 80097ca:	4b29      	ldr	r3, [pc, #164]	; (8009870 <HAL_ADC_ConfigChannel+0x65c>)
 80097cc:	e000      	b.n	80097d0 <HAL_ADC_ConfigChannel+0x5bc>
 80097ce:	4b29      	ldr	r3, [pc, #164]	; (8009874 <HAL_ADC_ConfigChannel+0x660>)
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fe ffdd 	bl	8008790 <LL_ADC_GetCommonPathInternalCh>
 80097d6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a26      	ldr	r2, [pc, #152]	; (8009878 <HAL_ADC_ConfigChannel+0x664>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d004      	beq.n	80097ee <HAL_ADC_ConfigChannel+0x5da>
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a24      	ldr	r2, [pc, #144]	; (800987c <HAL_ADC_ConfigChannel+0x668>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d14e      	bne.n	800988c <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80097ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d148      	bne.n	800988c <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009802:	d005      	beq.n	8009810 <HAL_ADC_ConfigChannel+0x5fc>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a1d      	ldr	r2, [pc, #116]	; (8009880 <HAL_ADC_ConfigChannel+0x66c>)
 800980a:	4293      	cmp	r3, r2
 800980c:	f040 8099 	bne.w	8009942 <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009818:	d004      	beq.n	8009824 <HAL_ADC_ConfigChannel+0x610>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a13      	ldr	r2, [pc, #76]	; (800986c <HAL_ADC_ConfigChannel+0x658>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d101      	bne.n	8009828 <HAL_ADC_ConfigChannel+0x614>
 8009824:	4a12      	ldr	r2, [pc, #72]	; (8009870 <HAL_ADC_ConfigChannel+0x65c>)
 8009826:	e000      	b.n	800982a <HAL_ADC_ConfigChannel+0x616>
 8009828:	4a12      	ldr	r2, [pc, #72]	; (8009874 <HAL_ADC_ConfigChannel+0x660>)
 800982a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800982e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009832:	4619      	mov	r1, r3
 8009834:	4610      	mov	r0, r2
 8009836:	f7fe ff98 	bl	800876a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800983a:	4b12      	ldr	r3, [pc, #72]	; (8009884 <HAL_ADC_ConfigChannel+0x670>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	099b      	lsrs	r3, r3, #6
 8009840:	4a11      	ldr	r2, [pc, #68]	; (8009888 <HAL_ADC_ConfigChannel+0x674>)
 8009842:	fba2 2303 	umull	r2, r3, r2, r3
 8009846:	099a      	lsrs	r2, r3, #6
 8009848:	4613      	mov	r3, r2
 800984a:	005b      	lsls	r3, r3, #1
 800984c:	4413      	add	r3, r2
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8009852:	e002      	b.n	800985a <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	3b01      	subs	r3, #1
 8009858:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d1f9      	bne.n	8009854 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009860:	e06f      	b.n	8009942 <HAL_ADC_ConfigChannel+0x72e>
 8009862:	bf00      	nop
 8009864:	407f0000 	.word	0x407f0000
 8009868:	80080000 	.word	0x80080000
 800986c:	50000100 	.word	0x50000100
 8009870:	50000300 	.word	0x50000300
 8009874:	50000700 	.word	0x50000700
 8009878:	c3210000 	.word	0xc3210000
 800987c:	90c00010 	.word	0x90c00010
 8009880:	50000600 	.word	0x50000600
 8009884:	20000c30 	.word	0x20000c30
 8009888:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a32      	ldr	r2, [pc, #200]	; (800995c <HAL_ADC_ConfigChannel+0x748>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d125      	bne.n	80098e2 <HAL_ADC_ConfigChannel+0x6ce>
 8009896:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800989a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d11f      	bne.n	80098e2 <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a2e      	ldr	r2, [pc, #184]	; (8009960 <HAL_ADC_ConfigChannel+0x74c>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d104      	bne.n	80098b6 <HAL_ADC_ConfigChannel+0x6a2>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a2c      	ldr	r2, [pc, #176]	; (8009964 <HAL_ADC_ConfigChannel+0x750>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d047      	beq.n	8009946 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098be:	d004      	beq.n	80098ca <HAL_ADC_ConfigChannel+0x6b6>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a26      	ldr	r2, [pc, #152]	; (8009960 <HAL_ADC_ConfigChannel+0x74c>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d101      	bne.n	80098ce <HAL_ADC_ConfigChannel+0x6ba>
 80098ca:	4a27      	ldr	r2, [pc, #156]	; (8009968 <HAL_ADC_ConfigChannel+0x754>)
 80098cc:	e000      	b.n	80098d0 <HAL_ADC_ConfigChannel+0x6bc>
 80098ce:	4a27      	ldr	r2, [pc, #156]	; (800996c <HAL_ADC_ConfigChannel+0x758>)
 80098d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80098d8:	4619      	mov	r1, r3
 80098da:	4610      	mov	r0, r2
 80098dc:	f7fe ff45 	bl	800876a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80098e0:	e031      	b.n	8009946 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a22      	ldr	r2, [pc, #136]	; (8009970 <HAL_ADC_ConfigChannel+0x75c>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d12d      	bne.n	8009948 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80098ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d127      	bne.n	8009948 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a18      	ldr	r2, [pc, #96]	; (8009960 <HAL_ADC_ConfigChannel+0x74c>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d022      	beq.n	8009948 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800990a:	d004      	beq.n	8009916 <HAL_ADC_ConfigChannel+0x702>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a13      	ldr	r2, [pc, #76]	; (8009960 <HAL_ADC_ConfigChannel+0x74c>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d101      	bne.n	800991a <HAL_ADC_ConfigChannel+0x706>
 8009916:	4a14      	ldr	r2, [pc, #80]	; (8009968 <HAL_ADC_ConfigChannel+0x754>)
 8009918:	e000      	b.n	800991c <HAL_ADC_ConfigChannel+0x708>
 800991a:	4a14      	ldr	r2, [pc, #80]	; (800996c <HAL_ADC_ConfigChannel+0x758>)
 800991c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009920:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009924:	4619      	mov	r1, r3
 8009926:	4610      	mov	r0, r2
 8009928:	f7fe ff1f 	bl	800876a <LL_ADC_SetCommonPathInternalCh>
 800992c:	e00c      	b.n	8009948 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009932:	f043 0220 	orr.w	r2, r3, #32
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009940:	e002      	b.n	8009948 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009942:	bf00      	nop
 8009944:	e000      	b.n	8009948 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009946:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2200      	movs	r2, #0
 800994c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009950:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8009954:	4618      	mov	r0, r3
 8009956:	3798      	adds	r7, #152	; 0x98
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	c7520000 	.word	0xc7520000
 8009960:	50000100 	.word	0x50000100
 8009964:	50000500 	.word	0x50000500
 8009968:	50000300 	.word	0x50000300
 800996c:	50000700 	.word	0x50000700
 8009970:	cb840000 	.word	0xcb840000

08009974 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b088      	sub	sp, #32
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800997e:	2300      	movs	r3, #0
 8009980:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4618      	mov	r0, r3
 800998c:	f7ff f8fa 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 8009990:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4618      	mov	r0, r3
 8009998:	f7ff f91b 	bl	8008bd2 <LL_ADC_INJ_IsConversionOngoing>
 800999c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d103      	bne.n	80099ac <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f000 8090 	beq.w	8009acc <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d02a      	beq.n	8009a10 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	7f5b      	ldrb	r3, [r3, #29]
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d126      	bne.n	8009a10 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	7f1b      	ldrb	r3, [r3, #28]
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d122      	bne.n	8009a10 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80099ca:	2301      	movs	r3, #1
 80099cc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80099ce:	e014      	b.n	80099fa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	4a41      	ldr	r2, [pc, #260]	; (8009ad8 <ADC_ConversionStop+0x164>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d90d      	bls.n	80099f4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099dc:	f043 0210 	orr.w	r2, r3, #16
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80099e8:	f043 0201 	orr.w	r2, r3, #1
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	e06c      	b.n	8009ace <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80099f4:	69fb      	ldr	r3, [r7, #28]
 80099f6:	3301      	adds	r3, #1
 80099f8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a04:	2b40      	cmp	r3, #64	; 0x40
 8009a06:	d1e3      	bne.n	80099d0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	2240      	movs	r2, #64	; 0x40
 8009a0e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	2b02      	cmp	r3, #2
 8009a14:	d014      	beq.n	8009a40 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7ff f8b2 	bl	8008b84 <LL_ADC_REG_IsConversionOngoing>
 8009a20:	4603      	mov	r3, r0
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00c      	beq.n	8009a40 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f7ff f86f 	bl	8008b0e <LL_ADC_IsDisableOngoing>
 8009a30:	4603      	mov	r3, r0
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d104      	bne.n	8009a40 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7ff f88e 	bl	8008b5c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d014      	beq.n	8009a70 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f7ff f8c1 	bl	8008bd2 <LL_ADC_INJ_IsConversionOngoing>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00c      	beq.n	8009a70 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7ff f857 	bl	8008b0e <LL_ADC_IsDisableOngoing>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d104      	bne.n	8009a70 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7ff f89d 	bl	8008baa <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d004      	beq.n	8009a80 <ADC_ConversionStop+0x10c>
 8009a76:	2b03      	cmp	r3, #3
 8009a78:	d105      	bne.n	8009a86 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8009a7a:	230c      	movs	r3, #12
 8009a7c:	617b      	str	r3, [r7, #20]
        break;
 8009a7e:	e005      	b.n	8009a8c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8009a80:	2308      	movs	r3, #8
 8009a82:	617b      	str	r3, [r7, #20]
        break;
 8009a84:	e002      	b.n	8009a8c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8009a86:	2304      	movs	r3, #4
 8009a88:	617b      	str	r3, [r7, #20]
        break;
 8009a8a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8009a8c:	f7fe fe2c 	bl	80086e8 <HAL_GetTick>
 8009a90:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009a92:	e014      	b.n	8009abe <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8009a94:	f7fe fe28 	bl	80086e8 <HAL_GetTick>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	1ad3      	subs	r3, r2, r3
 8009a9e:	2b05      	cmp	r3, #5
 8009aa0:	d90d      	bls.n	8009abe <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009aa6:	f043 0210 	orr.w	r2, r3, #16
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ab2:	f043 0201 	orr.w	r2, r3, #1
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8009aba:	2301      	movs	r3, #1
 8009abc:	e007      	b.n	8009ace <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689a      	ldr	r2, [r3, #8]
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d1e3      	bne.n	8009a94 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3720      	adds	r7, #32
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
 8009ad6:	bf00      	nop
 8009ad8:	a33fffff 	.word	0xa33fffff

08009adc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7fe fffd 	bl	8008ae8 <LL_ADC_IsEnabled>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d146      	bne.n	8009b82 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	689a      	ldr	r2, [r3, #8]
 8009afa:	4b24      	ldr	r3, [pc, #144]	; (8009b8c <ADC_Enable+0xb0>)
 8009afc:	4013      	ands	r3, r2
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d00d      	beq.n	8009b1e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b06:	f043 0210 	orr.w	r2, r3, #16
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b12:	f043 0201 	orr.w	r2, r3, #1
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e032      	b.n	8009b84 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7fe ffb8 	bl	8008a98 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009b28:	f7fe fdde 	bl	80086e8 <HAL_GetTick>
 8009b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009b2e:	e021      	b.n	8009b74 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7fe ffd7 	bl	8008ae8 <LL_ADC_IsEnabled>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d104      	bne.n	8009b4a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4618      	mov	r0, r3
 8009b46:	f7fe ffa7 	bl	8008a98 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009b4a:	f7fe fdcd 	bl	80086e8 <HAL_GetTick>
 8009b4e:	4602      	mov	r2, r0
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	1ad3      	subs	r3, r2, r3
 8009b54:	2b02      	cmp	r3, #2
 8009b56:	d90d      	bls.n	8009b74 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b5c:	f043 0210 	orr.w	r2, r3, #16
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b68:	f043 0201 	orr.w	r2, r3, #1
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8009b70:	2301      	movs	r3, #1
 8009b72:	e007      	b.n	8009b84 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 0301 	and.w	r3, r3, #1
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	d1d6      	bne.n	8009b30 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	8000003f 	.word	0x8000003f

08009b90 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f7fe ffb6 	bl	8008b0e <LL_ADC_IsDisableOngoing>
 8009ba2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f7fe ff9d 	bl	8008ae8 <LL_ADC_IsEnabled>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d040      	beq.n	8009c36 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d13d      	bne.n	8009c36 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	f003 030d 	and.w	r3, r3, #13
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d10c      	bne.n	8009be2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fe ff77 	bl	8008ac0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2203      	movs	r2, #3
 8009bd8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009bda:	f7fe fd85 	bl	80086e8 <HAL_GetTick>
 8009bde:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009be0:	e022      	b.n	8009c28 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009be6:	f043 0210 	orr.w	r2, r3, #16
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bf2:	f043 0201 	orr.w	r2, r3, #1
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e01c      	b.n	8009c38 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009bfe:	f7fe fd73 	bl	80086e8 <HAL_GetTick>
 8009c02:	4602      	mov	r2, r0
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	1ad3      	subs	r3, r2, r3
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d90d      	bls.n	8009c28 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c10:	f043 0210 	orr.w	r2, r3, #16
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c1c:	f043 0201 	orr.w	r2, r3, #1
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e007      	b.n	8009c38 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	f003 0301 	and.w	r3, r3, #1
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1e3      	bne.n	8009bfe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c4c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c52:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d14b      	bne.n	8009cf2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c5e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f003 0308 	and.w	r3, r3, #8
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d021      	beq.n	8009cb8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe fe28 	bl	80088ce <LL_ADC_REG_IsTriggerSourceSWStart>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d032      	beq.n	8009cea <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	68db      	ldr	r3, [r3, #12]
 8009c8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d12b      	bne.n	8009cea <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d11f      	bne.n	8009cea <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cae:	f043 0201 	orr.w	r2, r3, #1
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	65da      	str	r2, [r3, #92]	; 0x5c
 8009cb6:	e018      	b.n	8009cea <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68db      	ldr	r3, [r3, #12]
 8009cbe:	f003 0302 	and.w	r3, r3, #2
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d111      	bne.n	8009cea <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d105      	bne.n	8009cea <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ce2:	f043 0201 	orr.w	r2, r3, #1
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	f7ff fa73 	bl	80091d6 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8009cf0:	e00e      	b.n	8009d10 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cf6:	f003 0310 	and.w	r3, r3, #16
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d003      	beq.n	8009d06 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f7ff fa7d 	bl	80091fe <HAL_ADC_ErrorCallback>
}
 8009d04:	e004      	b.n	8009d10 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	4798      	blx	r3
}
 8009d10:	bf00      	nop
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d24:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009d26:	68f8      	ldr	r0, [r7, #12]
 8009d28:	f7ff fa5f 	bl	80091ea <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009d2c:	bf00      	nop
 8009d2e:	3710      	adds	r7, #16
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d40:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d52:	f043 0204 	orr.w	r2, r3, #4
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f7ff fa4f 	bl	80091fe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009d60:	bf00      	nop
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <LL_ADC_IsEnabled>:
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	f003 0301 	and.w	r3, r3, #1
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d101      	bne.n	8009d80 <LL_ADC_IsEnabled+0x18>
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e000      	b.n	8009d82 <LL_ADC_IsEnabled+0x1a>
 8009d80:	2300      	movs	r3, #0
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr

08009d8e <LL_ADC_REG_IsConversionOngoing>:
{
 8009d8e:	b480      	push	{r7}
 8009d90:	b083      	sub	sp, #12
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	f003 0304 	and.w	r3, r3, #4
 8009d9e:	2b04      	cmp	r3, #4
 8009da0:	d101      	bne.n	8009da6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009da2:	2301      	movs	r3, #1
 8009da4:	e000      	b.n	8009da8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	370c      	adds	r7, #12
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr

08009db4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8009db4:	b590      	push	{r4, r7, lr}
 8009db6:	b0a1      	sub	sp, #132	; 0x84
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d101      	bne.n	8009dd2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009dce:	2302      	movs	r3, #2
 8009dd0:	e0e3      	b.n	8009f9a <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009de2:	d102      	bne.n	8009dea <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8009de4:	4b6f      	ldr	r3, [pc, #444]	; (8009fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009de6:	60bb      	str	r3, [r7, #8]
 8009de8:	e009      	b.n	8009dfe <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a6e      	ldr	r2, [pc, #440]	; (8009fa8 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d102      	bne.n	8009dfa <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8009df4:	4b6d      	ldr	r3, [pc, #436]	; (8009fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009df6:	60bb      	str	r3, [r7, #8]
 8009df8:	e001      	b.n	8009dfe <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d10b      	bne.n	8009e1c <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e08:	f043 0220 	orr.w	r2, r3, #32
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	e0be      	b.n	8009f9a <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7ff ffb5 	bl	8009d8e <LL_ADC_REG_IsConversionOngoing>
 8009e24:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7ff ffaf 	bl	8009d8e <LL_ADC_REG_IsConversionOngoing>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f040 80a0 	bne.w	8009f78 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8009e38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	f040 809c 	bne.w	8009f78 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009e48:	d004      	beq.n	8009e54 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a55      	ldr	r2, [pc, #340]	; (8009fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d101      	bne.n	8009e58 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8009e54:	4b56      	ldr	r3, [pc, #344]	; (8009fb0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8009e56:	e000      	b.n	8009e5a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8009e58:	4b56      	ldr	r3, [pc, #344]	; (8009fb4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009e5a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d04b      	beq.n	8009efc <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009e64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	6859      	ldr	r1, [r3, #4]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009e76:	035b      	lsls	r3, r3, #13
 8009e78:	430b      	orrs	r3, r1
 8009e7a:	431a      	orrs	r2, r3
 8009e7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e7e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009e88:	d004      	beq.n	8009e94 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a45      	ldr	r2, [pc, #276]	; (8009fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d10f      	bne.n	8009eb4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8009e94:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e98:	f7ff ff66 	bl	8009d68 <LL_ADC_IsEnabled>
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	4841      	ldr	r0, [pc, #260]	; (8009fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009ea0:	f7ff ff62 	bl	8009d68 <LL_ADC_IsEnabled>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	4323      	orrs	r3, r4
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	bf0c      	ite	eq
 8009eac:	2301      	moveq	r3, #1
 8009eae:	2300      	movne	r3, #0
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	e012      	b.n	8009eda <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009eb4:	483c      	ldr	r0, [pc, #240]	; (8009fa8 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009eb6:	f7ff ff57 	bl	8009d68 <LL_ADC_IsEnabled>
 8009eba:	4604      	mov	r4, r0
 8009ebc:	483b      	ldr	r0, [pc, #236]	; (8009fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009ebe:	f7ff ff53 	bl	8009d68 <LL_ADC_IsEnabled>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	431c      	orrs	r4, r3
 8009ec6:	483c      	ldr	r0, [pc, #240]	; (8009fb8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009ec8:	f7ff ff4e 	bl	8009d68 <LL_ADC_IsEnabled>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	4323      	orrs	r3, r4
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bf0c      	ite	eq
 8009ed4:	2301      	moveq	r3, #1
 8009ed6:	2300      	movne	r3, #0
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d056      	beq.n	8009f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009ede:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009ee6:	f023 030f 	bic.w	r3, r3, #15
 8009eea:	683a      	ldr	r2, [r7, #0]
 8009eec:	6811      	ldr	r1, [r2, #0]
 8009eee:	683a      	ldr	r2, [r7, #0]
 8009ef0:	6892      	ldr	r2, [r2, #8]
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	431a      	orrs	r2, r3
 8009ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ef8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009efa:	e047      	b.n	8009f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009efc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009f04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f06:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f10:	d004      	beq.n	8009f1c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a23      	ldr	r2, [pc, #140]	; (8009fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d10f      	bne.n	8009f3c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8009f1c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009f20:	f7ff ff22 	bl	8009d68 <LL_ADC_IsEnabled>
 8009f24:	4604      	mov	r4, r0
 8009f26:	481f      	ldr	r0, [pc, #124]	; (8009fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009f28:	f7ff ff1e 	bl	8009d68 <LL_ADC_IsEnabled>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	4323      	orrs	r3, r4
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	bf0c      	ite	eq
 8009f34:	2301      	moveq	r3, #1
 8009f36:	2300      	movne	r3, #0
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	e012      	b.n	8009f62 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8009f3c:	481a      	ldr	r0, [pc, #104]	; (8009fa8 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009f3e:	f7ff ff13 	bl	8009d68 <LL_ADC_IsEnabled>
 8009f42:	4604      	mov	r4, r0
 8009f44:	4819      	ldr	r0, [pc, #100]	; (8009fac <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009f46:	f7ff ff0f 	bl	8009d68 <LL_ADC_IsEnabled>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	431c      	orrs	r4, r3
 8009f4e:	481a      	ldr	r0, [pc, #104]	; (8009fb8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009f50:	f7ff ff0a 	bl	8009d68 <LL_ADC_IsEnabled>
 8009f54:	4603      	mov	r3, r0
 8009f56:	4323      	orrs	r3, r4
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	bf0c      	ite	eq
 8009f5c:	2301      	moveq	r3, #1
 8009f5e:	2300      	movne	r3, #0
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d012      	beq.n	8009f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009f66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009f6e:	f023 030f 	bic.w	r3, r3, #15
 8009f72:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009f74:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009f76:	e009      	b.n	8009f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f7c:	f043 0220 	orr.w	r2, r3, #32
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8009f8a:	e000      	b.n	8009f8e <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009f8c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2200      	movs	r2, #0
 8009f92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009f96:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3784      	adds	r7, #132	; 0x84
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd90      	pop	{r4, r7, pc}
 8009fa2:	bf00      	nop
 8009fa4:	50000100 	.word	0x50000100
 8009fa8:	50000400 	.word	0x50000400
 8009fac:	50000500 	.word	0x50000500
 8009fb0:	50000300 	.word	0x50000300
 8009fb4:	50000700 	.word	0x50000700
 8009fb8:	50000600 	.word	0x50000600

08009fbc <LL_EXTI_EnableIT_0_31>:
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8009fc4:	4b05      	ldr	r3, [pc, #20]	; (8009fdc <LL_EXTI_EnableIT_0_31+0x20>)
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	4904      	ldr	r1, [pc, #16]	; (8009fdc <LL_EXTI_EnableIT_0_31+0x20>)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	600b      	str	r3, [r1, #0]
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr
 8009fdc:	40010400 	.word	0x40010400

08009fe0 <LL_EXTI_EnableIT_32_63>:
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b083      	sub	sp, #12
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8009fe8:	4b05      	ldr	r3, [pc, #20]	; (800a000 <LL_EXTI_EnableIT_32_63+0x20>)
 8009fea:	6a1a      	ldr	r2, [r3, #32]
 8009fec:	4904      	ldr	r1, [pc, #16]	; (800a000 <LL_EXTI_EnableIT_32_63+0x20>)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	620b      	str	r3, [r1, #32]
}
 8009ff4:	bf00      	nop
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr
 800a000:	40010400 	.word	0x40010400

0800a004 <LL_EXTI_DisableIT_0_31>:
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800a00c:	4b06      	ldr	r3, [pc, #24]	; (800a028 <LL_EXTI_DisableIT_0_31+0x24>)
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	43db      	mvns	r3, r3
 800a014:	4904      	ldr	r1, [pc, #16]	; (800a028 <LL_EXTI_DisableIT_0_31+0x24>)
 800a016:	4013      	ands	r3, r2
 800a018:	600b      	str	r3, [r1, #0]
}
 800a01a:	bf00      	nop
 800a01c:	370c      	adds	r7, #12
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr
 800a026:	bf00      	nop
 800a028:	40010400 	.word	0x40010400

0800a02c <LL_EXTI_DisableIT_32_63>:
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800a034:	4b06      	ldr	r3, [pc, #24]	; (800a050 <LL_EXTI_DisableIT_32_63+0x24>)
 800a036:	6a1a      	ldr	r2, [r3, #32]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	43db      	mvns	r3, r3
 800a03c:	4904      	ldr	r1, [pc, #16]	; (800a050 <LL_EXTI_DisableIT_32_63+0x24>)
 800a03e:	4013      	ands	r3, r2
 800a040:	620b      	str	r3, [r1, #32]
}
 800a042:	bf00      	nop
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr
 800a04e:	bf00      	nop
 800a050:	40010400 	.word	0x40010400

0800a054 <LL_EXTI_EnableEvent_0_31>:
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800a05c:	4b05      	ldr	r3, [pc, #20]	; (800a074 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a05e:	685a      	ldr	r2, [r3, #4]
 800a060:	4904      	ldr	r1, [pc, #16]	; (800a074 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4313      	orrs	r3, r2
 800a066:	604b      	str	r3, [r1, #4]
}
 800a068:	bf00      	nop
 800a06a:	370c      	adds	r7, #12
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr
 800a074:	40010400 	.word	0x40010400

0800a078 <LL_EXTI_EnableEvent_32_63>:
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800a080:	4b05      	ldr	r3, [pc, #20]	; (800a098 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a082:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a084:	4904      	ldr	r1, [pc, #16]	; (800a098 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	4313      	orrs	r3, r2
 800a08a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr
 800a098:	40010400 	.word	0x40010400

0800a09c <LL_EXTI_DisableEvent_0_31>:
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800a0a4:	4b06      	ldr	r3, [pc, #24]	; (800a0c0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a0a6:	685a      	ldr	r2, [r3, #4]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	43db      	mvns	r3, r3
 800a0ac:	4904      	ldr	r1, [pc, #16]	; (800a0c0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	604b      	str	r3, [r1, #4]
}
 800a0b2:	bf00      	nop
 800a0b4:	370c      	adds	r7, #12
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop
 800a0c0:	40010400 	.word	0x40010400

0800a0c4 <LL_EXTI_DisableEvent_32_63>:
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b083      	sub	sp, #12
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800a0cc:	4b06      	ldr	r3, [pc, #24]	; (800a0e8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a0ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	43db      	mvns	r3, r3
 800a0d4:	4904      	ldr	r1, [pc, #16]	; (800a0e8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a0d6:	4013      	ands	r3, r2
 800a0d8:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a0da:	bf00      	nop
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
 800a0e6:	bf00      	nop
 800a0e8:	40010400 	.word	0x40010400

0800a0ec <LL_EXTI_EnableRisingTrig_0_31>:
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a0f4:	4b05      	ldr	r3, [pc, #20]	; (800a10c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a0f6:	689a      	ldr	r2, [r3, #8]
 800a0f8:	4904      	ldr	r1, [pc, #16]	; (800a10c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	608b      	str	r3, [r1, #8]
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	40010400 	.word	0x40010400

0800a110 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a118:	4b05      	ldr	r3, [pc, #20]	; (800a130 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a11a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a11c:	4904      	ldr	r1, [pc, #16]	; (800a130 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	4313      	orrs	r3, r2
 800a122:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a124:	bf00      	nop
 800a126:	370c      	adds	r7, #12
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr
 800a130:	40010400 	.word	0x40010400

0800a134 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800a13c:	4b06      	ldr	r3, [pc, #24]	; (800a158 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a13e:	689a      	ldr	r2, [r3, #8]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	43db      	mvns	r3, r3
 800a144:	4904      	ldr	r1, [pc, #16]	; (800a158 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a146:	4013      	ands	r3, r2
 800a148:	608b      	str	r3, [r1, #8]
}
 800a14a:	bf00      	nop
 800a14c:	370c      	adds	r7, #12
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	40010400 	.word	0x40010400

0800a15c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800a164:	4b06      	ldr	r3, [pc, #24]	; (800a180 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a166:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	43db      	mvns	r3, r3
 800a16c:	4904      	ldr	r1, [pc, #16]	; (800a180 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800a16e:	4013      	ands	r3, r2
 800a170:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a172:	bf00      	nop
 800a174:	370c      	adds	r7, #12
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	40010400 	.word	0x40010400

0800a184 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800a184:	b480      	push	{r7}
 800a186:	b083      	sub	sp, #12
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800a18c:	4b05      	ldr	r3, [pc, #20]	; (800a1a4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a18e:	68da      	ldr	r2, [r3, #12]
 800a190:	4904      	ldr	r1, [pc, #16]	; (800a1a4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4313      	orrs	r3, r2
 800a196:	60cb      	str	r3, [r1, #12]
}
 800a198:	bf00      	nop
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr
 800a1a4:	40010400 	.word	0x40010400

0800a1a8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800a1b0:	4b05      	ldr	r3, [pc, #20]	; (800a1c8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a1b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1b4:	4904      	ldr	r1, [pc, #16]	; (800a1c8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a1bc:	bf00      	nop
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr
 800a1c8:	40010400 	.word	0x40010400

0800a1cc <LL_EXTI_DisableFallingTrig_0_31>:
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800a1d4:	4b06      	ldr	r3, [pc, #24]	; (800a1f0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a1d6:	68da      	ldr	r2, [r3, #12]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	43db      	mvns	r3, r3
 800a1dc:	4904      	ldr	r1, [pc, #16]	; (800a1f0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800a1de:	4013      	ands	r3, r2
 800a1e0:	60cb      	str	r3, [r1, #12]
}
 800a1e2:	bf00      	nop
 800a1e4:	370c      	adds	r7, #12
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	40010400 	.word	0x40010400

0800a1f4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800a1fc:	4b06      	ldr	r3, [pc, #24]	; (800a218 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a1fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	43db      	mvns	r3, r3
 800a204:	4904      	ldr	r1, [pc, #16]	; (800a218 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800a206:	4013      	ands	r3, r2
 800a208:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800a20a:	bf00      	nop
 800a20c:	370c      	adds	r7, #12
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	40010400 	.word	0x40010400

0800a21c <LL_EXTI_IsActiveFlag_0_31>:
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800a224:	4b07      	ldr	r3, [pc, #28]	; (800a244 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800a226:	695a      	ldr	r2, [r3, #20]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4013      	ands	r3, r2
 800a22c:	687a      	ldr	r2, [r7, #4]
 800a22e:	429a      	cmp	r2, r3
 800a230:	d101      	bne.n	800a236 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800a232:	2301      	movs	r3, #1
 800a234:	e000      	b.n	800a238 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800a236:	2300      	movs	r3, #0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	40010400 	.word	0x40010400

0800a248 <LL_EXTI_IsActiveFlag_32_63>:
{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800a250:	4b07      	ldr	r3, [pc, #28]	; (800a270 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 800a252:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	4013      	ands	r3, r2
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d101      	bne.n	800a262 <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800a25e:	2301      	movs	r3, #1
 800a260:	e000      	b.n	800a264 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800a262:	2300      	movs	r3, #0
}
 800a264:	4618      	mov	r0, r3
 800a266:	370c      	adds	r7, #12
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr
 800a270:	40010400 	.word	0x40010400

0800a274 <LL_EXTI_ClearFlag_0_31>:
{
 800a274:	b480      	push	{r7}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800a27c:	4a04      	ldr	r2, [pc, #16]	; (800a290 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6153      	str	r3, [r2, #20]
}
 800a282:	bf00      	nop
 800a284:	370c      	adds	r7, #12
 800a286:	46bd      	mov	sp, r7
 800a288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28c:	4770      	bx	lr
 800a28e:	bf00      	nop
 800a290:	40010400 	.word	0x40010400

0800a294 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800a294:	b480      	push	{r7}
 800a296:	b083      	sub	sp, #12
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800a29c:	4a04      	ldr	r2, [pc, #16]	; (800a2b0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6353      	str	r3, [r2, #52]	; 0x34
}
 800a2a2:	bf00      	nop
 800a2a4:	370c      	adds	r7, #12
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	40010400 	.word	0x40010400

0800a2b4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b088      	sub	sp, #32
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d102      	bne.n	800a2d0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	77fb      	strb	r3, [r7, #31]
 800a2ce:	e180      	b.n	800a5d2 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a2da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a2de:	d102      	bne.n	800a2e6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	77fb      	strb	r3, [r7, #31]
 800a2e4:	e175      	b.n	800a5d2 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	7f5b      	ldrb	r3, [r3, #29]
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d108      	bne.n	800a302 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f7fc fd6d 	bl	8006ddc <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a30c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	695b      	ldr	r3, [r3, #20]
 800a31c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 800a328:	4313      	orrs	r3, r2
 800a32a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	4b98      	ldr	r3, [pc, #608]	; (800a594 <HAL_COMP_Init+0x2e0>)
 800a334:	4013      	ands	r3, r2
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	6812      	ldr	r2, [r2, #0]
 800a33a:	6979      	ldr	r1, [r7, #20]
 800a33c:	430b      	orrs	r3, r1
 800a33e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d015      	beq.n	800a37a <HAL_COMP_Init+0xc6>
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d112      	bne.n	800a37a <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800a354:	4b90      	ldr	r3, [pc, #576]	; (800a598 <HAL_COMP_Init+0x2e4>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	099b      	lsrs	r3, r3, #6
 800a35a:	4a90      	ldr	r2, [pc, #576]	; (800a59c <HAL_COMP_Init+0x2e8>)
 800a35c:	fba2 2303 	umull	r2, r3, r2, r3
 800a360:	099a      	lsrs	r2, r3, #6
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800a36c:	e002      	b.n	800a374 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	3b01      	subs	r3, #1
 800a372:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d1f9      	bne.n	800a36e <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a88      	ldr	r2, [pc, #544]	; (800a5a0 <HAL_COMP_Init+0x2ec>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d028      	beq.n	800a3d6 <HAL_COMP_Init+0x122>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a86      	ldr	r2, [pc, #536]	; (800a5a4 <HAL_COMP_Init+0x2f0>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d020      	beq.n	800a3d0 <HAL_COMP_Init+0x11c>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a85      	ldr	r2, [pc, #532]	; (800a5a8 <HAL_COMP_Init+0x2f4>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d018      	beq.n	800a3ca <HAL_COMP_Init+0x116>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a83      	ldr	r2, [pc, #524]	; (800a5ac <HAL_COMP_Init+0x2f8>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d010      	beq.n	800a3c4 <HAL_COMP_Init+0x110>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a82      	ldr	r2, [pc, #520]	; (800a5b0 <HAL_COMP_Init+0x2fc>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d008      	beq.n	800a3be <HAL_COMP_Init+0x10a>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a80      	ldr	r2, [pc, #512]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d101      	bne.n	800a3ba <HAL_COMP_Init+0x106>
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	e00f      	b.n	800a3da <HAL_COMP_Init+0x126>
 800a3ba:	2302      	movs	r3, #2
 800a3bc:	e00d      	b.n	800a3da <HAL_COMP_Init+0x126>
 800a3be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a3c2:	e00a      	b.n	800a3da <HAL_COMP_Init+0x126>
 800a3c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a3c8:	e007      	b.n	800a3da <HAL_COMP_Init+0x126>
 800a3ca:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800a3ce:	e004      	b.n	800a3da <HAL_COMP_Init+0x126>
 800a3d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a3d4:	e001      	b.n	800a3da <HAL_COMP_Init+0x126>
 800a3d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a3da:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	699b      	ldr	r3, [r3, #24]
 800a3e0:	f003 0303 	and.w	r3, r3, #3
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 80b6 	beq.w	800a556 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	699b      	ldr	r3, [r3, #24]
 800a3ee:	f003 0310 	and.w	r3, r3, #16
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d011      	beq.n	800a41a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a6e      	ldr	r2, [pc, #440]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d004      	beq.n	800a40a <HAL_COMP_Init+0x156>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4a6c      	ldr	r2, [pc, #432]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d103      	bne.n	800a412 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800a40a:	6938      	ldr	r0, [r7, #16]
 800a40c:	f7ff fe80 	bl	800a110 <LL_EXTI_EnableRisingTrig_32_63>
 800a410:	e014      	b.n	800a43c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800a412:	6938      	ldr	r0, [r7, #16]
 800a414:	f7ff fe6a 	bl	800a0ec <LL_EXTI_EnableRisingTrig_0_31>
 800a418:	e010      	b.n	800a43c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a65      	ldr	r2, [pc, #404]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d004      	beq.n	800a42e <HAL_COMP_Init+0x17a>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a63      	ldr	r2, [pc, #396]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d103      	bne.n	800a436 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800a42e:	6938      	ldr	r0, [r7, #16]
 800a430:	f7ff fe94 	bl	800a15c <LL_EXTI_DisableRisingTrig_32_63>
 800a434:	e002      	b.n	800a43c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800a436:	6938      	ldr	r0, [r7, #16]
 800a438:	f7ff fe7c 	bl	800a134 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	699b      	ldr	r3, [r3, #24]
 800a440:	f003 0320 	and.w	r3, r3, #32
 800a444:	2b00      	cmp	r3, #0
 800a446:	d011      	beq.n	800a46c <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a59      	ldr	r2, [pc, #356]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d004      	beq.n	800a45c <HAL_COMP_Init+0x1a8>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a58      	ldr	r2, [pc, #352]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d103      	bne.n	800a464 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800a45c:	6938      	ldr	r0, [r7, #16]
 800a45e:	f7ff fea3 	bl	800a1a8 <LL_EXTI_EnableFallingTrig_32_63>
 800a462:	e014      	b.n	800a48e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800a464:	6938      	ldr	r0, [r7, #16]
 800a466:	f7ff fe8d 	bl	800a184 <LL_EXTI_EnableFallingTrig_0_31>
 800a46a:	e010      	b.n	800a48e <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a50      	ldr	r2, [pc, #320]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d004      	beq.n	800a480 <HAL_COMP_Init+0x1cc>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4a4f      	ldr	r2, [pc, #316]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d103      	bne.n	800a488 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800a480:	6938      	ldr	r0, [r7, #16]
 800a482:	f7ff feb7 	bl	800a1f4 <LL_EXTI_DisableFallingTrig_32_63>
 800a486:	e002      	b.n	800a48e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800a488:	6938      	ldr	r0, [r7, #16]
 800a48a:	f7ff fe9f 	bl	800a1cc <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a48      	ldr	r2, [pc, #288]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d004      	beq.n	800a4a2 <HAL_COMP_Init+0x1ee>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a46      	ldr	r2, [pc, #280]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d103      	bne.n	800a4aa <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800a4a2:	6938      	ldr	r0, [r7, #16]
 800a4a4:	f7ff fef6 	bl	800a294 <LL_EXTI_ClearFlag_32_63>
 800a4a8:	e002      	b.n	800a4b0 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800a4aa:	6938      	ldr	r0, [r7, #16]
 800a4ac:	f7ff fee2 	bl	800a274 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	f003 0302 	and.w	r3, r3, #2
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d011      	beq.n	800a4e0 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a3c      	ldr	r2, [pc, #240]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d004      	beq.n	800a4d0 <HAL_COMP_Init+0x21c>
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4a3b      	ldr	r2, [pc, #236]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d103      	bne.n	800a4d8 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800a4d0:	6938      	ldr	r0, [r7, #16]
 800a4d2:	f7ff fdd1 	bl	800a078 <LL_EXTI_EnableEvent_32_63>
 800a4d6:	e014      	b.n	800a502 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800a4d8:	6938      	ldr	r0, [r7, #16]
 800a4da:	f7ff fdbb 	bl	800a054 <LL_EXTI_EnableEvent_0_31>
 800a4de:	e010      	b.n	800a502 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4a33      	ldr	r2, [pc, #204]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d004      	beq.n	800a4f4 <HAL_COMP_Init+0x240>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	4a32      	ldr	r2, [pc, #200]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d103      	bne.n	800a4fc <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800a4f4:	6938      	ldr	r0, [r7, #16]
 800a4f6:	f7ff fde5 	bl	800a0c4 <LL_EXTI_DisableEvent_32_63>
 800a4fa:	e002      	b.n	800a502 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800a4fc:	6938      	ldr	r0, [r7, #16]
 800a4fe:	f7ff fdcd 	bl	800a09c <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	f003 0301 	and.w	r3, r3, #1
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d011      	beq.n	800a532 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a28      	ldr	r2, [pc, #160]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d004      	beq.n	800a522 <HAL_COMP_Init+0x26e>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a26      	ldr	r2, [pc, #152]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d103      	bne.n	800a52a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800a522:	6938      	ldr	r0, [r7, #16]
 800a524:	f7ff fd5c 	bl	8009fe0 <LL_EXTI_EnableIT_32_63>
 800a528:	e04b      	b.n	800a5c2 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800a52a:	6938      	ldr	r0, [r7, #16]
 800a52c:	f7ff fd46 	bl	8009fbc <LL_EXTI_EnableIT_0_31>
 800a530:	e047      	b.n	800a5c2 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	4a1f      	ldr	r2, [pc, #124]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d004      	beq.n	800a546 <HAL_COMP_Init+0x292>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	4a1d      	ldr	r2, [pc, #116]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d103      	bne.n	800a54e <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800a546:	6938      	ldr	r0, [r7, #16]
 800a548:	f7ff fd70 	bl	800a02c <LL_EXTI_DisableIT_32_63>
 800a54c:	e039      	b.n	800a5c2 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800a54e:	6938      	ldr	r0, [r7, #16]
 800a550:	f7ff fd58 	bl	800a004 <LL_EXTI_DisableIT_0_31>
 800a554:	e035      	b.n	800a5c2 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a16      	ldr	r2, [pc, #88]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d004      	beq.n	800a56a <HAL_COMP_Init+0x2b6>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a14      	ldr	r2, [pc, #80]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d103      	bne.n	800a572 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800a56a:	6938      	ldr	r0, [r7, #16]
 800a56c:	f7ff fdaa 	bl	800a0c4 <LL_EXTI_DisableEvent_32_63>
 800a570:	e002      	b.n	800a578 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800a572:	6938      	ldr	r0, [r7, #16]
 800a574:	f7ff fd92 	bl	800a09c <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	4a0d      	ldr	r2, [pc, #52]	; (800a5b4 <HAL_COMP_Init+0x300>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d004      	beq.n	800a58c <HAL_COMP_Init+0x2d8>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a0c      	ldr	r2, [pc, #48]	; (800a5b8 <HAL_COMP_Init+0x304>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d117      	bne.n	800a5bc <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800a58c:	6938      	ldr	r0, [r7, #16]
 800a58e:	f7ff fd4d 	bl	800a02c <LL_EXTI_DisableIT_32_63>
 800a592:	e016      	b.n	800a5c2 <HAL_COMP_Init+0x30e>
 800a594:	ff007e0f 	.word	0xff007e0f
 800a598:	20000c30 	.word	0x20000c30
 800a59c:	053e2d63 	.word	0x053e2d63
 800a5a0:	40010200 	.word	0x40010200
 800a5a4:	40010204 	.word	0x40010204
 800a5a8:	40010208 	.word	0x40010208
 800a5ac:	4001020c 	.word	0x4001020c
 800a5b0:	40010210 	.word	0x40010210
 800a5b4:	40010214 	.word	0x40010214
 800a5b8:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800a5bc:	6938      	ldr	r0, [r7, #16]
 800a5be:	f7ff fd21 	bl	800a004 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	7f5b      	ldrb	r3, [r3, #29]
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d102      	bne.n	800a5d2 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800a5d2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3720      	adds	r7, #32
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d102      	bne.n	800a5f4 <HAL_COMP_Stop+0x18>
  {
    status = HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	73fb      	strb	r3, [r7, #15]
 800a5f2:	e01d      	b.n	800a630 <HAL_COMP_Stop+0x54>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a602:	d102      	bne.n	800a60a <HAL_COMP_Stop+0x2e>
  {
    status = HAL_ERROR;
 800a604:	2301      	movs	r3, #1
 800a606:	73fb      	strb	r3, [r7, #15]
 800a608:	e012      	b.n	800a630 <HAL_COMP_Stop+0x54>
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
    if(hcomp->State != HAL_COMP_STATE_RESET)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	7f5b      	ldrb	r3, [r3, #29]
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00b      	beq.n	800a62c <HAL_COMP_Stop+0x50>
    {
      /* Disable the selected comparator */
      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f022 0201 	bic.w	r2, r2, #1
 800a622:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_READY;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2201      	movs	r2, #1
 800a628:	775a      	strb	r2, [r3, #29]
 800a62a:	e001      	b.n	800a630 <HAL_COMP_Stop+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a630:	7bfb      	ldrb	r3, [r7, #15]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3714      	adds	r7, #20
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
	...

0800a640 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b084      	sub	sp, #16
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a2f      	ldr	r2, [pc, #188]	; (800a70c <HAL_COMP_IRQHandler+0xcc>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d028      	beq.n	800a6a4 <HAL_COMP_IRQHandler+0x64>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a2e      	ldr	r2, [pc, #184]	; (800a710 <HAL_COMP_IRQHandler+0xd0>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d020      	beq.n	800a69e <HAL_COMP_IRQHandler+0x5e>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a2c      	ldr	r2, [pc, #176]	; (800a714 <HAL_COMP_IRQHandler+0xd4>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d018      	beq.n	800a698 <HAL_COMP_IRQHandler+0x58>
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a2b      	ldr	r2, [pc, #172]	; (800a718 <HAL_COMP_IRQHandler+0xd8>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d010      	beq.n	800a692 <HAL_COMP_IRQHandler+0x52>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a29      	ldr	r2, [pc, #164]	; (800a71c <HAL_COMP_IRQHandler+0xdc>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d008      	beq.n	800a68c <HAL_COMP_IRQHandler+0x4c>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4a28      	ldr	r2, [pc, #160]	; (800a720 <HAL_COMP_IRQHandler+0xe0>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d101      	bne.n	800a688 <HAL_COMP_IRQHandler+0x48>
 800a684:	2301      	movs	r3, #1
 800a686:	e00f      	b.n	800a6a8 <HAL_COMP_IRQHandler+0x68>
 800a688:	2302      	movs	r3, #2
 800a68a:	e00d      	b.n	800a6a8 <HAL_COMP_IRQHandler+0x68>
 800a68c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a690:	e00a      	b.n	800a6a8 <HAL_COMP_IRQHandler+0x68>
 800a692:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a696:	e007      	b.n	800a6a8 <HAL_COMP_IRQHandler+0x68>
 800a698:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800a69c:	e004      	b.n	800a6a8 <HAL_COMP_IRQHandler+0x68>
 800a69e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a6a2:	e001      	b.n	800a6a8 <HAL_COMP_IRQHandler+0x68>
 800a6a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a6a8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
  if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	4a1b      	ldr	r2, [pc, #108]	; (800a720 <HAL_COMP_IRQHandler+0xe0>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d004      	beq.n	800a6c2 <HAL_COMP_IRQHandler+0x82>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a19      	ldr	r2, [pc, #100]	; (800a724 <HAL_COMP_IRQHandler+0xe4>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d108      	bne.n	800a6d4 <HAL_COMP_IRQHandler+0x94>
  {
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800a6c2:	68b8      	ldr	r0, [r7, #8]
 800a6c4:	f7ff fdc0 	bl	800a248 <LL_EXTI_IsActiveFlag_32_63>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d00a      	beq.n	800a6e4 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 800a6ce:	2302      	movs	r3, #2
 800a6d0:	60fb      	str	r3, [r7, #12]
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800a6d2:	e007      	b.n	800a6e4 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800a6d4:	68b8      	ldr	r0, [r7, #8]
 800a6d6:	f7ff fda1 	bl	800a21c <LL_EXTI_IsActiveFlag_0_31>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d001      	beq.n	800a6e4 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif

  if(tmp_comp_exti_flag_set != 0UL)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d00c      	beq.n	800a704 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if(tmp_comp_exti_flag_set == 2UL)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2b02      	cmp	r3, #2
 800a6ee:	d103      	bne.n	800a6f8 <HAL_COMP_IRQHandler+0xb8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800a6f0:	68b8      	ldr	r0, [r7, #8]
 800a6f2:	f7ff fdcf 	bl	800a294 <LL_EXTI_ClearFlag_32_63>
 800a6f6:	e002      	b.n	800a6fe <HAL_COMP_IRQHandler+0xbe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800a6f8:	68b8      	ldr	r0, [r7, #8]
 800a6fa:	f7ff fdbb 	bl	800a274 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f7fd f884 	bl	800780c <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 800a704:	bf00      	nop
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}
 800a70c:	40010200 	.word	0x40010200
 800a710:	40010204 	.word	0x40010204
 800a714:	40010208 	.word	0x40010208
 800a718:	4001020c 	.word	0x4001020c
 800a71c:	40010210 	.word	0x40010210
 800a720:	40010214 	.word	0x40010214
 800a724:	40010218 	.word	0x40010218

0800a728 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	0f9b      	lsrs	r3, r3, #30
 800a738:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <__NVIC_SetPriorityGrouping>:
{
 800a748:	b480      	push	{r7}
 800a74a:	b085      	sub	sp, #20
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f003 0307 	and.w	r3, r3, #7
 800a756:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a758:	4b0c      	ldr	r3, [pc, #48]	; (800a78c <__NVIC_SetPriorityGrouping+0x44>)
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a75e:	68ba      	ldr	r2, [r7, #8]
 800a760:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a764:	4013      	ands	r3, r2
 800a766:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a770:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a77a:	4a04      	ldr	r2, [pc, #16]	; (800a78c <__NVIC_SetPriorityGrouping+0x44>)
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	60d3      	str	r3, [r2, #12]
}
 800a780:	bf00      	nop
 800a782:	3714      	adds	r7, #20
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr
 800a78c:	e000ed00 	.word	0xe000ed00

0800a790 <__NVIC_GetPriorityGrouping>:
{
 800a790:	b480      	push	{r7}
 800a792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a794:	4b04      	ldr	r3, [pc, #16]	; (800a7a8 <__NVIC_GetPriorityGrouping+0x18>)
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	0a1b      	lsrs	r3, r3, #8
 800a79a:	f003 0307 	and.w	r3, r3, #7
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	e000ed00 	.word	0xe000ed00

0800a7ac <__NVIC_EnableIRQ>:
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a7b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	db0b      	blt.n	800a7d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a7be:	79fb      	ldrb	r3, [r7, #7]
 800a7c0:	f003 021f 	and.w	r2, r3, #31
 800a7c4:	4907      	ldr	r1, [pc, #28]	; (800a7e4 <__NVIC_EnableIRQ+0x38>)
 800a7c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7ca:	095b      	lsrs	r3, r3, #5
 800a7cc:	2001      	movs	r0, #1
 800a7ce:	fa00 f202 	lsl.w	r2, r0, r2
 800a7d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a7d6:	bf00      	nop
 800a7d8:	370c      	adds	r7, #12
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	e000e100 	.word	0xe000e100

0800a7e8 <__NVIC_DisableIRQ>:
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a7f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	db10      	blt.n	800a81c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a7fa:	79fb      	ldrb	r3, [r7, #7]
 800a7fc:	f003 021f 	and.w	r2, r3, #31
 800a800:	4909      	ldr	r1, [pc, #36]	; (800a828 <__NVIC_DisableIRQ+0x40>)
 800a802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a806:	095b      	lsrs	r3, r3, #5
 800a808:	2001      	movs	r0, #1
 800a80a:	fa00 f202 	lsl.w	r2, r0, r2
 800a80e:	3320      	adds	r3, #32
 800a810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a814:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a818:	f3bf 8f6f 	isb	sy
}
 800a81c:	bf00      	nop
 800a81e:	370c      	adds	r7, #12
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr
 800a828:	e000e100 	.word	0xe000e100

0800a82c <__NVIC_SetPriority>:
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	6039      	str	r1, [r7, #0]
 800a836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	db0a      	blt.n	800a856 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	b2da      	uxtb	r2, r3
 800a844:	490c      	ldr	r1, [pc, #48]	; (800a878 <__NVIC_SetPriority+0x4c>)
 800a846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a84a:	0112      	lsls	r2, r2, #4
 800a84c:	b2d2      	uxtb	r2, r2
 800a84e:	440b      	add	r3, r1
 800a850:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a854:	e00a      	b.n	800a86c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	b2da      	uxtb	r2, r3
 800a85a:	4908      	ldr	r1, [pc, #32]	; (800a87c <__NVIC_SetPriority+0x50>)
 800a85c:	79fb      	ldrb	r3, [r7, #7]
 800a85e:	f003 030f 	and.w	r3, r3, #15
 800a862:	3b04      	subs	r3, #4
 800a864:	0112      	lsls	r2, r2, #4
 800a866:	b2d2      	uxtb	r2, r2
 800a868:	440b      	add	r3, r1
 800a86a:	761a      	strb	r2, [r3, #24]
}
 800a86c:	bf00      	nop
 800a86e:	370c      	adds	r7, #12
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr
 800a878:	e000e100 	.word	0xe000e100
 800a87c:	e000ed00 	.word	0xe000ed00

0800a880 <NVIC_EncodePriority>:
{
 800a880:	b480      	push	{r7}
 800a882:	b089      	sub	sp, #36	; 0x24
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	60b9      	str	r1, [r7, #8]
 800a88a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f003 0307 	and.w	r3, r3, #7
 800a892:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	f1c3 0307 	rsb	r3, r3, #7
 800a89a:	2b04      	cmp	r3, #4
 800a89c:	bf28      	it	cs
 800a89e:	2304      	movcs	r3, #4
 800a8a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a8a2:	69fb      	ldr	r3, [r7, #28]
 800a8a4:	3304      	adds	r3, #4
 800a8a6:	2b06      	cmp	r3, #6
 800a8a8:	d902      	bls.n	800a8b0 <NVIC_EncodePriority+0x30>
 800a8aa:	69fb      	ldr	r3, [r7, #28]
 800a8ac:	3b03      	subs	r3, #3
 800a8ae:	e000      	b.n	800a8b2 <NVIC_EncodePriority+0x32>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a8b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a8b8:	69bb      	ldr	r3, [r7, #24]
 800a8ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a8be:	43da      	mvns	r2, r3
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	401a      	ands	r2, r3
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a8c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	fa01 f303 	lsl.w	r3, r1, r3
 800a8d2:	43d9      	mvns	r1, r3
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a8d8:	4313      	orrs	r3, r2
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3724      	adds	r7, #36	; 0x24
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr
	...

0800a8e8 <SysTick_Config>:
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a8f8:	d301      	bcc.n	800a8fe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	e00f      	b.n	800a91e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a8fe:	4a0a      	ldr	r2, [pc, #40]	; (800a928 <SysTick_Config+0x40>)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	3b01      	subs	r3, #1
 800a904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a906:	210f      	movs	r1, #15
 800a908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a90c:	f7ff ff8e 	bl	800a82c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a910:	4b05      	ldr	r3, [pc, #20]	; (800a928 <SysTick_Config+0x40>)
 800a912:	2200      	movs	r2, #0
 800a914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a916:	4b04      	ldr	r3, [pc, #16]	; (800a928 <SysTick_Config+0x40>)
 800a918:	2207      	movs	r2, #7
 800a91a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800a91c:	2300      	movs	r3, #0
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3708      	adds	r7, #8
 800a922:	46bd      	mov	sp, r7
 800a924:	bd80      	pop	{r7, pc}
 800a926:	bf00      	nop
 800a928:	e000e010 	.word	0xe000e010

0800a92c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b082      	sub	sp, #8
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7ff ff07 	bl	800a748 <__NVIC_SetPriorityGrouping>
}
 800a93a:	bf00      	nop
 800a93c:	3708      	adds	r7, #8
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}

0800a942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a942:	b580      	push	{r7, lr}
 800a944:	b086      	sub	sp, #24
 800a946:	af00      	add	r7, sp, #0
 800a948:	4603      	mov	r3, r0
 800a94a:	60b9      	str	r1, [r7, #8]
 800a94c:	607a      	str	r2, [r7, #4]
 800a94e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a950:	f7ff ff1e 	bl	800a790 <__NVIC_GetPriorityGrouping>
 800a954:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	68b9      	ldr	r1, [r7, #8]
 800a95a:	6978      	ldr	r0, [r7, #20]
 800a95c:	f7ff ff90 	bl	800a880 <NVIC_EncodePriority>
 800a960:	4602      	mov	r2, r0
 800a962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a966:	4611      	mov	r1, r2
 800a968:	4618      	mov	r0, r3
 800a96a:	f7ff ff5f 	bl	800a82c <__NVIC_SetPriority>
}
 800a96e:	bf00      	nop
 800a970:	3718      	adds	r7, #24
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b082      	sub	sp, #8
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	4603      	mov	r3, r0
 800a97e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a984:	4618      	mov	r0, r3
 800a986:	f7ff ff11 	bl	800a7ac <__NVIC_EnableIRQ>
}
 800a98a:	bf00      	nop
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b082      	sub	sp, #8
 800a996:	af00      	add	r7, sp, #0
 800a998:	4603      	mov	r3, r0
 800a99a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a99c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f7ff ff21 	bl	800a7e8 <__NVIC_DisableIRQ>
}
 800a9a6:	bf00      	nop
 800a9a8:	3708      	adds	r7, #8
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b082      	sub	sp, #8
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f7ff ff96 	bl	800a8e8 <SysTick_Config>
 800a9bc:	4603      	mov	r3, r0
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3708      	adds	r7, #8
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}

0800a9c6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a9c6:	b580      	push	{r7, lr}
 800a9c8:	b082      	sub	sp, #8
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d101      	bne.n	800a9d8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e014      	b.n	800aa02 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	791b      	ldrb	r3, [r3, #4]
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d105      	bne.n	800a9ee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f7fc fab5 	bl	8006f58 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2202      	movs	r2, #2
 800a9f2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3708      	adds	r7, #8
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}

0800aa0a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800aa0a:	b580      	push	{r7, lr}
 800aa0c:	b082      	sub	sp, #8
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
 800aa12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	795b      	ldrb	r3, [r3, #5]
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d101      	bne.n	800aa20 <HAL_DAC_Start+0x16>
 800aa1c:	2302      	movs	r3, #2
 800aa1e:	e043      	b.n	800aaa8 <HAL_DAC_Start+0x9e>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2201      	movs	r2, #1
 800aa24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2202      	movs	r2, #2
 800aa2a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	6819      	ldr	r1, [r3, #0]
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	f003 0310 	and.w	r3, r3, #16
 800aa38:	2201      	movs	r2, #1
 800aa3a:	409a      	lsls	r2, r3
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	430a      	orrs	r2, r1
 800aa42:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800aa44:	2001      	movs	r0, #1
 800aa46:	f7fd fe5b 	bl	8008700 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d10f      	bne.n	800aa70 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800aa5a:	2b02      	cmp	r3, #2
 800aa5c:	d11d      	bne.n	800aa9a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	685a      	ldr	r2, [r3, #4]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f042 0201 	orr.w	r2, r2, #1
 800aa6c:	605a      	str	r2, [r3, #4]
 800aa6e:	e014      	b.n	800aa9a <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	f003 0310 	and.w	r3, r3, #16
 800aa80:	2102      	movs	r1, #2
 800aa82:	fa01 f303 	lsl.w	r3, r1, r3
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d107      	bne.n	800aa9a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	685a      	ldr	r2, [r3, #4]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f042 0202 	orr.w	r2, r2, #2
 800aa98:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800aaa6:	2300      	movs	r3, #0
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3708      	adds	r7, #8
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800aabe:	2300      	movs	r3, #0
 800aac0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	795b      	ldrb	r3, [r3, #5]
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d101      	bne.n	800aace <HAL_DAC_Start_DMA+0x1e>
 800aaca:	2302      	movs	r3, #2
 800aacc:	e0a1      	b.n	800ac12 <HAL_DAC_Start_DMA+0x162>
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2201      	movs	r2, #1
 800aad2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2202      	movs	r2, #2
 800aad8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d12a      	bne.n	800ab36 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	689b      	ldr	r3, [r3, #8]
 800aae4:	4a4d      	ldr	r2, [pc, #308]	; (800ac1c <HAL_DAC_Start_DMA+0x16c>)
 800aae6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	4a4c      	ldr	r2, [pc, #304]	; (800ac20 <HAL_DAC_Start_DMA+0x170>)
 800aaee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	4a4b      	ldr	r2, [pc, #300]	; (800ac24 <HAL_DAC_Start_DMA+0x174>)
 800aaf6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ab06:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800ab08:	6a3b      	ldr	r3, [r7, #32]
 800ab0a:	2b04      	cmp	r3, #4
 800ab0c:	d009      	beq.n	800ab22 <HAL_DAC_Start_DMA+0x72>
 800ab0e:	2b08      	cmp	r3, #8
 800ab10:	d00c      	beq.n	800ab2c <HAL_DAC_Start_DMA+0x7c>
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d000      	beq.n	800ab18 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800ab16:	e039      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	3308      	adds	r3, #8
 800ab1e:	613b      	str	r3, [r7, #16]
        break;
 800ab20:	e034      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	330c      	adds	r3, #12
 800ab28:	613b      	str	r3, [r7, #16]
        break;
 800ab2a:	e02f      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	3310      	adds	r3, #16
 800ab32:	613b      	str	r3, [r7, #16]
        break;
 800ab34:	e02a      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	68db      	ldr	r3, [r3, #12]
 800ab3a:	4a3b      	ldr	r2, [pc, #236]	; (800ac28 <HAL_DAC_Start_DMA+0x178>)
 800ab3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	68db      	ldr	r3, [r3, #12]
 800ab42:	4a3a      	ldr	r2, [pc, #232]	; (800ac2c <HAL_DAC_Start_DMA+0x17c>)
 800ab44:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	4a39      	ldr	r2, [pc, #228]	; (800ac30 <HAL_DAC_Start_DMA+0x180>)
 800ab4c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	681a      	ldr	r2, [r3, #0]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ab5c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800ab5e:	6a3b      	ldr	r3, [r7, #32]
 800ab60:	2b04      	cmp	r3, #4
 800ab62:	d009      	beq.n	800ab78 <HAL_DAC_Start_DMA+0xc8>
 800ab64:	2b08      	cmp	r3, #8
 800ab66:	d00c      	beq.n	800ab82 <HAL_DAC_Start_DMA+0xd2>
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d000      	beq.n	800ab6e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800ab6c:	e00e      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	3314      	adds	r3, #20
 800ab74:	613b      	str	r3, [r7, #16]
        break;
 800ab76:	e009      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	3318      	adds	r3, #24
 800ab7e:	613b      	str	r3, [r7, #16]
        break;
 800ab80:	e004      	b.n	800ab8c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	331c      	adds	r3, #28
 800ab88:	613b      	str	r3, [r7, #16]
        break;
 800ab8a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d111      	bne.n	800abb6 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aba0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	6898      	ldr	r0, [r3, #8]
 800aba6:	6879      	ldr	r1, [r7, #4]
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	693a      	ldr	r2, [r7, #16]
 800abac:	f000 fbd2 	bl	800b354 <HAL_DMA_Start_IT>
 800abb0:	4603      	mov	r3, r0
 800abb2:	75fb      	strb	r3, [r7, #23]
 800abb4:	e010      	b.n	800abd8 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800abc4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	68d8      	ldr	r0, [r3, #12]
 800abca:	6879      	ldr	r1, [r7, #4]
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	693a      	ldr	r2, [r7, #16]
 800abd0:	f000 fbc0 	bl	800b354 <HAL_DMA_Start_IT>
 800abd4:	4603      	mov	r3, r0
 800abd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	2200      	movs	r2, #0
 800abdc:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800abde:	7dfb      	ldrb	r3, [r7, #23]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10f      	bne.n	800ac04 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	6819      	ldr	r1, [r3, #0]
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	f003 0310 	and.w	r3, r3, #16
 800abf0:	2201      	movs	r2, #1
 800abf2:	409a      	lsls	r2, r3
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	430a      	orrs	r2, r1
 800abfa:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800abfc:	2001      	movs	r0, #1
 800abfe:	f7fd fd7f 	bl	8008700 <HAL_Delay>
 800ac02:	e005      	b.n	800ac10 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	691b      	ldr	r3, [r3, #16]
 800ac08:	f043 0204 	orr.w	r2, r3, #4
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800ac10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3718      	adds	r7, #24
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop
 800ac1c:	0800b0f1 	.word	0x0800b0f1
 800ac20:	0800b113 	.word	0x0800b113
 800ac24:	0800b12f 	.word	0x0800b12f
 800ac28:	0800b199 	.word	0x0800b199
 800ac2c:	0800b1bb 	.word	0x0800b1bb
 800ac30:	0800b1d7 	.word	0x0800b1d7

0800ac34 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	6819      	ldr	r1, [r3, #0]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	f003 0310 	and.w	r3, r3, #16
 800ac4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ac4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ac52:	43da      	mvns	r2, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	400a      	ands	r2, r1
 800ac5a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	6819      	ldr	r1, [r3, #0]
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	f003 0310 	and.w	r3, r3, #16
 800ac68:	2201      	movs	r2, #1
 800ac6a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac6e:	43da      	mvns	r2, r3
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	400a      	ands	r2, r1
 800ac76:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800ac78:	2001      	movs	r0, #1
 800ac7a:	f7fd fd41 	bl	8008700 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d10f      	bne.n	800aca4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	4618      	mov	r0, r3
 800ac8a:	f000 fbde 	bl	800b44a <HAL_DMA_Abort>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aca0:	601a      	str	r2, [r3, #0]
 800aca2:	e00e      	b.n	800acc2 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	68db      	ldr	r3, [r3, #12]
 800aca8:	4618      	mov	r0, r3
 800acaa:	f000 fbce 	bl	800b44a <HAL_DMA_Abort>
 800acae:	4603      	mov	r3, r0
 800acb0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681a      	ldr	r2, [r3, #0]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800acc0:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800acc2:	7bfb      	ldrb	r3, [r7, #15]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d003      	beq.n	800acd0 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2204      	movs	r2, #4
 800accc:	711a      	strb	r2, [r3, #4]
 800acce:	e002      	b.n	800acd6 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2201      	movs	r2, #1
 800acd4:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3710      	adds	r7, #16
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b087      	sub	sp, #28
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	60b9      	str	r1, [r7, #8]
 800acea:	607a      	str	r2, [r7, #4]
 800acec:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800acee:	2300      	movs	r3, #0
 800acf0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d105      	bne.n	800ad10 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800ad04:	697a      	ldr	r2, [r7, #20]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4413      	add	r3, r2
 800ad0a:	3308      	adds	r3, #8
 800ad0c:	617b      	str	r3, [r7, #20]
 800ad0e:	e004      	b.n	800ad1a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800ad10:	697a      	ldr	r2, [r7, #20]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	4413      	add	r3, r2
 800ad16:	3314      	adds	r3, #20
 800ad18:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800ad22:	2300      	movs	r3, #0
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	371c      	adds	r7, #28
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800ad38:	bf00      	nop
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800ad4c:	bf00      	nop
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b083      	sub	sp, #12
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800ad60:	bf00      	nop
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b083      	sub	sp, #12
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d103      	bne.n	800ad84 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad82:	e002      	b.n	800ad8a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	370c      	adds	r7, #12
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad94:	4770      	bx	lr
	...

0800ad98 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b08a      	sub	sp, #40	; 0x28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800ada4:	2300      	movs	r3, #0
 800ada6:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	795b      	ldrb	r3, [r3, #5]
 800adac:	2b01      	cmp	r3, #1
 800adae:	d101      	bne.n	800adb4 <HAL_DAC_ConfigChannel+0x1c>
 800adb0:	2302      	movs	r3, #2
 800adb2:	e194      	b.n	800b0de <HAL_DAC_ConfigChannel+0x346>
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2201      	movs	r2, #1
 800adb8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2202      	movs	r2, #2
 800adbe:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	689b      	ldr	r3, [r3, #8]
 800adc4:	2b04      	cmp	r3, #4
 800adc6:	d174      	bne.n	800aeb2 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d137      	bne.n	800ae3e <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800adce:	f7fd fc8b 	bl	80086e8 <HAL_GetTick>
 800add2:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800add4:	e011      	b.n	800adfa <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800add6:	f7fd fc87 	bl	80086e8 <HAL_GetTick>
 800adda:	4602      	mov	r2, r0
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	1ad3      	subs	r3, r2, r3
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d90a      	bls.n	800adfa <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	f043 0208 	orr.w	r2, r3, #8
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	2203      	movs	r2, #3
 800adf4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800adf6:	2303      	movs	r3, #3
 800adf8:	e171      	b.n	800b0de <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d1e6      	bne.n	800add6 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800ae08:	2001      	movs	r0, #1
 800ae0a:	f7fd fc79 	bl	8008700 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	68ba      	ldr	r2, [r7, #8]
 800ae14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ae16:	641a      	str	r2, [r3, #64]	; 0x40
 800ae18:	e01e      	b.n	800ae58 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800ae1a:	f7fd fc65 	bl	80086e8 <HAL_GetTick>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	69fb      	ldr	r3, [r7, #28]
 800ae22:	1ad3      	subs	r3, r2, r3
 800ae24:	2b01      	cmp	r3, #1
 800ae26:	d90a      	bls.n	800ae3e <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	f043 0208 	orr.w	r2, r3, #8
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2203      	movs	r2, #3
 800ae38:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800ae3a:	2303      	movs	r3, #3
 800ae3c:	e14f      	b.n	800b0de <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	dbe8      	blt.n	800ae1a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800ae48:	2001      	movs	r0, #1
 800ae4a:	f7fd fc59 	bl	8008700 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	68ba      	ldr	r2, [r7, #8]
 800ae54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ae56:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f003 0310 	and.w	r3, r3, #16
 800ae64:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800ae68:	fa01 f303 	lsl.w	r3, r1, r3
 800ae6c:	43db      	mvns	r3, r3
 800ae6e:	ea02 0103 	and.w	r1, r2, r3
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f003 0310 	and.w	r3, r3, #16
 800ae7c:	409a      	lsls	r2, r3
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f003 0310 	and.w	r3, r3, #16
 800ae92:	21ff      	movs	r1, #255	; 0xff
 800ae94:	fa01 f303 	lsl.w	r3, r1, r3
 800ae98:	43db      	mvns	r3, r3
 800ae9a:	ea02 0103 	and.w	r1, r2, r3
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f003 0310 	and.w	r3, r3, #16
 800aea8:	409a      	lsls	r2, r3
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	430a      	orrs	r2, r1
 800aeb0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	69db      	ldr	r3, [r3, #28]
 800aeb6:	2b01      	cmp	r3, #1
 800aeb8:	d11d      	bne.n	800aef6 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aec0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f003 0310 	and.w	r3, r3, #16
 800aec8:	221f      	movs	r2, #31
 800aeca:	fa02 f303 	lsl.w	r3, r2, r3
 800aece:	43db      	mvns	r3, r3
 800aed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aed2:	4013      	ands	r3, r2
 800aed4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	6a1b      	ldr	r3, [r3, #32]
 800aeda:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f003 0310 	and.w	r3, r3, #16
 800aee2:	69ba      	ldr	r2, [r7, #24]
 800aee4:	fa02 f303 	lsl.w	r3, r2, r3
 800aee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeea:	4313      	orrs	r3, r2
 800aeec:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aef4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aefc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f003 0310 	and.w	r3, r3, #16
 800af04:	2207      	movs	r2, #7
 800af06:	fa02 f303 	lsl.w	r3, r2, r3
 800af0a:	43db      	mvns	r3, r3
 800af0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af0e:	4013      	ands	r3, r2
 800af10:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	699b      	ldr	r3, [r3, #24]
 800af16:	f003 0301 	and.w	r3, r3, #1
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d002      	beq.n	800af24 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800af1e:	2300      	movs	r3, #0
 800af20:	623b      	str	r3, [r7, #32]
 800af22:	e011      	b.n	800af48 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	699b      	ldr	r3, [r3, #24]
 800af28:	f003 0302 	and.w	r3, r3, #2
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d002      	beq.n	800af36 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800af30:	2301      	movs	r3, #1
 800af32:	623b      	str	r3, [r7, #32]
 800af34:	e008      	b.n	800af48 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	695b      	ldr	r3, [r3, #20]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d102      	bne.n	800af44 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800af3e:	2301      	movs	r3, #1
 800af40:	623b      	str	r3, [r7, #32]
 800af42:	e001      	b.n	800af48 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800af44:	2300      	movs	r3, #0
 800af46:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	689a      	ldr	r2, [r3, #8]
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	695b      	ldr	r3, [r3, #20]
 800af50:	4313      	orrs	r3, r2
 800af52:	6a3a      	ldr	r2, [r7, #32]
 800af54:	4313      	orrs	r3, r2
 800af56:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f003 0310 	and.w	r3, r3, #16
 800af5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af62:	fa02 f303 	lsl.w	r3, r2, r3
 800af66:	43db      	mvns	r3, r3
 800af68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af6a:	4013      	ands	r3, r2
 800af6c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	791b      	ldrb	r3, [r3, #4]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d102      	bne.n	800af7c <HAL_DAC_ConfigChannel+0x1e4>
 800af76:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af7a:	e000      	b.n	800af7e <HAL_DAC_ConfigChannel+0x1e6>
 800af7c:	2300      	movs	r3, #0
 800af7e:	69ba      	ldr	r2, [r7, #24]
 800af80:	4313      	orrs	r3, r2
 800af82:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f003 0310 	and.w	r3, r3, #16
 800af8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af8e:	fa02 f303 	lsl.w	r3, r2, r3
 800af92:	43db      	mvns	r3, r3
 800af94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af96:	4013      	ands	r3, r2
 800af98:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	795b      	ldrb	r3, [r3, #5]
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	d102      	bne.n	800afa8 <HAL_DAC_ConfigChannel+0x210>
 800afa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800afa6:	e000      	b.n	800afaa <HAL_DAC_ConfigChannel+0x212>
 800afa8:	2300      	movs	r3, #0
 800afaa:	69ba      	ldr	r2, [r7, #24]
 800afac:	4313      	orrs	r3, r2
 800afae:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800afb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800afb6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	2b02      	cmp	r3, #2
 800afbe:	d114      	bne.n	800afea <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800afc0:	f001 fbc2 	bl	800c748 <HAL_RCC_GetHCLKFreq>
 800afc4:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	4a47      	ldr	r2, [pc, #284]	; (800b0e8 <HAL_DAC_ConfigChannel+0x350>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d904      	bls.n	800afd8 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800afce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afd4:	627b      	str	r3, [r7, #36]	; 0x24
 800afd6:	e00d      	b.n	800aff4 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	4a44      	ldr	r2, [pc, #272]	; (800b0ec <HAL_DAC_ConfigChannel+0x354>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d909      	bls.n	800aff4 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800afe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afe2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800afe6:	627b      	str	r3, [r7, #36]	; 0x24
 800afe8:	e004      	b.n	800aff4 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aff0:	4313      	orrs	r3, r2
 800aff2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f003 0310 	and.w	r3, r3, #16
 800affa:	69ba      	ldr	r2, [r7, #24]
 800affc:	fa02 f303 	lsl.w	r3, r2, r3
 800b000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b002:	4313      	orrs	r3, r2
 800b004:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b00c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	6819      	ldr	r1, [r3, #0]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f003 0310 	and.w	r3, r3, #16
 800b01a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b01e:	fa02 f303 	lsl.w	r3, r2, r3
 800b022:	43da      	mvns	r2, r3
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	400a      	ands	r2, r1
 800b02a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f003 0310 	and.w	r3, r3, #16
 800b03a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800b03e:	fa02 f303 	lsl.w	r3, r2, r3
 800b042:	43db      	mvns	r3, r3
 800b044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b046:	4013      	ands	r3, r2
 800b048:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	68db      	ldr	r3, [r3, #12]
 800b04e:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f003 0310 	and.w	r3, r3, #16
 800b056:	69ba      	ldr	r2, [r7, #24]
 800b058:	fa02 f303 	lsl.w	r3, r2, r3
 800b05c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b05e:	4313      	orrs	r3, r2
 800b060:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b068:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	6819      	ldr	r1, [r3, #0]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f003 0310 	and.w	r3, r3, #16
 800b076:	22c0      	movs	r2, #192	; 0xc0
 800b078:	fa02 f303 	lsl.w	r3, r2, r3
 800b07c:	43da      	mvns	r2, r3
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	400a      	ands	r2, r1
 800b084:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	68db      	ldr	r3, [r3, #12]
 800b08a:	089b      	lsrs	r3, r3, #2
 800b08c:	f003 030f 	and.w	r3, r3, #15
 800b090:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	691b      	ldr	r3, [r3, #16]
 800b096:	089b      	lsrs	r3, r3, #2
 800b098:	021b      	lsls	r3, r3, #8
 800b09a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b09e:	69ba      	ldr	r2, [r7, #24]
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f003 0310 	and.w	r3, r3, #16
 800b0b0:	f640 710f 	movw	r1, #3855	; 0xf0f
 800b0b4:	fa01 f303 	lsl.w	r3, r1, r3
 800b0b8:	43db      	mvns	r3, r3
 800b0ba:	ea02 0103 	and.w	r1, r2, r3
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	f003 0310 	and.w	r3, r3, #16
 800b0c4:	69ba      	ldr	r2, [r7, #24]
 800b0c6:	409a      	lsls	r2, r3
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	430a      	orrs	r2, r1
 800b0ce:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3728      	adds	r7, #40	; 0x28
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}
 800b0e6:	bf00      	nop
 800b0e8:	09896800 	.word	0x09896800
 800b0ec:	04c4b400 	.word	0x04c4b400

0800b0f0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0fc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800b0fe:	68f8      	ldr	r0, [r7, #12]
 800b100:	f7ff fe16 	bl	800ad30 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2201      	movs	r2, #1
 800b108:	711a      	strb	r2, [r3, #4]
}
 800b10a:	bf00      	nop
 800b10c:	3710      	adds	r7, #16
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}

0800b112 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800b112:	b580      	push	{r7, lr}
 800b114:	b084      	sub	sp, #16
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b11e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800b120:	68f8      	ldr	r0, [r7, #12]
 800b122:	f7ff fe0f 	bl	800ad44 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b126:	bf00      	nop
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}

0800b12e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800b12e:	b580      	push	{r7, lr}
 800b130:	b084      	sub	sp, #16
 800b132:	af00      	add	r7, sp, #0
 800b134:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b13a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	691b      	ldr	r3, [r3, #16]
 800b140:	f043 0204 	orr.w	r2, r3, #4
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800b148:	68f8      	ldr	r0, [r7, #12]
 800b14a:	f7ff fe05 	bl	800ad58 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2201      	movs	r2, #1
 800b152:	711a      	strb	r2, [r3, #4]
}
 800b154:	bf00      	nop
 800b156:	3710      	adds	r7, #16
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}

0800b15c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b15c:	b480      	push	{r7}
 800b15e:	b083      	sub	sp, #12
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800b164:	bf00      	nop
 800b166:	370c      	adds	r7, #12
 800b168:	46bd      	mov	sp, r7
 800b16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16e:	4770      	bx	lr

0800b170 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b170:	b480      	push	{r7}
 800b172:	b083      	sub	sp, #12
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800b178:	bf00      	nop
 800b17a:	370c      	adds	r7, #12
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr

0800b184 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800b184:	b480      	push	{r7}
 800b186:	b083      	sub	sp, #12
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800b18c:	bf00      	nop
 800b18e:	370c      	adds	r7, #12
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1a4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800b1a6:	68f8      	ldr	r0, [r7, #12]
 800b1a8:	f7ff ffd8 	bl	800b15c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	2201      	movs	r2, #1
 800b1b0:	711a      	strb	r2, [r3, #4]
}
 800b1b2:	bf00      	nop
 800b1b4:	3710      	adds	r7, #16
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}

0800b1ba <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b084      	sub	sp, #16
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1c6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f7ff ffd1 	bl	800b170 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800b1ce:	bf00      	nop
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b084      	sub	sp, #16
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1e2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	691b      	ldr	r3, [r3, #16]
 800b1e8:	f043 0204 	orr.w	r2, r3, #4
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800b1f0:	68f8      	ldr	r0, [r7, #12]
 800b1f2:	f7ff ffc7 	bl	800b184 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	711a      	strb	r2, [r3, #4]
}
 800b1fc:	bf00      	nop
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b084      	sub	sp, #16
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d101      	bne.n	800b216 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800b212:	2301      	movs	r3, #1
 800b214:	e08d      	b.n	800b332 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	461a      	mov	r2, r3
 800b21c:	4b47      	ldr	r3, [pc, #284]	; (800b33c <HAL_DMA_Init+0x138>)
 800b21e:	429a      	cmp	r2, r3
 800b220:	d80f      	bhi.n	800b242 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	461a      	mov	r2, r3
 800b228:	4b45      	ldr	r3, [pc, #276]	; (800b340 <HAL_DMA_Init+0x13c>)
 800b22a:	4413      	add	r3, r2
 800b22c:	4a45      	ldr	r2, [pc, #276]	; (800b344 <HAL_DMA_Init+0x140>)
 800b22e:	fba2 2303 	umull	r2, r3, r2, r3
 800b232:	091b      	lsrs	r3, r3, #4
 800b234:	009a      	lsls	r2, r3, #2
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	4a42      	ldr	r2, [pc, #264]	; (800b348 <HAL_DMA_Init+0x144>)
 800b23e:	641a      	str	r2, [r3, #64]	; 0x40
 800b240:	e00e      	b.n	800b260 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	461a      	mov	r2, r3
 800b248:	4b40      	ldr	r3, [pc, #256]	; (800b34c <HAL_DMA_Init+0x148>)
 800b24a:	4413      	add	r3, r2
 800b24c:	4a3d      	ldr	r2, [pc, #244]	; (800b344 <HAL_DMA_Init+0x140>)
 800b24e:	fba2 2303 	umull	r2, r3, r2, r3
 800b252:	091b      	lsrs	r3, r3, #4
 800b254:	009a      	lsls	r2, r3, #2
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a3c      	ldr	r2, [pc, #240]	; (800b350 <HAL_DMA_Init+0x14c>)
 800b25e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2202      	movs	r2, #2
 800b264:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800b276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b27a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800b284:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b290:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	699b      	ldr	r3, [r3, #24]
 800b296:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b29c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6a1b      	ldr	r3, [r3, #32]
 800b2a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68fa      	ldr	r2, [r7, #12]
 800b2b0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 fa10 	bl	800b6d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b2c0:	d102      	bne.n	800b2c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	685a      	ldr	r2, [r3, #4]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2d0:	b2d2      	uxtb	r2, r2
 800b2d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b2dc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d010      	beq.n	800b308 <HAL_DMA_Init+0x104>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	685b      	ldr	r3, [r3, #4]
 800b2ea:	2b04      	cmp	r3, #4
 800b2ec:	d80c      	bhi.n	800b308 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 fa30 	bl	800b754 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b304:	605a      	str	r2, [r3, #4]
 800b306:	e008      	b.n	800b31a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2200      	movs	r2, #0
 800b30c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2200      	movs	r2, #0
 800b312:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2201      	movs	r2, #1
 800b324:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800b330:	2300      	movs	r3, #0
}
 800b332:	4618      	mov	r0, r3
 800b334:	3710      	adds	r7, #16
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}
 800b33a:	bf00      	nop
 800b33c:	40020407 	.word	0x40020407
 800b340:	bffdfff8 	.word	0xbffdfff8
 800b344:	cccccccd 	.word	0xcccccccd
 800b348:	40020000 	.word	0x40020000
 800b34c:	bffdfbf8 	.word	0xbffdfbf8
 800b350:	40020400 	.word	0x40020400

0800b354 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b086      	sub	sp, #24
 800b358:	af00      	add	r7, sp, #0
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	60b9      	str	r1, [r7, #8]
 800b35e:	607a      	str	r2, [r7, #4]
 800b360:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b362:	2300      	movs	r3, #0
 800b364:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d101      	bne.n	800b374 <HAL_DMA_Start_IT+0x20>
 800b370:	2302      	movs	r3, #2
 800b372:	e066      	b.n	800b442 <HAL_DMA_Start_IT+0xee>
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b382:	b2db      	uxtb	r3, r3
 800b384:	2b01      	cmp	r3, #1
 800b386:	d155      	bne.n	800b434 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2202      	movs	r2, #2
 800b38c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2200      	movs	r2, #0
 800b394:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f022 0201 	bic.w	r2, r2, #1
 800b3a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	68b9      	ldr	r1, [r7, #8]
 800b3ac:	68f8      	ldr	r0, [r7, #12]
 800b3ae:	f000 f954 	bl	800b65a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d008      	beq.n	800b3cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	681a      	ldr	r2, [r3, #0]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f042 020e 	orr.w	r2, r2, #14
 800b3c8:	601a      	str	r2, [r3, #0]
 800b3ca:	e00f      	b.n	800b3ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	681a      	ldr	r2, [r3, #0]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f022 0204 	bic.w	r2, r2, #4
 800b3da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f042 020a 	orr.w	r2, r2, #10
 800b3ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d007      	beq.n	800b40a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3fe:	681a      	ldr	r2, [r3, #0]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b408:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d007      	beq.n	800b422 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b41c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b420:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f042 0201 	orr.w	r2, r2, #1
 800b430:	601a      	str	r2, [r3, #0]
 800b432:	e005      	b.n	800b440 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2200      	movs	r2, #0
 800b438:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800b43c:	2302      	movs	r3, #2
 800b43e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800b440:	7dfb      	ldrb	r3, [r7, #23]
}
 800b442:	4618      	mov	r0, r3
 800b444:	3718      	adds	r7, #24
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b44a:	b480      	push	{r7}
 800b44c:	b085      	sub	sp, #20
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b452:	2300      	movs	r3, #0
 800b454:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	2b02      	cmp	r3, #2
 800b460:	d005      	beq.n	800b46e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2204      	movs	r2, #4
 800b466:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	73fb      	strb	r3, [r7, #15]
 800b46c:	e037      	b.n	800b4de <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f022 020e 	bic.w	r2, r2, #14
 800b47c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b488:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b48c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f022 0201 	bic.w	r2, r2, #1
 800b49c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4a2:	f003 021f 	and.w	r2, r3, #31
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4aa:	2101      	movs	r1, #1
 800b4ac:	fa01 f202 	lsl.w	r2, r1, r2
 800b4b0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4b6:	687a      	ldr	r2, [r7, #4]
 800b4b8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b4ba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00c      	beq.n	800b4de <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4c8:	681a      	ldr	r2, [r3, #0]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b4d2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b4dc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800b4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3714      	adds	r7, #20
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b518:	f003 031f 	and.w	r3, r3, #31
 800b51c:	2204      	movs	r2, #4
 800b51e:	409a      	lsls	r2, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	4013      	ands	r3, r2
 800b524:	2b00      	cmp	r3, #0
 800b526:	d026      	beq.n	800b576 <HAL_DMA_IRQHandler+0x7a>
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	f003 0304 	and.w	r3, r3, #4
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d021      	beq.n	800b576 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f003 0320 	and.w	r3, r3, #32
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d107      	bne.n	800b550 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	681a      	ldr	r2, [r3, #0]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f022 0204 	bic.w	r2, r2, #4
 800b54e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b554:	f003 021f 	and.w	r2, r3, #31
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b55c:	2104      	movs	r1, #4
 800b55e:	fa01 f202 	lsl.w	r2, r1, r2
 800b562:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d071      	beq.n	800b650 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b574:	e06c      	b.n	800b650 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b57a:	f003 031f 	and.w	r3, r3, #31
 800b57e:	2202      	movs	r2, #2
 800b580:	409a      	lsls	r2, r3
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	4013      	ands	r3, r2
 800b586:	2b00      	cmp	r3, #0
 800b588:	d02e      	beq.n	800b5e8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	f003 0302 	and.w	r3, r3, #2
 800b590:	2b00      	cmp	r3, #0
 800b592:	d029      	beq.n	800b5e8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f003 0320 	and.w	r3, r3, #32
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d10b      	bne.n	800b5ba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	681a      	ldr	r2, [r3, #0]
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f022 020a 	bic.w	r2, r2, #10
 800b5b0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5be:	f003 021f 	and.w	r2, r3, #31
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5c6:	2102      	movs	r1, #2
 800b5c8:	fa01 f202 	lsl.w	r2, r1, r2
 800b5cc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d038      	beq.n	800b650 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b5e6:	e033      	b.n	800b650 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5ec:	f003 031f 	and.w	r3, r3, #31
 800b5f0:	2208      	movs	r2, #8
 800b5f2:	409a      	lsls	r2, r3
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	4013      	ands	r3, r2
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d02a      	beq.n	800b652 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	f003 0308 	and.w	r3, r3, #8
 800b602:	2b00      	cmp	r3, #0
 800b604:	d025      	beq.n	800b652 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f022 020e 	bic.w	r2, r2, #14
 800b614:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b61a:	f003 021f 	and.w	r2, r3, #31
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b622:	2101      	movs	r1, #1
 800b624:	fa01 f202 	lsl.w	r2, r1, r2
 800b628:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2201      	movs	r2, #1
 800b62e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2200      	movs	r2, #0
 800b63c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b644:	2b00      	cmp	r3, #0
 800b646:	d004      	beq.n	800b652 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b650:	bf00      	nop
 800b652:	bf00      	nop
}
 800b654:	3710      	adds	r7, #16
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}

0800b65a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b65a:	b480      	push	{r7}
 800b65c:	b085      	sub	sp, #20
 800b65e:	af00      	add	r7, sp, #0
 800b660:	60f8      	str	r0, [r7, #12]
 800b662:	60b9      	str	r1, [r7, #8]
 800b664:	607a      	str	r2, [r7, #4]
 800b666:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b66c:	68fa      	ldr	r2, [r7, #12]
 800b66e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b670:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b676:	2b00      	cmp	r3, #0
 800b678:	d004      	beq.n	800b684 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b682:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b688:	f003 021f 	and.w	r2, r3, #31
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b690:	2101      	movs	r1, #1
 800b692:	fa01 f202 	lsl.w	r2, r1, r2
 800b696:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	683a      	ldr	r2, [r7, #0]
 800b69e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	2b10      	cmp	r3, #16
 800b6a6:	d108      	bne.n	800b6ba <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	687a      	ldr	r2, [r7, #4]
 800b6ae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	68ba      	ldr	r2, [r7, #8]
 800b6b6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b6b8:	e007      	b.n	800b6ca <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	687a      	ldr	r2, [r7, #4]
 800b6c8:	60da      	str	r2, [r3, #12]
}
 800b6ca:	bf00      	nop
 800b6cc:	3714      	adds	r7, #20
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr
	...

0800b6d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b087      	sub	sp, #28
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	461a      	mov	r2, r3
 800b6e6:	4b16      	ldr	r3, [pc, #88]	; (800b740 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d802      	bhi.n	800b6f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b6ec:	4b15      	ldr	r3, [pc, #84]	; (800b744 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b6ee:	617b      	str	r3, [r7, #20]
 800b6f0:	e001      	b.n	800b6f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800b6f2:	4b15      	ldr	r3, [pc, #84]	; (800b748 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b6f4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	3b08      	subs	r3, #8
 800b702:	4a12      	ldr	r2, [pc, #72]	; (800b74c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b704:	fba2 2303 	umull	r2, r3, r2, r3
 800b708:	091b      	lsrs	r3, r3, #4
 800b70a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b710:	089b      	lsrs	r3, r3, #2
 800b712:	009a      	lsls	r2, r3, #2
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	4413      	add	r3, r2
 800b718:	461a      	mov	r2, r3
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4a0b      	ldr	r2, [pc, #44]	; (800b750 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b722:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f003 031f 	and.w	r3, r3, #31
 800b72a:	2201      	movs	r2, #1
 800b72c:	409a      	lsls	r2, r3
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	651a      	str	r2, [r3, #80]	; 0x50
}
 800b732:	bf00      	nop
 800b734:	371c      	adds	r7, #28
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop
 800b740:	40020407 	.word	0x40020407
 800b744:	40020800 	.word	0x40020800
 800b748:	40020820 	.word	0x40020820
 800b74c:	cccccccd 	.word	0xcccccccd
 800b750:	40020880 	.word	0x40020880

0800b754 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b754:	b480      	push	{r7}
 800b756:	b085      	sub	sp, #20
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	b2db      	uxtb	r3, r3
 800b762:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b764:	68fa      	ldr	r2, [r7, #12]
 800b766:	4b0b      	ldr	r3, [pc, #44]	; (800b794 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b768:	4413      	add	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	461a      	mov	r2, r3
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	4a08      	ldr	r2, [pc, #32]	; (800b798 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b776:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	3b01      	subs	r3, #1
 800b77c:	f003 031f 	and.w	r3, r3, #31
 800b780:	2201      	movs	r2, #1
 800b782:	409a      	lsls	r2, r3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800b788:	bf00      	nop
 800b78a:	3714      	adds	r7, #20
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr
 800b794:	1000823f 	.word	0x1000823f
 800b798:	40020940 	.word	0x40020940

0800b79c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b087      	sub	sp, #28
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b7aa:	e15a      	b.n	800ba62 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	2101      	movs	r1, #1
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	fa01 f303 	lsl.w	r3, r1, r3
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	f000 814c 	beq.w	800ba5c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	2b01      	cmp	r3, #1
 800b7ca:	d00b      	beq.n	800b7e4 <HAL_GPIO_Init+0x48>
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	2b02      	cmp	r3, #2
 800b7d2:	d007      	beq.n	800b7e4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b7d8:	2b11      	cmp	r3, #17
 800b7da:	d003      	beq.n	800b7e4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	2b12      	cmp	r3, #18
 800b7e2:	d130      	bne.n	800b846 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	005b      	lsls	r3, r3, #1
 800b7ee:	2203      	movs	r2, #3
 800b7f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7f4:	43db      	mvns	r3, r3
 800b7f6:	693a      	ldr	r2, [r7, #16]
 800b7f8:	4013      	ands	r3, r2
 800b7fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	68da      	ldr	r2, [r3, #12]
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	005b      	lsls	r3, r3, #1
 800b804:	fa02 f303 	lsl.w	r3, r2, r3
 800b808:	693a      	ldr	r2, [r7, #16]
 800b80a:	4313      	orrs	r3, r2
 800b80c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	693a      	ldr	r2, [r7, #16]
 800b812:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	685b      	ldr	r3, [r3, #4]
 800b818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b81a:	2201      	movs	r2, #1
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	fa02 f303 	lsl.w	r3, r2, r3
 800b822:	43db      	mvns	r3, r3
 800b824:	693a      	ldr	r2, [r7, #16]
 800b826:	4013      	ands	r3, r2
 800b828:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	685b      	ldr	r3, [r3, #4]
 800b82e:	091b      	lsrs	r3, r3, #4
 800b830:	f003 0201 	and.w	r2, r3, #1
 800b834:	697b      	ldr	r3, [r7, #20]
 800b836:	fa02 f303 	lsl.w	r3, r2, r3
 800b83a:	693a      	ldr	r2, [r7, #16]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	693a      	ldr	r2, [r7, #16]
 800b844:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	005b      	lsls	r3, r3, #1
 800b850:	2203      	movs	r2, #3
 800b852:	fa02 f303 	lsl.w	r3, r2, r3
 800b856:	43db      	mvns	r3, r3
 800b858:	693a      	ldr	r2, [r7, #16]
 800b85a:	4013      	ands	r3, r2
 800b85c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	689a      	ldr	r2, [r3, #8]
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	005b      	lsls	r3, r3, #1
 800b866:	fa02 f303 	lsl.w	r3, r2, r3
 800b86a:	693a      	ldr	r2, [r7, #16]
 800b86c:	4313      	orrs	r3, r2
 800b86e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	693a      	ldr	r2, [r7, #16]
 800b874:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	2b02      	cmp	r3, #2
 800b87c:	d003      	beq.n	800b886 <HAL_GPIO_Init+0xea>
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	2b12      	cmp	r3, #18
 800b884:	d123      	bne.n	800b8ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	08da      	lsrs	r2, r3, #3
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	3208      	adds	r2, #8
 800b88e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b892:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	f003 0307 	and.w	r3, r3, #7
 800b89a:	009b      	lsls	r3, r3, #2
 800b89c:	220f      	movs	r2, #15
 800b89e:	fa02 f303 	lsl.w	r3, r2, r3
 800b8a2:	43db      	mvns	r3, r3
 800b8a4:	693a      	ldr	r2, [r7, #16]
 800b8a6:	4013      	ands	r3, r2
 800b8a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	691a      	ldr	r2, [r3, #16]
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	f003 0307 	and.w	r3, r3, #7
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	08da      	lsrs	r2, r3, #3
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	3208      	adds	r2, #8
 800b8c8:	6939      	ldr	r1, [r7, #16]
 800b8ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	005b      	lsls	r3, r3, #1
 800b8d8:	2203      	movs	r2, #3
 800b8da:	fa02 f303 	lsl.w	r3, r2, r3
 800b8de:	43db      	mvns	r3, r3
 800b8e0:	693a      	ldr	r2, [r7, #16]
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	f003 0203 	and.w	r2, r3, #3
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	005b      	lsls	r3, r3, #1
 800b8f2:	fa02 f303 	lsl.w	r3, r2, r3
 800b8f6:	693a      	ldr	r2, [r7, #16]
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	693a      	ldr	r2, [r7, #16]
 800b900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	f000 80a6 	beq.w	800ba5c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b910:	4b5b      	ldr	r3, [pc, #364]	; (800ba80 <HAL_GPIO_Init+0x2e4>)
 800b912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b914:	4a5a      	ldr	r2, [pc, #360]	; (800ba80 <HAL_GPIO_Init+0x2e4>)
 800b916:	f043 0301 	orr.w	r3, r3, #1
 800b91a:	6613      	str	r3, [r2, #96]	; 0x60
 800b91c:	4b58      	ldr	r3, [pc, #352]	; (800ba80 <HAL_GPIO_Init+0x2e4>)
 800b91e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b920:	f003 0301 	and.w	r3, r3, #1
 800b924:	60bb      	str	r3, [r7, #8]
 800b926:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b928:	4a56      	ldr	r2, [pc, #344]	; (800ba84 <HAL_GPIO_Init+0x2e8>)
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	089b      	lsrs	r3, r3, #2
 800b92e:	3302      	adds	r3, #2
 800b930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b934:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	f003 0303 	and.w	r3, r3, #3
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	220f      	movs	r2, #15
 800b940:	fa02 f303 	lsl.w	r3, r2, r3
 800b944:	43db      	mvns	r3, r3
 800b946:	693a      	ldr	r2, [r7, #16]
 800b948:	4013      	ands	r3, r2
 800b94a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b952:	d01f      	beq.n	800b994 <HAL_GPIO_Init+0x1f8>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	4a4c      	ldr	r2, [pc, #304]	; (800ba88 <HAL_GPIO_Init+0x2ec>)
 800b958:	4293      	cmp	r3, r2
 800b95a:	d019      	beq.n	800b990 <HAL_GPIO_Init+0x1f4>
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	4a4b      	ldr	r2, [pc, #300]	; (800ba8c <HAL_GPIO_Init+0x2f0>)
 800b960:	4293      	cmp	r3, r2
 800b962:	d013      	beq.n	800b98c <HAL_GPIO_Init+0x1f0>
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	4a4a      	ldr	r2, [pc, #296]	; (800ba90 <HAL_GPIO_Init+0x2f4>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d00d      	beq.n	800b988 <HAL_GPIO_Init+0x1ec>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	4a49      	ldr	r2, [pc, #292]	; (800ba94 <HAL_GPIO_Init+0x2f8>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d007      	beq.n	800b984 <HAL_GPIO_Init+0x1e8>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a48      	ldr	r2, [pc, #288]	; (800ba98 <HAL_GPIO_Init+0x2fc>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d101      	bne.n	800b980 <HAL_GPIO_Init+0x1e4>
 800b97c:	2305      	movs	r3, #5
 800b97e:	e00a      	b.n	800b996 <HAL_GPIO_Init+0x1fa>
 800b980:	2306      	movs	r3, #6
 800b982:	e008      	b.n	800b996 <HAL_GPIO_Init+0x1fa>
 800b984:	2304      	movs	r3, #4
 800b986:	e006      	b.n	800b996 <HAL_GPIO_Init+0x1fa>
 800b988:	2303      	movs	r3, #3
 800b98a:	e004      	b.n	800b996 <HAL_GPIO_Init+0x1fa>
 800b98c:	2302      	movs	r3, #2
 800b98e:	e002      	b.n	800b996 <HAL_GPIO_Init+0x1fa>
 800b990:	2301      	movs	r3, #1
 800b992:	e000      	b.n	800b996 <HAL_GPIO_Init+0x1fa>
 800b994:	2300      	movs	r3, #0
 800b996:	697a      	ldr	r2, [r7, #20]
 800b998:	f002 0203 	and.w	r2, r2, #3
 800b99c:	0092      	lsls	r2, r2, #2
 800b99e:	4093      	lsls	r3, r2
 800b9a0:	693a      	ldr	r2, [r7, #16]
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b9a6:	4937      	ldr	r1, [pc, #220]	; (800ba84 <HAL_GPIO_Init+0x2e8>)
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	089b      	lsrs	r3, r3, #2
 800b9ac:	3302      	adds	r3, #2
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b9b4:	4b39      	ldr	r3, [pc, #228]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	43db      	mvns	r3, r3
 800b9be:	693a      	ldr	r2, [r7, #16]
 800b9c0:	4013      	ands	r3, r2
 800b9c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d003      	beq.n	800b9d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b9d0:	693a      	ldr	r2, [r7, #16]
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b9d8:	4a30      	ldr	r2, [pc, #192]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800b9de:	4b2f      	ldr	r3, [pc, #188]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800b9e0:	685b      	ldr	r3, [r3, #4]
 800b9e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	43db      	mvns	r3, r3
 800b9e8:	693a      	ldr	r2, [r7, #16]
 800b9ea:	4013      	ands	r3, r2
 800b9ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	685b      	ldr	r3, [r3, #4]
 800b9f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d003      	beq.n	800ba02 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b9fa:	693a      	ldr	r2, [r7, #16]
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	4313      	orrs	r3, r2
 800ba00:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ba02:	4a26      	ldr	r2, [pc, #152]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ba08:	4b24      	ldr	r3, [pc, #144]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800ba0a:	689b      	ldr	r3, [r3, #8]
 800ba0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	43db      	mvns	r3, r3
 800ba12:	693a      	ldr	r2, [r7, #16]
 800ba14:	4013      	ands	r3, r2
 800ba16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d003      	beq.n	800ba2c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800ba24:	693a      	ldr	r2, [r7, #16]
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ba2c:	4a1b      	ldr	r2, [pc, #108]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ba32:	4b1a      	ldr	r3, [pc, #104]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	43db      	mvns	r3, r3
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	4013      	ands	r3, r2
 800ba40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d003      	beq.n	800ba56 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800ba4e:	693a      	ldr	r2, [r7, #16]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	4313      	orrs	r3, r2
 800ba54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ba56:	4a11      	ldr	r2, [pc, #68]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	fa22 f303 	lsr.w	r3, r2, r3
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f47f ae9d 	bne.w	800b7ac <HAL_GPIO_Init+0x10>
  }
}
 800ba72:	bf00      	nop
 800ba74:	371c      	adds	r7, #28
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	40021000 	.word	0x40021000
 800ba84:	40010000 	.word	0x40010000
 800ba88:	48000400 	.word	0x48000400
 800ba8c:	48000800 	.word	0x48000800
 800ba90:	48000c00 	.word	0x48000c00
 800ba94:	48001000 	.word	0x48001000
 800ba98:	48001400 	.word	0x48001400
 800ba9c:	40010400 	.word	0x40010400

0800baa0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b087      	sub	sp, #28
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800baaa:	2300      	movs	r3, #0
 800baac:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800baae:	e0bd      	b.n	800bc2c <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800bab0:	2201      	movs	r2, #1
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	fa02 f303 	lsl.w	r3, r2, r3
 800bab8:	683a      	ldr	r2, [r7, #0]
 800baba:	4013      	ands	r3, r2
 800babc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	f000 80b0 	beq.w	800bc26 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800bac6:	4a60      	ldr	r2, [pc, #384]	; (800bc48 <HAL_GPIO_DeInit+0x1a8>)
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	089b      	lsrs	r3, r3, #2
 800bacc:	3302      	adds	r3, #2
 800bace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bad2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	f003 0303 	and.w	r3, r3, #3
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	220f      	movs	r2, #15
 800bade:	fa02 f303 	lsl.w	r3, r2, r3
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	4013      	ands	r3, r2
 800bae6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800baee:	d01f      	beq.n	800bb30 <HAL_GPIO_DeInit+0x90>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	4a56      	ldr	r2, [pc, #344]	; (800bc4c <HAL_GPIO_DeInit+0x1ac>)
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d019      	beq.n	800bb2c <HAL_GPIO_DeInit+0x8c>
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	4a55      	ldr	r2, [pc, #340]	; (800bc50 <HAL_GPIO_DeInit+0x1b0>)
 800bafc:	4293      	cmp	r3, r2
 800bafe:	d013      	beq.n	800bb28 <HAL_GPIO_DeInit+0x88>
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	4a54      	ldr	r2, [pc, #336]	; (800bc54 <HAL_GPIO_DeInit+0x1b4>)
 800bb04:	4293      	cmp	r3, r2
 800bb06:	d00d      	beq.n	800bb24 <HAL_GPIO_DeInit+0x84>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	4a53      	ldr	r2, [pc, #332]	; (800bc58 <HAL_GPIO_DeInit+0x1b8>)
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d007      	beq.n	800bb20 <HAL_GPIO_DeInit+0x80>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	4a52      	ldr	r2, [pc, #328]	; (800bc5c <HAL_GPIO_DeInit+0x1bc>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d101      	bne.n	800bb1c <HAL_GPIO_DeInit+0x7c>
 800bb18:	2305      	movs	r3, #5
 800bb1a:	e00a      	b.n	800bb32 <HAL_GPIO_DeInit+0x92>
 800bb1c:	2306      	movs	r3, #6
 800bb1e:	e008      	b.n	800bb32 <HAL_GPIO_DeInit+0x92>
 800bb20:	2304      	movs	r3, #4
 800bb22:	e006      	b.n	800bb32 <HAL_GPIO_DeInit+0x92>
 800bb24:	2303      	movs	r3, #3
 800bb26:	e004      	b.n	800bb32 <HAL_GPIO_DeInit+0x92>
 800bb28:	2302      	movs	r3, #2
 800bb2a:	e002      	b.n	800bb32 <HAL_GPIO_DeInit+0x92>
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	e000      	b.n	800bb32 <HAL_GPIO_DeInit+0x92>
 800bb30:	2300      	movs	r3, #0
 800bb32:	697a      	ldr	r2, [r7, #20]
 800bb34:	f002 0203 	and.w	r2, r2, #3
 800bb38:	0092      	lsls	r2, r2, #2
 800bb3a:	4093      	lsls	r3, r2
 800bb3c:	68fa      	ldr	r2, [r7, #12]
 800bb3e:	429a      	cmp	r2, r3
 800bb40:	d132      	bne.n	800bba8 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800bb42:	4b47      	ldr	r3, [pc, #284]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	43db      	mvns	r3, r3
 800bb4a:	4945      	ldr	r1, [pc, #276]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb4c:	4013      	ands	r3, r2
 800bb4e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800bb50:	4b43      	ldr	r3, [pc, #268]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb52:	685a      	ldr	r2, [r3, #4]
 800bb54:	693b      	ldr	r3, [r7, #16]
 800bb56:	43db      	mvns	r3, r3
 800bb58:	4941      	ldr	r1, [pc, #260]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb5a:	4013      	ands	r3, r2
 800bb5c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800bb5e:	4b40      	ldr	r3, [pc, #256]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb60:	689a      	ldr	r2, [r3, #8]
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	43db      	mvns	r3, r3
 800bb66:	493e      	ldr	r1, [pc, #248]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb68:	4013      	ands	r3, r2
 800bb6a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800bb6c:	4b3c      	ldr	r3, [pc, #240]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb6e:	68da      	ldr	r2, [r3, #12]
 800bb70:	693b      	ldr	r3, [r7, #16]
 800bb72:	43db      	mvns	r3, r3
 800bb74:	493a      	ldr	r1, [pc, #232]	; (800bc60 <HAL_GPIO_DeInit+0x1c0>)
 800bb76:	4013      	ands	r3, r2
 800bb78:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	f003 0303 	and.w	r3, r3, #3
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	220f      	movs	r2, #15
 800bb84:	fa02 f303 	lsl.w	r3, r2, r3
 800bb88:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800bb8a:	4a2f      	ldr	r2, [pc, #188]	; (800bc48 <HAL_GPIO_DeInit+0x1a8>)
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	089b      	lsrs	r3, r3, #2
 800bb90:	3302      	adds	r3, #2
 800bb92:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	43da      	mvns	r2, r3
 800bb9a:	482b      	ldr	r0, [pc, #172]	; (800bc48 <HAL_GPIO_DeInit+0x1a8>)
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	089b      	lsrs	r3, r3, #2
 800bba0:	400a      	ands	r2, r1
 800bba2:	3302      	adds	r3, #2
 800bba4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	005b      	lsls	r3, r3, #1
 800bbb0:	2103      	movs	r1, #3
 800bbb2:	fa01 f303 	lsl.w	r3, r1, r3
 800bbb6:	431a      	orrs	r2, r3
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	08da      	lsrs	r2, r3, #3
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	3208      	adds	r2, #8
 800bbc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	f003 0307 	and.w	r3, r3, #7
 800bbce:	009b      	lsls	r3, r3, #2
 800bbd0:	220f      	movs	r2, #15
 800bbd2:	fa02 f303 	lsl.w	r3, r2, r3
 800bbd6:	43db      	mvns	r3, r3
 800bbd8:	697a      	ldr	r2, [r7, #20]
 800bbda:	08d2      	lsrs	r2, r2, #3
 800bbdc:	4019      	ands	r1, r3
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	3208      	adds	r2, #8
 800bbe2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	68da      	ldr	r2, [r3, #12]
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	005b      	lsls	r3, r3, #1
 800bbee:	2103      	movs	r1, #3
 800bbf0:	fa01 f303 	lsl.w	r3, r1, r3
 800bbf4:	43db      	mvns	r3, r3
 800bbf6:	401a      	ands	r2, r3
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	685a      	ldr	r2, [r3, #4]
 800bc00:	2101      	movs	r1, #1
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	fa01 f303 	lsl.w	r3, r1, r3
 800bc08:	43db      	mvns	r3, r3
 800bc0a:	401a      	ands	r2, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	689a      	ldr	r2, [r3, #8]
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	005b      	lsls	r3, r3, #1
 800bc18:	2103      	movs	r1, #3
 800bc1a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc1e:	43db      	mvns	r3, r3
 800bc20:	401a      	ands	r2, r3
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	609a      	str	r2, [r3, #8]
    }

    position++;
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	3301      	adds	r3, #1
 800bc2a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800bc2c:	683a      	ldr	r2, [r7, #0]
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	fa22 f303 	lsr.w	r3, r2, r3
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	f47f af3b 	bne.w	800bab0 <HAL_GPIO_DeInit+0x10>
  }
}
 800bc3a:	bf00      	nop
 800bc3c:	371c      	adds	r7, #28
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc44:	4770      	bx	lr
 800bc46:	bf00      	nop
 800bc48:	40010000 	.word	0x40010000
 800bc4c:	48000400 	.word	0x48000400
 800bc50:	48000800 	.word	0x48000800
 800bc54:	48000c00 	.word	0x48000c00
 800bc58:	48001000 	.word	0x48001000
 800bc5c:	48001400 	.word	0x48001400
 800bc60:	40010400 	.word	0x40010400

0800bc64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b083      	sub	sp, #12
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	807b      	strh	r3, [r7, #2]
 800bc70:	4613      	mov	r3, r2
 800bc72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bc74:	787b      	ldrb	r3, [r7, #1]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d003      	beq.n	800bc82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bc7a:	887a      	ldrh	r2, [r7, #2]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bc80:	e002      	b.n	800bc88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bc82:	887a      	ldrh	r2, [r7, #2]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bc88:	bf00      	nop
 800bc8a:	370c      	adds	r7, #12
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc92:	4770      	bx	lr

0800bc94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800bc94:	b480      	push	{r7}
 800bc96:	b085      	sub	sp, #20
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d141      	bne.n	800bd26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800bca2:	4b4b      	ldr	r3, [pc, #300]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bcaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bcae:	d131      	bne.n	800bd14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bcb0:	4b47      	ldr	r3, [pc, #284]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bcb6:	4a46      	ldr	r2, [pc, #280]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bcbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bcc0:	4b43      	ldr	r3, [pc, #268]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bcc8:	4a41      	ldr	r2, [pc, #260]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bcce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bcd0:	4b40      	ldr	r3, [pc, #256]	; (800bdd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	2232      	movs	r2, #50	; 0x32
 800bcd6:	fb02 f303 	mul.w	r3, r2, r3
 800bcda:	4a3f      	ldr	r2, [pc, #252]	; (800bdd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bcdc:	fba2 2303 	umull	r2, r3, r2, r3
 800bce0:	0c9b      	lsrs	r3, r3, #18
 800bce2:	3301      	adds	r3, #1
 800bce4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bce6:	e002      	b.n	800bcee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	3b01      	subs	r3, #1
 800bcec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bcee:	4b38      	ldr	r3, [pc, #224]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcf0:	695b      	ldr	r3, [r3, #20]
 800bcf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bcf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bcfa:	d102      	bne.n	800bd02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d1f2      	bne.n	800bce8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bd02:	4b33      	ldr	r3, [pc, #204]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd04:	695b      	ldr	r3, [r3, #20]
 800bd06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd0e:	d158      	bne.n	800bdc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bd10:	2303      	movs	r3, #3
 800bd12:	e057      	b.n	800bdc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bd14:	4b2e      	ldr	r3, [pc, #184]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd1a:	4a2d      	ldr	r2, [pc, #180]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800bd24:	e04d      	b.n	800bdc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd2c:	d141      	bne.n	800bdb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800bd2e:	4b28      	ldr	r3, [pc, #160]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bd36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd3a:	d131      	bne.n	800bda0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bd3c:	4b24      	ldr	r3, [pc, #144]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd42:	4a23      	ldr	r2, [pc, #140]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bd4c:	4b20      	ldr	r3, [pc, #128]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bd54:	4a1e      	ldr	r2, [pc, #120]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bd5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bd5c:	4b1d      	ldr	r3, [pc, #116]	; (800bdd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	2232      	movs	r2, #50	; 0x32
 800bd62:	fb02 f303 	mul.w	r3, r2, r3
 800bd66:	4a1c      	ldr	r2, [pc, #112]	; (800bdd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bd68:	fba2 2303 	umull	r2, r3, r2, r3
 800bd6c:	0c9b      	lsrs	r3, r3, #18
 800bd6e:	3301      	adds	r3, #1
 800bd70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bd72:	e002      	b.n	800bd7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	3b01      	subs	r3, #1
 800bd78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bd7a:	4b15      	ldr	r3, [pc, #84]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd7c:	695b      	ldr	r3, [r3, #20]
 800bd7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd86:	d102      	bne.n	800bd8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d1f2      	bne.n	800bd74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bd8e:	4b10      	ldr	r3, [pc, #64]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd90:	695b      	ldr	r3, [r3, #20]
 800bd92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd9a:	d112      	bne.n	800bdc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bd9c:	2303      	movs	r3, #3
 800bd9e:	e011      	b.n	800bdc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bda0:	4b0b      	ldr	r3, [pc, #44]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bda2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bda6:	4a0a      	ldr	r2, [pc, #40]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bda8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bdac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800bdb0:	e007      	b.n	800bdc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bdb2:	4b07      	ldr	r3, [pc, #28]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bdba:	4a05      	ldr	r2, [pc, #20]	; (800bdd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bdbc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bdc0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800bdc2:	2300      	movs	r3, #0
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3714      	adds	r7, #20
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdce:	4770      	bx	lr
 800bdd0:	40007000 	.word	0x40007000
 800bdd4:	20000c30 	.word	0x20000c30
 800bdd8:	431bde83 	.word	0x431bde83

0800bddc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b088      	sub	sp, #32
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d101      	bne.n	800bdee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bdea:	2301      	movs	r3, #1
 800bdec:	e308      	b.n	800c400 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d075      	beq.n	800bee6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bdfa:	4ba3      	ldr	r3, [pc, #652]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bdfc:	689b      	ldr	r3, [r3, #8]
 800bdfe:	f003 030c 	and.w	r3, r3, #12
 800be02:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800be04:	4ba0      	ldr	r3, [pc, #640]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	f003 0303 	and.w	r3, r3, #3
 800be0c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	2b0c      	cmp	r3, #12
 800be12:	d102      	bne.n	800be1a <HAL_RCC_OscConfig+0x3e>
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	2b03      	cmp	r3, #3
 800be18:	d002      	beq.n	800be20 <HAL_RCC_OscConfig+0x44>
 800be1a:	69bb      	ldr	r3, [r7, #24]
 800be1c:	2b08      	cmp	r3, #8
 800be1e:	d10b      	bne.n	800be38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800be20:	4b99      	ldr	r3, [pc, #612]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d05b      	beq.n	800bee4 <HAL_RCC_OscConfig+0x108>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d157      	bne.n	800bee4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800be34:	2301      	movs	r3, #1
 800be36:	e2e3      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be40:	d106      	bne.n	800be50 <HAL_RCC_OscConfig+0x74>
 800be42:	4b91      	ldr	r3, [pc, #580]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	4a90      	ldr	r2, [pc, #576]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800be4c:	6013      	str	r3, [r2, #0]
 800be4e:	e01d      	b.n	800be8c <HAL_RCC_OscConfig+0xb0>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800be58:	d10c      	bne.n	800be74 <HAL_RCC_OscConfig+0x98>
 800be5a:	4b8b      	ldr	r3, [pc, #556]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	4a8a      	ldr	r2, [pc, #552]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800be64:	6013      	str	r3, [r2, #0]
 800be66:	4b88      	ldr	r3, [pc, #544]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4a87      	ldr	r2, [pc, #540]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800be70:	6013      	str	r3, [r2, #0]
 800be72:	e00b      	b.n	800be8c <HAL_RCC_OscConfig+0xb0>
 800be74:	4b84      	ldr	r3, [pc, #528]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4a83      	ldr	r2, [pc, #524]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800be7e:	6013      	str	r3, [r2, #0]
 800be80:	4b81      	ldr	r3, [pc, #516]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	4a80      	ldr	r2, [pc, #512]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800be86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800be8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	685b      	ldr	r3, [r3, #4]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d013      	beq.n	800bebc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be94:	f7fc fc28 	bl	80086e8 <HAL_GetTick>
 800be98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800be9a:	e008      	b.n	800beae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be9c:	f7fc fc24 	bl	80086e8 <HAL_GetTick>
 800bea0:	4602      	mov	r2, r0
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	1ad3      	subs	r3, r2, r3
 800bea6:	2b64      	cmp	r3, #100	; 0x64
 800bea8:	d901      	bls.n	800beae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800beaa:	2303      	movs	r3, #3
 800beac:	e2a8      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800beae:	4b76      	ldr	r3, [pc, #472]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d0f0      	beq.n	800be9c <HAL_RCC_OscConfig+0xc0>
 800beba:	e014      	b.n	800bee6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bebc:	f7fc fc14 	bl	80086e8 <HAL_GetTick>
 800bec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bec2:	e008      	b.n	800bed6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bec4:	f7fc fc10 	bl	80086e8 <HAL_GetTick>
 800bec8:	4602      	mov	r2, r0
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	1ad3      	subs	r3, r2, r3
 800bece:	2b64      	cmp	r3, #100	; 0x64
 800bed0:	d901      	bls.n	800bed6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bed2:	2303      	movs	r3, #3
 800bed4:	e294      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bed6:	4b6c      	ldr	r3, [pc, #432]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d1f0      	bne.n	800bec4 <HAL_RCC_OscConfig+0xe8>
 800bee2:	e000      	b.n	800bee6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f003 0302 	and.w	r3, r3, #2
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d075      	beq.n	800bfde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bef2:	4b65      	ldr	r3, [pc, #404]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bef4:	689b      	ldr	r3, [r3, #8]
 800bef6:	f003 030c 	and.w	r3, r3, #12
 800befa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800befc:	4b62      	ldr	r3, [pc, #392]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800befe:	68db      	ldr	r3, [r3, #12]
 800bf00:	f003 0303 	and.w	r3, r3, #3
 800bf04:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800bf06:	69bb      	ldr	r3, [r7, #24]
 800bf08:	2b0c      	cmp	r3, #12
 800bf0a:	d102      	bne.n	800bf12 <HAL_RCC_OscConfig+0x136>
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	2b02      	cmp	r3, #2
 800bf10:	d002      	beq.n	800bf18 <HAL_RCC_OscConfig+0x13c>
 800bf12:	69bb      	ldr	r3, [r7, #24]
 800bf14:	2b04      	cmp	r3, #4
 800bf16:	d11f      	bne.n	800bf58 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bf18:	4b5b      	ldr	r3, [pc, #364]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d005      	beq.n	800bf30 <HAL_RCC_OscConfig+0x154>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d101      	bne.n	800bf30 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	e267      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bf30:	4b55      	ldr	r3, [pc, #340]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	691b      	ldr	r3, [r3, #16]
 800bf3c:	061b      	lsls	r3, r3, #24
 800bf3e:	4952      	ldr	r1, [pc, #328]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf40:	4313      	orrs	r3, r2
 800bf42:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bf44:	4b51      	ldr	r3, [pc, #324]	; (800c08c <HAL_RCC_OscConfig+0x2b0>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	4618      	mov	r0, r3
 800bf4a:	f7fc fb81 	bl	8008650 <HAL_InitTick>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d043      	beq.n	800bfdc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bf54:	2301      	movs	r3, #1
 800bf56:	e253      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d023      	beq.n	800bfa8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bf60:	4b49      	ldr	r3, [pc, #292]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a48      	ldr	r2, [pc, #288]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf6c:	f7fc fbbc 	bl	80086e8 <HAL_GetTick>
 800bf70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bf72:	e008      	b.n	800bf86 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bf74:	f7fc fbb8 	bl	80086e8 <HAL_GetTick>
 800bf78:	4602      	mov	r2, r0
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	1ad3      	subs	r3, r2, r3
 800bf7e:	2b02      	cmp	r3, #2
 800bf80:	d901      	bls.n	800bf86 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bf82:	2303      	movs	r3, #3
 800bf84:	e23c      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bf86:	4b40      	ldr	r3, [pc, #256]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d0f0      	beq.n	800bf74 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bf92:	4b3d      	ldr	r3, [pc, #244]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	691b      	ldr	r3, [r3, #16]
 800bf9e:	061b      	lsls	r3, r3, #24
 800bfa0:	4939      	ldr	r1, [pc, #228]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bfa2:	4313      	orrs	r3, r2
 800bfa4:	604b      	str	r3, [r1, #4]
 800bfa6:	e01a      	b.n	800bfde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bfa8:	4b37      	ldr	r3, [pc, #220]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	4a36      	ldr	r2, [pc, #216]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bfae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bfb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfb4:	f7fc fb98 	bl	80086e8 <HAL_GetTick>
 800bfb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bfba:	e008      	b.n	800bfce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bfbc:	f7fc fb94 	bl	80086e8 <HAL_GetTick>
 800bfc0:	4602      	mov	r2, r0
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	1ad3      	subs	r3, r2, r3
 800bfc6:	2b02      	cmp	r3, #2
 800bfc8:	d901      	bls.n	800bfce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bfca:	2303      	movs	r3, #3
 800bfcc:	e218      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bfce:	4b2e      	ldr	r3, [pc, #184]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1f0      	bne.n	800bfbc <HAL_RCC_OscConfig+0x1e0>
 800bfda:	e000      	b.n	800bfde <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bfdc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f003 0308 	and.w	r3, r3, #8
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d03c      	beq.n	800c064 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	695b      	ldr	r3, [r3, #20]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d01c      	beq.n	800c02c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bff2:	4b25      	ldr	r3, [pc, #148]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bff8:	4a23      	ldr	r2, [pc, #140]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800bffa:	f043 0301 	orr.w	r3, r3, #1
 800bffe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c002:	f7fc fb71 	bl	80086e8 <HAL_GetTick>
 800c006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c008:	e008      	b.n	800c01c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c00a:	f7fc fb6d 	bl	80086e8 <HAL_GetTick>
 800c00e:	4602      	mov	r2, r0
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	1ad3      	subs	r3, r2, r3
 800c014:	2b02      	cmp	r3, #2
 800c016:	d901      	bls.n	800c01c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c018:	2303      	movs	r3, #3
 800c01a:	e1f1      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c01c:	4b1a      	ldr	r3, [pc, #104]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800c01e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c022:	f003 0302 	and.w	r3, r3, #2
 800c026:	2b00      	cmp	r3, #0
 800c028:	d0ef      	beq.n	800c00a <HAL_RCC_OscConfig+0x22e>
 800c02a:	e01b      	b.n	800c064 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c02c:	4b16      	ldr	r3, [pc, #88]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800c02e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c032:	4a15      	ldr	r2, [pc, #84]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800c034:	f023 0301 	bic.w	r3, r3, #1
 800c038:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c03c:	f7fc fb54 	bl	80086e8 <HAL_GetTick>
 800c040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c042:	e008      	b.n	800c056 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c044:	f7fc fb50 	bl	80086e8 <HAL_GetTick>
 800c048:	4602      	mov	r2, r0
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	1ad3      	subs	r3, r2, r3
 800c04e:	2b02      	cmp	r3, #2
 800c050:	d901      	bls.n	800c056 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800c052:	2303      	movs	r3, #3
 800c054:	e1d4      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c056:	4b0c      	ldr	r3, [pc, #48]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800c058:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c05c:	f003 0302 	and.w	r3, r3, #2
 800c060:	2b00      	cmp	r3, #0
 800c062:	d1ef      	bne.n	800c044 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	f003 0304 	and.w	r3, r3, #4
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	f000 80ab 	beq.w	800c1c8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c072:	2300      	movs	r3, #0
 800c074:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c076:	4b04      	ldr	r3, [pc, #16]	; (800c088 <HAL_RCC_OscConfig+0x2ac>)
 800c078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c07a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d106      	bne.n	800c090 <HAL_RCC_OscConfig+0x2b4>
 800c082:	2301      	movs	r3, #1
 800c084:	e005      	b.n	800c092 <HAL_RCC_OscConfig+0x2b6>
 800c086:	bf00      	nop
 800c088:	40021000 	.word	0x40021000
 800c08c:	20000c34 	.word	0x20000c34
 800c090:	2300      	movs	r3, #0
 800c092:	2b00      	cmp	r3, #0
 800c094:	d00d      	beq.n	800c0b2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c096:	4baf      	ldr	r3, [pc, #700]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c09a:	4aae      	ldr	r2, [pc, #696]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c09c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c0a0:	6593      	str	r3, [r2, #88]	; 0x58
 800c0a2:	4bac      	ldr	r3, [pc, #688]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c0a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c0aa:	60fb      	str	r3, [r7, #12]
 800c0ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c0b2:	4ba9      	ldr	r3, [pc, #676]	; (800c358 <HAL_RCC_OscConfig+0x57c>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d118      	bne.n	800c0f0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c0be:	4ba6      	ldr	r3, [pc, #664]	; (800c358 <HAL_RCC_OscConfig+0x57c>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	4aa5      	ldr	r2, [pc, #660]	; (800c358 <HAL_RCC_OscConfig+0x57c>)
 800c0c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c0c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c0ca:	f7fc fb0d 	bl	80086e8 <HAL_GetTick>
 800c0ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c0d0:	e008      	b.n	800c0e4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c0d2:	f7fc fb09 	bl	80086e8 <HAL_GetTick>
 800c0d6:	4602      	mov	r2, r0
 800c0d8:	693b      	ldr	r3, [r7, #16]
 800c0da:	1ad3      	subs	r3, r2, r3
 800c0dc:	2b02      	cmp	r3, #2
 800c0de:	d901      	bls.n	800c0e4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	e18d      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c0e4:	4b9c      	ldr	r3, [pc, #624]	; (800c358 <HAL_RCC_OscConfig+0x57c>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d0f0      	beq.n	800c0d2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	689b      	ldr	r3, [r3, #8]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d108      	bne.n	800c10a <HAL_RCC_OscConfig+0x32e>
 800c0f8:	4b96      	ldr	r3, [pc, #600]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c0fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0fe:	4a95      	ldr	r2, [pc, #596]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c100:	f043 0301 	orr.w	r3, r3, #1
 800c104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c108:	e024      	b.n	800c154 <HAL_RCC_OscConfig+0x378>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	2b05      	cmp	r3, #5
 800c110:	d110      	bne.n	800c134 <HAL_RCC_OscConfig+0x358>
 800c112:	4b90      	ldr	r3, [pc, #576]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c118:	4a8e      	ldr	r2, [pc, #568]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c11a:	f043 0304 	orr.w	r3, r3, #4
 800c11e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c122:	4b8c      	ldr	r3, [pc, #560]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c128:	4a8a      	ldr	r2, [pc, #552]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c12a:	f043 0301 	orr.w	r3, r3, #1
 800c12e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c132:	e00f      	b.n	800c154 <HAL_RCC_OscConfig+0x378>
 800c134:	4b87      	ldr	r3, [pc, #540]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c13a:	4a86      	ldr	r2, [pc, #536]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c13c:	f023 0301 	bic.w	r3, r3, #1
 800c140:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c144:	4b83      	ldr	r3, [pc, #524]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c14a:	4a82      	ldr	r2, [pc, #520]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c14c:	f023 0304 	bic.w	r3, r3, #4
 800c150:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d016      	beq.n	800c18a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c15c:	f7fc fac4 	bl	80086e8 <HAL_GetTick>
 800c160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c162:	e00a      	b.n	800c17a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c164:	f7fc fac0 	bl	80086e8 <HAL_GetTick>
 800c168:	4602      	mov	r2, r0
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	1ad3      	subs	r3, r2, r3
 800c16e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c172:	4293      	cmp	r3, r2
 800c174:	d901      	bls.n	800c17a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	e142      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c17a:	4b76      	ldr	r3, [pc, #472]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c17c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c180:	f003 0302 	and.w	r3, r3, #2
 800c184:	2b00      	cmp	r3, #0
 800c186:	d0ed      	beq.n	800c164 <HAL_RCC_OscConfig+0x388>
 800c188:	e015      	b.n	800c1b6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c18a:	f7fc faad 	bl	80086e8 <HAL_GetTick>
 800c18e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c190:	e00a      	b.n	800c1a8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c192:	f7fc faa9 	bl	80086e8 <HAL_GetTick>
 800c196:	4602      	mov	r2, r0
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	1ad3      	subs	r3, r2, r3
 800c19c:	f241 3288 	movw	r2, #5000	; 0x1388
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d901      	bls.n	800c1a8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800c1a4:	2303      	movs	r3, #3
 800c1a6:	e12b      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c1a8:	4b6a      	ldr	r3, [pc, #424]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c1aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1ae:	f003 0302 	and.w	r3, r3, #2
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d1ed      	bne.n	800c192 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c1b6:	7ffb      	ldrb	r3, [r7, #31]
 800c1b8:	2b01      	cmp	r3, #1
 800c1ba:	d105      	bne.n	800c1c8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c1bc:	4b65      	ldr	r3, [pc, #404]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c1be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1c0:	4a64      	ldr	r2, [pc, #400]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c1c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c1c6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f003 0320 	and.w	r3, r3, #32
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d03c      	beq.n	800c24e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	699b      	ldr	r3, [r3, #24]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d01c      	beq.n	800c216 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c1dc:	4b5d      	ldr	r3, [pc, #372]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c1de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c1e2:	4a5c      	ldr	r2, [pc, #368]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c1e4:	f043 0301 	orr.w	r3, r3, #1
 800c1e8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c1ec:	f7fc fa7c 	bl	80086e8 <HAL_GetTick>
 800c1f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c1f2:	e008      	b.n	800c206 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c1f4:	f7fc fa78 	bl	80086e8 <HAL_GetTick>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d901      	bls.n	800c206 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800c202:	2303      	movs	r3, #3
 800c204:	e0fc      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c206:	4b53      	ldr	r3, [pc, #332]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c208:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c20c:	f003 0302 	and.w	r3, r3, #2
 800c210:	2b00      	cmp	r3, #0
 800c212:	d0ef      	beq.n	800c1f4 <HAL_RCC_OscConfig+0x418>
 800c214:	e01b      	b.n	800c24e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c216:	4b4f      	ldr	r3, [pc, #316]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c218:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c21c:	4a4d      	ldr	r2, [pc, #308]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c21e:	f023 0301 	bic.w	r3, r3, #1
 800c222:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c226:	f7fc fa5f 	bl	80086e8 <HAL_GetTick>
 800c22a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c22c:	e008      	b.n	800c240 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c22e:	f7fc fa5b 	bl	80086e8 <HAL_GetTick>
 800c232:	4602      	mov	r2, r0
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	1ad3      	subs	r3, r2, r3
 800c238:	2b02      	cmp	r3, #2
 800c23a:	d901      	bls.n	800c240 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800c23c:	2303      	movs	r3, #3
 800c23e:	e0df      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c240:	4b44      	ldr	r3, [pc, #272]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c242:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c246:	f003 0302 	and.w	r3, r3, #2
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d1ef      	bne.n	800c22e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	69db      	ldr	r3, [r3, #28]
 800c252:	2b00      	cmp	r3, #0
 800c254:	f000 80d3 	beq.w	800c3fe <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c258:	4b3e      	ldr	r3, [pc, #248]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	f003 030c 	and.w	r3, r3, #12
 800c260:	2b0c      	cmp	r3, #12
 800c262:	f000 808d 	beq.w	800c380 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	69db      	ldr	r3, [r3, #28]
 800c26a:	2b02      	cmp	r3, #2
 800c26c:	d15a      	bne.n	800c324 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c26e:	4b39      	ldr	r3, [pc, #228]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a38      	ldr	r2, [pc, #224]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c274:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c278:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c27a:	f7fc fa35 	bl	80086e8 <HAL_GetTick>
 800c27e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c280:	e008      	b.n	800c294 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c282:	f7fc fa31 	bl	80086e8 <HAL_GetTick>
 800c286:	4602      	mov	r2, r0
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	1ad3      	subs	r3, r2, r3
 800c28c:	2b02      	cmp	r3, #2
 800c28e:	d901      	bls.n	800c294 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800c290:	2303      	movs	r3, #3
 800c292:	e0b5      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c294:	4b2f      	ldr	r3, [pc, #188]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1f0      	bne.n	800c282 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c2a0:	4b2c      	ldr	r3, [pc, #176]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c2a2:	68da      	ldr	r2, [r3, #12]
 800c2a4:	4b2d      	ldr	r3, [pc, #180]	; (800c35c <HAL_RCC_OscConfig+0x580>)
 800c2a6:	4013      	ands	r3, r2
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	6a11      	ldr	r1, [r2, #32]
 800c2ac:	687a      	ldr	r2, [r7, #4]
 800c2ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c2b0:	3a01      	subs	r2, #1
 800c2b2:	0112      	lsls	r2, r2, #4
 800c2b4:	4311      	orrs	r1, r2
 800c2b6:	687a      	ldr	r2, [r7, #4]
 800c2b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800c2ba:	0212      	lsls	r2, r2, #8
 800c2bc:	4311      	orrs	r1, r2
 800c2be:	687a      	ldr	r2, [r7, #4]
 800c2c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c2c2:	0852      	lsrs	r2, r2, #1
 800c2c4:	3a01      	subs	r2, #1
 800c2c6:	0552      	lsls	r2, r2, #21
 800c2c8:	4311      	orrs	r1, r2
 800c2ca:	687a      	ldr	r2, [r7, #4]
 800c2cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c2ce:	0852      	lsrs	r2, r2, #1
 800c2d0:	3a01      	subs	r2, #1
 800c2d2:	0652      	lsls	r2, r2, #25
 800c2d4:	4311      	orrs	r1, r2
 800c2d6:	687a      	ldr	r2, [r7, #4]
 800c2d8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c2da:	06d2      	lsls	r2, r2, #27
 800c2dc:	430a      	orrs	r2, r1
 800c2de:	491d      	ldr	r1, [pc, #116]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c2e4:	4b1b      	ldr	r3, [pc, #108]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	4a1a      	ldr	r2, [pc, #104]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c2ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c2ee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c2f0:	4b18      	ldr	r3, [pc, #96]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	4a17      	ldr	r2, [pc, #92]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c2f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c2fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2fc:	f7fc f9f4 	bl	80086e8 <HAL_GetTick>
 800c300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c302:	e008      	b.n	800c316 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c304:	f7fc f9f0 	bl	80086e8 <HAL_GetTick>
 800c308:	4602      	mov	r2, r0
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	1ad3      	subs	r3, r2, r3
 800c30e:	2b02      	cmp	r3, #2
 800c310:	d901      	bls.n	800c316 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800c312:	2303      	movs	r3, #3
 800c314:	e074      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c316:	4b0f      	ldr	r3, [pc, #60]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d0f0      	beq.n	800c304 <HAL_RCC_OscConfig+0x528>
 800c322:	e06c      	b.n	800c3fe <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c324:	4b0b      	ldr	r3, [pc, #44]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	4a0a      	ldr	r2, [pc, #40]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c32a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c32e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800c330:	4b08      	ldr	r3, [pc, #32]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c332:	68db      	ldr	r3, [r3, #12]
 800c334:	4a07      	ldr	r2, [pc, #28]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c336:	f023 0303 	bic.w	r3, r3, #3
 800c33a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c33c:	4b05      	ldr	r3, [pc, #20]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c33e:	68db      	ldr	r3, [r3, #12]
 800c340:	4a04      	ldr	r2, [pc, #16]	; (800c354 <HAL_RCC_OscConfig+0x578>)
 800c342:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800c346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c34a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c34c:	f7fc f9cc 	bl	80086e8 <HAL_GetTick>
 800c350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c352:	e00e      	b.n	800c372 <HAL_RCC_OscConfig+0x596>
 800c354:	40021000 	.word	0x40021000
 800c358:	40007000 	.word	0x40007000
 800c35c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c360:	f7fc f9c2 	bl	80086e8 <HAL_GetTick>
 800c364:	4602      	mov	r2, r0
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	1ad3      	subs	r3, r2, r3
 800c36a:	2b02      	cmp	r3, #2
 800c36c:	d901      	bls.n	800c372 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800c36e:	2303      	movs	r3, #3
 800c370:	e046      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c372:	4b25      	ldr	r3, [pc, #148]	; (800c408 <HAL_RCC_OscConfig+0x62c>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d1f0      	bne.n	800c360 <HAL_RCC_OscConfig+0x584>
 800c37e:	e03e      	b.n	800c3fe <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	69db      	ldr	r3, [r3, #28]
 800c384:	2b01      	cmp	r3, #1
 800c386:	d101      	bne.n	800c38c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800c388:	2301      	movs	r3, #1
 800c38a:	e039      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800c38c:	4b1e      	ldr	r3, [pc, #120]	; (800c408 <HAL_RCC_OscConfig+0x62c>)
 800c38e:	68db      	ldr	r3, [r3, #12]
 800c390:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c392:	697b      	ldr	r3, [r7, #20]
 800c394:	f003 0203 	and.w	r2, r3, #3
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6a1b      	ldr	r3, [r3, #32]
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d12c      	bne.n	800c3fa <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3aa:	3b01      	subs	r3, #1
 800c3ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c3ae:	429a      	cmp	r2, r3
 800c3b0:	d123      	bne.n	800c3fa <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c3b2:	697b      	ldr	r3, [r7, #20]
 800c3b4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c3be:	429a      	cmp	r2, r3
 800c3c0:	d11b      	bne.n	800c3fa <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d113      	bne.n	800c3fa <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3dc:	085b      	lsrs	r3, r3, #1
 800c3de:	3b01      	subs	r3, #1
 800c3e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d109      	bne.n	800c3fa <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c3e6:	697b      	ldr	r3, [r7, #20]
 800c3e8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3f0:	085b      	lsrs	r3, r3, #1
 800c3f2:	3b01      	subs	r3, #1
 800c3f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d001      	beq.n	800c3fe <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	e000      	b.n	800c400 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800c3fe:	2300      	movs	r3, #0
}
 800c400:	4618      	mov	r0, r3
 800c402:	3720      	adds	r7, #32
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}
 800c408:	40021000 	.word	0x40021000

0800c40c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b086      	sub	sp, #24
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
 800c414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c416:	2300      	movs	r3, #0
 800c418:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d101      	bne.n	800c424 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c420:	2301      	movs	r3, #1
 800c422:	e11e      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c424:	4b91      	ldr	r3, [pc, #580]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f003 030f 	and.w	r3, r3, #15
 800c42c:	683a      	ldr	r2, [r7, #0]
 800c42e:	429a      	cmp	r2, r3
 800c430:	d910      	bls.n	800c454 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c432:	4b8e      	ldr	r3, [pc, #568]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f023 020f 	bic.w	r2, r3, #15
 800c43a:	498c      	ldr	r1, [pc, #560]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	4313      	orrs	r3, r2
 800c440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c442:	4b8a      	ldr	r3, [pc, #552]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f003 030f 	and.w	r3, r3, #15
 800c44a:	683a      	ldr	r2, [r7, #0]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d001      	beq.n	800c454 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c450:	2301      	movs	r3, #1
 800c452:	e106      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f003 0301 	and.w	r3, r3, #1
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d073      	beq.n	800c548 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	685b      	ldr	r3, [r3, #4]
 800c464:	2b03      	cmp	r3, #3
 800c466:	d129      	bne.n	800c4bc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c468:	4b81      	ldr	r3, [pc, #516]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	e0f4      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c478:	f000 f972 	bl	800c760 <RCC_GetSysClockFreqFromPLLSource>
 800c47c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	4a7c      	ldr	r2, [pc, #496]	; (800c674 <HAL_RCC_ClockConfig+0x268>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d93f      	bls.n	800c506 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c486:	4b7a      	ldr	r3, [pc, #488]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c488:	689b      	ldr	r3, [r3, #8]
 800c48a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d009      	beq.n	800c4a6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d033      	beq.n	800c506 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d12f      	bne.n	800c506 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c4a6:	4b72      	ldr	r3, [pc, #456]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c4ae:	4a70      	ldr	r2, [pc, #448]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c4b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c4b6:	2380      	movs	r3, #128	; 0x80
 800c4b8:	617b      	str	r3, [r7, #20]
 800c4ba:	e024      	b.n	800c506 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	2b02      	cmp	r3, #2
 800c4c2:	d107      	bne.n	800c4d4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c4c4:	4b6a      	ldr	r3, [pc, #424]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d109      	bne.n	800c4e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	e0c6      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c4d4:	4b66      	ldr	r3, [pc, #408]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d101      	bne.n	800c4e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e0be      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c4e4:	f000 f8ce 	bl	800c684 <HAL_RCC_GetSysClockFreq>
 800c4e8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c4ea:	693b      	ldr	r3, [r7, #16]
 800c4ec:	4a61      	ldr	r2, [pc, #388]	; (800c674 <HAL_RCC_ClockConfig+0x268>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d909      	bls.n	800c506 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c4f2:	4b5f      	ldr	r3, [pc, #380]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c4f4:	689b      	ldr	r3, [r3, #8]
 800c4f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c4fa:	4a5d      	ldr	r2, [pc, #372]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c4fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c500:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c502:	2380      	movs	r3, #128	; 0x80
 800c504:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c506:	4b5a      	ldr	r3, [pc, #360]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c508:	689b      	ldr	r3, [r3, #8]
 800c50a:	f023 0203 	bic.w	r2, r3, #3
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	685b      	ldr	r3, [r3, #4]
 800c512:	4957      	ldr	r1, [pc, #348]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c514:	4313      	orrs	r3, r2
 800c516:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c518:	f7fc f8e6 	bl	80086e8 <HAL_GetTick>
 800c51c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c51e:	e00a      	b.n	800c536 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c520:	f7fc f8e2 	bl	80086e8 <HAL_GetTick>
 800c524:	4602      	mov	r2, r0
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	1ad3      	subs	r3, r2, r3
 800c52a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c52e:	4293      	cmp	r3, r2
 800c530:	d901      	bls.n	800c536 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c532:	2303      	movs	r3, #3
 800c534:	e095      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c536:	4b4e      	ldr	r3, [pc, #312]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c538:	689b      	ldr	r3, [r3, #8]
 800c53a:	f003 020c 	and.w	r2, r3, #12
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	685b      	ldr	r3, [r3, #4]
 800c542:	009b      	lsls	r3, r3, #2
 800c544:	429a      	cmp	r2, r3
 800c546:	d1eb      	bne.n	800c520 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	f003 0302 	and.w	r3, r3, #2
 800c550:	2b00      	cmp	r3, #0
 800c552:	d023      	beq.n	800c59c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f003 0304 	and.w	r3, r3, #4
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d005      	beq.n	800c56c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c560:	4b43      	ldr	r3, [pc, #268]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	4a42      	ldr	r2, [pc, #264]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c566:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800c56a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f003 0308 	and.w	r3, r3, #8
 800c574:	2b00      	cmp	r3, #0
 800c576:	d007      	beq.n	800c588 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c578:	4b3d      	ldr	r3, [pc, #244]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c580:	4a3b      	ldr	r2, [pc, #236]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c582:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800c586:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c588:	4b39      	ldr	r3, [pc, #228]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c58a:	689b      	ldr	r3, [r3, #8]
 800c58c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	689b      	ldr	r3, [r3, #8]
 800c594:	4936      	ldr	r1, [pc, #216]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c596:	4313      	orrs	r3, r2
 800c598:	608b      	str	r3, [r1, #8]
 800c59a:	e008      	b.n	800c5ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	2b80      	cmp	r3, #128	; 0x80
 800c5a0:	d105      	bne.n	800c5ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c5a2:	4b33      	ldr	r3, [pc, #204]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	4a32      	ldr	r2, [pc, #200]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c5a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c5ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c5ae:	4b2f      	ldr	r3, [pc, #188]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f003 030f 	and.w	r3, r3, #15
 800c5b6:	683a      	ldr	r2, [r7, #0]
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d21d      	bcs.n	800c5f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c5bc:	4b2b      	ldr	r3, [pc, #172]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f023 020f 	bic.w	r2, r3, #15
 800c5c4:	4929      	ldr	r1, [pc, #164]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c5cc:	f7fc f88c 	bl	80086e8 <HAL_GetTick>
 800c5d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c5d2:	e00a      	b.n	800c5ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c5d4:	f7fc f888 	bl	80086e8 <HAL_GetTick>
 800c5d8:	4602      	mov	r2, r0
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	1ad3      	subs	r3, r2, r3
 800c5de:	f241 3288 	movw	r2, #5000	; 0x1388
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d901      	bls.n	800c5ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c5e6:	2303      	movs	r3, #3
 800c5e8:	e03b      	b.n	800c662 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c5ea:	4b20      	ldr	r3, [pc, #128]	; (800c66c <HAL_RCC_ClockConfig+0x260>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	f003 030f 	and.w	r3, r3, #15
 800c5f2:	683a      	ldr	r2, [r7, #0]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d1ed      	bne.n	800c5d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f003 0304 	and.w	r3, r3, #4
 800c600:	2b00      	cmp	r3, #0
 800c602:	d008      	beq.n	800c616 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c604:	4b1a      	ldr	r3, [pc, #104]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c606:	689b      	ldr	r3, [r3, #8]
 800c608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	68db      	ldr	r3, [r3, #12]
 800c610:	4917      	ldr	r1, [pc, #92]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c612:	4313      	orrs	r3, r2
 800c614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f003 0308 	and.w	r3, r3, #8
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d009      	beq.n	800c636 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c622:	4b13      	ldr	r3, [pc, #76]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c624:	689b      	ldr	r3, [r3, #8]
 800c626:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	691b      	ldr	r3, [r3, #16]
 800c62e:	00db      	lsls	r3, r3, #3
 800c630:	490f      	ldr	r1, [pc, #60]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c632:	4313      	orrs	r3, r2
 800c634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c636:	f000 f825 	bl	800c684 <HAL_RCC_GetSysClockFreq>
 800c63a:	4601      	mov	r1, r0
 800c63c:	4b0c      	ldr	r3, [pc, #48]	; (800c670 <HAL_RCC_ClockConfig+0x264>)
 800c63e:	689b      	ldr	r3, [r3, #8]
 800c640:	091b      	lsrs	r3, r3, #4
 800c642:	f003 030f 	and.w	r3, r3, #15
 800c646:	4a0c      	ldr	r2, [pc, #48]	; (800c678 <HAL_RCC_ClockConfig+0x26c>)
 800c648:	5cd3      	ldrb	r3, [r2, r3]
 800c64a:	f003 031f 	and.w	r3, r3, #31
 800c64e:	fa21 f303 	lsr.w	r3, r1, r3
 800c652:	4a0a      	ldr	r2, [pc, #40]	; (800c67c <HAL_RCC_ClockConfig+0x270>)
 800c654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c656:	4b0a      	ldr	r3, [pc, #40]	; (800c680 <HAL_RCC_ClockConfig+0x274>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	4618      	mov	r0, r3
 800c65c:	f7fb fff8 	bl	8008650 <HAL_InitTick>
 800c660:	4603      	mov	r3, r0
}
 800c662:	4618      	mov	r0, r3
 800c664:	3718      	adds	r7, #24
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
 800c66a:	bf00      	nop
 800c66c:	40022000 	.word	0x40022000
 800c670:	40021000 	.word	0x40021000
 800c674:	04c4b400 	.word	0x04c4b400
 800c678:	08015030 	.word	0x08015030
 800c67c:	20000c30 	.word	0x20000c30
 800c680:	20000c34 	.word	0x20000c34

0800c684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c684:	b480      	push	{r7}
 800c686:	b087      	sub	sp, #28
 800c688:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c68a:	4b2c      	ldr	r3, [pc, #176]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c68c:	689b      	ldr	r3, [r3, #8]
 800c68e:	f003 030c 	and.w	r3, r3, #12
 800c692:	2b04      	cmp	r3, #4
 800c694:	d102      	bne.n	800c69c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c696:	4b2a      	ldr	r3, [pc, #168]	; (800c740 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c698:	613b      	str	r3, [r7, #16]
 800c69a:	e047      	b.n	800c72c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c69c:	4b27      	ldr	r3, [pc, #156]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c69e:	689b      	ldr	r3, [r3, #8]
 800c6a0:	f003 030c 	and.w	r3, r3, #12
 800c6a4:	2b08      	cmp	r3, #8
 800c6a6:	d102      	bne.n	800c6ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c6a8:	4b26      	ldr	r3, [pc, #152]	; (800c744 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c6aa:	613b      	str	r3, [r7, #16]
 800c6ac:	e03e      	b.n	800c72c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c6ae:	4b23      	ldr	r3, [pc, #140]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c6b0:	689b      	ldr	r3, [r3, #8]
 800c6b2:	f003 030c 	and.w	r3, r3, #12
 800c6b6:	2b0c      	cmp	r3, #12
 800c6b8:	d136      	bne.n	800c728 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c6ba:	4b20      	ldr	r3, [pc, #128]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c6bc:	68db      	ldr	r3, [r3, #12]
 800c6be:	f003 0303 	and.w	r3, r3, #3
 800c6c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c6c4:	4b1d      	ldr	r3, [pc, #116]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c6c6:	68db      	ldr	r3, [r3, #12]
 800c6c8:	091b      	lsrs	r3, r3, #4
 800c6ca:	f003 030f 	and.w	r3, r3, #15
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2b03      	cmp	r3, #3
 800c6d6:	d10c      	bne.n	800c6f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c6d8:	4a1a      	ldr	r2, [pc, #104]	; (800c744 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6e0:	4a16      	ldr	r2, [pc, #88]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c6e2:	68d2      	ldr	r2, [r2, #12]
 800c6e4:	0a12      	lsrs	r2, r2, #8
 800c6e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c6ea:	fb02 f303 	mul.w	r3, r2, r3
 800c6ee:	617b      	str	r3, [r7, #20]
      break;
 800c6f0:	e00c      	b.n	800c70c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c6f2:	4a13      	ldr	r2, [pc, #76]	; (800c740 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6fa:	4a10      	ldr	r2, [pc, #64]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c6fc:	68d2      	ldr	r2, [r2, #12]
 800c6fe:	0a12      	lsrs	r2, r2, #8
 800c700:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c704:	fb02 f303 	mul.w	r3, r2, r3
 800c708:	617b      	str	r3, [r7, #20]
      break;
 800c70a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c70c:	4b0b      	ldr	r3, [pc, #44]	; (800c73c <HAL_RCC_GetSysClockFreq+0xb8>)
 800c70e:	68db      	ldr	r3, [r3, #12]
 800c710:	0e5b      	lsrs	r3, r3, #25
 800c712:	f003 0303 	and.w	r3, r3, #3
 800c716:	3301      	adds	r3, #1
 800c718:	005b      	lsls	r3, r3, #1
 800c71a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c71c:	697a      	ldr	r2, [r7, #20]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	fbb2 f3f3 	udiv	r3, r2, r3
 800c724:	613b      	str	r3, [r7, #16]
 800c726:	e001      	b.n	800c72c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c728:	2300      	movs	r3, #0
 800c72a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c72c:	693b      	ldr	r3, [r7, #16]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	371c      	adds	r7, #28
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr
 800c73a:	bf00      	nop
 800c73c:	40021000 	.word	0x40021000
 800c740:	00f42400 	.word	0x00f42400
 800c744:	007a1200 	.word	0x007a1200

0800c748 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c748:	b480      	push	{r7}
 800c74a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c74c:	4b03      	ldr	r3, [pc, #12]	; (800c75c <HAL_RCC_GetHCLKFreq+0x14>)
 800c74e:	681b      	ldr	r3, [r3, #0]
}
 800c750:	4618      	mov	r0, r3
 800c752:	46bd      	mov	sp, r7
 800c754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c758:	4770      	bx	lr
 800c75a:	bf00      	nop
 800c75c:	20000c30 	.word	0x20000c30

0800c760 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c760:	b480      	push	{r7}
 800c762:	b087      	sub	sp, #28
 800c764:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c766:	4b1e      	ldr	r3, [pc, #120]	; (800c7e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c768:	68db      	ldr	r3, [r3, #12]
 800c76a:	f003 0303 	and.w	r3, r3, #3
 800c76e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c770:	4b1b      	ldr	r3, [pc, #108]	; (800c7e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c772:	68db      	ldr	r3, [r3, #12]
 800c774:	091b      	lsrs	r3, r3, #4
 800c776:	f003 030f 	and.w	r3, r3, #15
 800c77a:	3301      	adds	r3, #1
 800c77c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	2b03      	cmp	r3, #3
 800c782:	d10c      	bne.n	800c79e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c784:	4a17      	ldr	r2, [pc, #92]	; (800c7e4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	fbb2 f3f3 	udiv	r3, r2, r3
 800c78c:	4a14      	ldr	r2, [pc, #80]	; (800c7e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c78e:	68d2      	ldr	r2, [r2, #12]
 800c790:	0a12      	lsrs	r2, r2, #8
 800c792:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c796:	fb02 f303 	mul.w	r3, r2, r3
 800c79a:	617b      	str	r3, [r7, #20]
    break;
 800c79c:	e00c      	b.n	800c7b8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c79e:	4a12      	ldr	r2, [pc, #72]	; (800c7e8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7a6:	4a0e      	ldr	r2, [pc, #56]	; (800c7e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c7a8:	68d2      	ldr	r2, [r2, #12]
 800c7aa:	0a12      	lsrs	r2, r2, #8
 800c7ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c7b0:	fb02 f303 	mul.w	r3, r2, r3
 800c7b4:	617b      	str	r3, [r7, #20]
    break;
 800c7b6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c7b8:	4b09      	ldr	r3, [pc, #36]	; (800c7e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c7ba:	68db      	ldr	r3, [r3, #12]
 800c7bc:	0e5b      	lsrs	r3, r3, #25
 800c7be:	f003 0303 	and.w	r3, r3, #3
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	005b      	lsls	r3, r3, #1
 800c7c6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c7c8:	697a      	ldr	r2, [r7, #20]
 800c7ca:	68bb      	ldr	r3, [r7, #8]
 800c7cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7d0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c7d2:	687b      	ldr	r3, [r7, #4]
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	371c      	adds	r7, #28
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr
 800c7e0:	40021000 	.word	0x40021000
 800c7e4:	007a1200 	.word	0x007a1200
 800c7e8:	00f42400 	.word	0x00f42400

0800c7ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b086      	sub	sp, #24
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c804:	2b00      	cmp	r3, #0
 800c806:	f000 8098 	beq.w	800c93a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c80a:	2300      	movs	r3, #0
 800c80c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c80e:	4b43      	ldr	r3, [pc, #268]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c816:	2b00      	cmp	r3, #0
 800c818:	d10d      	bne.n	800c836 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c81a:	4b40      	ldr	r3, [pc, #256]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c81c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c81e:	4a3f      	ldr	r2, [pc, #252]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c824:	6593      	str	r3, [r2, #88]	; 0x58
 800c826:	4b3d      	ldr	r3, [pc, #244]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c82a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c82e:	60bb      	str	r3, [r7, #8]
 800c830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c832:	2301      	movs	r3, #1
 800c834:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c836:	4b3a      	ldr	r3, [pc, #232]	; (800c920 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4a39      	ldr	r2, [pc, #228]	; (800c920 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c83c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c840:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c842:	f7fb ff51 	bl	80086e8 <HAL_GetTick>
 800c846:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c848:	e009      	b.n	800c85e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c84a:	f7fb ff4d 	bl	80086e8 <HAL_GetTick>
 800c84e:	4602      	mov	r2, r0
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	1ad3      	subs	r3, r2, r3
 800c854:	2b02      	cmp	r3, #2
 800c856:	d902      	bls.n	800c85e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c858:	2303      	movs	r3, #3
 800c85a:	74fb      	strb	r3, [r7, #19]
        break;
 800c85c:	e005      	b.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c85e:	4b30      	ldr	r3, [pc, #192]	; (800c920 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c866:	2b00      	cmp	r3, #0
 800c868:	d0ef      	beq.n	800c84a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c86a:	7cfb      	ldrb	r3, [r7, #19]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d159      	bne.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c870:	4b2a      	ldr	r3, [pc, #168]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c87a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c87c:	697b      	ldr	r3, [r7, #20]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d01e      	beq.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c886:	697a      	ldr	r2, [r7, #20]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d019      	beq.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c88c:	4b23      	ldr	r3, [pc, #140]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c88e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c896:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c898:	4b20      	ldr	r3, [pc, #128]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c89a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c89e:	4a1f      	ldr	r2, [pc, #124]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c8a8:	4b1c      	ldr	r3, [pc, #112]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8ae:	4a1b      	ldr	r2, [pc, #108]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c8b8:	4a18      	ldr	r2, [pc, #96]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	f003 0301 	and.w	r3, r3, #1
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d016      	beq.n	800c8f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8ca:	f7fb ff0d 	bl	80086e8 <HAL_GetTick>
 800c8ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c8d0:	e00b      	b.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c8d2:	f7fb ff09 	bl	80086e8 <HAL_GetTick>
 800c8d6:	4602      	mov	r2, r0
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	1ad3      	subs	r3, r2, r3
 800c8dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d902      	bls.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c8e4:	2303      	movs	r3, #3
 800c8e6:	74fb      	strb	r3, [r7, #19]
            break;
 800c8e8:	e006      	b.n	800c8f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c8ea:	4b0c      	ldr	r3, [pc, #48]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8f0:	f003 0302 	and.w	r3, r3, #2
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d0ec      	beq.n	800c8d2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c8f8:	7cfb      	ldrb	r3, [r7, #19]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d10b      	bne.n	800c916 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8fe:	4b07      	ldr	r3, [pc, #28]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c90c:	4903      	ldr	r1, [pc, #12]	; (800c91c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c90e:	4313      	orrs	r3, r2
 800c910:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c914:	e008      	b.n	800c928 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c916:	7cfb      	ldrb	r3, [r7, #19]
 800c918:	74bb      	strb	r3, [r7, #18]
 800c91a:	e005      	b.n	800c928 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c91c:	40021000 	.word	0x40021000
 800c920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c924:	7cfb      	ldrb	r3, [r7, #19]
 800c926:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c928:	7c7b      	ldrb	r3, [r7, #17]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d105      	bne.n	800c93a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c92e:	4baf      	ldr	r3, [pc, #700]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c932:	4aae      	ldr	r2, [pc, #696]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c938:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f003 0301 	and.w	r3, r3, #1
 800c942:	2b00      	cmp	r3, #0
 800c944:	d00a      	beq.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c946:	4ba9      	ldr	r3, [pc, #676]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c94c:	f023 0203 	bic.w	r2, r3, #3
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	49a5      	ldr	r1, [pc, #660]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c956:	4313      	orrs	r3, r2
 800c958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	f003 0302 	and.w	r3, r3, #2
 800c964:	2b00      	cmp	r3, #0
 800c966:	d00a      	beq.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c968:	4ba0      	ldr	r3, [pc, #640]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c96a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c96e:	f023 020c 	bic.w	r2, r3, #12
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	689b      	ldr	r3, [r3, #8]
 800c976:	499d      	ldr	r1, [pc, #628]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c978:	4313      	orrs	r3, r2
 800c97a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f003 0304 	and.w	r3, r3, #4
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00a      	beq.n	800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c98a:	4b98      	ldr	r3, [pc, #608]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c98c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c990:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	68db      	ldr	r3, [r3, #12]
 800c998:	4994      	ldr	r1, [pc, #592]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c99a:	4313      	orrs	r3, r2
 800c99c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f003 0308 	and.w	r3, r3, #8
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d00a      	beq.n	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c9ac:	4b8f      	ldr	r3, [pc, #572]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c9ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9b2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	691b      	ldr	r3, [r3, #16]
 800c9ba:	498c      	ldr	r1, [pc, #560]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f003 0310 	and.w	r3, r3, #16
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d00a      	beq.n	800c9e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c9ce:	4b87      	ldr	r3, [pc, #540]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c9d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	695b      	ldr	r3, [r3, #20]
 800c9dc:	4983      	ldr	r1, [pc, #524]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f003 0320 	and.w	r3, r3, #32
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d00a      	beq.n	800ca06 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c9f0:	4b7e      	ldr	r3, [pc, #504]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800c9f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	699b      	ldr	r3, [r3, #24]
 800c9fe:	497b      	ldr	r1, [pc, #492]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca00:	4313      	orrs	r3, r2
 800ca02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d00a      	beq.n	800ca28 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ca12:	4b76      	ldr	r3, [pc, #472]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca18:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	69db      	ldr	r3, [r3, #28]
 800ca20:	4972      	ldr	r1, [pc, #456]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca22:	4313      	orrs	r3, r2
 800ca24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d00a      	beq.n	800ca4a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ca34:	4b6d      	ldr	r3, [pc, #436]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca3a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	6a1b      	ldr	r3, [r3, #32]
 800ca42:	496a      	ldr	r1, [pc, #424]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca44:	4313      	orrs	r3, r2
 800ca46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00a      	beq.n	800ca6c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ca56:	4b65      	ldr	r3, [pc, #404]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca64:	4961      	ldr	r1, [pc, #388]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca66:	4313      	orrs	r3, r2
 800ca68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d00a      	beq.n	800ca8e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ca78:	4b5c      	ldr	r3, [pc, #368]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ca7e:	f023 0203 	bic.w	r2, r3, #3
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca86:	4959      	ldr	r1, [pc, #356]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca88:	4313      	orrs	r3, r2
 800ca8a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d00a      	beq.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ca9a:	4b54      	ldr	r3, [pc, #336]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ca9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800caa0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa8:	4950      	ldr	r1, [pc, #320]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800caaa:	4313      	orrs	r3, r2
 800caac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d015      	beq.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cabc:	4b4b      	ldr	r3, [pc, #300]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cabe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cac2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caca:	4948      	ldr	r1, [pc, #288]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cacc:	4313      	orrs	r3, r2
 800cace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cada:	d105      	bne.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cadc:	4b43      	ldr	r3, [pc, #268]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cade:	68db      	ldr	r3, [r3, #12]
 800cae0:	4a42      	ldr	r2, [pc, #264]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cae6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d015      	beq.n	800cb20 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800caf4:	4b3d      	ldr	r3, [pc, #244]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800caf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cafa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb02:	493a      	ldr	r1, [pc, #232]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb04:	4313      	orrs	r3, r2
 800cb06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cb12:	d105      	bne.n	800cb20 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cb14:	4b35      	ldr	r3, [pc, #212]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb16:	68db      	ldr	r3, [r3, #12]
 800cb18:	4a34      	ldr	r2, [pc, #208]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cb1e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d015      	beq.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cb2c:	4b2f      	ldr	r3, [pc, #188]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb32:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb3a:	492c      	ldr	r1, [pc, #176]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb3c:	4313      	orrs	r3, r2
 800cb3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb46:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cb4a:	d105      	bne.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cb4c:	4b27      	ldr	r3, [pc, #156]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb4e:	68db      	ldr	r3, [r3, #12]
 800cb50:	4a26      	ldr	r2, [pc, #152]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cb56:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d015      	beq.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cb64:	4b21      	ldr	r3, [pc, #132]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb72:	491e      	ldr	r1, [pc, #120]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb74:	4313      	orrs	r3, r2
 800cb76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb82:	d105      	bne.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cb84:	4b19      	ldr	r3, [pc, #100]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb86:	68db      	ldr	r3, [r3, #12]
 800cb88:	4a18      	ldr	r2, [pc, #96]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cb8e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d015      	beq.n	800cbc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cb9c:	4b13      	ldr	r3, [pc, #76]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cb9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cba2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbaa:	4910      	ldr	r1, [pc, #64]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbac:	4313      	orrs	r3, r2
 800cbae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cbba:	d105      	bne.n	800cbc8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cbbc:	4b0b      	ldr	r3, [pc, #44]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbbe:	68db      	ldr	r3, [r3, #12]
 800cbc0:	4a0a      	ldr	r2, [pc, #40]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cbc6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d018      	beq.n	800cc06 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800cbd4:	4b05      	ldr	r3, [pc, #20]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cbda:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbe2:	4902      	ldr	r1, [pc, #8]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800cbea:	e001      	b.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800cbec:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbf4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cbf8:	d105      	bne.n	800cc06 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cbfa:	4b21      	ldr	r3, [pc, #132]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cbfc:	68db      	ldr	r3, [r3, #12]
 800cbfe:	4a20      	ldr	r2, [pc, #128]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc04:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d015      	beq.n	800cc3e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800cc12:	4b1b      	ldr	r3, [pc, #108]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc18:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc20:	4917      	ldr	r1, [pc, #92]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc22:	4313      	orrs	r3, r2
 800cc24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc30:	d105      	bne.n	800cc3e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cc32:	4b13      	ldr	r3, [pc, #76]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc34:	68db      	ldr	r3, [r3, #12]
 800cc36:	4a12      	ldr	r2, [pc, #72]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc3c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d015      	beq.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cc4a:	4b0d      	ldr	r3, [pc, #52]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800cc50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc58:	4909      	ldr	r1, [pc, #36]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc5a:	4313      	orrs	r3, r2
 800cc5c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc64:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cc68:	d105      	bne.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cc6a:	4b05      	ldr	r3, [pc, #20]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	4a04      	ldr	r2, [pc, #16]	; (800cc80 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800cc70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc74:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800cc76:	7cbb      	ldrb	r3, [r7, #18]
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3718      	adds	r7, #24
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}
 800cc80:	40021000 	.word	0x40021000

0800cc84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d101      	bne.n	800cc96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cc92:	2301      	movs	r3, #1
 800cc94:	e084      	b.n	800cda0 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d106      	bne.n	800ccb6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f7fa ff01 	bl	8007ab8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2202      	movs	r2, #2
 800ccba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	681a      	ldr	r2, [r3, #0]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cccc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	68db      	ldr	r3, [r3, #12]
 800ccd2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ccd6:	d902      	bls.n	800ccde <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ccd8:	2300      	movs	r3, #0
 800ccda:	60fb      	str	r3, [r7, #12]
 800ccdc:	e002      	b.n	800cce4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ccde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cce2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	68db      	ldr	r3, [r3, #12]
 800cce8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ccec:	d007      	beq.n	800ccfe <HAL_SPI_Init+0x7a>
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	68db      	ldr	r3, [r3, #12]
 800ccf2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ccf6:	d002      	beq.n	800ccfe <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d10b      	bne.n	800cd1e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	68db      	ldr	r3, [r3, #12]
 800cd0a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd0e:	d903      	bls.n	800cd18 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2202      	movs	r2, #2
 800cd14:	631a      	str	r2, [r3, #48]	; 0x30
 800cd16:	e002      	b.n	800cd1e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	685a      	ldr	r2, [r3, #4]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	431a      	orrs	r2, r3
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	691b      	ldr	r3, [r3, #16]
 800cd2c:	431a      	orrs	r2, r3
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	695b      	ldr	r3, [r3, #20]
 800cd32:	431a      	orrs	r2, r3
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cd3c:	431a      	orrs	r2, r3
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	69db      	ldr	r3, [r3, #28]
 800cd42:	431a      	orrs	r2, r3
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6a1b      	ldr	r3, [r3, #32]
 800cd48:	ea42 0103 	orr.w	r1, r2, r3
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	430a      	orrs	r2, r1
 800cd56:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	699b      	ldr	r3, [r3, #24]
 800cd5c:	0c1b      	lsrs	r3, r3, #16
 800cd5e:	f003 0204 	and.w	r2, r3, #4
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd66:	431a      	orrs	r2, r3
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd6c:	431a      	orrs	r2, r3
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	68db      	ldr	r3, [r3, #12]
 800cd72:	ea42 0103 	orr.w	r1, r2, r3
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	68fa      	ldr	r2, [r7, #12]
 800cd7c:	430a      	orrs	r2, r1
 800cd7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	69da      	ldr	r2, [r3, #28]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cd8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2200      	movs	r2, #0
 800cd94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2201      	movs	r2, #1
 800cd9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800cd9e:	2300      	movs	r3, #0
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	3710      	adds	r7, #16
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}

0800cda8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d101      	bne.n	800cdba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e049      	b.n	800ce4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cdc0:	b2db      	uxtb	r3, r3
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d106      	bne.n	800cdd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2200      	movs	r2, #0
 800cdca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f7fb fb48 	bl	8008464 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2202      	movs	r2, #2
 800cdd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681a      	ldr	r2, [r3, #0]
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	3304      	adds	r3, #4
 800cde4:	4619      	mov	r1, r3
 800cde6:	4610      	mov	r0, r2
 800cde8:	f000 ff20 	bl	800dc2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2201      	movs	r2, #1
 800cdf0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2201      	movs	r2, #1
 800ce00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2201      	movs	r2, #1
 800ce08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2201      	movs	r2, #1
 800ce10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2201      	movs	r2, #1
 800ce18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2201      	movs	r2, #1
 800ce28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2201      	movs	r2, #1
 800ce30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2201      	movs	r2, #1
 800ce38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2201      	movs	r2, #1
 800ce40:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2201      	movs	r2, #1
 800ce48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce4c:	2300      	movs	r3, #0
}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3708      	adds	r7, #8
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
	...

0800ce58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b085      	sub	sp, #20
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce66:	b2db      	uxtb	r3, r3
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d001      	beq.n	800ce70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ce6c:	2301      	movs	r3, #1
 800ce6e:	e019      	b.n	800cea4 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2202      	movs	r2, #2
 800ce74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	689a      	ldr	r2, [r3, #8]
 800ce7e:	4b0c      	ldr	r3, [pc, #48]	; (800ceb0 <HAL_TIM_Base_Start+0x58>)
 800ce80:	4013      	ands	r3, r2
 800ce82:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	2b06      	cmp	r3, #6
 800ce88:	d00b      	beq.n	800cea2 <HAL_TIM_Base_Start+0x4a>
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce90:	d007      	beq.n	800cea2 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	681a      	ldr	r2, [r3, #0]
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f042 0201 	orr.w	r2, r2, #1
 800cea0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3714      	adds	r7, #20
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr
 800ceb0:	00010007 	.word	0x00010007

0800ceb4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b083      	sub	sp, #12
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	6a1a      	ldr	r2, [r3, #32]
 800cec2:	f241 1311 	movw	r3, #4369	; 0x1111
 800cec6:	4013      	ands	r3, r2
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d10f      	bne.n	800ceec <HAL_TIM_Base_Stop+0x38>
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	6a1a      	ldr	r2, [r3, #32]
 800ced2:	f244 4344 	movw	r3, #17476	; 0x4444
 800ced6:	4013      	ands	r3, r2
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d107      	bne.n	800ceec <HAL_TIM_Base_Stop+0x38>
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	681a      	ldr	r2, [r3, #0]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f022 0201 	bic.w	r2, r2, #1
 800ceea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2201      	movs	r2, #1
 800cef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cef4:	2300      	movs	r3, #0
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	370c      	adds	r7, #12
 800cefa:	46bd      	mov	sp, r7
 800cefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf00:	4770      	bx	lr
	...

0800cf04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cf04:	b480      	push	{r7}
 800cf06:	b085      	sub	sp, #20
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf12:	b2db      	uxtb	r3, r3
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d001      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	e021      	b.n	800cf60 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2202      	movs	r2, #2
 800cf20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	68da      	ldr	r2, [r3, #12]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	f042 0201 	orr.w	r2, r2, #1
 800cf32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	689a      	ldr	r2, [r3, #8]
 800cf3a:	4b0c      	ldr	r3, [pc, #48]	; (800cf6c <HAL_TIM_Base_Start_IT+0x68>)
 800cf3c:	4013      	ands	r3, r2
 800cf3e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2b06      	cmp	r3, #6
 800cf44:	d00b      	beq.n	800cf5e <HAL_TIM_Base_Start_IT+0x5a>
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf4c:	d007      	beq.n	800cf5e <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	681a      	ldr	r2, [r3, #0]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	f042 0201 	orr.w	r2, r2, #1
 800cf5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf5e:	2300      	movs	r3, #0
}
 800cf60:	4618      	mov	r0, r3
 800cf62:	3714      	adds	r7, #20
 800cf64:	46bd      	mov	sp, r7
 800cf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6a:	4770      	bx	lr
 800cf6c:	00010007 	.word	0x00010007

0800cf70 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cf70:	b480      	push	{r7}
 800cf72:	b083      	sub	sp, #12
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	68da      	ldr	r2, [r3, #12]
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f022 0201 	bic.w	r2, r2, #1
 800cf86:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	6a1a      	ldr	r2, [r3, #32]
 800cf8e:	f241 1311 	movw	r3, #4369	; 0x1111
 800cf92:	4013      	ands	r3, r2
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d10f      	bne.n	800cfb8 <HAL_TIM_Base_Stop_IT+0x48>
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	6a1a      	ldr	r2, [r3, #32]
 800cf9e:	f244 4344 	movw	r3, #17476	; 0x4444
 800cfa2:	4013      	ands	r3, r2
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d107      	bne.n	800cfb8 <HAL_TIM_Base_Stop_IT+0x48>
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	681a      	ldr	r2, [r3, #0]
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f022 0201 	bic.w	r2, r2, #1
 800cfb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cfc0:	2300      	movs	r3, #0
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	370c      	adds	r7, #12
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfcc:	4770      	bx	lr

0800cfce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cfce:	b580      	push	{r7, lr}
 800cfd0:	b082      	sub	sp, #8
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d101      	bne.n	800cfe0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cfdc:	2301      	movs	r3, #1
 800cfde:	e049      	b.n	800d074 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cfe6:	b2db      	uxtb	r3, r3
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d106      	bne.n	800cffa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2200      	movs	r2, #0
 800cff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f000 f841 	bl	800d07c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2202      	movs	r2, #2
 800cffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681a      	ldr	r2, [r3, #0]
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	3304      	adds	r3, #4
 800d00a:	4619      	mov	r1, r3
 800d00c:	4610      	mov	r0, r2
 800d00e:	f000 fe0d 	bl	800dc2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2201      	movs	r2, #1
 800d016:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2201      	movs	r2, #1
 800d01e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2201      	movs	r2, #1
 800d026:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2201      	movs	r2, #1
 800d02e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2201      	movs	r2, #1
 800d036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2201      	movs	r2, #1
 800d03e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2201      	movs	r2, #1
 800d046:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2201      	movs	r2, #1
 800d04e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	2201      	movs	r2, #1
 800d056:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2201      	movs	r2, #1
 800d05e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2201      	movs	r2, #1
 800d066:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3708      	adds	r7, #8
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}

0800d07c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d07c:	b480      	push	{r7}
 800d07e:	b083      	sub	sp, #12
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d084:	bf00      	nop
 800d086:	370c      	adds	r7, #12
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr

0800d090 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b084      	sub	sp, #16
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
 800d098:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d109      	bne.n	800d0b4 <HAL_TIM_PWM_Start+0x24>
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	bf14      	ite	ne
 800d0ac:	2301      	movne	r3, #1
 800d0ae:	2300      	moveq	r3, #0
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	e03c      	b.n	800d12e <HAL_TIM_PWM_Start+0x9e>
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	2b04      	cmp	r3, #4
 800d0b8:	d109      	bne.n	800d0ce <HAL_TIM_PWM_Start+0x3e>
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d0c0:	b2db      	uxtb	r3, r3
 800d0c2:	2b01      	cmp	r3, #1
 800d0c4:	bf14      	ite	ne
 800d0c6:	2301      	movne	r3, #1
 800d0c8:	2300      	moveq	r3, #0
 800d0ca:	b2db      	uxtb	r3, r3
 800d0cc:	e02f      	b.n	800d12e <HAL_TIM_PWM_Start+0x9e>
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	2b08      	cmp	r3, #8
 800d0d2:	d109      	bne.n	800d0e8 <HAL_TIM_PWM_Start+0x58>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d0da:	b2db      	uxtb	r3, r3
 800d0dc:	2b01      	cmp	r3, #1
 800d0de:	bf14      	ite	ne
 800d0e0:	2301      	movne	r3, #1
 800d0e2:	2300      	moveq	r3, #0
 800d0e4:	b2db      	uxtb	r3, r3
 800d0e6:	e022      	b.n	800d12e <HAL_TIM_PWM_Start+0x9e>
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	2b0c      	cmp	r3, #12
 800d0ec:	d109      	bne.n	800d102 <HAL_TIM_PWM_Start+0x72>
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d0f4:	b2db      	uxtb	r3, r3
 800d0f6:	2b01      	cmp	r3, #1
 800d0f8:	bf14      	ite	ne
 800d0fa:	2301      	movne	r3, #1
 800d0fc:	2300      	moveq	r3, #0
 800d0fe:	b2db      	uxtb	r3, r3
 800d100:	e015      	b.n	800d12e <HAL_TIM_PWM_Start+0x9e>
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	2b10      	cmp	r3, #16
 800d106:	d109      	bne.n	800d11c <HAL_TIM_PWM_Start+0x8c>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d10e:	b2db      	uxtb	r3, r3
 800d110:	2b01      	cmp	r3, #1
 800d112:	bf14      	ite	ne
 800d114:	2301      	movne	r3, #1
 800d116:	2300      	moveq	r3, #0
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	e008      	b.n	800d12e <HAL_TIM_PWM_Start+0x9e>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800d122:	b2db      	uxtb	r3, r3
 800d124:	2b01      	cmp	r3, #1
 800d126:	bf14      	ite	ne
 800d128:	2301      	movne	r3, #1
 800d12a:	2300      	moveq	r3, #0
 800d12c:	b2db      	uxtb	r3, r3
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d001      	beq.n	800d136 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d132:	2301      	movs	r3, #1
 800d134:	e073      	b.n	800d21e <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d104      	bne.n	800d146 <HAL_TIM_PWM_Start+0xb6>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2202      	movs	r2, #2
 800d140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d144:	e023      	b.n	800d18e <HAL_TIM_PWM_Start+0xfe>
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	2b04      	cmp	r3, #4
 800d14a:	d104      	bne.n	800d156 <HAL_TIM_PWM_Start+0xc6>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2202      	movs	r2, #2
 800d150:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d154:	e01b      	b.n	800d18e <HAL_TIM_PWM_Start+0xfe>
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	2b08      	cmp	r3, #8
 800d15a:	d104      	bne.n	800d166 <HAL_TIM_PWM_Start+0xd6>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2202      	movs	r2, #2
 800d160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d164:	e013      	b.n	800d18e <HAL_TIM_PWM_Start+0xfe>
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	2b0c      	cmp	r3, #12
 800d16a:	d104      	bne.n	800d176 <HAL_TIM_PWM_Start+0xe6>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2202      	movs	r2, #2
 800d170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d174:	e00b      	b.n	800d18e <HAL_TIM_PWM_Start+0xfe>
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b10      	cmp	r3, #16
 800d17a:	d104      	bne.n	800d186 <HAL_TIM_PWM_Start+0xf6>
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2202      	movs	r2, #2
 800d180:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d184:	e003      	b.n	800d18e <HAL_TIM_PWM_Start+0xfe>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2202      	movs	r2, #2
 800d18a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	2201      	movs	r2, #1
 800d194:	6839      	ldr	r1, [r7, #0]
 800d196:	4618      	mov	r0, r3
 800d198:	f001 f9b6 	bl	800e508 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	4a21      	ldr	r2, [pc, #132]	; (800d228 <HAL_TIM_PWM_Start+0x198>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d018      	beq.n	800d1d8 <HAL_TIM_PWM_Start+0x148>
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a20      	ldr	r2, [pc, #128]	; (800d22c <HAL_TIM_PWM_Start+0x19c>)
 800d1ac:	4293      	cmp	r3, r2
 800d1ae:	d013      	beq.n	800d1d8 <HAL_TIM_PWM_Start+0x148>
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4a1e      	ldr	r2, [pc, #120]	; (800d230 <HAL_TIM_PWM_Start+0x1a0>)
 800d1b6:	4293      	cmp	r3, r2
 800d1b8:	d00e      	beq.n	800d1d8 <HAL_TIM_PWM_Start+0x148>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	4a1d      	ldr	r2, [pc, #116]	; (800d234 <HAL_TIM_PWM_Start+0x1a4>)
 800d1c0:	4293      	cmp	r3, r2
 800d1c2:	d009      	beq.n	800d1d8 <HAL_TIM_PWM_Start+0x148>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	4a1b      	ldr	r2, [pc, #108]	; (800d238 <HAL_TIM_PWM_Start+0x1a8>)
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	d004      	beq.n	800d1d8 <HAL_TIM_PWM_Start+0x148>
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	4a1a      	ldr	r2, [pc, #104]	; (800d23c <HAL_TIM_PWM_Start+0x1ac>)
 800d1d4:	4293      	cmp	r3, r2
 800d1d6:	d101      	bne.n	800d1dc <HAL_TIM_PWM_Start+0x14c>
 800d1d8:	2301      	movs	r3, #1
 800d1da:	e000      	b.n	800d1de <HAL_TIM_PWM_Start+0x14e>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d007      	beq.n	800d1f2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d1f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	689a      	ldr	r2, [r3, #8]
 800d1f8:	4b11      	ldr	r3, [pc, #68]	; (800d240 <HAL_TIM_PWM_Start+0x1b0>)
 800d1fa:	4013      	ands	r3, r2
 800d1fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	2b06      	cmp	r3, #6
 800d202:	d00b      	beq.n	800d21c <HAL_TIM_PWM_Start+0x18c>
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d20a:	d007      	beq.n	800d21c <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	f042 0201 	orr.w	r2, r2, #1
 800d21a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d21c:	2300      	movs	r3, #0
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3710      	adds	r7, #16
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
 800d226:	bf00      	nop
 800d228:	40012c00 	.word	0x40012c00
 800d22c:	40013400 	.word	0x40013400
 800d230:	40014000 	.word	0x40014000
 800d234:	40014400 	.word	0x40014400
 800d238:	40014800 	.word	0x40014800
 800d23c:	40015000 	.word	0x40015000
 800d240:	00010007 	.word	0x00010007

0800d244 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b082      	sub	sp, #8
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2200      	movs	r2, #0
 800d254:	6839      	ldr	r1, [r7, #0]
 800d256:	4618      	mov	r0, r3
 800d258:	f001 f956 	bl	800e508 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	4a40      	ldr	r2, [pc, #256]	; (800d364 <HAL_TIM_PWM_Stop+0x120>)
 800d262:	4293      	cmp	r3, r2
 800d264:	d018      	beq.n	800d298 <HAL_TIM_PWM_Stop+0x54>
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4a3f      	ldr	r2, [pc, #252]	; (800d368 <HAL_TIM_PWM_Stop+0x124>)
 800d26c:	4293      	cmp	r3, r2
 800d26e:	d013      	beq.n	800d298 <HAL_TIM_PWM_Stop+0x54>
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	4a3d      	ldr	r2, [pc, #244]	; (800d36c <HAL_TIM_PWM_Stop+0x128>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d00e      	beq.n	800d298 <HAL_TIM_PWM_Stop+0x54>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	4a3c      	ldr	r2, [pc, #240]	; (800d370 <HAL_TIM_PWM_Stop+0x12c>)
 800d280:	4293      	cmp	r3, r2
 800d282:	d009      	beq.n	800d298 <HAL_TIM_PWM_Stop+0x54>
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a3a      	ldr	r2, [pc, #232]	; (800d374 <HAL_TIM_PWM_Stop+0x130>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d004      	beq.n	800d298 <HAL_TIM_PWM_Stop+0x54>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	4a39      	ldr	r2, [pc, #228]	; (800d378 <HAL_TIM_PWM_Stop+0x134>)
 800d294:	4293      	cmp	r3, r2
 800d296:	d101      	bne.n	800d29c <HAL_TIM_PWM_Stop+0x58>
 800d298:	2301      	movs	r3, #1
 800d29a:	e000      	b.n	800d29e <HAL_TIM_PWM_Stop+0x5a>
 800d29c:	2300      	movs	r3, #0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d017      	beq.n	800d2d2 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	6a1a      	ldr	r2, [r3, #32]
 800d2a8:	f241 1311 	movw	r3, #4369	; 0x1111
 800d2ac:	4013      	ands	r3, r2
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d10f      	bne.n	800d2d2 <HAL_TIM_PWM_Stop+0x8e>
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	6a1a      	ldr	r2, [r3, #32]
 800d2b8:	f244 4344 	movw	r3, #17476	; 0x4444
 800d2bc:	4013      	ands	r3, r2
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d107      	bne.n	800d2d2 <HAL_TIM_PWM_Stop+0x8e>
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d2d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	6a1a      	ldr	r2, [r3, #32]
 800d2d8:	f241 1311 	movw	r3, #4369	; 0x1111
 800d2dc:	4013      	ands	r3, r2
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d10f      	bne.n	800d302 <HAL_TIM_PWM_Stop+0xbe>
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	6a1a      	ldr	r2, [r3, #32]
 800d2e8:	f244 4344 	movw	r3, #17476	; 0x4444
 800d2ec:	4013      	ands	r3, r2
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d107      	bne.n	800d302 <HAL_TIM_PWM_Stop+0xbe>
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	681a      	ldr	r2, [r3, #0]
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f022 0201 	bic.w	r2, r2, #1
 800d300:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d104      	bne.n	800d312 <HAL_TIM_PWM_Stop+0xce>
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2201      	movs	r2, #1
 800d30c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d310:	e023      	b.n	800d35a <HAL_TIM_PWM_Stop+0x116>
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	2b04      	cmp	r3, #4
 800d316:	d104      	bne.n	800d322 <HAL_TIM_PWM_Stop+0xde>
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2201      	movs	r2, #1
 800d31c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d320:	e01b      	b.n	800d35a <HAL_TIM_PWM_Stop+0x116>
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	2b08      	cmp	r3, #8
 800d326:	d104      	bne.n	800d332 <HAL_TIM_PWM_Stop+0xee>
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2201      	movs	r2, #1
 800d32c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d330:	e013      	b.n	800d35a <HAL_TIM_PWM_Stop+0x116>
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	2b0c      	cmp	r3, #12
 800d336:	d104      	bne.n	800d342 <HAL_TIM_PWM_Stop+0xfe>
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2201      	movs	r2, #1
 800d33c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d340:	e00b      	b.n	800d35a <HAL_TIM_PWM_Stop+0x116>
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	2b10      	cmp	r3, #16
 800d346:	d104      	bne.n	800d352 <HAL_TIM_PWM_Stop+0x10e>
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2201      	movs	r2, #1
 800d34c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d350:	e003      	b.n	800d35a <HAL_TIM_PWM_Stop+0x116>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2201      	movs	r2, #1
 800d356:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800d35a:	2300      	movs	r3, #0
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3708      	adds	r7, #8
 800d360:	46bd      	mov	sp, r7
 800d362:	bd80      	pop	{r7, pc}
 800d364:	40012c00 	.word	0x40012c00
 800d368:	40013400 	.word	0x40013400
 800d36c:	40014000 	.word	0x40014000
 800d370:	40014400 	.word	0x40014400
 800d374:	40014800 	.word	0x40014800
 800d378:	40015000 	.word	0x40015000

0800d37c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b086      	sub	sp, #24
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
 800d384:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d101      	bne.n	800d390 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d38c:	2301      	movs	r3, #1
 800d38e:	e097      	b.n	800d4c0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d396:	b2db      	uxtb	r3, r3
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d106      	bne.n	800d3aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f7fb f809 	bl	80083bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	2202      	movs	r2, #2
 800d3ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	689b      	ldr	r3, [r3, #8]
 800d3b8:	687a      	ldr	r2, [r7, #4]
 800d3ba:	6812      	ldr	r2, [r2, #0]
 800d3bc:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800d3c0:	f023 0307 	bic.w	r3, r3, #7
 800d3c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681a      	ldr	r2, [r3, #0]
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	3304      	adds	r3, #4
 800d3ce:	4619      	mov	r1, r3
 800d3d0:	4610      	mov	r0, r2
 800d3d2:	f000 fc2b 	bl	800dc2c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	699b      	ldr	r3, [r3, #24]
 800d3e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	6a1b      	ldr	r3, [r3, #32]
 800d3ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	697a      	ldr	r2, [r7, #20]
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d3fe:	f023 0303 	bic.w	r3, r3, #3
 800d402:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	689a      	ldr	r2, [r3, #8]
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	699b      	ldr	r3, [r3, #24]
 800d40c:	021b      	lsls	r3, r3, #8
 800d40e:	4313      	orrs	r3, r2
 800d410:	693a      	ldr	r2, [r7, #16]
 800d412:	4313      	orrs	r3, r2
 800d414:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800d41c:	f023 030c 	bic.w	r3, r3, #12
 800d420:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d422:	693b      	ldr	r3, [r7, #16]
 800d424:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d428:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d42c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	68da      	ldr	r2, [r3, #12]
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	69db      	ldr	r3, [r3, #28]
 800d436:	021b      	lsls	r3, r3, #8
 800d438:	4313      	orrs	r3, r2
 800d43a:	693a      	ldr	r2, [r7, #16]
 800d43c:	4313      	orrs	r3, r2
 800d43e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	691b      	ldr	r3, [r3, #16]
 800d444:	011a      	lsls	r2, r3, #4
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	6a1b      	ldr	r3, [r3, #32]
 800d44a:	031b      	lsls	r3, r3, #12
 800d44c:	4313      	orrs	r3, r2
 800d44e:	693a      	ldr	r2, [r7, #16]
 800d450:	4313      	orrs	r3, r2
 800d452:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d45a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800d462:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	685a      	ldr	r2, [r3, #4]
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	695b      	ldr	r3, [r3, #20]
 800d46c:	011b      	lsls	r3, r3, #4
 800d46e:	4313      	orrs	r3, r2
 800d470:	68fa      	ldr	r2, [r7, #12]
 800d472:	4313      	orrs	r3, r2
 800d474:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	697a      	ldr	r2, [r7, #20]
 800d47c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	693a      	ldr	r2, [r7, #16]
 800d484:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	68fa      	ldr	r2, [r7, #12]
 800d48c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2201      	movs	r2, #1
 800d492:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2201      	movs	r2, #1
 800d49a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	2201      	movs	r2, #1
 800d4a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2201      	movs	r2, #1
 800d4aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2201      	movs	r2, #1
 800d4b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	2201      	movs	r2, #1
 800d4ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d4be:	2300      	movs	r3, #0
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	3718      	adds	r7, #24
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}

0800d4c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b082      	sub	sp, #8
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	691b      	ldr	r3, [r3, #16]
 800d4d6:	f003 0302 	and.w	r3, r3, #2
 800d4da:	2b02      	cmp	r3, #2
 800d4dc:	d122      	bne.n	800d524 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	68db      	ldr	r3, [r3, #12]
 800d4e4:	f003 0302 	and.w	r3, r3, #2
 800d4e8:	2b02      	cmp	r3, #2
 800d4ea:	d11b      	bne.n	800d524 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f06f 0202 	mvn.w	r2, #2
 800d4f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	2201      	movs	r2, #1
 800d4fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	699b      	ldr	r3, [r3, #24]
 800d502:	f003 0303 	and.w	r3, r3, #3
 800d506:	2b00      	cmp	r3, #0
 800d508:	d003      	beq.n	800d512 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d50a:	6878      	ldr	r0, [r7, #4]
 800d50c:	f000 fb70 	bl	800dbf0 <HAL_TIM_IC_CaptureCallback>
 800d510:	e005      	b.n	800d51e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d512:	6878      	ldr	r0, [r7, #4]
 800d514:	f000 fb62 	bl	800dbdc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f000 fb73 	bl	800dc04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2200      	movs	r2, #0
 800d522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	691b      	ldr	r3, [r3, #16]
 800d52a:	f003 0304 	and.w	r3, r3, #4
 800d52e:	2b04      	cmp	r3, #4
 800d530:	d122      	bne.n	800d578 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	68db      	ldr	r3, [r3, #12]
 800d538:	f003 0304 	and.w	r3, r3, #4
 800d53c:	2b04      	cmp	r3, #4
 800d53e:	d11b      	bne.n	800d578 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	f06f 0204 	mvn.w	r2, #4
 800d548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2202      	movs	r2, #2
 800d54e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	699b      	ldr	r3, [r3, #24]
 800d556:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d003      	beq.n	800d566 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 fb46 	bl	800dbf0 <HAL_TIM_IC_CaptureCallback>
 800d564:	e005      	b.n	800d572 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f000 fb38 	bl	800dbdc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f000 fb49 	bl	800dc04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2200      	movs	r2, #0
 800d576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	691b      	ldr	r3, [r3, #16]
 800d57e:	f003 0308 	and.w	r3, r3, #8
 800d582:	2b08      	cmp	r3, #8
 800d584:	d122      	bne.n	800d5cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	68db      	ldr	r3, [r3, #12]
 800d58c:	f003 0308 	and.w	r3, r3, #8
 800d590:	2b08      	cmp	r3, #8
 800d592:	d11b      	bne.n	800d5cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f06f 0208 	mvn.w	r2, #8
 800d59c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2204      	movs	r2, #4
 800d5a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	69db      	ldr	r3, [r3, #28]
 800d5aa:	f003 0303 	and.w	r3, r3, #3
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d003      	beq.n	800d5ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 fb1c 	bl	800dbf0 <HAL_TIM_IC_CaptureCallback>
 800d5b8:	e005      	b.n	800d5c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f000 fb0e 	bl	800dbdc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f000 fb1f 	bl	800dc04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	691b      	ldr	r3, [r3, #16]
 800d5d2:	f003 0310 	and.w	r3, r3, #16
 800d5d6:	2b10      	cmp	r3, #16
 800d5d8:	d122      	bne.n	800d620 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	68db      	ldr	r3, [r3, #12]
 800d5e0:	f003 0310 	and.w	r3, r3, #16
 800d5e4:	2b10      	cmp	r3, #16
 800d5e6:	d11b      	bne.n	800d620 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f06f 0210 	mvn.w	r2, #16
 800d5f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2208      	movs	r2, #8
 800d5f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	69db      	ldr	r3, [r3, #28]
 800d5fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d602:	2b00      	cmp	r3, #0
 800d604:	d003      	beq.n	800d60e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d606:	6878      	ldr	r0, [r7, #4]
 800d608:	f000 faf2 	bl	800dbf0 <HAL_TIM_IC_CaptureCallback>
 800d60c:	e005      	b.n	800d61a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f000 fae4 	bl	800dbdc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f000 faf5 	bl	800dc04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2200      	movs	r2, #0
 800d61e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	691b      	ldr	r3, [r3, #16]
 800d626:	f003 0301 	and.w	r3, r3, #1
 800d62a:	2b01      	cmp	r3, #1
 800d62c:	d10e      	bne.n	800d64c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	68db      	ldr	r3, [r3, #12]
 800d634:	f003 0301 	and.w	r3, r3, #1
 800d638:	2b01      	cmp	r3, #1
 800d63a:	d107      	bne.n	800d64c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f06f 0201 	mvn.w	r2, #1
 800d644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d646:	6878      	ldr	r0, [r7, #4]
 800d648:	f000 fabe 	bl	800dbc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	691b      	ldr	r3, [r3, #16]
 800d652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d656:	2b80      	cmp	r3, #128	; 0x80
 800d658:	d10e      	bne.n	800d678 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	68db      	ldr	r3, [r3, #12]
 800d660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d664:	2b80      	cmp	r3, #128	; 0x80
 800d666:	d107      	bne.n	800d678 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f001 f8c0 	bl	800e7f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	691b      	ldr	r3, [r3, #16]
 800d67e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d682:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d686:	d10e      	bne.n	800d6a6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	68db      	ldr	r3, [r3, #12]
 800d68e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d692:	2b80      	cmp	r3, #128	; 0x80
 800d694:	d107      	bne.n	800d6a6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d69e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f001 f8b3 	bl	800e80c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	691b      	ldr	r3, [r3, #16]
 800d6ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6b0:	2b40      	cmp	r3, #64	; 0x40
 800d6b2:	d10e      	bne.n	800d6d2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	68db      	ldr	r3, [r3, #12]
 800d6ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6be:	2b40      	cmp	r3, #64	; 0x40
 800d6c0:	d107      	bne.n	800d6d2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d6ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f000 faa3 	bl	800dc18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	691b      	ldr	r3, [r3, #16]
 800d6d8:	f003 0320 	and.w	r3, r3, #32
 800d6dc:	2b20      	cmp	r3, #32
 800d6de:	d10e      	bne.n	800d6fe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	68db      	ldr	r3, [r3, #12]
 800d6e6:	f003 0320 	and.w	r3, r3, #32
 800d6ea:	2b20      	cmp	r3, #32
 800d6ec:	d107      	bne.n	800d6fe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	f06f 0220 	mvn.w	r2, #32
 800d6f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d6f8:	6878      	ldr	r0, [r7, #4]
 800d6fa:	f001 f873 	bl	800e7e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d708:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d70c:	d10f      	bne.n	800d72e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	68db      	ldr	r3, [r3, #12]
 800d714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d718:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d71c:	d107      	bne.n	800d72e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800d726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800d728:	6878      	ldr	r0, [r7, #4]
 800d72a:	f001 f879 	bl	800e820 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	691b      	ldr	r3, [r3, #16]
 800d734:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d738:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d73c:	d10f      	bne.n	800d75e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	68db      	ldr	r3, [r3, #12]
 800d744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d748:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d74c:	d107      	bne.n	800d75e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800d756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f001 f86b 	bl	800e834 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	691b      	ldr	r3, [r3, #16]
 800d764:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d768:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d76c:	d10f      	bne.n	800d78e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	68db      	ldr	r3, [r3, #12]
 800d774:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d778:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d77c:	d107      	bne.n	800d78e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800d786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f001 f85d 	bl	800e848 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	691b      	ldr	r3, [r3, #16]
 800d794:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d798:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d79c:	d10f      	bne.n	800d7be <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	68db      	ldr	r3, [r3, #12]
 800d7a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d7a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d7ac:	d107      	bne.n	800d7be <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800d7b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f001 f84f 	bl	800e85c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d7be:	bf00      	nop
 800d7c0:	3708      	adds	r7, #8
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
	...

0800d7c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b084      	sub	sp, #16
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	60f8      	str	r0, [r7, #12]
 800d7d0:	60b9      	str	r1, [r7, #8]
 800d7d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7da:	2b01      	cmp	r3, #1
 800d7dc:	d101      	bne.n	800d7e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d7de:	2302      	movs	r3, #2
 800d7e0:	e0fd      	b.n	800d9de <HAL_TIM_PWM_ConfigChannel+0x216>
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2201      	movs	r2, #1
 800d7e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2b14      	cmp	r3, #20
 800d7ee:	f200 80f0 	bhi.w	800d9d2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800d7f2:	a201      	add	r2, pc, #4	; (adr r2, 800d7f8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800d7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7f8:	0800d84d 	.word	0x0800d84d
 800d7fc:	0800d9d3 	.word	0x0800d9d3
 800d800:	0800d9d3 	.word	0x0800d9d3
 800d804:	0800d9d3 	.word	0x0800d9d3
 800d808:	0800d88d 	.word	0x0800d88d
 800d80c:	0800d9d3 	.word	0x0800d9d3
 800d810:	0800d9d3 	.word	0x0800d9d3
 800d814:	0800d9d3 	.word	0x0800d9d3
 800d818:	0800d8cf 	.word	0x0800d8cf
 800d81c:	0800d9d3 	.word	0x0800d9d3
 800d820:	0800d9d3 	.word	0x0800d9d3
 800d824:	0800d9d3 	.word	0x0800d9d3
 800d828:	0800d90f 	.word	0x0800d90f
 800d82c:	0800d9d3 	.word	0x0800d9d3
 800d830:	0800d9d3 	.word	0x0800d9d3
 800d834:	0800d9d3 	.word	0x0800d9d3
 800d838:	0800d951 	.word	0x0800d951
 800d83c:	0800d9d3 	.word	0x0800d9d3
 800d840:	0800d9d3 	.word	0x0800d9d3
 800d844:	0800d9d3 	.word	0x0800d9d3
 800d848:	0800d991 	.word	0x0800d991
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	68b9      	ldr	r1, [r7, #8]
 800d852:	4618      	mov	r0, r3
 800d854:	f000 fa92 	bl	800dd7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	699a      	ldr	r2, [r3, #24]
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	f042 0208 	orr.w	r2, r2, #8
 800d866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	699a      	ldr	r2, [r3, #24]
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	f022 0204 	bic.w	r2, r2, #4
 800d876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	6999      	ldr	r1, [r3, #24]
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	691a      	ldr	r2, [r3, #16]
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	430a      	orrs	r2, r1
 800d888:	619a      	str	r2, [r3, #24]
      break;
 800d88a:	e0a3      	b.n	800d9d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	68b9      	ldr	r1, [r7, #8]
 800d892:	4618      	mov	r0, r3
 800d894:	f000 fb0c 	bl	800deb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	699a      	ldr	r2, [r3, #24]
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d8a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	699a      	ldr	r2, [r3, #24]
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d8b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	6999      	ldr	r1, [r3, #24]
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	691b      	ldr	r3, [r3, #16]
 800d8c2:	021a      	lsls	r2, r3, #8
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	430a      	orrs	r2, r1
 800d8ca:	619a      	str	r2, [r3, #24]
      break;
 800d8cc:	e082      	b.n	800d9d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	68b9      	ldr	r1, [r7, #8]
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f000 fb7f 	bl	800dfd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	69da      	ldr	r2, [r3, #28]
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f042 0208 	orr.w	r2, r2, #8
 800d8e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	69da      	ldr	r2, [r3, #28]
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	f022 0204 	bic.w	r2, r2, #4
 800d8f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	69d9      	ldr	r1, [r3, #28]
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	691a      	ldr	r2, [r3, #16]
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	430a      	orrs	r2, r1
 800d90a:	61da      	str	r2, [r3, #28]
      break;
 800d90c:	e062      	b.n	800d9d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	68b9      	ldr	r1, [r7, #8]
 800d914:	4618      	mov	r0, r3
 800d916:	f000 fbf1 	bl	800e0fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	69da      	ldr	r2, [r3, #28]
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d928:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	69da      	ldr	r2, [r3, #28]
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	69d9      	ldr	r1, [r3, #28]
 800d940:	68bb      	ldr	r3, [r7, #8]
 800d942:	691b      	ldr	r3, [r3, #16]
 800d944:	021a      	lsls	r2, r3, #8
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	430a      	orrs	r2, r1
 800d94c:	61da      	str	r2, [r3, #28]
      break;
 800d94e:	e041      	b.n	800d9d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	68b9      	ldr	r1, [r7, #8]
 800d956:	4618      	mov	r0, r3
 800d958:	f000 fc64 	bl	800e224 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f042 0208 	orr.w	r2, r2, #8
 800d96a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f022 0204 	bic.w	r2, r2, #4
 800d97a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800d982:	68bb      	ldr	r3, [r7, #8]
 800d984:	691a      	ldr	r2, [r3, #16]
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	430a      	orrs	r2, r1
 800d98c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800d98e:	e021      	b.n	800d9d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	68b9      	ldr	r1, [r7, #8]
 800d996:	4618      	mov	r0, r3
 800d998:	f000 fcae 	bl	800e2f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d9aa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d9ba:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	691b      	ldr	r3, [r3, #16]
 800d9c6:	021a      	lsls	r2, r3, #8
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	430a      	orrs	r2, r1
 800d9ce:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800d9d0:	e000      	b.n	800d9d4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800d9d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d9dc:	2300      	movs	r3, #0
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3710      	adds	r7, #16
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}
 800d9e6:	bf00      	nop

0800d9e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	d101      	bne.n	800da00 <HAL_TIM_ConfigClockSource+0x18>
 800d9fc:	2302      	movs	r3, #2
 800d9fe:	e0d2      	b.n	800dba6 <HAL_TIM_ConfigClockSource+0x1be>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2201      	movs	r2, #1
 800da04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2202      	movs	r2, #2
 800da0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	689b      	ldr	r3, [r3, #8]
 800da16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800da1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800da22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800da2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	68fa      	ldr	r2, [r7, #12]
 800da32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da3c:	f000 80a9 	beq.w	800db92 <HAL_TIM_ConfigClockSource+0x1aa>
 800da40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da44:	d81a      	bhi.n	800da7c <HAL_TIM_ConfigClockSource+0x94>
 800da46:	2b30      	cmp	r3, #48	; 0x30
 800da48:	f000 809a 	beq.w	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800da4c:	2b30      	cmp	r3, #48	; 0x30
 800da4e:	d809      	bhi.n	800da64 <HAL_TIM_ConfigClockSource+0x7c>
 800da50:	2b10      	cmp	r3, #16
 800da52:	f000 8095 	beq.w	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800da56:	2b20      	cmp	r3, #32
 800da58:	f000 8092 	beq.w	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	f000 808f 	beq.w	800db80 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800da62:	e097      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800da64:	2b50      	cmp	r3, #80	; 0x50
 800da66:	d05b      	beq.n	800db20 <HAL_TIM_ConfigClockSource+0x138>
 800da68:	2b50      	cmp	r3, #80	; 0x50
 800da6a:	d802      	bhi.n	800da72 <HAL_TIM_ConfigClockSource+0x8a>
 800da6c:	2b40      	cmp	r3, #64	; 0x40
 800da6e:	d077      	beq.n	800db60 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800da70:	e090      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800da72:	2b60      	cmp	r3, #96	; 0x60
 800da74:	d064      	beq.n	800db40 <HAL_TIM_ConfigClockSource+0x158>
 800da76:	2b70      	cmp	r3, #112	; 0x70
 800da78:	d028      	beq.n	800dacc <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800da7a:	e08b      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800da7c:	4a4c      	ldr	r2, [pc, #304]	; (800dbb0 <HAL_TIM_ConfigClockSource+0x1c8>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d07e      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800da82:	4a4b      	ldr	r2, [pc, #300]	; (800dbb0 <HAL_TIM_ConfigClockSource+0x1c8>)
 800da84:	4293      	cmp	r3, r2
 800da86:	d810      	bhi.n	800daaa <HAL_TIM_ConfigClockSource+0xc2>
 800da88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800da8c:	d078      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800da8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800da92:	d803      	bhi.n	800da9c <HAL_TIM_ConfigClockSource+0xb4>
 800da94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800da98:	d02f      	beq.n	800dafa <HAL_TIM_ConfigClockSource+0x112>
      break;
 800da9a:	e07b      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800da9c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800daa0:	d06e      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800daa2:	4a44      	ldr	r2, [pc, #272]	; (800dbb4 <HAL_TIM_ConfigClockSource+0x1cc>)
 800daa4:	4293      	cmp	r3, r2
 800daa6:	d06b      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800daa8:	e074      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800daaa:	4a43      	ldr	r2, [pc, #268]	; (800dbb8 <HAL_TIM_ConfigClockSource+0x1d0>)
 800daac:	4293      	cmp	r3, r2
 800daae:	d067      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800dab0:	4a41      	ldr	r2, [pc, #260]	; (800dbb8 <HAL_TIM_ConfigClockSource+0x1d0>)
 800dab2:	4293      	cmp	r3, r2
 800dab4:	d803      	bhi.n	800dabe <HAL_TIM_ConfigClockSource+0xd6>
 800dab6:	4a41      	ldr	r2, [pc, #260]	; (800dbbc <HAL_TIM_ConfigClockSource+0x1d4>)
 800dab8:	4293      	cmp	r3, r2
 800daba:	d061      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800dabc:	e06a      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800dabe:	4a40      	ldr	r2, [pc, #256]	; (800dbc0 <HAL_TIM_ConfigClockSource+0x1d8>)
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d05d      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
 800dac4:	4a3f      	ldr	r2, [pc, #252]	; (800dbc4 <HAL_TIM_ConfigClockSource+0x1dc>)
 800dac6:	4293      	cmp	r3, r2
 800dac8:	d05a      	beq.n	800db80 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800daca:	e063      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	6818      	ldr	r0, [r3, #0]
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	6899      	ldr	r1, [r3, #8]
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	685a      	ldr	r2, [r3, #4]
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	68db      	ldr	r3, [r3, #12]
 800dadc:	f000 fcf4 	bl	800e4c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	689b      	ldr	r3, [r3, #8]
 800dae6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800daee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	68fa      	ldr	r2, [r7, #12]
 800daf6:	609a      	str	r2, [r3, #8]
      break;
 800daf8:	e04c      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	6818      	ldr	r0, [r3, #0]
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	6899      	ldr	r1, [r3, #8]
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	685a      	ldr	r2, [r3, #4]
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	68db      	ldr	r3, [r3, #12]
 800db0a:	f000 fcdd 	bl	800e4c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	689a      	ldr	r2, [r3, #8]
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800db1c:	609a      	str	r2, [r3, #8]
      break;
 800db1e:	e039      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6818      	ldr	r0, [r3, #0]
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	6859      	ldr	r1, [r3, #4]
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	68db      	ldr	r3, [r3, #12]
 800db2c:	461a      	mov	r2, r3
 800db2e:	f000 fc4f 	bl	800e3d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	2150      	movs	r1, #80	; 0x50
 800db38:	4618      	mov	r0, r3
 800db3a:	f000 fca8 	bl	800e48e <TIM_ITRx_SetConfig>
      break;
 800db3e:	e029      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	6818      	ldr	r0, [r3, #0]
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	6859      	ldr	r1, [r3, #4]
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	68db      	ldr	r3, [r3, #12]
 800db4c:	461a      	mov	r2, r3
 800db4e:	f000 fc6e 	bl	800e42e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	2160      	movs	r1, #96	; 0x60
 800db58:	4618      	mov	r0, r3
 800db5a:	f000 fc98 	bl	800e48e <TIM_ITRx_SetConfig>
      break;
 800db5e:	e019      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	6818      	ldr	r0, [r3, #0]
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	6859      	ldr	r1, [r3, #4]
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	68db      	ldr	r3, [r3, #12]
 800db6c:	461a      	mov	r2, r3
 800db6e:	f000 fc2f 	bl	800e3d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2140      	movs	r1, #64	; 0x40
 800db78:	4618      	mov	r0, r3
 800db7a:	f000 fc88 	bl	800e48e <TIM_ITRx_SetConfig>
      break;
 800db7e:	e009      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681a      	ldr	r2, [r3, #0]
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	4619      	mov	r1, r3
 800db8a:	4610      	mov	r0, r2
 800db8c:	f000 fc7f 	bl	800e48e <TIM_ITRx_SetConfig>
      break;
 800db90:	e000      	b.n	800db94 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800db92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	2201      	movs	r2, #1
 800db98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2200      	movs	r2, #0
 800dba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dba4:	2300      	movs	r3, #0
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	3710      	adds	r7, #16
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}
 800dbae:	bf00      	nop
 800dbb0:	00100030 	.word	0x00100030
 800dbb4:	00100020 	.word	0x00100020
 800dbb8:	00100050 	.word	0x00100050
 800dbbc:	00100040 	.word	0x00100040
 800dbc0:	00100060 	.word	0x00100060
 800dbc4:	00100070 	.word	0x00100070

0800dbc8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b083      	sub	sp, #12
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800dbd0:	bf00      	nop
 800dbd2:	370c      	adds	r7, #12
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr

0800dbdc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b083      	sub	sp, #12
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dbe4:	bf00      	nop
 800dbe6:	370c      	adds	r7, #12
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr

0800dbf0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b083      	sub	sp, #12
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dbf8:	bf00      	nop
 800dbfa:	370c      	adds	r7, #12
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc02:	4770      	bx	lr

0800dc04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800dc04:	b480      	push	{r7}
 800dc06:	b083      	sub	sp, #12
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dc0c:	bf00      	nop
 800dc0e:	370c      	adds	r7, #12
 800dc10:	46bd      	mov	sp, r7
 800dc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc16:	4770      	bx	lr

0800dc18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b083      	sub	sp, #12
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dc20:	bf00      	nop
 800dc22:	370c      	adds	r7, #12
 800dc24:	46bd      	mov	sp, r7
 800dc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2a:	4770      	bx	lr

0800dc2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800dc2c:	b480      	push	{r7}
 800dc2e:	b085      	sub	sp, #20
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
 800dc34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	4a46      	ldr	r2, [pc, #280]	; (800dd58 <TIM_Base_SetConfig+0x12c>)
 800dc40:	4293      	cmp	r3, r2
 800dc42:	d017      	beq.n	800dc74 <TIM_Base_SetConfig+0x48>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc4a:	d013      	beq.n	800dc74 <TIM_Base_SetConfig+0x48>
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	4a43      	ldr	r2, [pc, #268]	; (800dd5c <TIM_Base_SetConfig+0x130>)
 800dc50:	4293      	cmp	r3, r2
 800dc52:	d00f      	beq.n	800dc74 <TIM_Base_SetConfig+0x48>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	4a42      	ldr	r2, [pc, #264]	; (800dd60 <TIM_Base_SetConfig+0x134>)
 800dc58:	4293      	cmp	r3, r2
 800dc5a:	d00b      	beq.n	800dc74 <TIM_Base_SetConfig+0x48>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	4a41      	ldr	r2, [pc, #260]	; (800dd64 <TIM_Base_SetConfig+0x138>)
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d007      	beq.n	800dc74 <TIM_Base_SetConfig+0x48>
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	4a40      	ldr	r2, [pc, #256]	; (800dd68 <TIM_Base_SetConfig+0x13c>)
 800dc68:	4293      	cmp	r3, r2
 800dc6a:	d003      	beq.n	800dc74 <TIM_Base_SetConfig+0x48>
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	4a3f      	ldr	r2, [pc, #252]	; (800dd6c <TIM_Base_SetConfig+0x140>)
 800dc70:	4293      	cmp	r3, r2
 800dc72:	d108      	bne.n	800dc86 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	685b      	ldr	r3, [r3, #4]
 800dc80:	68fa      	ldr	r2, [r7, #12]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	4a33      	ldr	r2, [pc, #204]	; (800dd58 <TIM_Base_SetConfig+0x12c>)
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d023      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc94:	d01f      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	4a30      	ldr	r2, [pc, #192]	; (800dd5c <TIM_Base_SetConfig+0x130>)
 800dc9a:	4293      	cmp	r3, r2
 800dc9c:	d01b      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	4a2f      	ldr	r2, [pc, #188]	; (800dd60 <TIM_Base_SetConfig+0x134>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d017      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	4a2e      	ldr	r2, [pc, #184]	; (800dd64 <TIM_Base_SetConfig+0x138>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d013      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	4a2d      	ldr	r2, [pc, #180]	; (800dd68 <TIM_Base_SetConfig+0x13c>)
 800dcb2:	4293      	cmp	r3, r2
 800dcb4:	d00f      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	4a2d      	ldr	r2, [pc, #180]	; (800dd70 <TIM_Base_SetConfig+0x144>)
 800dcba:	4293      	cmp	r3, r2
 800dcbc:	d00b      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	4a2c      	ldr	r2, [pc, #176]	; (800dd74 <TIM_Base_SetConfig+0x148>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d007      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	4a2b      	ldr	r2, [pc, #172]	; (800dd78 <TIM_Base_SetConfig+0x14c>)
 800dcca:	4293      	cmp	r3, r2
 800dccc:	d003      	beq.n	800dcd6 <TIM_Base_SetConfig+0xaa>
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	4a26      	ldr	r2, [pc, #152]	; (800dd6c <TIM_Base_SetConfig+0x140>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d108      	bne.n	800dce8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dcdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	68db      	ldr	r3, [r3, #12]
 800dce2:	68fa      	ldr	r2, [r7, #12]
 800dce4:	4313      	orrs	r3, r2
 800dce6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	695b      	ldr	r3, [r3, #20]
 800dcf2:	4313      	orrs	r3, r2
 800dcf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	68fa      	ldr	r2, [r7, #12]
 800dcfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	689a      	ldr	r2, [r3, #8]
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	4a12      	ldr	r2, [pc, #72]	; (800dd58 <TIM_Base_SetConfig+0x12c>)
 800dd10:	4293      	cmp	r3, r2
 800dd12:	d013      	beq.n	800dd3c <TIM_Base_SetConfig+0x110>
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	4a14      	ldr	r2, [pc, #80]	; (800dd68 <TIM_Base_SetConfig+0x13c>)
 800dd18:	4293      	cmp	r3, r2
 800dd1a:	d00f      	beq.n	800dd3c <TIM_Base_SetConfig+0x110>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	4a14      	ldr	r2, [pc, #80]	; (800dd70 <TIM_Base_SetConfig+0x144>)
 800dd20:	4293      	cmp	r3, r2
 800dd22:	d00b      	beq.n	800dd3c <TIM_Base_SetConfig+0x110>
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	4a13      	ldr	r2, [pc, #76]	; (800dd74 <TIM_Base_SetConfig+0x148>)
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d007      	beq.n	800dd3c <TIM_Base_SetConfig+0x110>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	4a12      	ldr	r2, [pc, #72]	; (800dd78 <TIM_Base_SetConfig+0x14c>)
 800dd30:	4293      	cmp	r3, r2
 800dd32:	d003      	beq.n	800dd3c <TIM_Base_SetConfig+0x110>
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	4a0d      	ldr	r2, [pc, #52]	; (800dd6c <TIM_Base_SetConfig+0x140>)
 800dd38:	4293      	cmp	r3, r2
 800dd3a:	d103      	bne.n	800dd44 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	691a      	ldr	r2, [r3, #16]
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2201      	movs	r2, #1
 800dd48:	615a      	str	r2, [r3, #20]
}
 800dd4a:	bf00      	nop
 800dd4c:	3714      	adds	r7, #20
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd54:	4770      	bx	lr
 800dd56:	bf00      	nop
 800dd58:	40012c00 	.word	0x40012c00
 800dd5c:	40000400 	.word	0x40000400
 800dd60:	40000800 	.word	0x40000800
 800dd64:	40000c00 	.word	0x40000c00
 800dd68:	40013400 	.word	0x40013400
 800dd6c:	40015000 	.word	0x40015000
 800dd70:	40014000 	.word	0x40014000
 800dd74:	40014400 	.word	0x40014400
 800dd78:	40014800 	.word	0x40014800

0800dd7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b087      	sub	sp, #28
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	6a1b      	ldr	r3, [r3, #32]
 800dd8a:	f023 0201 	bic.w	r2, r3, #1
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6a1b      	ldr	r3, [r3, #32]
 800dd96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	699b      	ldr	r3, [r3, #24]
 800dda2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ddaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ddae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	f023 0303 	bic.w	r3, r3, #3
 800ddb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	68fa      	ldr	r2, [r7, #12]
 800ddbe:	4313      	orrs	r3, r2
 800ddc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	f023 0302 	bic.w	r3, r3, #2
 800ddc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	689b      	ldr	r3, [r3, #8]
 800ddce:	697a      	ldr	r2, [r7, #20]
 800ddd0:	4313      	orrs	r3, r2
 800ddd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	4a30      	ldr	r2, [pc, #192]	; (800de98 <TIM_OC1_SetConfig+0x11c>)
 800ddd8:	4293      	cmp	r3, r2
 800ddda:	d013      	beq.n	800de04 <TIM_OC1_SetConfig+0x88>
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	4a2f      	ldr	r2, [pc, #188]	; (800de9c <TIM_OC1_SetConfig+0x120>)
 800dde0:	4293      	cmp	r3, r2
 800dde2:	d00f      	beq.n	800de04 <TIM_OC1_SetConfig+0x88>
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	4a2e      	ldr	r2, [pc, #184]	; (800dea0 <TIM_OC1_SetConfig+0x124>)
 800dde8:	4293      	cmp	r3, r2
 800ddea:	d00b      	beq.n	800de04 <TIM_OC1_SetConfig+0x88>
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	4a2d      	ldr	r2, [pc, #180]	; (800dea4 <TIM_OC1_SetConfig+0x128>)
 800ddf0:	4293      	cmp	r3, r2
 800ddf2:	d007      	beq.n	800de04 <TIM_OC1_SetConfig+0x88>
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	4a2c      	ldr	r2, [pc, #176]	; (800dea8 <TIM_OC1_SetConfig+0x12c>)
 800ddf8:	4293      	cmp	r3, r2
 800ddfa:	d003      	beq.n	800de04 <TIM_OC1_SetConfig+0x88>
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	4a2b      	ldr	r2, [pc, #172]	; (800deac <TIM_OC1_SetConfig+0x130>)
 800de00:	4293      	cmp	r3, r2
 800de02:	d10c      	bne.n	800de1e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	f023 0308 	bic.w	r3, r3, #8
 800de0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	68db      	ldr	r3, [r3, #12]
 800de10:	697a      	ldr	r2, [r7, #20]
 800de12:	4313      	orrs	r3, r2
 800de14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	f023 0304 	bic.w	r3, r3, #4
 800de1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	4a1d      	ldr	r2, [pc, #116]	; (800de98 <TIM_OC1_SetConfig+0x11c>)
 800de22:	4293      	cmp	r3, r2
 800de24:	d013      	beq.n	800de4e <TIM_OC1_SetConfig+0xd2>
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	4a1c      	ldr	r2, [pc, #112]	; (800de9c <TIM_OC1_SetConfig+0x120>)
 800de2a:	4293      	cmp	r3, r2
 800de2c:	d00f      	beq.n	800de4e <TIM_OC1_SetConfig+0xd2>
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	4a1b      	ldr	r2, [pc, #108]	; (800dea0 <TIM_OC1_SetConfig+0x124>)
 800de32:	4293      	cmp	r3, r2
 800de34:	d00b      	beq.n	800de4e <TIM_OC1_SetConfig+0xd2>
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	4a1a      	ldr	r2, [pc, #104]	; (800dea4 <TIM_OC1_SetConfig+0x128>)
 800de3a:	4293      	cmp	r3, r2
 800de3c:	d007      	beq.n	800de4e <TIM_OC1_SetConfig+0xd2>
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	4a19      	ldr	r2, [pc, #100]	; (800dea8 <TIM_OC1_SetConfig+0x12c>)
 800de42:	4293      	cmp	r3, r2
 800de44:	d003      	beq.n	800de4e <TIM_OC1_SetConfig+0xd2>
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	4a18      	ldr	r2, [pc, #96]	; (800deac <TIM_OC1_SetConfig+0x130>)
 800de4a:	4293      	cmp	r3, r2
 800de4c:	d111      	bne.n	800de72 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800de54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800de56:	693b      	ldr	r3, [r7, #16]
 800de58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800de5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	695b      	ldr	r3, [r3, #20]
 800de62:	693a      	ldr	r2, [r7, #16]
 800de64:	4313      	orrs	r3, r2
 800de66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	699b      	ldr	r3, [r3, #24]
 800de6c:	693a      	ldr	r2, [r7, #16]
 800de6e:	4313      	orrs	r3, r2
 800de70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	693a      	ldr	r2, [r7, #16]
 800de76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	68fa      	ldr	r2, [r7, #12]
 800de7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	685a      	ldr	r2, [r3, #4]
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	697a      	ldr	r2, [r7, #20]
 800de8a:	621a      	str	r2, [r3, #32]
}
 800de8c:	bf00      	nop
 800de8e:	371c      	adds	r7, #28
 800de90:	46bd      	mov	sp, r7
 800de92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de96:	4770      	bx	lr
 800de98:	40012c00 	.word	0x40012c00
 800de9c:	40013400 	.word	0x40013400
 800dea0:	40014000 	.word	0x40014000
 800dea4:	40014400 	.word	0x40014400
 800dea8:	40014800 	.word	0x40014800
 800deac:	40015000 	.word	0x40015000

0800deb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800deb0:	b480      	push	{r7}
 800deb2:	b087      	sub	sp, #28
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
 800deb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	6a1b      	ldr	r3, [r3, #32]
 800debe:	f023 0210 	bic.w	r2, r3, #16
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	6a1b      	ldr	r3, [r3, #32]
 800deca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	685b      	ldr	r3, [r3, #4]
 800ded0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	699b      	ldr	r3, [r3, #24]
 800ded6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800dede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800deea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	021b      	lsls	r3, r3, #8
 800def2:	68fa      	ldr	r2, [r7, #12]
 800def4:	4313      	orrs	r3, r2
 800def6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800def8:	697b      	ldr	r3, [r7, #20]
 800defa:	f023 0320 	bic.w	r3, r3, #32
 800defe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	689b      	ldr	r3, [r3, #8]
 800df04:	011b      	lsls	r3, r3, #4
 800df06:	697a      	ldr	r2, [r7, #20]
 800df08:	4313      	orrs	r3, r2
 800df0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	4a2c      	ldr	r2, [pc, #176]	; (800dfc0 <TIM_OC2_SetConfig+0x110>)
 800df10:	4293      	cmp	r3, r2
 800df12:	d007      	beq.n	800df24 <TIM_OC2_SetConfig+0x74>
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	4a2b      	ldr	r2, [pc, #172]	; (800dfc4 <TIM_OC2_SetConfig+0x114>)
 800df18:	4293      	cmp	r3, r2
 800df1a:	d003      	beq.n	800df24 <TIM_OC2_SetConfig+0x74>
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	4a2a      	ldr	r2, [pc, #168]	; (800dfc8 <TIM_OC2_SetConfig+0x118>)
 800df20:	4293      	cmp	r3, r2
 800df22:	d10d      	bne.n	800df40 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800df24:	697b      	ldr	r3, [r7, #20]
 800df26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	011b      	lsls	r3, r3, #4
 800df32:	697a      	ldr	r2, [r7, #20]
 800df34:	4313      	orrs	r3, r2
 800df36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800df38:	697b      	ldr	r3, [r7, #20]
 800df3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800df3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	4a1f      	ldr	r2, [pc, #124]	; (800dfc0 <TIM_OC2_SetConfig+0x110>)
 800df44:	4293      	cmp	r3, r2
 800df46:	d013      	beq.n	800df70 <TIM_OC2_SetConfig+0xc0>
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	4a1e      	ldr	r2, [pc, #120]	; (800dfc4 <TIM_OC2_SetConfig+0x114>)
 800df4c:	4293      	cmp	r3, r2
 800df4e:	d00f      	beq.n	800df70 <TIM_OC2_SetConfig+0xc0>
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	4a1e      	ldr	r2, [pc, #120]	; (800dfcc <TIM_OC2_SetConfig+0x11c>)
 800df54:	4293      	cmp	r3, r2
 800df56:	d00b      	beq.n	800df70 <TIM_OC2_SetConfig+0xc0>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	4a1d      	ldr	r2, [pc, #116]	; (800dfd0 <TIM_OC2_SetConfig+0x120>)
 800df5c:	4293      	cmp	r3, r2
 800df5e:	d007      	beq.n	800df70 <TIM_OC2_SetConfig+0xc0>
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	4a1c      	ldr	r2, [pc, #112]	; (800dfd4 <TIM_OC2_SetConfig+0x124>)
 800df64:	4293      	cmp	r3, r2
 800df66:	d003      	beq.n	800df70 <TIM_OC2_SetConfig+0xc0>
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	4a17      	ldr	r2, [pc, #92]	; (800dfc8 <TIM_OC2_SetConfig+0x118>)
 800df6c:	4293      	cmp	r3, r2
 800df6e:	d113      	bne.n	800df98 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800df70:	693b      	ldr	r3, [r7, #16]
 800df72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800df76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800df78:	693b      	ldr	r3, [r7, #16]
 800df7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800df7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	695b      	ldr	r3, [r3, #20]
 800df84:	009b      	lsls	r3, r3, #2
 800df86:	693a      	ldr	r2, [r7, #16]
 800df88:	4313      	orrs	r3, r2
 800df8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	699b      	ldr	r3, [r3, #24]
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	693a      	ldr	r2, [r7, #16]
 800df94:	4313      	orrs	r3, r2
 800df96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	693a      	ldr	r2, [r7, #16]
 800df9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	68fa      	ldr	r2, [r7, #12]
 800dfa2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	685a      	ldr	r2, [r3, #4]
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	697a      	ldr	r2, [r7, #20]
 800dfb0:	621a      	str	r2, [r3, #32]
}
 800dfb2:	bf00      	nop
 800dfb4:	371c      	adds	r7, #28
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbc:	4770      	bx	lr
 800dfbe:	bf00      	nop
 800dfc0:	40012c00 	.word	0x40012c00
 800dfc4:	40013400 	.word	0x40013400
 800dfc8:	40015000 	.word	0x40015000
 800dfcc:	40014000 	.word	0x40014000
 800dfd0:	40014400 	.word	0x40014400
 800dfd4:	40014800 	.word	0x40014800

0800dfd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b087      	sub	sp, #28
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
 800dfe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6a1b      	ldr	r3, [r3, #32]
 800dfe6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6a1b      	ldr	r3, [r3, #32]
 800dff2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	685b      	ldr	r3, [r3, #4]
 800dff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	69db      	ldr	r3, [r3, #28]
 800dffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e00a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f023 0303 	bic.w	r3, r3, #3
 800e012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	68fa      	ldr	r2, [r7, #12]
 800e01a:	4313      	orrs	r3, r2
 800e01c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e01e:	697b      	ldr	r3, [r7, #20]
 800e020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	689b      	ldr	r3, [r3, #8]
 800e02a:	021b      	lsls	r3, r3, #8
 800e02c:	697a      	ldr	r2, [r7, #20]
 800e02e:	4313      	orrs	r3, r2
 800e030:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	4a2b      	ldr	r2, [pc, #172]	; (800e0e4 <TIM_OC3_SetConfig+0x10c>)
 800e036:	4293      	cmp	r3, r2
 800e038:	d007      	beq.n	800e04a <TIM_OC3_SetConfig+0x72>
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	4a2a      	ldr	r2, [pc, #168]	; (800e0e8 <TIM_OC3_SetConfig+0x110>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d003      	beq.n	800e04a <TIM_OC3_SetConfig+0x72>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	4a29      	ldr	r2, [pc, #164]	; (800e0ec <TIM_OC3_SetConfig+0x114>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d10d      	bne.n	800e066 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e04a:	697b      	ldr	r3, [r7, #20]
 800e04c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e050:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	68db      	ldr	r3, [r3, #12]
 800e056:	021b      	lsls	r3, r3, #8
 800e058:	697a      	ldr	r2, [r7, #20]
 800e05a:	4313      	orrs	r3, r2
 800e05c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e064:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	4a1e      	ldr	r2, [pc, #120]	; (800e0e4 <TIM_OC3_SetConfig+0x10c>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d013      	beq.n	800e096 <TIM_OC3_SetConfig+0xbe>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	4a1d      	ldr	r2, [pc, #116]	; (800e0e8 <TIM_OC3_SetConfig+0x110>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d00f      	beq.n	800e096 <TIM_OC3_SetConfig+0xbe>
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	4a1d      	ldr	r2, [pc, #116]	; (800e0f0 <TIM_OC3_SetConfig+0x118>)
 800e07a:	4293      	cmp	r3, r2
 800e07c:	d00b      	beq.n	800e096 <TIM_OC3_SetConfig+0xbe>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	4a1c      	ldr	r2, [pc, #112]	; (800e0f4 <TIM_OC3_SetConfig+0x11c>)
 800e082:	4293      	cmp	r3, r2
 800e084:	d007      	beq.n	800e096 <TIM_OC3_SetConfig+0xbe>
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	4a1b      	ldr	r2, [pc, #108]	; (800e0f8 <TIM_OC3_SetConfig+0x120>)
 800e08a:	4293      	cmp	r3, r2
 800e08c:	d003      	beq.n	800e096 <TIM_OC3_SetConfig+0xbe>
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	4a16      	ldr	r2, [pc, #88]	; (800e0ec <TIM_OC3_SetConfig+0x114>)
 800e092:	4293      	cmp	r3, r2
 800e094:	d113      	bne.n	800e0be <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e096:	693b      	ldr	r3, [r7, #16]
 800e098:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e09c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e09e:	693b      	ldr	r3, [r7, #16]
 800e0a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e0a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	695b      	ldr	r3, [r3, #20]
 800e0aa:	011b      	lsls	r3, r3, #4
 800e0ac:	693a      	ldr	r2, [r7, #16]
 800e0ae:	4313      	orrs	r3, r2
 800e0b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	699b      	ldr	r3, [r3, #24]
 800e0b6:	011b      	lsls	r3, r3, #4
 800e0b8:	693a      	ldr	r2, [r7, #16]
 800e0ba:	4313      	orrs	r3, r2
 800e0bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	693a      	ldr	r2, [r7, #16]
 800e0c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	68fa      	ldr	r2, [r7, #12]
 800e0c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	685a      	ldr	r2, [r3, #4]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	697a      	ldr	r2, [r7, #20]
 800e0d6:	621a      	str	r2, [r3, #32]
}
 800e0d8:	bf00      	nop
 800e0da:	371c      	adds	r7, #28
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr
 800e0e4:	40012c00 	.word	0x40012c00
 800e0e8:	40013400 	.word	0x40013400
 800e0ec:	40015000 	.word	0x40015000
 800e0f0:	40014000 	.word	0x40014000
 800e0f4:	40014400 	.word	0x40014400
 800e0f8:	40014800 	.word	0x40014800

0800e0fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e0fc:	b480      	push	{r7}
 800e0fe:	b087      	sub	sp, #28
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
 800e104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6a1b      	ldr	r3, [r3, #32]
 800e10a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6a1b      	ldr	r3, [r3, #32]
 800e116:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	685b      	ldr	r3, [r3, #4]
 800e11c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	69db      	ldr	r3, [r3, #28]
 800e122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e12a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e12e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	021b      	lsls	r3, r3, #8
 800e13e:	68fa      	ldr	r2, [r7, #12]
 800e140:	4313      	orrs	r3, r2
 800e142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e14a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	689b      	ldr	r3, [r3, #8]
 800e150:	031b      	lsls	r3, r3, #12
 800e152:	697a      	ldr	r2, [r7, #20]
 800e154:	4313      	orrs	r3, r2
 800e156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	4a2c      	ldr	r2, [pc, #176]	; (800e20c <TIM_OC4_SetConfig+0x110>)
 800e15c:	4293      	cmp	r3, r2
 800e15e:	d007      	beq.n	800e170 <TIM_OC4_SetConfig+0x74>
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	4a2b      	ldr	r2, [pc, #172]	; (800e210 <TIM_OC4_SetConfig+0x114>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d003      	beq.n	800e170 <TIM_OC4_SetConfig+0x74>
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	4a2a      	ldr	r2, [pc, #168]	; (800e214 <TIM_OC4_SetConfig+0x118>)
 800e16c:	4293      	cmp	r3, r2
 800e16e:	d10d      	bne.n	800e18c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e170:	697b      	ldr	r3, [r7, #20]
 800e172:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	68db      	ldr	r3, [r3, #12]
 800e17c:	031b      	lsls	r3, r3, #12
 800e17e:	697a      	ldr	r2, [r7, #20]
 800e180:	4313      	orrs	r3, r2
 800e182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e18a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	4a1f      	ldr	r2, [pc, #124]	; (800e20c <TIM_OC4_SetConfig+0x110>)
 800e190:	4293      	cmp	r3, r2
 800e192:	d013      	beq.n	800e1bc <TIM_OC4_SetConfig+0xc0>
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	4a1e      	ldr	r2, [pc, #120]	; (800e210 <TIM_OC4_SetConfig+0x114>)
 800e198:	4293      	cmp	r3, r2
 800e19a:	d00f      	beq.n	800e1bc <TIM_OC4_SetConfig+0xc0>
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	4a1e      	ldr	r2, [pc, #120]	; (800e218 <TIM_OC4_SetConfig+0x11c>)
 800e1a0:	4293      	cmp	r3, r2
 800e1a2:	d00b      	beq.n	800e1bc <TIM_OC4_SetConfig+0xc0>
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	4a1d      	ldr	r2, [pc, #116]	; (800e21c <TIM_OC4_SetConfig+0x120>)
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	d007      	beq.n	800e1bc <TIM_OC4_SetConfig+0xc0>
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	4a1c      	ldr	r2, [pc, #112]	; (800e220 <TIM_OC4_SetConfig+0x124>)
 800e1b0:	4293      	cmp	r3, r2
 800e1b2:	d003      	beq.n	800e1bc <TIM_OC4_SetConfig+0xc0>
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	4a17      	ldr	r2, [pc, #92]	; (800e214 <TIM_OC4_SetConfig+0x118>)
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d113      	bne.n	800e1e4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e1c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e1c4:	693b      	ldr	r3, [r7, #16]
 800e1c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e1ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	695b      	ldr	r3, [r3, #20]
 800e1d0:	019b      	lsls	r3, r3, #6
 800e1d2:	693a      	ldr	r2, [r7, #16]
 800e1d4:	4313      	orrs	r3, r2
 800e1d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	699b      	ldr	r3, [r3, #24]
 800e1dc:	019b      	lsls	r3, r3, #6
 800e1de:	693a      	ldr	r2, [r7, #16]
 800e1e0:	4313      	orrs	r3, r2
 800e1e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	693a      	ldr	r2, [r7, #16]
 800e1e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	68fa      	ldr	r2, [r7, #12]
 800e1ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	685a      	ldr	r2, [r3, #4]
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	697a      	ldr	r2, [r7, #20]
 800e1fc:	621a      	str	r2, [r3, #32]
}
 800e1fe:	bf00      	nop
 800e200:	371c      	adds	r7, #28
 800e202:	46bd      	mov	sp, r7
 800e204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e208:	4770      	bx	lr
 800e20a:	bf00      	nop
 800e20c:	40012c00 	.word	0x40012c00
 800e210:	40013400 	.word	0x40013400
 800e214:	40015000 	.word	0x40015000
 800e218:	40014000 	.word	0x40014000
 800e21c:	40014400 	.word	0x40014400
 800e220:	40014800 	.word	0x40014800

0800e224 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e224:	b480      	push	{r7}
 800e226:	b087      	sub	sp, #28
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	6a1b      	ldr	r3, [r3, #32]
 800e232:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	6a1b      	ldr	r3, [r3, #32]
 800e23e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	685b      	ldr	r3, [r3, #4]
 800e244:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e24a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	68fa      	ldr	r2, [r7, #12]
 800e25e:	4313      	orrs	r3, r2
 800e260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e262:	693b      	ldr	r3, [r7, #16]
 800e264:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e268:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e26a:	683b      	ldr	r3, [r7, #0]
 800e26c:	689b      	ldr	r3, [r3, #8]
 800e26e:	041b      	lsls	r3, r3, #16
 800e270:	693a      	ldr	r2, [r7, #16]
 800e272:	4313      	orrs	r3, r2
 800e274:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	4a19      	ldr	r2, [pc, #100]	; (800e2e0 <TIM_OC5_SetConfig+0xbc>)
 800e27a:	4293      	cmp	r3, r2
 800e27c:	d013      	beq.n	800e2a6 <TIM_OC5_SetConfig+0x82>
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	4a18      	ldr	r2, [pc, #96]	; (800e2e4 <TIM_OC5_SetConfig+0xc0>)
 800e282:	4293      	cmp	r3, r2
 800e284:	d00f      	beq.n	800e2a6 <TIM_OC5_SetConfig+0x82>
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	4a17      	ldr	r2, [pc, #92]	; (800e2e8 <TIM_OC5_SetConfig+0xc4>)
 800e28a:	4293      	cmp	r3, r2
 800e28c:	d00b      	beq.n	800e2a6 <TIM_OC5_SetConfig+0x82>
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	4a16      	ldr	r2, [pc, #88]	; (800e2ec <TIM_OC5_SetConfig+0xc8>)
 800e292:	4293      	cmp	r3, r2
 800e294:	d007      	beq.n	800e2a6 <TIM_OC5_SetConfig+0x82>
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	4a15      	ldr	r2, [pc, #84]	; (800e2f0 <TIM_OC5_SetConfig+0xcc>)
 800e29a:	4293      	cmp	r3, r2
 800e29c:	d003      	beq.n	800e2a6 <TIM_OC5_SetConfig+0x82>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	4a14      	ldr	r2, [pc, #80]	; (800e2f4 <TIM_OC5_SetConfig+0xd0>)
 800e2a2:	4293      	cmp	r3, r2
 800e2a4:	d109      	bne.n	800e2ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e2a6:	697b      	ldr	r3, [r7, #20]
 800e2a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e2ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	695b      	ldr	r3, [r3, #20]
 800e2b2:	021b      	lsls	r3, r3, #8
 800e2b4:	697a      	ldr	r2, [r7, #20]
 800e2b6:	4313      	orrs	r3, r2
 800e2b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	697a      	ldr	r2, [r7, #20]
 800e2be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	68fa      	ldr	r2, [r7, #12]
 800e2c4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	685a      	ldr	r2, [r3, #4]
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	693a      	ldr	r2, [r7, #16]
 800e2d2:	621a      	str	r2, [r3, #32]
}
 800e2d4:	bf00      	nop
 800e2d6:	371c      	adds	r7, #28
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr
 800e2e0:	40012c00 	.word	0x40012c00
 800e2e4:	40013400 	.word	0x40013400
 800e2e8:	40014000 	.word	0x40014000
 800e2ec:	40014400 	.word	0x40014400
 800e2f0:	40014800 	.word	0x40014800
 800e2f4:	40015000 	.word	0x40015000

0800e2f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b087      	sub	sp, #28
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
 800e300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	6a1b      	ldr	r3, [r3, #32]
 800e306:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	6a1b      	ldr	r3, [r3, #32]
 800e312:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e326:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e32a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	021b      	lsls	r3, r3, #8
 800e332:	68fa      	ldr	r2, [r7, #12]
 800e334:	4313      	orrs	r3, r2
 800e336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e338:	693b      	ldr	r3, [r7, #16]
 800e33a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e33e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	689b      	ldr	r3, [r3, #8]
 800e344:	051b      	lsls	r3, r3, #20
 800e346:	693a      	ldr	r2, [r7, #16]
 800e348:	4313      	orrs	r3, r2
 800e34a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	4a1a      	ldr	r2, [pc, #104]	; (800e3b8 <TIM_OC6_SetConfig+0xc0>)
 800e350:	4293      	cmp	r3, r2
 800e352:	d013      	beq.n	800e37c <TIM_OC6_SetConfig+0x84>
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	4a19      	ldr	r2, [pc, #100]	; (800e3bc <TIM_OC6_SetConfig+0xc4>)
 800e358:	4293      	cmp	r3, r2
 800e35a:	d00f      	beq.n	800e37c <TIM_OC6_SetConfig+0x84>
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	4a18      	ldr	r2, [pc, #96]	; (800e3c0 <TIM_OC6_SetConfig+0xc8>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d00b      	beq.n	800e37c <TIM_OC6_SetConfig+0x84>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	4a17      	ldr	r2, [pc, #92]	; (800e3c4 <TIM_OC6_SetConfig+0xcc>)
 800e368:	4293      	cmp	r3, r2
 800e36a:	d007      	beq.n	800e37c <TIM_OC6_SetConfig+0x84>
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	4a16      	ldr	r2, [pc, #88]	; (800e3c8 <TIM_OC6_SetConfig+0xd0>)
 800e370:	4293      	cmp	r3, r2
 800e372:	d003      	beq.n	800e37c <TIM_OC6_SetConfig+0x84>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	4a15      	ldr	r2, [pc, #84]	; (800e3cc <TIM_OC6_SetConfig+0xd4>)
 800e378:	4293      	cmp	r3, r2
 800e37a:	d109      	bne.n	800e390 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e37c:	697b      	ldr	r3, [r7, #20]
 800e37e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e382:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	695b      	ldr	r3, [r3, #20]
 800e388:	029b      	lsls	r3, r3, #10
 800e38a:	697a      	ldr	r2, [r7, #20]
 800e38c:	4313      	orrs	r3, r2
 800e38e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	697a      	ldr	r2, [r7, #20]
 800e394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	68fa      	ldr	r2, [r7, #12]
 800e39a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	685a      	ldr	r2, [r3, #4]
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	693a      	ldr	r2, [r7, #16]
 800e3a8:	621a      	str	r2, [r3, #32]
}
 800e3aa:	bf00      	nop
 800e3ac:	371c      	adds	r7, #28
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b4:	4770      	bx	lr
 800e3b6:	bf00      	nop
 800e3b8:	40012c00 	.word	0x40012c00
 800e3bc:	40013400 	.word	0x40013400
 800e3c0:	40014000 	.word	0x40014000
 800e3c4:	40014400 	.word	0x40014400
 800e3c8:	40014800 	.word	0x40014800
 800e3cc:	40015000 	.word	0x40015000

0800e3d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e3d0:	b480      	push	{r7}
 800e3d2:	b087      	sub	sp, #28
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	60f8      	str	r0, [r7, #12]
 800e3d8:	60b9      	str	r1, [r7, #8]
 800e3da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	6a1b      	ldr	r3, [r3, #32]
 800e3e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	6a1b      	ldr	r3, [r3, #32]
 800e3e6:	f023 0201 	bic.w	r2, r3, #1
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	699b      	ldr	r3, [r3, #24]
 800e3f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e3f4:	693b      	ldr	r3, [r7, #16]
 800e3f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e3fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	011b      	lsls	r3, r3, #4
 800e400:	693a      	ldr	r2, [r7, #16]
 800e402:	4313      	orrs	r3, r2
 800e404:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	f023 030a 	bic.w	r3, r3, #10
 800e40c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e40e:	697a      	ldr	r2, [r7, #20]
 800e410:	68bb      	ldr	r3, [r7, #8]
 800e412:	4313      	orrs	r3, r2
 800e414:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	693a      	ldr	r2, [r7, #16]
 800e41a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	697a      	ldr	r2, [r7, #20]
 800e420:	621a      	str	r2, [r3, #32]
}
 800e422:	bf00      	nop
 800e424:	371c      	adds	r7, #28
 800e426:	46bd      	mov	sp, r7
 800e428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42c:	4770      	bx	lr

0800e42e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e42e:	b480      	push	{r7}
 800e430:	b087      	sub	sp, #28
 800e432:	af00      	add	r7, sp, #0
 800e434:	60f8      	str	r0, [r7, #12]
 800e436:	60b9      	str	r1, [r7, #8]
 800e438:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	6a1b      	ldr	r3, [r3, #32]
 800e43e:	f023 0210 	bic.w	r2, r3, #16
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	699b      	ldr	r3, [r3, #24]
 800e44a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	6a1b      	ldr	r3, [r3, #32]
 800e450:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e458:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	031b      	lsls	r3, r3, #12
 800e45e:	697a      	ldr	r2, [r7, #20]
 800e460:	4313      	orrs	r3, r2
 800e462:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e46a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	011b      	lsls	r3, r3, #4
 800e470:	693a      	ldr	r2, [r7, #16]
 800e472:	4313      	orrs	r3, r2
 800e474:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	697a      	ldr	r2, [r7, #20]
 800e47a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	693a      	ldr	r2, [r7, #16]
 800e480:	621a      	str	r2, [r3, #32]
}
 800e482:	bf00      	nop
 800e484:	371c      	adds	r7, #28
 800e486:	46bd      	mov	sp, r7
 800e488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48c:	4770      	bx	lr

0800e48e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e48e:	b480      	push	{r7}
 800e490:	b085      	sub	sp, #20
 800e492:	af00      	add	r7, sp, #0
 800e494:	6078      	str	r0, [r7, #4]
 800e496:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	689b      	ldr	r3, [r3, #8]
 800e49c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e4a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e4a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e4aa:	683a      	ldr	r2, [r7, #0]
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	4313      	orrs	r3, r2
 800e4b0:	f043 0307 	orr.w	r3, r3, #7
 800e4b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	68fa      	ldr	r2, [r7, #12]
 800e4ba:	609a      	str	r2, [r3, #8]
}
 800e4bc:	bf00      	nop
 800e4be:	3714      	adds	r7, #20
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c6:	4770      	bx	lr

0800e4c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e4c8:	b480      	push	{r7}
 800e4ca:	b087      	sub	sp, #28
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	60f8      	str	r0, [r7, #12]
 800e4d0:	60b9      	str	r1, [r7, #8]
 800e4d2:	607a      	str	r2, [r7, #4]
 800e4d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	689b      	ldr	r3, [r3, #8]
 800e4da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e4dc:	697b      	ldr	r3, [r7, #20]
 800e4de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e4e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	021a      	lsls	r2, r3, #8
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	431a      	orrs	r2, r3
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	4313      	orrs	r3, r2
 800e4f0:	697a      	ldr	r2, [r7, #20]
 800e4f2:	4313      	orrs	r3, r2
 800e4f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	697a      	ldr	r2, [r7, #20]
 800e4fa:	609a      	str	r2, [r3, #8]
}
 800e4fc:	bf00      	nop
 800e4fe:	371c      	adds	r7, #28
 800e500:	46bd      	mov	sp, r7
 800e502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e506:	4770      	bx	lr

0800e508 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e508:	b480      	push	{r7}
 800e50a:	b087      	sub	sp, #28
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	60b9      	str	r1, [r7, #8]
 800e512:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	f003 031f 	and.w	r3, r3, #31
 800e51a:	2201      	movs	r2, #1
 800e51c:	fa02 f303 	lsl.w	r3, r2, r3
 800e520:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	6a1a      	ldr	r2, [r3, #32]
 800e526:	697b      	ldr	r3, [r7, #20]
 800e528:	43db      	mvns	r3, r3
 800e52a:	401a      	ands	r2, r3
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	6a1a      	ldr	r2, [r3, #32]
 800e534:	68bb      	ldr	r3, [r7, #8]
 800e536:	f003 031f 	and.w	r3, r3, #31
 800e53a:	6879      	ldr	r1, [r7, #4]
 800e53c:	fa01 f303 	lsl.w	r3, r1, r3
 800e540:	431a      	orrs	r2, r3
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	621a      	str	r2, [r3, #32]
}
 800e546:	bf00      	nop
 800e548:	371c      	adds	r7, #28
 800e54a:	46bd      	mov	sp, r7
 800e54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e550:	4770      	bx	lr
	...

0800e554 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e554:	b480      	push	{r7}
 800e556:	b085      	sub	sp, #20
 800e558:	af00      	add	r7, sp, #0
 800e55a:	6078      	str	r0, [r7, #4]
 800e55c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e564:	2b01      	cmp	r3, #1
 800e566:	d101      	bne.n	800e56c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e568:	2302      	movs	r3, #2
 800e56a:	e074      	b.n	800e656 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	2201      	movs	r2, #1
 800e570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	2202      	movs	r2, #2
 800e578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	685b      	ldr	r3, [r3, #4]
 800e582:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	689b      	ldr	r3, [r3, #8]
 800e58a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4a34      	ldr	r2, [pc, #208]	; (800e664 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e592:	4293      	cmp	r3, r2
 800e594:	d009      	beq.n	800e5aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	4a33      	ldr	r2, [pc, #204]	; (800e668 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e59c:	4293      	cmp	r3, r2
 800e59e:	d004      	beq.n	800e5aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	4a31      	ldr	r2, [pc, #196]	; (800e66c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e5a6:	4293      	cmp	r3, r2
 800e5a8:	d108      	bne.n	800e5bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e5b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	685b      	ldr	r3, [r3, #4]
 800e5b6:	68fa      	ldr	r2, [r7, #12]
 800e5b8:	4313      	orrs	r3, r2
 800e5ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800e5c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	68fa      	ldr	r2, [r7, #12]
 800e5ce:	4313      	orrs	r3, r2
 800e5d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	68fa      	ldr	r2, [r7, #12]
 800e5d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	4a21      	ldr	r2, [pc, #132]	; (800e664 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d022      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5ec:	d01d      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	4a1f      	ldr	r2, [pc, #124]	; (800e670 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d018      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a1d      	ldr	r2, [pc, #116]	; (800e674 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d013      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a1c      	ldr	r2, [pc, #112]	; (800e678 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d00e      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	4a15      	ldr	r2, [pc, #84]	; (800e668 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e612:	4293      	cmp	r3, r2
 800e614:	d009      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4a18      	ldr	r2, [pc, #96]	; (800e67c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e61c:	4293      	cmp	r3, r2
 800e61e:	d004      	beq.n	800e62a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a11      	ldr	r2, [pc, #68]	; (800e66c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e626:	4293      	cmp	r3, r2
 800e628:	d10c      	bne.n	800e644 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e630:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	689b      	ldr	r3, [r3, #8]
 800e636:	68ba      	ldr	r2, [r7, #8]
 800e638:	4313      	orrs	r3, r2
 800e63a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	68ba      	ldr	r2, [r7, #8]
 800e642:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2201      	movs	r2, #1
 800e648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2200      	movs	r2, #0
 800e650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e654:	2300      	movs	r3, #0
}
 800e656:	4618      	mov	r0, r3
 800e658:	3714      	adds	r7, #20
 800e65a:	46bd      	mov	sp, r7
 800e65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e660:	4770      	bx	lr
 800e662:	bf00      	nop
 800e664:	40012c00 	.word	0x40012c00
 800e668:	40013400 	.word	0x40013400
 800e66c:	40015000 	.word	0x40015000
 800e670:	40000400 	.word	0x40000400
 800e674:	40000800 	.word	0x40000800
 800e678:	40000c00 	.word	0x40000c00
 800e67c:	40014000 	.word	0x40014000

0800e680 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e680:	b480      	push	{r7}
 800e682:	b085      	sub	sp, #20
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e68a:	2300      	movs	r3, #0
 800e68c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e694:	2b01      	cmp	r3, #1
 800e696:	d101      	bne.n	800e69c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e698:	2302      	movs	r3, #2
 800e69a:	e096      	b.n	800e7ca <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2201      	movs	r2, #1
 800e6a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	68db      	ldr	r3, [r3, #12]
 800e6ae:	4313      	orrs	r3, r2
 800e6b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e6b8:	683b      	ldr	r3, [r7, #0]
 800e6ba:	689b      	ldr	r3, [r3, #8]
 800e6bc:	4313      	orrs	r3, r2
 800e6be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	685b      	ldr	r3, [r3, #4]
 800e6ca:	4313      	orrs	r3, r2
 800e6cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4313      	orrs	r3, r2
 800e6da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	691b      	ldr	r3, [r3, #16]
 800e6e6:	4313      	orrs	r3, r2
 800e6e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	695b      	ldr	r3, [r3, #20]
 800e6f4:	4313      	orrs	r3, r2
 800e6f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e6fe:	683b      	ldr	r3, [r7, #0]
 800e700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e702:	4313      	orrs	r3, r2
 800e704:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	699b      	ldr	r3, [r3, #24]
 800e710:	041b      	lsls	r3, r3, #16
 800e712:	4313      	orrs	r3, r2
 800e714:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4a2f      	ldr	r2, [pc, #188]	; (800e7d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800e71c:	4293      	cmp	r3, r2
 800e71e:	d009      	beq.n	800e734 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	4a2d      	ldr	r2, [pc, #180]	; (800e7dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800e726:	4293      	cmp	r3, r2
 800e728:	d004      	beq.n	800e734 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	4a2c      	ldr	r2, [pc, #176]	; (800e7e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800e730:	4293      	cmp	r3, r2
 800e732:	d106      	bne.n	800e742 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	69db      	ldr	r3, [r3, #28]
 800e73e:	4313      	orrs	r3, r2
 800e740:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	4a24      	ldr	r2, [pc, #144]	; (800e7d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800e748:	4293      	cmp	r3, r2
 800e74a:	d009      	beq.n	800e760 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	4a22      	ldr	r2, [pc, #136]	; (800e7dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800e752:	4293      	cmp	r3, r2
 800e754:	d004      	beq.n	800e760 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	4a21      	ldr	r2, [pc, #132]	; (800e7e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800e75c:	4293      	cmp	r3, r2
 800e75e:	d12b      	bne.n	800e7b8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e76a:	051b      	lsls	r3, r3, #20
 800e76c:	4313      	orrs	r3, r2
 800e76e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	6a1b      	ldr	r3, [r3, #32]
 800e77a:	4313      	orrs	r3, r2
 800e77c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e788:	4313      	orrs	r3, r2
 800e78a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	4a11      	ldr	r2, [pc, #68]	; (800e7d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d009      	beq.n	800e7aa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	4a10      	ldr	r2, [pc, #64]	; (800e7dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800e79c:	4293      	cmp	r3, r2
 800e79e:	d004      	beq.n	800e7aa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	4a0e      	ldr	r2, [pc, #56]	; (800e7e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800e7a6:	4293      	cmp	r3, r2
 800e7a8:	d106      	bne.n	800e7b8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	68fa      	ldr	r2, [r7, #12]
 800e7be:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e7c8:	2300      	movs	r3, #0
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3714      	adds	r7, #20
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d4:	4770      	bx	lr
 800e7d6:	bf00      	nop
 800e7d8:	40012c00 	.word	0x40012c00
 800e7dc:	40013400 	.word	0x40013400
 800e7e0:	40015000 	.word	0x40015000

0800e7e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e7e4:	b480      	push	{r7}
 800e7e6:	b083      	sub	sp, #12
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e7ec:	bf00      	nop
 800e7ee:	370c      	adds	r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f6:	4770      	bx	lr

0800e7f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b083      	sub	sp, #12
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e800:	bf00      	nop
 800e802:	370c      	adds	r7, #12
 800e804:	46bd      	mov	sp, r7
 800e806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80a:	4770      	bx	lr

0800e80c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e814:	bf00      	nop
 800e816:	370c      	adds	r7, #12
 800e818:	46bd      	mov	sp, r7
 800e81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81e:	4770      	bx	lr

0800e820 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800e820:	b480      	push	{r7}
 800e822:	b083      	sub	sp, #12
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800e828:	bf00      	nop
 800e82a:	370c      	adds	r7, #12
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr

0800e834 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800e834:	b480      	push	{r7}
 800e836:	b083      	sub	sp, #12
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800e83c:	bf00      	nop
 800e83e:	370c      	adds	r7, #12
 800e840:	46bd      	mov	sp, r7
 800e842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e846:	4770      	bx	lr

0800e848 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800e848:	b480      	push	{r7}
 800e84a:	b083      	sub	sp, #12
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800e850:	bf00      	nop
 800e852:	370c      	adds	r7, #12
 800e854:	46bd      	mov	sp, r7
 800e856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85a:	4770      	bx	lr

0800e85c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800e85c:	b480      	push	{r7}
 800e85e:	b083      	sub	sp, #12
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800e864:	bf00      	nop
 800e866:	370c      	adds	r7, #12
 800e868:	46bd      	mov	sp, r7
 800e86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86e:	4770      	bx	lr

0800e870 <LL_EXTI_EnableIT_0_31>:
{
 800e870:	b480      	push	{r7}
 800e872:	b083      	sub	sp, #12
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800e878:	4b05      	ldr	r3, [pc, #20]	; (800e890 <LL_EXTI_EnableIT_0_31+0x20>)
 800e87a:	681a      	ldr	r2, [r3, #0]
 800e87c:	4904      	ldr	r1, [pc, #16]	; (800e890 <LL_EXTI_EnableIT_0_31+0x20>)
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	4313      	orrs	r3, r2
 800e882:	600b      	str	r3, [r1, #0]
}
 800e884:	bf00      	nop
 800e886:	370c      	adds	r7, #12
 800e888:	46bd      	mov	sp, r7
 800e88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88e:	4770      	bx	lr
 800e890:	40010400 	.word	0x40010400

0800e894 <LL_EXTI_EnableIT_32_63>:
{
 800e894:	b480      	push	{r7}
 800e896:	b083      	sub	sp, #12
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800e89c:	4b05      	ldr	r3, [pc, #20]	; (800e8b4 <LL_EXTI_EnableIT_32_63+0x20>)
 800e89e:	6a1a      	ldr	r2, [r3, #32]
 800e8a0:	4904      	ldr	r1, [pc, #16]	; (800e8b4 <LL_EXTI_EnableIT_32_63+0x20>)
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	4313      	orrs	r3, r2
 800e8a6:	620b      	str	r3, [r1, #32]
}
 800e8a8:	bf00      	nop
 800e8aa:	370c      	adds	r7, #12
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b2:	4770      	bx	lr
 800e8b4:	40010400 	.word	0x40010400

0800e8b8 <LL_EXTI_DisableIT_0_31>:
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b083      	sub	sp, #12
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800e8c0:	4b06      	ldr	r3, [pc, #24]	; (800e8dc <LL_EXTI_DisableIT_0_31+0x24>)
 800e8c2:	681a      	ldr	r2, [r3, #0]
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	43db      	mvns	r3, r3
 800e8c8:	4904      	ldr	r1, [pc, #16]	; (800e8dc <LL_EXTI_DisableIT_0_31+0x24>)
 800e8ca:	4013      	ands	r3, r2
 800e8cc:	600b      	str	r3, [r1, #0]
}
 800e8ce:	bf00      	nop
 800e8d0:	370c      	adds	r7, #12
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d8:	4770      	bx	lr
 800e8da:	bf00      	nop
 800e8dc:	40010400 	.word	0x40010400

0800e8e0 <LL_EXTI_DisableIT_32_63>:
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b083      	sub	sp, #12
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800e8e8:	4b06      	ldr	r3, [pc, #24]	; (800e904 <LL_EXTI_DisableIT_32_63+0x24>)
 800e8ea:	6a1a      	ldr	r2, [r3, #32]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	43db      	mvns	r3, r3
 800e8f0:	4904      	ldr	r1, [pc, #16]	; (800e904 <LL_EXTI_DisableIT_32_63+0x24>)
 800e8f2:	4013      	ands	r3, r2
 800e8f4:	620b      	str	r3, [r1, #32]
}
 800e8f6:	bf00      	nop
 800e8f8:	370c      	adds	r7, #12
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e900:	4770      	bx	lr
 800e902:	bf00      	nop
 800e904:	40010400 	.word	0x40010400

0800e908 <LL_EXTI_EnableEvent_0_31>:
{
 800e908:	b480      	push	{r7}
 800e90a:	b083      	sub	sp, #12
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800e910:	4b05      	ldr	r3, [pc, #20]	; (800e928 <LL_EXTI_EnableEvent_0_31+0x20>)
 800e912:	685a      	ldr	r2, [r3, #4]
 800e914:	4904      	ldr	r1, [pc, #16]	; (800e928 <LL_EXTI_EnableEvent_0_31+0x20>)
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	4313      	orrs	r3, r2
 800e91a:	604b      	str	r3, [r1, #4]
}
 800e91c:	bf00      	nop
 800e91e:	370c      	adds	r7, #12
 800e920:	46bd      	mov	sp, r7
 800e922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e926:	4770      	bx	lr
 800e928:	40010400 	.word	0x40010400

0800e92c <LL_EXTI_EnableEvent_32_63>:
{
 800e92c:	b480      	push	{r7}
 800e92e:	b083      	sub	sp, #12
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800e934:	4b05      	ldr	r3, [pc, #20]	; (800e94c <LL_EXTI_EnableEvent_32_63+0x20>)
 800e936:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e938:	4904      	ldr	r1, [pc, #16]	; (800e94c <LL_EXTI_EnableEvent_32_63+0x20>)
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	4313      	orrs	r3, r2
 800e93e:	624b      	str	r3, [r1, #36]	; 0x24
}
 800e940:	bf00      	nop
 800e942:	370c      	adds	r7, #12
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr
 800e94c:	40010400 	.word	0x40010400

0800e950 <LL_EXTI_DisableEvent_0_31>:
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800e958:	4b06      	ldr	r3, [pc, #24]	; (800e974 <LL_EXTI_DisableEvent_0_31+0x24>)
 800e95a:	685a      	ldr	r2, [r3, #4]
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	43db      	mvns	r3, r3
 800e960:	4904      	ldr	r1, [pc, #16]	; (800e974 <LL_EXTI_DisableEvent_0_31+0x24>)
 800e962:	4013      	ands	r3, r2
 800e964:	604b      	str	r3, [r1, #4]
}
 800e966:	bf00      	nop
 800e968:	370c      	adds	r7, #12
 800e96a:	46bd      	mov	sp, r7
 800e96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e970:	4770      	bx	lr
 800e972:	bf00      	nop
 800e974:	40010400 	.word	0x40010400

0800e978 <LL_EXTI_DisableEvent_32_63>:
{
 800e978:	b480      	push	{r7}
 800e97a:	b083      	sub	sp, #12
 800e97c:	af00      	add	r7, sp, #0
 800e97e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800e980:	4b06      	ldr	r3, [pc, #24]	; (800e99c <LL_EXTI_DisableEvent_32_63+0x24>)
 800e982:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	43db      	mvns	r3, r3
 800e988:	4904      	ldr	r1, [pc, #16]	; (800e99c <LL_EXTI_DisableEvent_32_63+0x24>)
 800e98a:	4013      	ands	r3, r2
 800e98c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800e98e:	bf00      	nop
 800e990:	370c      	adds	r7, #12
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop
 800e99c:	40010400 	.word	0x40010400

0800e9a0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800e9a0:	b480      	push	{r7}
 800e9a2:	b083      	sub	sp, #12
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800e9a8:	4b05      	ldr	r3, [pc, #20]	; (800e9c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800e9aa:	689a      	ldr	r2, [r3, #8]
 800e9ac:	4904      	ldr	r1, [pc, #16]	; (800e9c0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	4313      	orrs	r3, r2
 800e9b2:	608b      	str	r3, [r1, #8]
}
 800e9b4:	bf00      	nop
 800e9b6:	370c      	adds	r7, #12
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9be:	4770      	bx	lr
 800e9c0:	40010400 	.word	0x40010400

0800e9c4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800e9c4:	b480      	push	{r7}
 800e9c6:	b083      	sub	sp, #12
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800e9cc:	4b05      	ldr	r3, [pc, #20]	; (800e9e4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800e9ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e9d0:	4904      	ldr	r1, [pc, #16]	; (800e9e4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	628b      	str	r3, [r1, #40]	; 0x28
}
 800e9d8:	bf00      	nop
 800e9da:	370c      	adds	r7, #12
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr
 800e9e4:	40010400 	.word	0x40010400

0800e9e8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b083      	sub	sp, #12
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800e9f0:	4b06      	ldr	r3, [pc, #24]	; (800ea0c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800e9f2:	689a      	ldr	r2, [r3, #8]
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	43db      	mvns	r3, r3
 800e9f8:	4904      	ldr	r1, [pc, #16]	; (800ea0c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800e9fa:	4013      	ands	r3, r2
 800e9fc:	608b      	str	r3, [r1, #8]
}
 800e9fe:	bf00      	nop
 800ea00:	370c      	adds	r7, #12
 800ea02:	46bd      	mov	sp, r7
 800ea04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea08:	4770      	bx	lr
 800ea0a:	bf00      	nop
 800ea0c:	40010400 	.word	0x40010400

0800ea10 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800ea10:	b480      	push	{r7}
 800ea12:	b083      	sub	sp, #12
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800ea18:	4b06      	ldr	r3, [pc, #24]	; (800ea34 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800ea1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	43db      	mvns	r3, r3
 800ea20:	4904      	ldr	r1, [pc, #16]	; (800ea34 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800ea22:	4013      	ands	r3, r2
 800ea24:	628b      	str	r3, [r1, #40]	; 0x28
}
 800ea26:	bf00      	nop
 800ea28:	370c      	adds	r7, #12
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea30:	4770      	bx	lr
 800ea32:	bf00      	nop
 800ea34:	40010400 	.word	0x40010400

0800ea38 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b083      	sub	sp, #12
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800ea40:	4b05      	ldr	r3, [pc, #20]	; (800ea58 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800ea42:	68da      	ldr	r2, [r3, #12]
 800ea44:	4904      	ldr	r1, [pc, #16]	; (800ea58 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	4313      	orrs	r3, r2
 800ea4a:	60cb      	str	r3, [r1, #12]
}
 800ea4c:	bf00      	nop
 800ea4e:	370c      	adds	r7, #12
 800ea50:	46bd      	mov	sp, r7
 800ea52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea56:	4770      	bx	lr
 800ea58:	40010400 	.word	0x40010400

0800ea5c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b083      	sub	sp, #12
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800ea64:	4b05      	ldr	r3, [pc, #20]	; (800ea7c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ea66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea68:	4904      	ldr	r1, [pc, #16]	; (800ea7c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	4313      	orrs	r3, r2
 800ea6e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ea70:	bf00      	nop
 800ea72:	370c      	adds	r7, #12
 800ea74:	46bd      	mov	sp, r7
 800ea76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7a:	4770      	bx	lr
 800ea7c:	40010400 	.word	0x40010400

0800ea80 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800ea80:	b480      	push	{r7}
 800ea82:	b083      	sub	sp, #12
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800ea88:	4b06      	ldr	r3, [pc, #24]	; (800eaa4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ea8a:	68da      	ldr	r2, [r3, #12]
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	43db      	mvns	r3, r3
 800ea90:	4904      	ldr	r1, [pc, #16]	; (800eaa4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ea92:	4013      	ands	r3, r2
 800ea94:	60cb      	str	r3, [r1, #12]
}
 800ea96:	bf00      	nop
 800ea98:	370c      	adds	r7, #12
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa0:	4770      	bx	lr
 800eaa2:	bf00      	nop
 800eaa4:	40010400 	.word	0x40010400

0800eaa8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800eab0:	4b06      	ldr	r3, [pc, #24]	; (800eacc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800eab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	43db      	mvns	r3, r3
 800eab8:	4904      	ldr	r1, [pc, #16]	; (800eacc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800eaba:	4013      	ands	r3, r2
 800eabc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800eabe:	bf00      	nop
 800eac0:	370c      	adds	r7, #12
 800eac2:	46bd      	mov	sp, r7
 800eac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac8:	4770      	bx	lr
 800eaca:	bf00      	nop
 800eacc:	40010400 	.word	0x40010400

0800ead0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b084      	sub	sp, #16
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800ead8:	2300      	movs	r3, #0
 800eada:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	7a1b      	ldrb	r3, [r3, #8]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	f000 80c8 	beq.w	800ec76 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d05d      	beq.n	800ebaa <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	7a5b      	ldrb	r3, [r3, #9]
 800eaf2:	2b01      	cmp	r3, #1
 800eaf4:	d00e      	beq.n	800eb14 <LL_EXTI_Init+0x44>
 800eaf6:	2b02      	cmp	r3, #2
 800eaf8:	d017      	beq.n	800eb2a <LL_EXTI_Init+0x5a>
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d120      	bne.n	800eb40 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	4618      	mov	r0, r3
 800eb04:	f7ff ff24 	bl	800e950 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	f7ff feaf 	bl	800e870 <LL_EXTI_EnableIT_0_31>
          break;
 800eb12:	e018      	b.n	800eb46 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f7ff fecd 	bl	800e8b8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	4618      	mov	r0, r3
 800eb24:	f7ff fef0 	bl	800e908 <LL_EXTI_EnableEvent_0_31>
          break;
 800eb28:	e00d      	b.n	800eb46 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f7ff fe9e 	bl	800e870 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	4618      	mov	r0, r3
 800eb3a:	f7ff fee5 	bl	800e908 <LL_EXTI_EnableEvent_0_31>
          break;
 800eb3e:	e002      	b.n	800eb46 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800eb40:	2301      	movs	r3, #1
 800eb42:	60fb      	str	r3, [r7, #12]
          break;
 800eb44:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	7a9b      	ldrb	r3, [r3, #10]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d02d      	beq.n	800ebaa <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	7a9b      	ldrb	r3, [r3, #10]
 800eb52:	2b02      	cmp	r3, #2
 800eb54:	d00e      	beq.n	800eb74 <LL_EXTI_Init+0xa4>
 800eb56:	2b03      	cmp	r3, #3
 800eb58:	d017      	beq.n	800eb8a <LL_EXTI_Init+0xba>
 800eb5a:	2b01      	cmp	r3, #1
 800eb5c:	d120      	bne.n	800eba0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7ff ff8c 	bl	800ea80 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	f7ff ff17 	bl	800e9a0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800eb72:	e01b      	b.n	800ebac <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	4618      	mov	r0, r3
 800eb7a:	f7ff ff35 	bl	800e9e8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	4618      	mov	r0, r3
 800eb84:	f7ff ff58 	bl	800ea38 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800eb88:	e010      	b.n	800ebac <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f7ff ff06 	bl	800e9a0 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	4618      	mov	r0, r3
 800eb9a:	f7ff ff4d 	bl	800ea38 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800eb9e:	e005      	b.n	800ebac <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	f043 0302 	orr.w	r3, r3, #2
 800eba6:	60fb      	str	r3, [r7, #12]
            break;
 800eba8:	e000      	b.n	800ebac <LL_EXTI_Init+0xdc>
        }
      }
 800ebaa:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	685b      	ldr	r3, [r3, #4]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d075      	beq.n	800eca0 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	7a5b      	ldrb	r3, [r3, #9]
 800ebb8:	2b01      	cmp	r3, #1
 800ebba:	d00e      	beq.n	800ebda <LL_EXTI_Init+0x10a>
 800ebbc:	2b02      	cmp	r3, #2
 800ebbe:	d017      	beq.n	800ebf0 <LL_EXTI_Init+0x120>
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d120      	bne.n	800ec06 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	685b      	ldr	r3, [r3, #4]
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f7ff fed5 	bl	800e978 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	685b      	ldr	r3, [r3, #4]
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f7ff fe5e 	bl	800e894 <LL_EXTI_EnableIT_32_63>
          break;
 800ebd8:	e01a      	b.n	800ec10 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	685b      	ldr	r3, [r3, #4]
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7ff fe7e 	bl	800e8e0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	685b      	ldr	r3, [r3, #4]
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f7ff fe9f 	bl	800e92c <LL_EXTI_EnableEvent_32_63>
          break;
 800ebee:	e00f      	b.n	800ec10 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	685b      	ldr	r3, [r3, #4]
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	f7ff fe4d 	bl	800e894 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	685b      	ldr	r3, [r3, #4]
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f7ff fe94 	bl	800e92c <LL_EXTI_EnableEvent_32_63>
          break;
 800ec04:	e004      	b.n	800ec10 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	f043 0304 	orr.w	r3, r3, #4
 800ec0c:	60fb      	str	r3, [r7, #12]
          break;
 800ec0e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	7a9b      	ldrb	r3, [r3, #10]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d043      	beq.n	800eca0 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	7a9b      	ldrb	r3, [r3, #10]
 800ec1c:	2b02      	cmp	r3, #2
 800ec1e:	d00e      	beq.n	800ec3e <LL_EXTI_Init+0x16e>
 800ec20:	2b03      	cmp	r3, #3
 800ec22:	d017      	beq.n	800ec54 <LL_EXTI_Init+0x184>
 800ec24:	2b01      	cmp	r3, #1
 800ec26:	d120      	bne.n	800ec6a <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	685b      	ldr	r3, [r3, #4]
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7ff ff3b 	bl	800eaa8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	685b      	ldr	r3, [r3, #4]
 800ec36:	4618      	mov	r0, r3
 800ec38:	f7ff fec4 	bl	800e9c4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800ec3c:	e031      	b.n	800eca2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	685b      	ldr	r3, [r3, #4]
 800ec42:	4618      	mov	r0, r3
 800ec44:	f7ff fee4 	bl	800ea10 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	685b      	ldr	r3, [r3, #4]
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f7ff ff05 	bl	800ea5c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ec52:	e026      	b.n	800eca2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	685b      	ldr	r3, [r3, #4]
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f7ff feb3 	bl	800e9c4 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	685b      	ldr	r3, [r3, #4]
 800ec62:	4618      	mov	r0, r3
 800ec64:	f7ff fefa 	bl	800ea5c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ec68:	e01b      	b.n	800eca2 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	f043 0305 	orr.w	r3, r3, #5
 800ec70:	60fb      	str	r3, [r7, #12]
            break;
 800ec72:	bf00      	nop
 800ec74:	e015      	b.n	800eca2 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	f7ff fe1c 	bl	800e8b8 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4618      	mov	r0, r3
 800ec86:	f7ff fe63 	bl	800e950 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	685b      	ldr	r3, [r3, #4]
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f7ff fe26 	bl	800e8e0 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	685b      	ldr	r3, [r3, #4]
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f7ff fe6d 	bl	800e978 <LL_EXTI_DisableEvent_32_63>
 800ec9e:	e000      	b.n	800eca2 <LL_EXTI_Init+0x1d2>
      }
 800eca0:	bf00      	nop
  }

  return status;
 800eca2:	68fb      	ldr	r3, [r7, #12]
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3710      	adds	r7, #16
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <LL_GPIO_SetPinMode>:
{
 800ecac:	b480      	push	{r7}
 800ecae:	b089      	sub	sp, #36	; 0x24
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	60f8      	str	r0, [r7, #12]
 800ecb4:	60b9      	str	r1, [r7, #8]
 800ecb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681a      	ldr	r2, [r3, #0]
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	fa93 f3a3 	rbit	r3, r3
 800ecc6:	613b      	str	r3, [r7, #16]
  return result;
 800ecc8:	693b      	ldr	r3, [r7, #16]
 800ecca:	fab3 f383 	clz	r3, r3
 800ecce:	b2db      	uxtb	r3, r3
 800ecd0:	005b      	lsls	r3, r3, #1
 800ecd2:	2103      	movs	r1, #3
 800ecd4:	fa01 f303 	lsl.w	r3, r1, r3
 800ecd8:	43db      	mvns	r3, r3
 800ecda:	401a      	ands	r2, r3
 800ecdc:	68bb      	ldr	r3, [r7, #8]
 800ecde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ece0:	69fb      	ldr	r3, [r7, #28]
 800ece2:	fa93 f3a3 	rbit	r3, r3
 800ece6:	61bb      	str	r3, [r7, #24]
  return result;
 800ece8:	69bb      	ldr	r3, [r7, #24]
 800ecea:	fab3 f383 	clz	r3, r3
 800ecee:	b2db      	uxtb	r3, r3
 800ecf0:	005b      	lsls	r3, r3, #1
 800ecf2:	6879      	ldr	r1, [r7, #4]
 800ecf4:	fa01 f303 	lsl.w	r3, r1, r3
 800ecf8:	431a      	orrs	r2, r3
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	601a      	str	r2, [r3, #0]
}
 800ecfe:	bf00      	nop
 800ed00:	3724      	adds	r7, #36	; 0x24
 800ed02:	46bd      	mov	sp, r7
 800ed04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed08:	4770      	bx	lr

0800ed0a <LL_GPIO_SetPinOutputType>:
{
 800ed0a:	b480      	push	{r7}
 800ed0c:	b085      	sub	sp, #20
 800ed0e:	af00      	add	r7, sp, #0
 800ed10:	60f8      	str	r0, [r7, #12]
 800ed12:	60b9      	str	r1, [r7, #8]
 800ed14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	685a      	ldr	r2, [r3, #4]
 800ed1a:	68bb      	ldr	r3, [r7, #8]
 800ed1c:	43db      	mvns	r3, r3
 800ed1e:	401a      	ands	r2, r3
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	6879      	ldr	r1, [r7, #4]
 800ed24:	fb01 f303 	mul.w	r3, r1, r3
 800ed28:	431a      	orrs	r2, r3
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	605a      	str	r2, [r3, #4]
}
 800ed2e:	bf00      	nop
 800ed30:	3714      	adds	r7, #20
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr

0800ed3a <LL_GPIO_SetPinSpeed>:
{
 800ed3a:	b480      	push	{r7}
 800ed3c:	b089      	sub	sp, #36	; 0x24
 800ed3e:	af00      	add	r7, sp, #0
 800ed40:	60f8      	str	r0, [r7, #12]
 800ed42:	60b9      	str	r1, [r7, #8]
 800ed44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	689a      	ldr	r2, [r3, #8]
 800ed4a:	68bb      	ldr	r3, [r7, #8]
 800ed4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	fa93 f3a3 	rbit	r3, r3
 800ed54:	613b      	str	r3, [r7, #16]
  return result;
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	fab3 f383 	clz	r3, r3
 800ed5c:	b2db      	uxtb	r3, r3
 800ed5e:	005b      	lsls	r3, r3, #1
 800ed60:	2103      	movs	r1, #3
 800ed62:	fa01 f303 	lsl.w	r3, r1, r3
 800ed66:	43db      	mvns	r3, r3
 800ed68:	401a      	ands	r2, r3
 800ed6a:	68bb      	ldr	r3, [r7, #8]
 800ed6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ed6e:	69fb      	ldr	r3, [r7, #28]
 800ed70:	fa93 f3a3 	rbit	r3, r3
 800ed74:	61bb      	str	r3, [r7, #24]
  return result;
 800ed76:	69bb      	ldr	r3, [r7, #24]
 800ed78:	fab3 f383 	clz	r3, r3
 800ed7c:	b2db      	uxtb	r3, r3
 800ed7e:	005b      	lsls	r3, r3, #1
 800ed80:	6879      	ldr	r1, [r7, #4]
 800ed82:	fa01 f303 	lsl.w	r3, r1, r3
 800ed86:	431a      	orrs	r2, r3
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	609a      	str	r2, [r3, #8]
}
 800ed8c:	bf00      	nop
 800ed8e:	3724      	adds	r7, #36	; 0x24
 800ed90:	46bd      	mov	sp, r7
 800ed92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed96:	4770      	bx	lr

0800ed98 <LL_GPIO_SetPinPull>:
{
 800ed98:	b480      	push	{r7}
 800ed9a:	b089      	sub	sp, #36	; 0x24
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	60f8      	str	r0, [r7, #12]
 800eda0:	60b9      	str	r1, [r7, #8]
 800eda2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	68da      	ldr	r2, [r3, #12]
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	fa93 f3a3 	rbit	r3, r3
 800edb2:	613b      	str	r3, [r7, #16]
  return result;
 800edb4:	693b      	ldr	r3, [r7, #16]
 800edb6:	fab3 f383 	clz	r3, r3
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	005b      	lsls	r3, r3, #1
 800edbe:	2103      	movs	r1, #3
 800edc0:	fa01 f303 	lsl.w	r3, r1, r3
 800edc4:	43db      	mvns	r3, r3
 800edc6:	401a      	ands	r2, r3
 800edc8:	68bb      	ldr	r3, [r7, #8]
 800edca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800edcc:	69fb      	ldr	r3, [r7, #28]
 800edce:	fa93 f3a3 	rbit	r3, r3
 800edd2:	61bb      	str	r3, [r7, #24]
  return result;
 800edd4:	69bb      	ldr	r3, [r7, #24]
 800edd6:	fab3 f383 	clz	r3, r3
 800edda:	b2db      	uxtb	r3, r3
 800eddc:	005b      	lsls	r3, r3, #1
 800edde:	6879      	ldr	r1, [r7, #4]
 800ede0:	fa01 f303 	lsl.w	r3, r1, r3
 800ede4:	431a      	orrs	r2, r3
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	60da      	str	r2, [r3, #12]
}
 800edea:	bf00      	nop
 800edec:	3724      	adds	r7, #36	; 0x24
 800edee:	46bd      	mov	sp, r7
 800edf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf4:	4770      	bx	lr

0800edf6 <LL_GPIO_SetAFPin_0_7>:
{
 800edf6:	b480      	push	{r7}
 800edf8:	b089      	sub	sp, #36	; 0x24
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	60f8      	str	r0, [r7, #12]
 800edfe:	60b9      	str	r1, [r7, #8]
 800ee00:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	6a1a      	ldr	r2, [r3, #32]
 800ee06:	68bb      	ldr	r3, [r7, #8]
 800ee08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	fa93 f3a3 	rbit	r3, r3
 800ee10:	613b      	str	r3, [r7, #16]
  return result;
 800ee12:	693b      	ldr	r3, [r7, #16]
 800ee14:	fab3 f383 	clz	r3, r3
 800ee18:	b2db      	uxtb	r3, r3
 800ee1a:	009b      	lsls	r3, r3, #2
 800ee1c:	210f      	movs	r1, #15
 800ee1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ee22:	43db      	mvns	r3, r3
 800ee24:	401a      	ands	r2, r3
 800ee26:	68bb      	ldr	r3, [r7, #8]
 800ee28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee2a:	69fb      	ldr	r3, [r7, #28]
 800ee2c:	fa93 f3a3 	rbit	r3, r3
 800ee30:	61bb      	str	r3, [r7, #24]
  return result;
 800ee32:	69bb      	ldr	r3, [r7, #24]
 800ee34:	fab3 f383 	clz	r3, r3
 800ee38:	b2db      	uxtb	r3, r3
 800ee3a:	009b      	lsls	r3, r3, #2
 800ee3c:	6879      	ldr	r1, [r7, #4]
 800ee3e:	fa01 f303 	lsl.w	r3, r1, r3
 800ee42:	431a      	orrs	r2, r3
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	621a      	str	r2, [r3, #32]
}
 800ee48:	bf00      	nop
 800ee4a:	3724      	adds	r7, #36	; 0x24
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee52:	4770      	bx	lr

0800ee54 <LL_GPIO_SetAFPin_8_15>:
{
 800ee54:	b480      	push	{r7}
 800ee56:	b089      	sub	sp, #36	; 0x24
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	60f8      	str	r0, [r7, #12]
 800ee5c:	60b9      	str	r1, [r7, #8]
 800ee5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	0a1b      	lsrs	r3, r3, #8
 800ee68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	fa93 f3a3 	rbit	r3, r3
 800ee70:	613b      	str	r3, [r7, #16]
  return result;
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	fab3 f383 	clz	r3, r3
 800ee78:	b2db      	uxtb	r3, r3
 800ee7a:	009b      	lsls	r3, r3, #2
 800ee7c:	210f      	movs	r1, #15
 800ee7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ee82:	43db      	mvns	r3, r3
 800ee84:	401a      	ands	r2, r3
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	0a1b      	lsrs	r3, r3, #8
 800ee8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee8c:	69fb      	ldr	r3, [r7, #28]
 800ee8e:	fa93 f3a3 	rbit	r3, r3
 800ee92:	61bb      	str	r3, [r7, #24]
  return result;
 800ee94:	69bb      	ldr	r3, [r7, #24]
 800ee96:	fab3 f383 	clz	r3, r3
 800ee9a:	b2db      	uxtb	r3, r3
 800ee9c:	009b      	lsls	r3, r3, #2
 800ee9e:	6879      	ldr	r1, [r7, #4]
 800eea0:	fa01 f303 	lsl.w	r3, r1, r3
 800eea4:	431a      	orrs	r2, r3
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	625a      	str	r2, [r3, #36]	; 0x24
}
 800eeaa:	bf00      	nop
 800eeac:	3724      	adds	r7, #36	; 0x24
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb4:	4770      	bx	lr

0800eeb6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800eeb6:	b580      	push	{r7, lr}
 800eeb8:	b086      	sub	sp, #24
 800eeba:	af00      	add	r7, sp, #0
 800eebc:	6078      	str	r0, [r7, #4]
 800eebe:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	fa93 f3a3 	rbit	r3, r3
 800eecc:	60bb      	str	r3, [r7, #8]
  return result;
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	fab3 f383 	clz	r3, r3
 800eed4:	b2db      	uxtb	r3, r3
 800eed6:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800eed8:	e040      	b.n	800ef5c <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800eeda:	683b      	ldr	r3, [r7, #0]
 800eedc:	681a      	ldr	r2, [r3, #0]
 800eede:	2101      	movs	r1, #1
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	fa01 f303 	lsl.w	r3, r1, r3
 800eee6:	4013      	ands	r3, r2
 800eee8:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800eeea:	693b      	ldr	r3, [r7, #16]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d032      	beq.n	800ef56 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	685b      	ldr	r3, [r3, #4]
 800eef4:	461a      	mov	r2, r3
 800eef6:	6939      	ldr	r1, [r7, #16]
 800eef8:	6878      	ldr	r0, [r7, #4]
 800eefa:	f7ff fed7 	bl	800ecac <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	2b01      	cmp	r3, #1
 800ef04:	d003      	beq.n	800ef0e <LL_GPIO_Init+0x58>
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	685b      	ldr	r3, [r3, #4]
 800ef0a:	2b02      	cmp	r3, #2
 800ef0c:	d106      	bne.n	800ef1c <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	689b      	ldr	r3, [r3, #8]
 800ef12:	461a      	mov	r2, r3
 800ef14:	6939      	ldr	r1, [r7, #16]
 800ef16:	6878      	ldr	r0, [r7, #4]
 800ef18:	f7ff ff0f 	bl	800ed3a <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	691b      	ldr	r3, [r3, #16]
 800ef20:	461a      	mov	r2, r3
 800ef22:	6939      	ldr	r1, [r7, #16]
 800ef24:	6878      	ldr	r0, [r7, #4]
 800ef26:	f7ff ff37 	bl	800ed98 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	2b02      	cmp	r3, #2
 800ef30:	d111      	bne.n	800ef56 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800ef32:	693b      	ldr	r3, [r7, #16]
 800ef34:	2bff      	cmp	r3, #255	; 0xff
 800ef36:	d807      	bhi.n	800ef48 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	695b      	ldr	r3, [r3, #20]
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	6939      	ldr	r1, [r7, #16]
 800ef40:	6878      	ldr	r0, [r7, #4]
 800ef42:	f7ff ff58 	bl	800edf6 <LL_GPIO_SetAFPin_0_7>
 800ef46:	e006      	b.n	800ef56 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800ef48:	683b      	ldr	r3, [r7, #0]
 800ef4a:	695b      	ldr	r3, [r3, #20]
 800ef4c:	461a      	mov	r2, r3
 800ef4e:	6939      	ldr	r1, [r7, #16]
 800ef50:	6878      	ldr	r0, [r7, #4]
 800ef52:	f7ff ff7f 	bl	800ee54 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	3301      	adds	r3, #1
 800ef5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	681a      	ldr	r2, [r3, #0]
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	fa22 f303 	lsr.w	r3, r2, r3
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d1b7      	bne.n	800eeda <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	685b      	ldr	r3, [r3, #4]
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d003      	beq.n	800ef7a <LL_GPIO_Init+0xc4>
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	685b      	ldr	r3, [r3, #4]
 800ef76:	2b02      	cmp	r3, #2
 800ef78:	d107      	bne.n	800ef8a <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	6819      	ldr	r1, [r3, #0]
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	68db      	ldr	r3, [r3, #12]
 800ef82:	461a      	mov	r2, r3
 800ef84:	6878      	ldr	r0, [r7, #4]
 800ef86:	f7ff fec0 	bl	800ed0a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800ef8a:	2300      	movs	r3, #0
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3718      	adds	r7, #24
 800ef90:	46bd      	mov	sp, r7
 800ef92:	bd80      	pop	{r7, pc}

0800ef94 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 800ef94:	b590      	push	{r4, r7, lr}
 800ef96:	b085      	sub	sp, #20
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	4604      	mov	r4, r0
 800ef9c:	4608      	mov	r0, r1
 800ef9e:	4611      	mov	r1, r2
 800efa0:	461a      	mov	r2, r3
 800efa2:	4623      	mov	r3, r4
 800efa4:	80fb      	strh	r3, [r7, #6]
 800efa6:	4603      	mov	r3, r0
 800efa8:	80bb      	strh	r3, [r7, #4]
 800efaa:	460b      	mov	r3, r1
 800efac:	70fb      	strb	r3, [r7, #3]
 800efae:	4613      	mov	r3, r2
 800efb0:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 800efb2:	2300      	movs	r3, #0
 800efb4:	60fb      	str	r3, [r7, #12]
 800efb6:	e026      	b.n	800f006 <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 800efb8:	2300      	movs	r3, #0
 800efba:	60bb      	str	r3, [r7, #8]
 800efbc:	e01c      	b.n	800eff8 <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 800efbe:	68bb      	ldr	r3, [r7, #8]
 800efc0:	b29a      	uxth	r2, r3
 800efc2:	88fb      	ldrh	r3, [r7, #6]
 800efc4:	4413      	add	r3, r2
 800efc6:	b298      	uxth	r0, r3
 800efc8:	68bb      	ldr	r3, [r7, #8]
 800efca:	009b      	lsls	r3, r3, #2
 800efcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800efce:	4413      	add	r3, r2
 800efd0:	681a      	ldr	r2, [r3, #0]
 800efd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800efd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800efda:	b29a      	uxth	r2, r3
 800efdc:	88bb      	ldrh	r3, [r7, #4]
 800efde:	4413      	add	r3, r2
 800efe0:	b29a      	uxth	r2, r3
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	b29b      	uxth	r3, r3
 800efe6:	4413      	add	r3, r2
 800efe8:	b29b      	uxth	r3, r3
 800efea:	883a      	ldrh	r2, [r7, #0]
 800efec:	4619      	mov	r1, r3
 800efee:	f000 fc1f 	bl	800f830 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	3301      	adds	r3, #1
 800eff6:	60bb      	str	r3, [r7, #8]
 800eff8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800effa:	68ba      	ldr	r2, [r7, #8]
 800effc:	429a      	cmp	r2, r3
 800effe:	dbde      	blt.n	800efbe <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	3301      	adds	r3, #1
 800f004:	60fb      	str	r3, [r7, #12]
 800f006:	78fb      	ldrb	r3, [r7, #3]
 800f008:	68fa      	ldr	r2, [r7, #12]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	dbd4      	blt.n	800efb8 <ILI9341_Draw_Wave+0x24>

		}
	}

}
 800f00e:	bf00      	nop
 800f010:	3714      	adds	r7, #20
 800f012:	46bd      	mov	sp, r7
 800f014:	bd90      	pop	{r4, r7, pc}

0800f016 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 800f016:	b590      	push	{r4, r7, lr}
 800f018:	b087      	sub	sp, #28
 800f01a:	af02      	add	r7, sp, #8
 800f01c:	4604      	mov	r4, r0
 800f01e:	4608      	mov	r0, r1
 800f020:	4611      	mov	r1, r2
 800f022:	461a      	mov	r2, r3
 800f024:	4623      	mov	r3, r4
 800f026:	80fb      	strh	r3, [r7, #6]
 800f028:	4603      	mov	r3, r0
 800f02a:	80bb      	strh	r3, [r7, #4]
 800f02c:	460b      	mov	r3, r1
 800f02e:	807b      	strh	r3, [r7, #2]
 800f030:	4613      	mov	r3, r2
 800f032:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800f034:	2300      	movs	r3, #0
 800f036:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800f038:	7bfa      	ldrb	r2, [r7, #15]
 800f03a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f03e:	429a      	cmp	r2, r3
 800f040:	d939      	bls.n	800f0b6 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800f042:	88ba      	ldrh	r2, [r7, #4]
 800f044:	7bfb      	ldrb	r3, [r7, #15]
 800f046:	441a      	add	r2, r3
 800f048:	88b9      	ldrh	r1, [r7, #4]
 800f04a:	883b      	ldrh	r3, [r7, #0]
 800f04c:	4419      	add	r1, r3
 800f04e:	7bfb      	ldrb	r3, [r7, #15]
 800f050:	1acb      	subs	r3, r1, r3
 800f052:	429a      	cmp	r2, r3
 800f054:	f000 8089 	beq.w	800f16a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 800f058:	88fa      	ldrh	r2, [r7, #6]
 800f05a:	7bfb      	ldrb	r3, [r7, #15]
 800f05c:	441a      	add	r2, r3
 800f05e:	88f9      	ldrh	r1, [r7, #6]
 800f060:	887b      	ldrh	r3, [r7, #2]
 800f062:	4419      	add	r1, r3
 800f064:	7bfb      	ldrb	r3, [r7, #15]
 800f066:	1acb      	subs	r3, r1, r3
 800f068:	429a      	cmp	r2, r3
 800f06a:	d07e      	beq.n	800f16a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800f06c:	7bfb      	ldrb	r3, [r7, #15]
 800f06e:	b29a      	uxth	r2, r3
 800f070:	88fb      	ldrh	r3, [r7, #6]
 800f072:	4413      	add	r3, r2
 800f074:	b298      	uxth	r0, r3
 800f076:	7bfb      	ldrb	r3, [r7, #15]
 800f078:	b29a      	uxth	r2, r3
 800f07a:	88bb      	ldrh	r3, [r7, #4]
 800f07c:	4413      	add	r3, r2
 800f07e:	b299      	uxth	r1, r3
 800f080:	7bfb      	ldrb	r3, [r7, #15]
 800f082:	b29b      	uxth	r3, r3
 800f084:	005b      	lsls	r3, r3, #1
 800f086:	b29b      	uxth	r3, r3
 800f088:	887a      	ldrh	r2, [r7, #2]
 800f08a:	1ad3      	subs	r3, r2, r3
 800f08c:	b29b      	uxth	r3, r3
 800f08e:	3301      	adds	r3, #1
 800f090:	b29c      	uxth	r4, r3
 800f092:	7bfb      	ldrb	r3, [r7, #15]
 800f094:	b29b      	uxth	r3, r3
 800f096:	005b      	lsls	r3, r3, #1
 800f098:	b29b      	uxth	r3, r3
 800f09a:	883a      	ldrh	r2, [r7, #0]
 800f09c:	1ad3      	subs	r3, r2, r3
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	3301      	adds	r3, #1
 800f0a2:	b29a      	uxth	r2, r3
 800f0a4:	2304      	movs	r3, #4
 800f0a6:	9301      	str	r3, [sp, #4]
 800f0a8:	8c3b      	ldrh	r3, [r7, #32]
 800f0aa:	9300      	str	r3, [sp, #0]
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	4622      	mov	r2, r4
 800f0b0:	f000 fd18 	bl	800fae4 <ILI9341_Draw_Rectangle>
				goto finish;
 800f0b4:	e05a      	b.n	800f16c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f0b6:	7bfb      	ldrb	r3, [r7, #15]
 800f0b8:	b29a      	uxth	r2, r3
 800f0ba:	88fb      	ldrh	r3, [r7, #6]
 800f0bc:	4413      	add	r3, r2
 800f0be:	b298      	uxth	r0, r3
 800f0c0:	7bfb      	ldrb	r3, [r7, #15]
 800f0c2:	b29a      	uxth	r2, r3
 800f0c4:	88bb      	ldrh	r3, [r7, #4]
 800f0c6:	4413      	add	r3, r2
 800f0c8:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 800f0ca:	7bfb      	ldrb	r3, [r7, #15]
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	887a      	ldrh	r2, [r7, #2]
 800f0d0:	1ad3      	subs	r3, r2, r3
 800f0d2:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	b29a      	uxth	r2, r3
 800f0d8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f0da:	f000 fa6b 	bl	800f5b4 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f0de:	7bfb      	ldrb	r3, [r7, #15]
 800f0e0:	b29a      	uxth	r2, r3
 800f0e2:	88fb      	ldrh	r3, [r7, #6]
 800f0e4:	4413      	add	r3, r2
 800f0e6:	b298      	uxth	r0, r3
										(y + h) - b,
 800f0e8:	88ba      	ldrh	r2, [r7, #4]
 800f0ea:	883b      	ldrh	r3, [r7, #0]
 800f0ec:	4413      	add	r3, r2
 800f0ee:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f0f0:	7bfb      	ldrb	r3, [r7, #15]
 800f0f2:	b29b      	uxth	r3, r3
 800f0f4:	1ad3      	subs	r3, r2, r3
 800f0f6:	b299      	uxth	r1, r3
										(w - b)+1,
 800f0f8:	7bfb      	ldrb	r3, [r7, #15]
 800f0fa:	b29b      	uxth	r3, r3
 800f0fc:	887a      	ldrh	r2, [r7, #2]
 800f0fe:	1ad3      	subs	r3, r2, r3
 800f100:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800f102:	3301      	adds	r3, #1
 800f104:	b29a      	uxth	r2, r3
 800f106:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f108:	f000 fa54 	bl	800f5b4 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 800f10c:	7bfb      	ldrb	r3, [r7, #15]
 800f10e:	b29a      	uxth	r2, r3
 800f110:	88fb      	ldrh	r3, [r7, #6]
 800f112:	4413      	add	r3, r2
 800f114:	b298      	uxth	r0, r3
 800f116:	7bfb      	ldrb	r3, [r7, #15]
 800f118:	b29a      	uxth	r2, r3
 800f11a:	88bb      	ldrh	r3, [r7, #4]
 800f11c:	4413      	add	r3, r2
 800f11e:	b299      	uxth	r1, r3
 800f120:	7bfb      	ldrb	r3, [r7, #15]
 800f122:	b29b      	uxth	r3, r3
 800f124:	005b      	lsls	r3, r3, #1
 800f126:	b29b      	uxth	r3, r3
 800f128:	883a      	ldrh	r2, [r7, #0]
 800f12a:	1ad3      	subs	r3, r2, r3
 800f12c:	b29a      	uxth	r2, r3
 800f12e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f130:	f000 faa4 	bl	800f67c <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 800f134:	88fa      	ldrh	r2, [r7, #6]
 800f136:	887b      	ldrh	r3, [r7, #2]
 800f138:	4413      	add	r3, r2
 800f13a:	b29a      	uxth	r2, r3
 800f13c:	7bfb      	ldrb	r3, [r7, #15]
 800f13e:	b29b      	uxth	r3, r3
 800f140:	1ad3      	subs	r3, r2, r3
 800f142:	b298      	uxth	r0, r3
 800f144:	7bfb      	ldrb	r3, [r7, #15]
 800f146:	b29a      	uxth	r2, r3
 800f148:	88bb      	ldrh	r3, [r7, #4]
 800f14a:	4413      	add	r3, r2
 800f14c:	b299      	uxth	r1, r3
 800f14e:	7bfb      	ldrb	r3, [r7, #15]
 800f150:	b29b      	uxth	r3, r3
 800f152:	005b      	lsls	r3, r3, #1
 800f154:	b29b      	uxth	r3, r3
 800f156:	883a      	ldrh	r2, [r7, #0]
 800f158:	1ad3      	subs	r3, r2, r3
 800f15a:	b29a      	uxth	r2, r3
 800f15c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f15e:	f000 fa8d 	bl	800f67c <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800f162:	7bfb      	ldrb	r3, [r7, #15]
 800f164:	3301      	adds	r3, #1
 800f166:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800f168:	e766      	b.n	800f038 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800f16a:	bf00      	nop
	// done
	return;
 800f16c:	bf00      	nop
}
 800f16e:	3714      	adds	r7, #20
 800f170:	46bd      	mov	sp, r7
 800f172:	bd90      	pop	{r4, r7, pc}

0800f174 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800f174:	b590      	push	{r4, r7, lr}
 800f176:	b089      	sub	sp, #36	; 0x24
 800f178:	af02      	add	r7, sp, #8
 800f17a:	4604      	mov	r4, r0
 800f17c:	4608      	mov	r0, r1
 800f17e:	4611      	mov	r1, r2
 800f180:	461a      	mov	r2, r3
 800f182:	4623      	mov	r3, r4
 800f184:	71fb      	strb	r3, [r7, #7]
 800f186:	4603      	mov	r3, r0
 800f188:	80bb      	strh	r3, [r7, #4]
 800f18a:	460b      	mov	r3, r1
 800f18c:	807b      	strh	r3, [r7, #2]
 800f18e:	4613      	mov	r3, r2
 800f190:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800f192:	79fb      	ldrb	r3, [r7, #7]
 800f194:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800f196:	7dfb      	ldrb	r3, [r7, #23]
 800f198:	2b1f      	cmp	r3, #31
 800f19a:	d802      	bhi.n	800f1a2 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800f19c:	2300      	movs	r3, #0
 800f19e:	71fb      	strb	r3, [r7, #7]
 800f1a0:	e002      	b.n	800f1a8 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800f1a2:	7dfb      	ldrb	r3, [r7, #23]
 800f1a4:	3b20      	subs	r3, #32
 800f1a6:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	753b      	strb	r3, [r7, #20]
 800f1ac:	e012      	b.n	800f1d4 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800f1ae:	7dfa      	ldrb	r2, [r7, #23]
 800f1b0:	7d38      	ldrb	r0, [r7, #20]
 800f1b2:	7d39      	ldrb	r1, [r7, #20]
 800f1b4:	4c48      	ldr	r4, [pc, #288]	; (800f2d8 <ILI9341_Draw_Char+0x164>)
 800f1b6:	4613      	mov	r3, r2
 800f1b8:	005b      	lsls	r3, r3, #1
 800f1ba:	4413      	add	r3, r2
 800f1bc:	005b      	lsls	r3, r3, #1
 800f1be:	4423      	add	r3, r4
 800f1c0:	4403      	add	r3, r0
 800f1c2:	781a      	ldrb	r2, [r3, #0]
 800f1c4:	f107 0318 	add.w	r3, r7, #24
 800f1c8:	440b      	add	r3, r1
 800f1ca:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800f1ce:	7d3b      	ldrb	r3, [r7, #20]
 800f1d0:	3301      	adds	r3, #1
 800f1d2:	753b      	strb	r3, [r7, #20]
 800f1d4:	7d3b      	ldrb	r3, [r7, #20]
 800f1d6:	2b05      	cmp	r3, #5
 800f1d8:	d9e9      	bls.n	800f1ae <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800f1da:	2300      	movs	r3, #0
 800f1dc:	757b      	strb	r3, [r7, #21]
 800f1de:	e074      	b.n	800f2ca <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	75bb      	strb	r3, [r7, #22]
 800f1e4:	e06b      	b.n	800f2be <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800f1e6:	7d7b      	ldrb	r3, [r7, #21]
 800f1e8:	f107 0218 	add.w	r2, r7, #24
 800f1ec:	4413      	add	r3, r2
 800f1ee:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800f1f2:	461a      	mov	r2, r3
 800f1f4:	7dbb      	ldrb	r3, [r7, #22]
 800f1f6:	fa42 f303 	asr.w	r3, r2, r3
 800f1fa:	f003 0301 	and.w	r3, r3, #1
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d02d      	beq.n	800f25e <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800f202:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f204:	2b01      	cmp	r3, #1
 800f206:	d10e      	bne.n	800f226 <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800f208:	7d7b      	ldrb	r3, [r7, #21]
 800f20a:	b29a      	uxth	r2, r3
 800f20c:	88bb      	ldrh	r3, [r7, #4]
 800f20e:	4413      	add	r3, r2
 800f210:	b298      	uxth	r0, r3
 800f212:	7dbb      	ldrb	r3, [r7, #22]
 800f214:	b29a      	uxth	r2, r3
 800f216:	887b      	ldrh	r3, [r7, #2]
 800f218:	4413      	add	r3, r2
 800f21a:	b29b      	uxth	r3, r3
 800f21c:	883a      	ldrh	r2, [r7, #0]
 800f21e:	4619      	mov	r1, r3
 800f220:	f000 fb06 	bl	800f830 <ILI9341_Draw_Pixel>
 800f224:	e048      	b.n	800f2b8 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800f226:	7d7b      	ldrb	r3, [r7, #21]
 800f228:	b29b      	uxth	r3, r3
 800f22a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f22c:	fb12 f303 	smulbb	r3, r2, r3
 800f230:	b29a      	uxth	r2, r3
 800f232:	88bb      	ldrh	r3, [r7, #4]
 800f234:	4413      	add	r3, r2
 800f236:	b298      	uxth	r0, r3
 800f238:	7dbb      	ldrb	r3, [r7, #22]
 800f23a:	b29b      	uxth	r3, r3
 800f23c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f23e:	fb12 f303 	smulbb	r3, r2, r3
 800f242:	b29a      	uxth	r2, r3
 800f244:	887b      	ldrh	r3, [r7, #2]
 800f246:	4413      	add	r3, r2
 800f248:	b299      	uxth	r1, r3
 800f24a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800f24c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f24e:	2301      	movs	r3, #1
 800f250:	9301      	str	r3, [sp, #4]
 800f252:	883b      	ldrh	r3, [r7, #0]
 800f254:	9300      	str	r3, [sp, #0]
 800f256:	4623      	mov	r3, r4
 800f258:	f000 fc44 	bl	800fae4 <ILI9341_Draw_Rectangle>
 800f25c:	e02c      	b.n	800f2b8 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800f25e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f260:	2b01      	cmp	r3, #1
 800f262:	d10e      	bne.n	800f282 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800f264:	7d7b      	ldrb	r3, [r7, #21]
 800f266:	b29a      	uxth	r2, r3
 800f268:	88bb      	ldrh	r3, [r7, #4]
 800f26a:	4413      	add	r3, r2
 800f26c:	b298      	uxth	r0, r3
 800f26e:	7dbb      	ldrb	r3, [r7, #22]
 800f270:	b29a      	uxth	r2, r3
 800f272:	887b      	ldrh	r3, [r7, #2]
 800f274:	4413      	add	r3, r2
 800f276:	b29b      	uxth	r3, r3
 800f278:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800f27a:	4619      	mov	r1, r3
 800f27c:	f000 fad8 	bl	800f830 <ILI9341_Draw_Pixel>
 800f280:	e01a      	b.n	800f2b8 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800f282:	7d7b      	ldrb	r3, [r7, #21]
 800f284:	b29b      	uxth	r3, r3
 800f286:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f288:	fb12 f303 	smulbb	r3, r2, r3
 800f28c:	b29a      	uxth	r2, r3
 800f28e:	88bb      	ldrh	r3, [r7, #4]
 800f290:	4413      	add	r3, r2
 800f292:	b298      	uxth	r0, r3
 800f294:	7dbb      	ldrb	r3, [r7, #22]
 800f296:	b29b      	uxth	r3, r3
 800f298:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f29a:	fb12 f303 	smulbb	r3, r2, r3
 800f29e:	b29a      	uxth	r2, r3
 800f2a0:	887b      	ldrh	r3, [r7, #2]
 800f2a2:	4413      	add	r3, r2
 800f2a4:	b299      	uxth	r1, r3
 800f2a6:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800f2a8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	9301      	str	r3, [sp, #4]
 800f2ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f2b0:	9300      	str	r3, [sp, #0]
 800f2b2:	4623      	mov	r3, r4
 800f2b4:	f000 fc16 	bl	800fae4 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800f2b8:	7dbb      	ldrb	r3, [r7, #22]
 800f2ba:	3301      	adds	r3, #1
 800f2bc:	75bb      	strb	r3, [r7, #22]
 800f2be:	7dbb      	ldrb	r3, [r7, #22]
 800f2c0:	2b07      	cmp	r3, #7
 800f2c2:	d990      	bls.n	800f1e6 <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800f2c4:	7d7b      	ldrb	r3, [r7, #21]
 800f2c6:	3301      	adds	r3, #1
 800f2c8:	757b      	strb	r3, [r7, #21]
 800f2ca:	7d7b      	ldrb	r3, [r7, #21]
 800f2cc:	2b05      	cmp	r3, #5
 800f2ce:	d987      	bls.n	800f1e0 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800f2d0:	bf00      	nop
 800f2d2:	371c      	adds	r7, #28
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd90      	pop	{r4, r7, pc}
 800f2d8:	08015040 	.word	0x08015040

0800f2dc <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800f2dc:	b590      	push	{r4, r7, lr}
 800f2de:	b087      	sub	sp, #28
 800f2e0:	af02      	add	r7, sp, #8
 800f2e2:	60f8      	str	r0, [r7, #12]
 800f2e4:	4608      	mov	r0, r1
 800f2e6:	4611      	mov	r1, r2
 800f2e8:	461a      	mov	r2, r3
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	817b      	strh	r3, [r7, #10]
 800f2ee:	460b      	mov	r3, r1
 800f2f0:	813b      	strh	r3, [r7, #8]
 800f2f2:	4613      	mov	r3, r2
 800f2f4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 800f2f6:	897b      	ldrh	r3, [r7, #10]
 800f2f8:	3b01      	subs	r3, #1
 800f2fa:	b298      	uxth	r0, r3
 800f2fc:	8c3b      	ldrh	r3, [r7, #32]
 800f2fe:	00db      	lsls	r3, r3, #3
 800f300:	b29a      	uxth	r2, r3
 800f302:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f304:	8939      	ldrh	r1, [r7, #8]
 800f306:	f000 f9b9 	bl	800f67c <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 800f30a:	897b      	ldrh	r3, [r7, #10]
 800f30c:	3b02      	subs	r3, #2
 800f30e:	b298      	uxth	r0, r3
 800f310:	8c3b      	ldrh	r3, [r7, #32]
 800f312:	00db      	lsls	r3, r3, #3
 800f314:	b29a      	uxth	r2, r3
 800f316:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f318:	8939      	ldrh	r1, [r7, #8]
 800f31a:	f000 f9af 	bl	800f67c <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 800f31e:	e016      	b.n	800f34e <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	1c5a      	adds	r2, r3, #1
 800f324:	60fa      	str	r2, [r7, #12]
 800f326:	7818      	ldrb	r0, [r3, #0]
 800f328:	88fc      	ldrh	r4, [r7, #6]
 800f32a:	893a      	ldrh	r2, [r7, #8]
 800f32c:	8979      	ldrh	r1, [r7, #10]
 800f32e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f330:	9301      	str	r3, [sp, #4]
 800f332:	8c3b      	ldrh	r3, [r7, #32]
 800f334:	9300      	str	r3, [sp, #0]
 800f336:	4623      	mov	r3, r4
 800f338:	f7ff ff1c 	bl	800f174 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800f33c:	8c3b      	ldrh	r3, [r7, #32]
 800f33e:	461a      	mov	r2, r3
 800f340:	0052      	lsls	r2, r2, #1
 800f342:	4413      	add	r3, r2
 800f344:	005b      	lsls	r3, r3, #1
 800f346:	b29a      	uxth	r2, r3
 800f348:	897b      	ldrh	r3, [r7, #10]
 800f34a:	4413      	add	r3, r2
 800f34c:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	781b      	ldrb	r3, [r3, #0]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d1e4      	bne.n	800f320 <ILI9341_Draw_Text+0x44>
    }


}
 800f356:	bf00      	nop
 800f358:	3714      	adds	r7, #20
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd90      	pop	{r4, r7, pc}

0800f35e <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800f35e:	b580      	push	{r7, lr}
 800f360:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800f362:	f000 fca3 	bl	800fcac <_LCD_Enable>
	ILI9341_SPI_Init();
 800f366:	f000 f907 	bl	800f578 <ILI9341_SPI_Init>
	_LCD_Reset();
 800f36a:	f000 fcaf 	bl	800fccc <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800f36e:	2001      	movs	r0, #1
 800f370:	f000 fd7a 	bl	800fe68 <_LCD_SendCommand>
	HAL_Delay(2000);
 800f374:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800f378:	f7f9 f9c2 	bl	8008700 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800f37c:	20cb      	movs	r0, #203	; 0xcb
 800f37e:	f000 fd73 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800f382:	2039      	movs	r0, #57	; 0x39
 800f384:	f000 fda2 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x2C);
 800f388:	202c      	movs	r0, #44	; 0x2c
 800f38a:	f000 fd9f 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x00);
 800f38e:	2000      	movs	r0, #0
 800f390:	f000 fd9c 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x34);
 800f394:	2034      	movs	r0, #52	; 0x34
 800f396:	f000 fd99 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x02);
 800f39a:	2002      	movs	r0, #2
 800f39c:	f000 fd96 	bl	800fecc <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800f3a0:	20cf      	movs	r0, #207	; 0xcf
 800f3a2:	f000 fd61 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f3a6:	2000      	movs	r0, #0
 800f3a8:	f000 fd90 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0xC1);
 800f3ac:	20c1      	movs	r0, #193	; 0xc1
 800f3ae:	f000 fd8d 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x30);
 800f3b2:	2030      	movs	r0, #48	; 0x30
 800f3b4:	f000 fd8a 	bl	800fecc <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800f3b8:	20e8      	movs	r0, #232	; 0xe8
 800f3ba:	f000 fd55 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800f3be:	2085      	movs	r0, #133	; 0x85
 800f3c0:	f000 fd84 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x00);
 800f3c4:	2000      	movs	r0, #0
 800f3c6:	f000 fd81 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x78);
 800f3ca:	2078      	movs	r0, #120	; 0x78
 800f3cc:	f000 fd7e 	bl	800fecc <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800f3d0:	20ea      	movs	r0, #234	; 0xea
 800f3d2:	f000 fd49 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f3d6:	2000      	movs	r0, #0
 800f3d8:	f000 fd78 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x00);
 800f3dc:	2000      	movs	r0, #0
 800f3de:	f000 fd75 	bl	800fecc <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800f3e2:	20ed      	movs	r0, #237	; 0xed
 800f3e4:	f000 fd40 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800f3e8:	2064      	movs	r0, #100	; 0x64
 800f3ea:	f000 fd6f 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x03);
 800f3ee:	2003      	movs	r0, #3
 800f3f0:	f000 fd6c 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x12);
 800f3f4:	2012      	movs	r0, #18
 800f3f6:	f000 fd69 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x81);
 800f3fa:	2081      	movs	r0, #129	; 0x81
 800f3fc:	f000 fd66 	bl	800fecc <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800f400:	20f7      	movs	r0, #247	; 0xf7
 800f402:	f000 fd31 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800f406:	2020      	movs	r0, #32
 800f408:	f000 fd60 	bl	800fecc <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800f40c:	20c0      	movs	r0, #192	; 0xc0
 800f40e:	f000 fd2b 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800f412:	2023      	movs	r0, #35	; 0x23
 800f414:	f000 fd5a 	bl	800fecc <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800f418:	20c1      	movs	r0, #193	; 0xc1
 800f41a:	f000 fd25 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800f41e:	2010      	movs	r0, #16
 800f420:	f000 fd54 	bl	800fecc <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800f424:	20c5      	movs	r0, #197	; 0xc5
 800f426:	f000 fd1f 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800f42a:	203e      	movs	r0, #62	; 0x3e
 800f42c:	f000 fd4e 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x28);
 800f430:	2028      	movs	r0, #40	; 0x28
 800f432:	f000 fd4b 	bl	800fecc <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800f436:	20c7      	movs	r0, #199	; 0xc7
 800f438:	f000 fd16 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800f43c:	2086      	movs	r0, #134	; 0x86
 800f43e:	f000 fd45 	bl	800fecc <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800f442:	2036      	movs	r0, #54	; 0x36
 800f444:	f000 fd10 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800f448:	2048      	movs	r0, #72	; 0x48
 800f44a:	f000 fd3f 	bl	800fecc <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800f44e:	203a      	movs	r0, #58	; 0x3a
 800f450:	f000 fd0a 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800f454:	2055      	movs	r0, #85	; 0x55
 800f456:	f000 fd39 	bl	800fecc <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800f45a:	20b1      	movs	r0, #177	; 0xb1
 800f45c:	f000 fd04 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f460:	2000      	movs	r0, #0
 800f462:	f000 fd33 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x18);
 800f466:	2018      	movs	r0, #24
 800f468:	f000 fd30 	bl	800fecc <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800f46c:	20b6      	movs	r0, #182	; 0xb6
 800f46e:	f000 fcfb 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800f472:	2008      	movs	r0, #8
 800f474:	f000 fd2a 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x82);
 800f478:	2082      	movs	r0, #130	; 0x82
 800f47a:	f000 fd27 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x27);
 800f47e:	2027      	movs	r0, #39	; 0x27
 800f480:	f000 fd24 	bl	800fecc <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800f484:	20f2      	movs	r0, #242	; 0xf2
 800f486:	f000 fcef 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f48a:	2000      	movs	r0, #0
 800f48c:	f000 fd1e 	bl	800fecc <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800f490:	2026      	movs	r0, #38	; 0x26
 800f492:	f000 fce9 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800f496:	2001      	movs	r0, #1
 800f498:	f000 fd18 	bl	800fecc <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800f49c:	20e0      	movs	r0, #224	; 0xe0
 800f49e:	f000 fce3 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800f4a2:	200f      	movs	r0, #15
 800f4a4:	f000 fd12 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x31);
 800f4a8:	2031      	movs	r0, #49	; 0x31
 800f4aa:	f000 fd0f 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x2B);
 800f4ae:	202b      	movs	r0, #43	; 0x2b
 800f4b0:	f000 fd0c 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0C);
 800f4b4:	200c      	movs	r0, #12
 800f4b6:	f000 fd09 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0E);
 800f4ba:	200e      	movs	r0, #14
 800f4bc:	f000 fd06 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x08);
 800f4c0:	2008      	movs	r0, #8
 800f4c2:	f000 fd03 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x4E);
 800f4c6:	204e      	movs	r0, #78	; 0x4e
 800f4c8:	f000 fd00 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0xF1);
 800f4cc:	20f1      	movs	r0, #241	; 0xf1
 800f4ce:	f000 fcfd 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x37);
 800f4d2:	2037      	movs	r0, #55	; 0x37
 800f4d4:	f000 fcfa 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x07);
 800f4d8:	2007      	movs	r0, #7
 800f4da:	f000 fcf7 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x10);
 800f4de:	2010      	movs	r0, #16
 800f4e0:	f000 fcf4 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x03);
 800f4e4:	2003      	movs	r0, #3
 800f4e6:	f000 fcf1 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0E);
 800f4ea:	200e      	movs	r0, #14
 800f4ec:	f000 fcee 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x09);
 800f4f0:	2009      	movs	r0, #9
 800f4f2:	f000 fceb 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x00);
 800f4f6:	2000      	movs	r0, #0
 800f4f8:	f000 fce8 	bl	800fecc <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800f4fc:	20e1      	movs	r0, #225	; 0xe1
 800f4fe:	f000 fcb3 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800f502:	2000      	movs	r0, #0
 800f504:	f000 fce2 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0E);
 800f508:	200e      	movs	r0, #14
 800f50a:	f000 fcdf 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x14);
 800f50e:	2014      	movs	r0, #20
 800f510:	f000 fcdc 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x03);
 800f514:	2003      	movs	r0, #3
 800f516:	f000 fcd9 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x11);
 800f51a:	2011      	movs	r0, #17
 800f51c:	f000 fcd6 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x07);
 800f520:	2007      	movs	r0, #7
 800f522:	f000 fcd3 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x31);
 800f526:	2031      	movs	r0, #49	; 0x31
 800f528:	f000 fcd0 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0xC1);
 800f52c:	20c1      	movs	r0, #193	; 0xc1
 800f52e:	f000 fccd 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x48);
 800f532:	2048      	movs	r0, #72	; 0x48
 800f534:	f000 fcca 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x08);
 800f538:	2008      	movs	r0, #8
 800f53a:	f000 fcc7 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0F);
 800f53e:	200f      	movs	r0, #15
 800f540:	f000 fcc4 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0C);
 800f544:	200c      	movs	r0, #12
 800f546:	f000 fcc1 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x31);
 800f54a:	2031      	movs	r0, #49	; 0x31
 800f54c:	f000 fcbe 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x36);
 800f550:	2036      	movs	r0, #54	; 0x36
 800f552:	f000 fcbb 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(0x0F);
 800f556:	200f      	movs	r0, #15
 800f558:	f000 fcb8 	bl	800fecc <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800f55c:	2011      	movs	r0, #17
 800f55e:	f000 fc83 	bl	800fe68 <_LCD_SendCommand>
	HAL_Delay(240);
 800f562:	20f0      	movs	r0, #240	; 0xf0
 800f564:	f7f9 f8cc 	bl	8008700 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800f568:	2029      	movs	r0, #41	; 0x29
 800f56a:	f000 fc7d 	bl	800fe68 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800f56e:	2000      	movs	r0, #0
 800f570:	f000 fb4e 	bl	800fc10 <ILI9341_Set_Rotation>
}
 800f574:	bf00      	nop
 800f576:	bd80      	pop	{r7, pc}

0800f578 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800f578:	b480      	push	{r7}
 800f57a:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f57c:	4b0b      	ldr	r3, [pc, #44]	; (800f5ac <ILI9341_SPI_Init+0x34>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f584:	2b40      	cmp	r3, #64	; 0x40
 800f586:	d005      	beq.n	800f594 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800f588:	4b08      	ldr	r3, [pc, #32]	; (800f5ac <ILI9341_SPI_Init+0x34>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	4a07      	ldr	r2, [pc, #28]	; (800f5ac <ILI9341_SPI_Init+0x34>)
 800f58e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f592:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f594:	4b06      	ldr	r3, [pc, #24]	; (800f5b0 <ILI9341_SPI_Init+0x38>)
 800f596:	695b      	ldr	r3, [r3, #20]
 800f598:	4a05      	ldr	r2, [pc, #20]	; (800f5b0 <ILI9341_SPI_Init+0x38>)
 800f59a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f59e:	6153      	str	r3, [r2, #20]
}
 800f5a0:	bf00      	nop
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a8:	4770      	bx	lr
 800f5aa:	bf00      	nop
 800f5ac:	40003c00 	.word	0x40003c00
 800f5b0:	48000400 	.word	0x48000400

0800f5b4 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800f5b4:	b590      	push	{r4, r7, lr}
 800f5b6:	b087      	sub	sp, #28
 800f5b8:	af02      	add	r7, sp, #8
 800f5ba:	4604      	mov	r4, r0
 800f5bc:	4608      	mov	r0, r1
 800f5be:	4611      	mov	r1, r2
 800f5c0:	461a      	mov	r2, r3
 800f5c2:	4623      	mov	r3, r4
 800f5c4:	80fb      	strh	r3, [r7, #6]
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	80bb      	strh	r3, [r7, #4]
 800f5ca:	460b      	mov	r3, r1
 800f5cc:	807b      	strh	r3, [r7, #2]
 800f5ce:	4613      	mov	r3, r2
 800f5d0:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800f5d2:	4b28      	ldr	r3, [pc, #160]	; (800f674 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800f5d4:	881b      	ldrh	r3, [r3, #0]
 800f5d6:	b29b      	uxth	r3, r3
 800f5d8:	88fa      	ldrh	r2, [r7, #6]
 800f5da:	429a      	cmp	r2, r3
 800f5dc:	d246      	bcs.n	800f66c <ILI9341_Draw_Horizontal_Line+0xb8>
 800f5de:	4b26      	ldr	r3, [pc, #152]	; (800f678 <ILI9341_Draw_Horizontal_Line+0xc4>)
 800f5e0:	881b      	ldrh	r3, [r3, #0]
 800f5e2:	b29b      	uxth	r3, r3
 800f5e4:	88ba      	ldrh	r2, [r7, #4]
 800f5e6:	429a      	cmp	r2, r3
 800f5e8:	d240      	bcs.n	800f66c <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800f5ea:	88fa      	ldrh	r2, [r7, #6]
 800f5ec:	887b      	ldrh	r3, [r7, #2]
 800f5ee:	4413      	add	r3, r2
 800f5f0:	3b01      	subs	r3, #1
 800f5f2:	4a20      	ldr	r2, [pc, #128]	; (800f674 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800f5f4:	8812      	ldrh	r2, [r2, #0]
 800f5f6:	b292      	uxth	r2, r2
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	db05      	blt.n	800f608 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800f5fc:	4b1d      	ldr	r3, [pc, #116]	; (800f674 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800f5fe:	881b      	ldrh	r3, [r3, #0]
 800f600:	b29a      	uxth	r2, r3
 800f602:	88fb      	ldrh	r3, [r7, #6]
 800f604:	1ad3      	subs	r3, r2, r3
 800f606:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800f608:	88fa      	ldrh	r2, [r7, #6]
 800f60a:	887b      	ldrh	r3, [r7, #2]
 800f60c:	4413      	add	r3, r2
 800f60e:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800f610:	3b01      	subs	r3, #1
 800f612:	b29a      	uxth	r2, r3
 800f614:	88bb      	ldrh	r3, [r7, #4]
 800f616:	88b9      	ldrh	r1, [r7, #4]
 800f618:	88f8      	ldrh	r0, [r7, #6]
 800f61a:	f000 f893 	bl	800f744 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 800f61e:	2300      	movs	r3, #0
 800f620:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 800f622:	887b      	ldrh	r3, [r7, #2]
 800f624:	f003 0301 	and.w	r3, r3, #1
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d009      	beq.n	800f640 <ILI9341_Draw_Horizontal_Line+0x8c>
 800f62c:	887b      	ldrh	r3, [r7, #2]
 800f62e:	2b01      	cmp	r3, #1
 800f630:	d906      	bls.n	800f640 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 800f632:	2301      	movs	r3, #1
 800f634:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 800f636:	887b      	ldrh	r3, [r7, #2]
 800f638:	085b      	lsrs	r3, r3, #1
 800f63a:	b29b      	uxth	r3, r3
 800f63c:	005b      	lsls	r3, r3, #1
 800f63e:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800f640:	887c      	ldrh	r4, [r7, #2]
 800f642:	883a      	ldrh	r2, [r7, #0]
 800f644:	88b9      	ldrh	r1, [r7, #4]
 800f646:	88f8      	ldrh	r0, [r7, #6]
 800f648:	2303      	movs	r3, #3
 800f64a:	9300      	str	r3, [sp, #0]
 800f64c:	4623      	mov	r3, r4
 800f64e:	f000 fb5b 	bl	800fd08 <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 800f652:	7bfb      	ldrb	r3, [r7, #15]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d00a      	beq.n	800f66e <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 800f658:	88fa      	ldrh	r2, [r7, #6]
 800f65a:	887b      	ldrh	r3, [r7, #2]
 800f65c:	4413      	add	r3, r2
 800f65e:	b29b      	uxth	r3, r3
 800f660:	883a      	ldrh	r2, [r7, #0]
 800f662:	88b9      	ldrh	r1, [r7, #4]
 800f664:	4618      	mov	r0, r3
 800f666:	f000 f8e3 	bl	800f830 <ILI9341_Draw_Pixel>
 800f66a:	e000      	b.n	800f66e <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800f66c:	bf00      	nop
							(ypos),
							colour);
	}


}
 800f66e:	3714      	adds	r7, #20
 800f670:	46bd      	mov	sp, r7
 800f672:	bd90      	pop	{r4, r7, pc}
 800f674:	20000c3e 	.word	0x20000c3e
 800f678:	20000c3c 	.word	0x20000c3c

0800f67c <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800f67c:	b590      	push	{r4, r7, lr}
 800f67e:	b087      	sub	sp, #28
 800f680:	af02      	add	r7, sp, #8
 800f682:	4604      	mov	r4, r0
 800f684:	4608      	mov	r0, r1
 800f686:	4611      	mov	r1, r2
 800f688:	461a      	mov	r2, r3
 800f68a:	4623      	mov	r3, r4
 800f68c:	80fb      	strh	r3, [r7, #6]
 800f68e:	4603      	mov	r3, r0
 800f690:	80bb      	strh	r3, [r7, #4]
 800f692:	460b      	mov	r3, r1
 800f694:	807b      	strh	r3, [r7, #2]
 800f696:	4613      	mov	r3, r2
 800f698:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800f69a:	4b28      	ldr	r3, [pc, #160]	; (800f73c <ILI9341_Draw_Vertical_Line+0xc0>)
 800f69c:	881b      	ldrh	r3, [r3, #0]
 800f69e:	b29b      	uxth	r3, r3
 800f6a0:	88fa      	ldrh	r2, [r7, #6]
 800f6a2:	429a      	cmp	r2, r3
 800f6a4:	d246      	bcs.n	800f734 <ILI9341_Draw_Vertical_Line+0xb8>
 800f6a6:	4b26      	ldr	r3, [pc, #152]	; (800f740 <ILI9341_Draw_Vertical_Line+0xc4>)
 800f6a8:	881b      	ldrh	r3, [r3, #0]
 800f6aa:	b29b      	uxth	r3, r3
 800f6ac:	88ba      	ldrh	r2, [r7, #4]
 800f6ae:	429a      	cmp	r2, r3
 800f6b0:	d240      	bcs.n	800f734 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800f6b2:	88ba      	ldrh	r2, [r7, #4]
 800f6b4:	887b      	ldrh	r3, [r7, #2]
 800f6b6:	4413      	add	r3, r2
 800f6b8:	3b01      	subs	r3, #1
 800f6ba:	4a21      	ldr	r2, [pc, #132]	; (800f740 <ILI9341_Draw_Vertical_Line+0xc4>)
 800f6bc:	8812      	ldrh	r2, [r2, #0]
 800f6be:	b292      	uxth	r2, r2
 800f6c0:	4293      	cmp	r3, r2
 800f6c2:	db05      	blt.n	800f6d0 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 800f6c4:	4b1e      	ldr	r3, [pc, #120]	; (800f740 <ILI9341_Draw_Vertical_Line+0xc4>)
 800f6c6:	881b      	ldrh	r3, [r3, #0]
 800f6c8:	b29a      	uxth	r2, r3
 800f6ca:	88bb      	ldrh	r3, [r7, #4]
 800f6cc:	1ad3      	subs	r3, r2, r3
 800f6ce:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800f6d0:	88ba      	ldrh	r2, [r7, #4]
 800f6d2:	887b      	ldrh	r3, [r7, #2]
 800f6d4:	4413      	add	r3, r2
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	3b01      	subs	r3, #1
 800f6da:	b29b      	uxth	r3, r3
 800f6dc:	88fa      	ldrh	r2, [r7, #6]
 800f6de:	88b9      	ldrh	r1, [r7, #4]
 800f6e0:	88f8      	ldrh	r0, [r7, #6]
 800f6e2:	f000 f82f 	bl	800f744 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 800f6ea:	887b      	ldrh	r3, [r7, #2]
 800f6ec:	f003 0301 	and.w	r3, r3, #1
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d009      	beq.n	800f708 <ILI9341_Draw_Vertical_Line+0x8c>
 800f6f4:	887b      	ldrh	r3, [r7, #2]
 800f6f6:	2b01      	cmp	r3, #1
 800f6f8:	d906      	bls.n	800f708 <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 800f6fe:	887b      	ldrh	r3, [r7, #2]
 800f700:	085b      	lsrs	r3, r3, #1
 800f702:	b29b      	uxth	r3, r3
 800f704:	005b      	lsls	r3, r3, #1
 800f706:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 800f708:	7bfb      	ldrb	r3, [r7, #15]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d008      	beq.n	800f720 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 800f70e:	88ba      	ldrh	r2, [r7, #4]
 800f710:	887b      	ldrh	r3, [r7, #2]
 800f712:	4413      	add	r3, r2
 800f714:	b299      	uxth	r1, r3
 800f716:	883a      	ldrh	r2, [r7, #0]
 800f718:	88fb      	ldrh	r3, [r7, #6]
 800f71a:	4618      	mov	r0, r3
 800f71c:	f000 f888 	bl	800f830 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800f720:	887c      	ldrh	r4, [r7, #2]
 800f722:	883a      	ldrh	r2, [r7, #0]
 800f724:	88b9      	ldrh	r1, [r7, #4]
 800f726:	88f8      	ldrh	r0, [r7, #6]
 800f728:	2303      	movs	r3, #3
 800f72a:	9300      	str	r3, [sp, #0]
 800f72c:	4623      	mov	r3, r4
 800f72e:	f000 faeb 	bl	800fd08 <_LCD_Write_Frame>
 800f732:	e000      	b.n	800f736 <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800f734:	bf00      	nop
}
 800f736:	3714      	adds	r7, #20
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd90      	pop	{r4, r7, pc}
 800f73c:	20000c3e 	.word	0x20000c3e
 800f740:	20000c3c 	.word	0x20000c3c

0800f744 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800f744:	b590      	push	{r4, r7, lr}
 800f746:	b083      	sub	sp, #12
 800f748:	af00      	add	r7, sp, #0
 800f74a:	4604      	mov	r4, r0
 800f74c:	4608      	mov	r0, r1
 800f74e:	4611      	mov	r1, r2
 800f750:	461a      	mov	r2, r3
 800f752:	4623      	mov	r3, r4
 800f754:	80fb      	strh	r3, [r7, #6]
 800f756:	4603      	mov	r3, r0
 800f758:	80bb      	strh	r3, [r7, #4]
 800f75a:	460b      	mov	r3, r1
 800f75c:	807b      	strh	r3, [r7, #2]
 800f75e:	4613      	mov	r3, r2
 800f760:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800f762:	202a      	movs	r0, #42	; 0x2a
 800f764:	f000 fb80 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800f768:	88fb      	ldrh	r3, [r7, #6]
 800f76a:	0a1b      	lsrs	r3, r3, #8
 800f76c:	b29b      	uxth	r3, r3
 800f76e:	b2db      	uxtb	r3, r3
 800f770:	4618      	mov	r0, r3
 800f772:	f000 fbab 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(sc);
 800f776:	88fb      	ldrh	r3, [r7, #6]
 800f778:	b2db      	uxtb	r3, r3
 800f77a:	4618      	mov	r0, r3
 800f77c:	f000 fba6 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800f780:	887b      	ldrh	r3, [r7, #2]
 800f782:	0a1b      	lsrs	r3, r3, #8
 800f784:	b29b      	uxth	r3, r3
 800f786:	b2db      	uxtb	r3, r3
 800f788:	4618      	mov	r0, r3
 800f78a:	f000 fb9f 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(ec);
 800f78e:	887b      	ldrh	r3, [r7, #2]
 800f790:	b2db      	uxtb	r3, r3
 800f792:	4618      	mov	r0, r3
 800f794:	f000 fb9a 	bl	800fecc <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800f798:	202b      	movs	r0, #43	; 0x2b
 800f79a:	f000 fb65 	bl	800fe68 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800f79e:	88bb      	ldrh	r3, [r7, #4]
 800f7a0:	0a1b      	lsrs	r3, r3, #8
 800f7a2:	b29b      	uxth	r3, r3
 800f7a4:	b2db      	uxtb	r3, r3
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f000 fb90 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(sp);
 800f7ac:	88bb      	ldrh	r3, [r7, #4]
 800f7ae:	b2db      	uxtb	r3, r3
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f000 fb8b 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800f7b6:	883b      	ldrh	r3, [r7, #0]
 800f7b8:	0a1b      	lsrs	r3, r3, #8
 800f7ba:	b29b      	uxth	r3, r3
 800f7bc:	b2db      	uxtb	r3, r3
 800f7be:	4618      	mov	r0, r3
 800f7c0:	f000 fb84 	bl	800fecc <_LCD_SendData>
	_LCD_SendData(ep);
 800f7c4:	883b      	ldrh	r3, [r7, #0]
 800f7c6:	b2db      	uxtb	r3, r3
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	f000 fb7f 	bl	800fecc <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800f7ce:	202c      	movs	r0, #44	; 0x2c
 800f7d0:	f000 fb4a 	bl	800fe68 <_LCD_SendCommand>
}
 800f7d4:	bf00      	nop
 800f7d6:	370c      	adds	r7, #12
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd90      	pop	{r4, r7, pc}

0800f7dc <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b084      	sub	sp, #16
 800f7e0:	af02      	add	r7, sp, #8
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800f7e6:	4b10      	ldr	r3, [pc, #64]	; (800f828 <ILI9341_Fill_Screen+0x4c>)
 800f7e8:	881b      	ldrh	r3, [r3, #0]
 800f7ea:	b29a      	uxth	r2, r3
 800f7ec:	4b0f      	ldr	r3, [pc, #60]	; (800f82c <ILI9341_Fill_Screen+0x50>)
 800f7ee:	881b      	ldrh	r3, [r3, #0]
 800f7f0:	b29b      	uxth	r3, r3
 800f7f2:	2100      	movs	r1, #0
 800f7f4:	2000      	movs	r0, #0
 800f7f6:	f7ff ffa5 	bl	800f744 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800f7fa:	4b0b      	ldr	r3, [pc, #44]	; (800f828 <ILI9341_Fill_Screen+0x4c>)
 800f7fc:	881b      	ldrh	r3, [r3, #0]
 800f7fe:	b29b      	uxth	r3, r3
 800f800:	461a      	mov	r2, r3
 800f802:	4b0a      	ldr	r3, [pc, #40]	; (800f82c <ILI9341_Fill_Screen+0x50>)
 800f804:	881b      	ldrh	r3, [r3, #0]
 800f806:	b29b      	uxth	r3, r3
 800f808:	fb03 f302 	mul.w	r3, r3, r2
 800f80c:	4619      	mov	r1, r3
 800f80e:	88fa      	ldrh	r2, [r7, #6]
 800f810:	2304      	movs	r3, #4
 800f812:	9300      	str	r3, [sp, #0]
 800f814:	460b      	mov	r3, r1
 800f816:	2100      	movs	r1, #0
 800f818:	2000      	movs	r0, #0
 800f81a:	f000 fa75 	bl	800fd08 <_LCD_Write_Frame>
}
 800f81e:	bf00      	nop
 800f820:	3708      	adds	r7, #8
 800f822:	46bd      	mov	sp, r7
 800f824:	bd80      	pop	{r7, pc}
 800f826:	bf00      	nop
 800f828:	20000c3e 	.word	0x20000c3e
 800f82c:	20000c3c 	.word	0x20000c3c

0800f830 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b08e      	sub	sp, #56	; 0x38
 800f834:	af00      	add	r7, sp, #0
 800f836:	4603      	mov	r3, r0
 800f838:	80fb      	strh	r3, [r7, #6]
 800f83a:	460b      	mov	r3, r1
 800f83c:	80bb      	strh	r3, [r7, #4]
 800f83e:	4613      	mov	r3, r2
 800f840:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800f842:	4b98      	ldr	r3, [pc, #608]	; (800faa4 <ILI9341_Draw_Pixel+0x274>)
 800f844:	881b      	ldrh	r3, [r3, #0]
 800f846:	b29b      	uxth	r3, r3
 800f848:	88fa      	ldrh	r2, [r7, #6]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	f080 8143 	bcs.w	800fad6 <ILI9341_Draw_Pixel+0x2a6>
 800f850:	4b95      	ldr	r3, [pc, #596]	; (800faa8 <ILI9341_Draw_Pixel+0x278>)
 800f852:	881b      	ldrh	r3, [r3, #0]
 800f854:	b29b      	uxth	r3, r3
 800f856:	88ba      	ldrh	r2, [r7, #4]
 800f858:	429a      	cmp	r2, r3
 800f85a:	f080 813c 	bcs.w	800fad6 <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800f85e:	4b93      	ldr	r3, [pc, #588]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f860:	695b      	ldr	r3, [r3, #20]
 800f862:	4a92      	ldr	r2, [pc, #584]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f864:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f868:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f86a:	4b90      	ldr	r3, [pc, #576]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f86c:	695b      	ldr	r3, [r3, #20]
 800f86e:	4a8f      	ldr	r2, [pc, #572]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f870:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f874:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 800f876:	220a      	movs	r2, #10
 800f878:	2100      	movs	r1, #0
 800f87a:	202a      	movs	r0, #42	; 0x2a
 800f87c:	f000 fb58 	bl	800ff30 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f880:	2300      	movs	r3, #0
 800f882:	637b      	str	r3, [r7, #52]	; 0x34
 800f884:	e008      	b.n	800f898 <ILI9341_Draw_Pixel+0x68>
 800f886:	4b89      	ldr	r3, [pc, #548]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f888:	695b      	ldr	r3, [r3, #20]
 800f88a:	4a88      	ldr	r2, [pc, #544]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f88c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f890:	6153      	str	r3, [r2, #20]
 800f892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f894:	3301      	adds	r3, #1
 800f896:	637b      	str	r3, [r7, #52]	; 0x34
 800f898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f89a:	2b02      	cmp	r3, #2
 800f89c:	ddf3      	ble.n	800f886 <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800f89e:	4b83      	ldr	r3, [pc, #524]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8a0:	695b      	ldr	r3, [r3, #20]
 800f8a2:	4a82      	ldr	r2, [pc, #520]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8a8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800f8aa:	4b80      	ldr	r3, [pc, #512]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8ac:	695b      	ldr	r3, [r3, #20]
 800f8ae:	4a7f      	ldr	r2, [pc, #508]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8b4:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f8b6:	4b7d      	ldr	r3, [pc, #500]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8b8:	695b      	ldr	r3, [r3, #20]
 800f8ba:	4a7c      	ldr	r2, [pc, #496]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f8c0:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 800f8c2:	88fb      	ldrh	r3, [r7, #6]
 800f8c4:	0a1b      	lsrs	r3, r3, #8
 800f8c6:	b29b      	uxth	r3, r3
 800f8c8:	b2db      	uxtb	r3, r3
 800f8ca:	753b      	strb	r3, [r7, #20]
 800f8cc:	88fb      	ldrh	r3, [r7, #6]
 800f8ce:	b2db      	uxtb	r3, r3
 800f8d0:	757b      	strb	r3, [r7, #21]
 800f8d2:	88fb      	ldrh	r3, [r7, #6]
 800f8d4:	3301      	adds	r3, #1
 800f8d6:	121b      	asrs	r3, r3, #8
 800f8d8:	b2db      	uxtb	r3, r3
 800f8da:	75bb      	strb	r3, [r7, #22]
 800f8dc:	88fb      	ldrh	r3, [r7, #6]
 800f8de:	b2db      	uxtb	r3, r3
 800f8e0:	3301      	adds	r3, #1
 800f8e2:	b2db      	uxtb	r3, r3
 800f8e4:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800f8e6:	f107 0014 	add.w	r0, r7, #20
 800f8ea:	230a      	movs	r3, #10
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	2104      	movs	r1, #4
 800f8f0:	f000 fb50 	bl	800ff94 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	633b      	str	r3, [r7, #48]	; 0x30
 800f8f8:	e008      	b.n	800f90c <ILI9341_Draw_Pixel+0xdc>
 800f8fa:	4b6c      	ldr	r3, [pc, #432]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f8fc:	695b      	ldr	r3, [r3, #20]
 800f8fe:	4a6b      	ldr	r2, [pc, #428]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f900:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f904:	6153      	str	r3, [r2, #20]
 800f906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f908:	3301      	adds	r3, #1
 800f90a:	633b      	str	r3, [r7, #48]	; 0x30
 800f90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f90e:	2b02      	cmp	r3, #2
 800f910:	ddf3      	ble.n	800f8fa <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800f912:	4b66      	ldr	r3, [pc, #408]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f914:	695b      	ldr	r3, [r3, #20]
 800f916:	4a65      	ldr	r2, [pc, #404]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f91c:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800f91e:	4b63      	ldr	r3, [pc, #396]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f920:	695b      	ldr	r3, [r3, #20]
 800f922:	4a62      	ldr	r2, [pc, #392]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f924:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f928:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f92a:	4b60      	ldr	r3, [pc, #384]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f92c:	695b      	ldr	r3, [r3, #20]
 800f92e:	4a5f      	ldr	r2, [pc, #380]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f934:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 800f936:	220a      	movs	r2, #10
 800f938:	2100      	movs	r1, #0
 800f93a:	202b      	movs	r0, #43	; 0x2b
 800f93c:	f000 faf8 	bl	800ff30 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f940:	2300      	movs	r3, #0
 800f942:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f944:	e008      	b.n	800f958 <ILI9341_Draw_Pixel+0x128>
 800f946:	4b59      	ldr	r3, [pc, #356]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f948:	695b      	ldr	r3, [r3, #20]
 800f94a:	4a58      	ldr	r2, [pc, #352]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f94c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f950:	6153      	str	r3, [r2, #20]
 800f952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f954:	3301      	adds	r3, #1
 800f956:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f95a:	2b02      	cmp	r3, #2
 800f95c:	ddf3      	ble.n	800f946 <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800f95e:	4b53      	ldr	r3, [pc, #332]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f960:	695b      	ldr	r3, [r3, #20]
 800f962:	4a52      	ldr	r2, [pc, #328]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f968:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800f96a:	4b50      	ldr	r3, [pc, #320]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f96c:	695b      	ldr	r3, [r3, #20]
 800f96e:	4a4f      	ldr	r2, [pc, #316]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f974:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f976:	4b4d      	ldr	r3, [pc, #308]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f978:	695b      	ldr	r3, [r3, #20]
 800f97a:	4a4c      	ldr	r2, [pc, #304]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f97c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f980:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 800f982:	88bb      	ldrh	r3, [r7, #4]
 800f984:	0a1b      	lsrs	r3, r3, #8
 800f986:	b29b      	uxth	r3, r3
 800f988:	b2db      	uxtb	r3, r3
 800f98a:	743b      	strb	r3, [r7, #16]
 800f98c:	88bb      	ldrh	r3, [r7, #4]
 800f98e:	b2db      	uxtb	r3, r3
 800f990:	747b      	strb	r3, [r7, #17]
 800f992:	88bb      	ldrh	r3, [r7, #4]
 800f994:	3301      	adds	r3, #1
 800f996:	121b      	asrs	r3, r3, #8
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	74bb      	strb	r3, [r7, #18]
 800f99c:	88bb      	ldrh	r3, [r7, #4]
 800f99e:	b2db      	uxtb	r3, r3
 800f9a0:	3301      	adds	r3, #1
 800f9a2:	b2db      	uxtb	r3, r3
 800f9a4:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800f9a6:	f107 0010 	add.w	r0, r7, #16
 800f9aa:	230a      	movs	r3, #10
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	2104      	movs	r1, #4
 800f9b0:	f000 faf0 	bl	800ff94 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	62bb      	str	r3, [r7, #40]	; 0x28
 800f9b8:	e008      	b.n	800f9cc <ILI9341_Draw_Pixel+0x19c>
 800f9ba:	4b3c      	ldr	r3, [pc, #240]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9bc:	695b      	ldr	r3, [r3, #20]
 800f9be:	4a3b      	ldr	r2, [pc, #236]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f9c4:	6153      	str	r3, [r2, #20]
 800f9c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9c8:	3301      	adds	r3, #1
 800f9ca:	62bb      	str	r3, [r7, #40]	; 0x28
 800f9cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9ce:	2b02      	cmp	r3, #2
 800f9d0:	ddf3      	ble.n	800f9ba <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800f9d2:	4b36      	ldr	r3, [pc, #216]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9d4:	695b      	ldr	r3, [r3, #20]
 800f9d6:	4a35      	ldr	r2, [pc, #212]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f9dc:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800f9de:	4b33      	ldr	r3, [pc, #204]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9e0:	695b      	ldr	r3, [r3, #20]
 800f9e2:	4a32      	ldr	r2, [pc, #200]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f9e8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f9ea:	4b30      	ldr	r3, [pc, #192]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9ec:	695b      	ldr	r3, [r3, #20]
 800f9ee:	4a2f      	ldr	r2, [pc, #188]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800f9f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f9f4:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 800f9f6:	220a      	movs	r2, #10
 800f9f8:	2100      	movs	r1, #0
 800f9fa:	202c      	movs	r0, #44	; 0x2c
 800f9fc:	f000 fa98 	bl	800ff30 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa00:	2300      	movs	r3, #0
 800fa02:	627b      	str	r3, [r7, #36]	; 0x24
 800fa04:	e008      	b.n	800fa18 <ILI9341_Draw_Pixel+0x1e8>
 800fa06:	4b29      	ldr	r3, [pc, #164]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa08:	695b      	ldr	r3, [r3, #20]
 800fa0a:	4a28      	ldr	r2, [pc, #160]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa10:	6153      	str	r3, [r2, #20]
 800fa12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa14:	3301      	adds	r3, #1
 800fa16:	627b      	str	r3, [r7, #36]	; 0x24
 800fa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa1a:	2b02      	cmp	r3, #2
 800fa1c:	ddf3      	ble.n	800fa06 <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800fa1e:	4b23      	ldr	r3, [pc, #140]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa20:	695b      	ldr	r3, [r3, #20]
 800fa22:	4a22      	ldr	r2, [pc, #136]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa28:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fa2a:	4b20      	ldr	r3, [pc, #128]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa2c:	695b      	ldr	r3, [r3, #20]
 800fa2e:	4a1f      	ldr	r2, [pc, #124]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa34:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa36:	4b1d      	ldr	r3, [pc, #116]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa38:	695b      	ldr	r3, [r3, #20]
 800fa3a:	4a1c      	ldr	r2, [pc, #112]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa40:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800fa42:	887b      	ldrh	r3, [r7, #2]
 800fa44:	0a1b      	lsrs	r3, r3, #8
 800fa46:	b29b      	uxth	r3, r3
 800fa48:	b2db      	uxtb	r3, r3
 800fa4a:	733b      	strb	r3, [r7, #12]
 800fa4c:	887b      	ldrh	r3, [r7, #2]
 800fa4e:	b2db      	uxtb	r3, r3
 800fa50:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 800fa52:	f107 000c 	add.w	r0, r7, #12
 800fa56:	2301      	movs	r3, #1
 800fa58:	2200      	movs	r2, #0
 800fa5a:	2102      	movs	r1, #2
 800fa5c:	f000 fa9a 	bl	800ff94 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa60:	2300      	movs	r3, #0
 800fa62:	623b      	str	r3, [r7, #32]
 800fa64:	e008      	b.n	800fa78 <ILI9341_Draw_Pixel+0x248>
 800fa66:	4b11      	ldr	r3, [pc, #68]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa68:	695b      	ldr	r3, [r3, #20]
 800fa6a:	4a10      	ldr	r2, [pc, #64]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa70:	6153      	str	r3, [r2, #20]
 800fa72:	6a3b      	ldr	r3, [r7, #32]
 800fa74:	3301      	adds	r3, #1
 800fa76:	623b      	str	r3, [r7, #32]
 800fa78:	6a3b      	ldr	r3, [r7, #32]
 800fa7a:	2b02      	cmp	r3, #2
 800fa7c:	ddf3      	ble.n	800fa66 <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa7e:	2300      	movs	r3, #0
 800fa80:	61fb      	str	r3, [r7, #28]
 800fa82:	e008      	b.n	800fa96 <ILI9341_Draw_Pixel+0x266>
 800fa84:	4b09      	ldr	r3, [pc, #36]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa86:	695b      	ldr	r3, [r3, #20]
 800fa88:	4a08      	ldr	r2, [pc, #32]	; (800faac <ILI9341_Draw_Pixel+0x27c>)
 800fa8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa8e:	6153      	str	r3, [r2, #20]
 800fa90:	69fb      	ldr	r3, [r7, #28]
 800fa92:	3301      	adds	r3, #1
 800fa94:	61fb      	str	r3, [r7, #28]
 800fa96:	69fb      	ldr	r3, [r7, #28]
 800fa98:	2b02      	cmp	r3, #2
 800fa9a:	ddf3      	ble.n	800fa84 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	61bb      	str	r3, [r7, #24]
 800faa0:	e00f      	b.n	800fac2 <ILI9341_Draw_Pixel+0x292>
 800faa2:	bf00      	nop
 800faa4:	20000c3e 	.word	0x20000c3e
 800faa8:	20000c3c 	.word	0x20000c3c
 800faac:	48000400 	.word	0x48000400
 800fab0:	4b0b      	ldr	r3, [pc, #44]	; (800fae0 <ILI9341_Draw_Pixel+0x2b0>)
 800fab2:	695b      	ldr	r3, [r3, #20]
 800fab4:	4a0a      	ldr	r2, [pc, #40]	; (800fae0 <ILI9341_Draw_Pixel+0x2b0>)
 800fab6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800faba:	6153      	str	r3, [r2, #20]
 800fabc:	69bb      	ldr	r3, [r7, #24]
 800fabe:	3301      	adds	r3, #1
 800fac0:	61bb      	str	r3, [r7, #24]
 800fac2:	69bb      	ldr	r3, [r7, #24]
 800fac4:	2b02      	cmp	r3, #2
 800fac6:	ddf3      	ble.n	800fab0 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fac8:	4b05      	ldr	r3, [pc, #20]	; (800fae0 <ILI9341_Draw_Pixel+0x2b0>)
 800faca:	695b      	ldr	r3, [r3, #20]
 800facc:	4a04      	ldr	r2, [pc, #16]	; (800fae0 <ILI9341_Draw_Pixel+0x2b0>)
 800face:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fad2:	6153      	str	r3, [r2, #20]
 800fad4:	e000      	b.n	800fad8 <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800fad6:	bf00      	nop


}
 800fad8:	3738      	adds	r7, #56	; 0x38
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}
 800fade:	bf00      	nop
 800fae0:	48000400 	.word	0x48000400

0800fae4 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800fae4:	b590      	push	{r4, r7, lr}
 800fae6:	b087      	sub	sp, #28
 800fae8:	af02      	add	r7, sp, #8
 800faea:	4604      	mov	r4, r0
 800faec:	4608      	mov	r0, r1
 800faee:	4611      	mov	r1, r2
 800faf0:	461a      	mov	r2, r3
 800faf2:	4623      	mov	r3, r4
 800faf4:	80fb      	strh	r3, [r7, #6]
 800faf6:	4603      	mov	r3, r0
 800faf8:	80bb      	strh	r3, [r7, #4]
 800fafa:	460b      	mov	r3, r1
 800fafc:	807b      	strh	r3, [r7, #2]
 800fafe:	4613      	mov	r3, r2
 800fb00:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800fb02:	4b41      	ldr	r3, [pc, #260]	; (800fc08 <ILI9341_Draw_Rectangle+0x124>)
 800fb04:	881b      	ldrh	r3, [r3, #0]
 800fb06:	b29b      	uxth	r3, r3
 800fb08:	88fa      	ldrh	r2, [r7, #6]
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	d278      	bcs.n	800fc00 <ILI9341_Draw_Rectangle+0x11c>
 800fb0e:	4b3f      	ldr	r3, [pc, #252]	; (800fc0c <ILI9341_Draw_Rectangle+0x128>)
 800fb10:	881b      	ldrh	r3, [r3, #0]
 800fb12:	b29b      	uxth	r3, r3
 800fb14:	88ba      	ldrh	r2, [r7, #4]
 800fb16:	429a      	cmp	r2, r3
 800fb18:	d272      	bcs.n	800fc00 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 800fb1a:	88fa      	ldrh	r2, [r7, #6]
 800fb1c:	887b      	ldrh	r3, [r7, #2]
 800fb1e:	4413      	add	r3, r2
 800fb20:	3b01      	subs	r3, #1
 800fb22:	4a39      	ldr	r2, [pc, #228]	; (800fc08 <ILI9341_Draw_Rectangle+0x124>)
 800fb24:	8812      	ldrh	r2, [r2, #0]
 800fb26:	b292      	uxth	r2, r2
 800fb28:	4293      	cmp	r3, r2
 800fb2a:	db05      	blt.n	800fb38 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800fb2c:	4b36      	ldr	r3, [pc, #216]	; (800fc08 <ILI9341_Draw_Rectangle+0x124>)
 800fb2e:	881b      	ldrh	r3, [r3, #0]
 800fb30:	b29a      	uxth	r2, r3
 800fb32:	88fb      	ldrh	r3, [r7, #6]
 800fb34:	1ad3      	subs	r3, r2, r3
 800fb36:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800fb38:	88ba      	ldrh	r2, [r7, #4]
 800fb3a:	883b      	ldrh	r3, [r7, #0]
 800fb3c:	4413      	add	r3, r2
 800fb3e:	3b01      	subs	r3, #1
 800fb40:	4a32      	ldr	r2, [pc, #200]	; (800fc0c <ILI9341_Draw_Rectangle+0x128>)
 800fb42:	8812      	ldrh	r2, [r2, #0]
 800fb44:	b292      	uxth	r2, r2
 800fb46:	4293      	cmp	r3, r2
 800fb48:	db05      	blt.n	800fb56 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800fb4a:	4b30      	ldr	r3, [pc, #192]	; (800fc0c <ILI9341_Draw_Rectangle+0x128>)
 800fb4c:	881b      	ldrh	r3, [r3, #0]
 800fb4e:	b29a      	uxth	r2, r3
 800fb50:	88bb      	ldrh	r3, [r7, #4]
 800fb52:	1ad3      	subs	r3, r2, r3
 800fb54:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800fb56:	88fa      	ldrh	r2, [r7, #6]
 800fb58:	887b      	ldrh	r3, [r7, #2]
 800fb5a:	4413      	add	r3, r2
 800fb5c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800fb5e:	3b01      	subs	r3, #1
 800fb60:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800fb62:	88ba      	ldrh	r2, [r7, #4]
 800fb64:	883b      	ldrh	r3, [r7, #0]
 800fb66:	4413      	add	r3, r2
 800fb68:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800fb6a:	3b01      	subs	r3, #1
 800fb6c:	b29b      	uxth	r3, r3
 800fb6e:	88b9      	ldrh	r1, [r7, #4]
 800fb70:	88f8      	ldrh	r0, [r7, #6]
 800fb72:	4622      	mov	r2, r4
 800fb74:	f7ff fde6 	bl	800f744 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800fb78:	883a      	ldrh	r2, [r7, #0]
 800fb7a:	887b      	ldrh	r3, [r7, #2]
 800fb7c:	fb12 f303 	smulbb	r3, r2, r3
 800fb80:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800fb82:	2300      	movs	r3, #0
 800fb84:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800fb86:	89fb      	ldrh	r3, [r7, #14]
 800fb88:	f003 0301 	and.w	r3, r3, #1
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d009      	beq.n	800fba4 <ILI9341_Draw_Rectangle+0xc0>
 800fb90:	89fb      	ldrh	r3, [r7, #14]
 800fb92:	2b01      	cmp	r3, #1
 800fb94:	d906      	bls.n	800fba4 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800fb96:	2301      	movs	r3, #1
 800fb98:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800fb9a:	89fb      	ldrh	r3, [r7, #14]
 800fb9c:	085b      	lsrs	r3, r3, #1
 800fb9e:	b29b      	uxth	r3, r3
 800fba0:	005b      	lsls	r3, r3, #1
 800fba2:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800fba4:	89fc      	ldrh	r4, [r7, #14]
 800fba6:	8c3a      	ldrh	r2, [r7, #32]
 800fba8:	88b9      	ldrh	r1, [r7, #4]
 800fbaa:	88f8      	ldrh	r0, [r7, #6]
 800fbac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fbb0:	9300      	str	r3, [sp, #0]
 800fbb2:	4623      	mov	r3, r4
 800fbb4:	f000 f8a8 	bl	800fd08 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800fbb8:	7b7b      	ldrb	r3, [r7, #13]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d021      	beq.n	800fc02 <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800fbbe:	88fa      	ldrh	r2, [r7, #6]
 800fbc0:	887b      	ldrh	r3, [r7, #2]
 800fbc2:	4413      	add	r3, r2
 800fbc4:	b29b      	uxth	r3, r3
 800fbc6:	3b02      	subs	r3, #2
 800fbc8:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800fbca:	88ba      	ldrh	r2, [r7, #4]
 800fbcc:	883b      	ldrh	r3, [r7, #0]
 800fbce:	4413      	add	r3, r2
 800fbd0:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800fbd2:	3b01      	subs	r3, #1
 800fbd4:	b29b      	uxth	r3, r3
 800fbd6:	8c3a      	ldrh	r2, [r7, #32]
 800fbd8:	4619      	mov	r1, r3
 800fbda:	f7ff fe29 	bl	800f830 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800fbde:	88fa      	ldrh	r2, [r7, #6]
 800fbe0:	887b      	ldrh	r3, [r7, #2]
 800fbe2:	4413      	add	r3, r2
 800fbe4:	b29b      	uxth	r3, r3
 800fbe6:	3b01      	subs	r3, #1
 800fbe8:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800fbea:	88ba      	ldrh	r2, [r7, #4]
 800fbec:	883b      	ldrh	r3, [r7, #0]
 800fbee:	4413      	add	r3, r2
 800fbf0:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800fbf2:	3b01      	subs	r3, #1
 800fbf4:	b29b      	uxth	r3, r3
 800fbf6:	8c3a      	ldrh	r2, [r7, #32]
 800fbf8:	4619      	mov	r1, r3
 800fbfa:	f7ff fe19 	bl	800f830 <ILI9341_Draw_Pixel>
 800fbfe:	e000      	b.n	800fc02 <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800fc00:	bf00      	nop
							colour);
	}
}
 800fc02:	3714      	adds	r7, #20
 800fc04:	46bd      	mov	sp, r7
 800fc06:	bd90      	pop	{r4, r7, pc}
 800fc08:	20000c3e 	.word	0x20000c3e
 800fc0c:	20000c3c 	.word	0x20000c3c

0800fc10 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b084      	sub	sp, #16
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	4603      	mov	r3, r0
 800fc18:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800fc1a:	79fb      	ldrb	r3, [r7, #7]
 800fc1c:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800fc1e:	2036      	movs	r0, #54	; 0x36
 800fc20:	f000 f922 	bl	800fe68 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800fc24:	7bfb      	ldrb	r3, [r7, #15]
 800fc26:	2b03      	cmp	r3, #3
 800fc28:	d836      	bhi.n	800fc98 <ILI9341_Set_Rotation+0x88>
 800fc2a:	a201      	add	r2, pc, #4	; (adr r2, 800fc30 <ILI9341_Set_Rotation+0x20>)
 800fc2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc30:	0800fc41 	.word	0x0800fc41
 800fc34:	0800fc57 	.word	0x0800fc57
 800fc38:	0800fc6d 	.word	0x0800fc6d
 800fc3c:	0800fc83 	.word	0x0800fc83
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800fc40:	2048      	movs	r0, #72	; 0x48
 800fc42:	f000 f943 	bl	800fecc <_LCD_SendData>
			LCD_WIDTH = 240;
 800fc46:	4b17      	ldr	r3, [pc, #92]	; (800fca4 <ILI9341_Set_Rotation+0x94>)
 800fc48:	22f0      	movs	r2, #240	; 0xf0
 800fc4a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800fc4c:	4b16      	ldr	r3, [pc, #88]	; (800fca8 <ILI9341_Set_Rotation+0x98>)
 800fc4e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fc52:	801a      	strh	r2, [r3, #0]
			break;
 800fc54:	e021      	b.n	800fc9a <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800fc56:	2028      	movs	r0, #40	; 0x28
 800fc58:	f000 f938 	bl	800fecc <_LCD_SendData>
			LCD_WIDTH  = 320;
 800fc5c:	4b11      	ldr	r3, [pc, #68]	; (800fca4 <ILI9341_Set_Rotation+0x94>)
 800fc5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fc62:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800fc64:	4b10      	ldr	r3, [pc, #64]	; (800fca8 <ILI9341_Set_Rotation+0x98>)
 800fc66:	22f0      	movs	r2, #240	; 0xf0
 800fc68:	801a      	strh	r2, [r3, #0]
			break;
 800fc6a:	e016      	b.n	800fc9a <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800fc6c:	2088      	movs	r0, #136	; 0x88
 800fc6e:	f000 f92d 	bl	800fecc <_LCD_SendData>
			LCD_WIDTH  = 240;
 800fc72:	4b0c      	ldr	r3, [pc, #48]	; (800fca4 <ILI9341_Set_Rotation+0x94>)
 800fc74:	22f0      	movs	r2, #240	; 0xf0
 800fc76:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800fc78:	4b0b      	ldr	r3, [pc, #44]	; (800fca8 <ILI9341_Set_Rotation+0x98>)
 800fc7a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fc7e:	801a      	strh	r2, [r3, #0]
			break;
 800fc80:	e00b      	b.n	800fc9a <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800fc82:	20e8      	movs	r0, #232	; 0xe8
 800fc84:	f000 f922 	bl	800fecc <_LCD_SendData>
			LCD_WIDTH  = 320;
 800fc88:	4b06      	ldr	r3, [pc, #24]	; (800fca4 <ILI9341_Set_Rotation+0x94>)
 800fc8a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800fc8e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800fc90:	4b05      	ldr	r3, [pc, #20]	; (800fca8 <ILI9341_Set_Rotation+0x98>)
 800fc92:	22f0      	movs	r2, #240	; 0xf0
 800fc94:	801a      	strh	r2, [r3, #0]
			break;
 800fc96:	e000      	b.n	800fc9a <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800fc98:	bf00      	nop
	}
}
 800fc9a:	bf00      	nop
 800fc9c:	3710      	adds	r7, #16
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}
 800fca2:	bf00      	nop
 800fca4:	20000c3e 	.word	0x20000c3e
 800fca8:	20000c3c 	.word	0x20000c3c

0800fcac <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800fcac:	b480      	push	{r7}
 800fcae:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800fcb0:	4b05      	ldr	r3, [pc, #20]	; (800fcc8 <_LCD_Enable+0x1c>)
 800fcb2:	695b      	ldr	r3, [r3, #20]
 800fcb4:	4a04      	ldr	r2, [pc, #16]	; (800fcc8 <_LCD_Enable+0x1c>)
 800fcb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fcba:	6153      	str	r3, [r2, #20]
}
 800fcbc:	bf00      	nop
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc4:	4770      	bx	lr
 800fcc6:	bf00      	nop
 800fcc8:	48000400 	.word	0x48000400

0800fccc <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800fcd0:	4b0c      	ldr	r3, [pc, #48]	; (800fd04 <_LCD_Reset+0x38>)
 800fcd2:	695b      	ldr	r3, [r3, #20]
 800fcd4:	4a0b      	ldr	r2, [pc, #44]	; (800fd04 <_LCD_Reset+0x38>)
 800fcd6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fcda:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800fcdc:	20c8      	movs	r0, #200	; 0xc8
 800fcde:	f7f8 fd0f 	bl	8008700 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fce2:	4b08      	ldr	r3, [pc, #32]	; (800fd04 <_LCD_Reset+0x38>)
 800fce4:	695b      	ldr	r3, [r3, #20]
 800fce6:	4a07      	ldr	r2, [pc, #28]	; (800fd04 <_LCD_Reset+0x38>)
 800fce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fcec:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800fcee:	20c8      	movs	r0, #200	; 0xc8
 800fcf0:	f7f8 fd06 	bl	8008700 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800fcf4:	4b03      	ldr	r3, [pc, #12]	; (800fd04 <_LCD_Reset+0x38>)
 800fcf6:	695b      	ldr	r3, [r3, #20]
 800fcf8:	4a02      	ldr	r2, [pc, #8]	; (800fd04 <_LCD_Reset+0x38>)
 800fcfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fcfe:	6153      	str	r3, [r2, #20]
}
 800fd00:	bf00      	nop
 800fd02:	bd80      	pop	{r7, pc}
 800fd04:	48000400 	.word	0x48000400

0800fd08 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800fd08:	b5b0      	push	{r4, r5, r7, lr}
 800fd0a:	b08e      	sub	sp, #56	; 0x38
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	607b      	str	r3, [r7, #4]
 800fd10:	4603      	mov	r3, r0
 800fd12:	81fb      	strh	r3, [r7, #14]
 800fd14:	460b      	mov	r3, r1
 800fd16:	81bb      	strh	r3, [r7, #12]
 800fd18:	4613      	mov	r3, r2
 800fd1a:	817b      	strh	r3, [r7, #10]
 800fd1c:	466b      	mov	r3, sp
 800fd1e:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800fd20:	2300      	movs	r3, #0
 800fd22:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	005b      	lsls	r3, r3, #1
 800fd28:	4a4d      	ldr	r2, [pc, #308]	; (800fe60 <_LCD_Write_Frame+0x158>)
 800fd2a:	8812      	ldrh	r2, [r2, #0]
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	d202      	bcs.n	800fd36 <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fd34:	e002      	b.n	800fd3c <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800fd36:	4b4a      	ldr	r3, [pc, #296]	; (800fe60 <_LCD_Write_Frame+0x158>)
 800fd38:	881b      	ldrh	r3, [r3, #0]
 800fd3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800fd3c:	897b      	ldrh	r3, [r7, #10]
 800fd3e:	0a1b      	lsrs	r3, r3, #8
 800fd40:	b29b      	uxth	r3, r3
 800fd42:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800fd44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd46:	4603      	mov	r3, r0
 800fd48:	3b01      	subs	r3, #1
 800fd4a:	61bb      	str	r3, [r7, #24]
 800fd4c:	4601      	mov	r1, r0
 800fd4e:	f04f 0200 	mov.w	r2, #0
 800fd52:	f04f 0300 	mov.w	r3, #0
 800fd56:	f04f 0400 	mov.w	r4, #0
 800fd5a:	00d4      	lsls	r4, r2, #3
 800fd5c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800fd60:	00cb      	lsls	r3, r1, #3
 800fd62:	4601      	mov	r1, r0
 800fd64:	f04f 0200 	mov.w	r2, #0
 800fd68:	f04f 0300 	mov.w	r3, #0
 800fd6c:	f04f 0400 	mov.w	r4, #0
 800fd70:	00d4      	lsls	r4, r2, #3
 800fd72:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800fd76:	00cb      	lsls	r3, r1, #3
 800fd78:	1dc3      	adds	r3, r0, #7
 800fd7a:	08db      	lsrs	r3, r3, #3
 800fd7c:	00db      	lsls	r3, r3, #3
 800fd7e:	ebad 0d03 	sub.w	sp, sp, r3
 800fd82:	466b      	mov	r3, sp
 800fd84:	3300      	adds	r3, #0
 800fd86:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800fd88:	2300      	movs	r3, #0
 800fd8a:	633b      	str	r3, [r7, #48]	; 0x30
 800fd8c:	e00d      	b.n	800fdaa <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800fd8e:	697a      	ldr	r2, [r7, #20]
 800fd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd92:	4413      	add	r3, r2
 800fd94:	7ffa      	ldrb	r2, [r7, #31]
 800fd96:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800fd98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9a:	3301      	adds	r3, #1
 800fd9c:	897a      	ldrh	r2, [r7, #10]
 800fd9e:	b2d1      	uxtb	r1, r2
 800fda0:	697a      	ldr	r2, [r7, #20]
 800fda2:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800fda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda6:	3302      	adds	r3, #2
 800fda8:	633b      	str	r3, [r7, #48]	; 0x30
 800fdaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fdac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d3ed      	bcc.n	800fd8e <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	005b      	lsls	r3, r3, #1
 800fdb6:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800fdb8:	2301      	movs	r3, #1
 800fdba:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d00d      	beq.n	800fde2 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800fdc6:	693a      	ldr	r2, [r7, #16]
 800fdc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdca:	fbb2 f3f3 	udiv	r3, r2, r3
 800fdce:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800fdd0:	693b      	ldr	r3, [r7, #16]
 800fdd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fdd4:	fbb3 f2f2 	udiv	r2, r3, r2
 800fdd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fdda:	fb01 f202 	mul.w	r2, r1, r2
 800fdde:	1a9b      	subs	r3, r3, r2
 800fde0:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800fde2:	4b20      	ldr	r3, [pc, #128]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fde4:	695b      	ldr	r3, [r3, #20]
 800fde6:	4a1f      	ldr	r2, [pc, #124]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fde8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fdec:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fdee:	4b1d      	ldr	r3, [pc, #116]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fdf0:	695b      	ldr	r3, [r3, #20]
 800fdf2:	4a1c      	ldr	r2, [pc, #112]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fdf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fdf8:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 800fdfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d00f      	beq.n	800fe20 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800fe00:	2300      	movs	r3, #0
 800fe02:	627b      	str	r3, [r7, #36]	; 0x24
 800fe04:	e008      	b.n	800fe18 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800fe06:	6978      	ldr	r0, [r7, #20]
 800fe08:	230a      	movs	r3, #10
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fe0e:	f000 f8c1 	bl	800ff94 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800fe12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe14:	3301      	adds	r3, #1
 800fe16:	627b      	str	r3, [r7, #36]	; 0x24
 800fe18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe1c:	429a      	cmp	r2, r3
 800fe1e:	d3f2      	bcc.n	800fe06 <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800fe20:	6978      	ldr	r0, [r7, #20]
 800fe22:	230a      	movs	r3, #10
 800fe24:	2200      	movs	r2, #0
 800fe26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fe28:	f000 f8b4 	bl	800ff94 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	623b      	str	r3, [r7, #32]
 800fe30:	e008      	b.n	800fe44 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fe32:	4b0c      	ldr	r3, [pc, #48]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fe34:	695b      	ldr	r3, [r3, #20]
 800fe36:	4a0b      	ldr	r2, [pc, #44]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fe38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fe3c:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800fe3e:	6a3b      	ldr	r3, [r7, #32]
 800fe40:	3301      	adds	r3, #1
 800fe42:	623b      	str	r3, [r7, #32]
 800fe44:	6a3b      	ldr	r3, [r7, #32]
 800fe46:	2b02      	cmp	r3, #2
 800fe48:	ddf3      	ble.n	800fe32 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800fe4a:	4b06      	ldr	r3, [pc, #24]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fe4c:	695b      	ldr	r3, [r3, #20]
 800fe4e:	4a05      	ldr	r2, [pc, #20]	; (800fe64 <_LCD_Write_Frame+0x15c>)
 800fe50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fe54:	6153      	str	r3, [r2, #20]
 800fe56:	46ad      	mov	sp, r5

}
 800fe58:	bf00      	nop
 800fe5a:	3738      	adds	r7, #56	; 0x38
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bdb0      	pop	{r4, r5, r7, pc}
 800fe60:	20000c40 	.word	0x20000c40
 800fe64:	48000400 	.word	0x48000400

0800fe68 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b084      	sub	sp, #16
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	4603      	mov	r3, r0
 800fe70:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fe72:	4b15      	ldr	r3, [pc, #84]	; (800fec8 <_LCD_SendCommand+0x60>)
 800fe74:	695b      	ldr	r3, [r3, #20]
 800fe76:	4a14      	ldr	r2, [pc, #80]	; (800fec8 <_LCD_SendCommand+0x60>)
 800fe78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fe7c:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800fe7e:	4b12      	ldr	r3, [pc, #72]	; (800fec8 <_LCD_SendCommand+0x60>)
 800fe80:	695b      	ldr	r3, [r3, #20]
 800fe82:	4a11      	ldr	r2, [pc, #68]	; (800fec8 <_LCD_SendCommand+0x60>)
 800fe84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fe88:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800fe8a:	79fb      	ldrb	r3, [r7, #7]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	2100      	movs	r1, #0
 800fe90:	4618      	mov	r0, r3
 800fe92:	f000 f84d 	bl	800ff30 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800fe96:	2300      	movs	r3, #0
 800fe98:	60fb      	str	r3, [r7, #12]
 800fe9a:	e008      	b.n	800feae <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fe9c:	4b0a      	ldr	r3, [pc, #40]	; (800fec8 <_LCD_SendCommand+0x60>)
 800fe9e:	695b      	ldr	r3, [r3, #20]
 800fea0:	4a09      	ldr	r2, [pc, #36]	; (800fec8 <_LCD_SendCommand+0x60>)
 800fea2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fea6:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	3301      	adds	r3, #1
 800feac:	60fb      	str	r3, [r7, #12]
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	2b02      	cmp	r3, #2
 800feb2:	ddf3      	ble.n	800fe9c <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800feb4:	4b04      	ldr	r3, [pc, #16]	; (800fec8 <_LCD_SendCommand+0x60>)
 800feb6:	695b      	ldr	r3, [r3, #20]
 800feb8:	4a03      	ldr	r2, [pc, #12]	; (800fec8 <_LCD_SendCommand+0x60>)
 800feba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800febe:	6153      	str	r3, [r2, #20]
}
 800fec0:	bf00      	nop
 800fec2:	3710      	adds	r7, #16
 800fec4:	46bd      	mov	sp, r7
 800fec6:	bd80      	pop	{r7, pc}
 800fec8:	48000400 	.word	0x48000400

0800fecc <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800fecc:	b580      	push	{r7, lr}
 800fece:	b084      	sub	sp, #16
 800fed0:	af00      	add	r7, sp, #0
 800fed2:	4603      	mov	r3, r0
 800fed4:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800fed6:	4b15      	ldr	r3, [pc, #84]	; (800ff2c <_LCD_SendData+0x60>)
 800fed8:	695b      	ldr	r3, [r3, #20]
 800feda:	4a14      	ldr	r2, [pc, #80]	; (800ff2c <_LCD_SendData+0x60>)
 800fedc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fee0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800fee2:	4b12      	ldr	r3, [pc, #72]	; (800ff2c <_LCD_SendData+0x60>)
 800fee4:	695b      	ldr	r3, [r3, #20]
 800fee6:	4a11      	ldr	r2, [pc, #68]	; (800ff2c <_LCD_SendData+0x60>)
 800fee8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800feec:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800feee:	79fb      	ldrb	r3, [r7, #7]
 800fef0:	2200      	movs	r2, #0
 800fef2:	2100      	movs	r1, #0
 800fef4:	4618      	mov	r0, r3
 800fef6:	f000 f81b 	bl	800ff30 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800fefa:	2300      	movs	r3, #0
 800fefc:	60fb      	str	r3, [r7, #12]
 800fefe:	e008      	b.n	800ff12 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ff00:	4b0a      	ldr	r3, [pc, #40]	; (800ff2c <_LCD_SendData+0x60>)
 800ff02:	695b      	ldr	r3, [r3, #20]
 800ff04:	4a09      	ldr	r2, [pc, #36]	; (800ff2c <_LCD_SendData+0x60>)
 800ff06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ff0a:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	3301      	adds	r3, #1
 800ff10:	60fb      	str	r3, [r7, #12]
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	2b02      	cmp	r3, #2
 800ff16:	ddf3      	ble.n	800ff00 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ff18:	4b04      	ldr	r3, [pc, #16]	; (800ff2c <_LCD_SendData+0x60>)
 800ff1a:	695b      	ldr	r3, [r3, #20]
 800ff1c:	4a03      	ldr	r2, [pc, #12]	; (800ff2c <_LCD_SendData+0x60>)
 800ff1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ff22:	6153      	str	r3, [r2, #20]
}
 800ff24:	bf00      	nop
 800ff26:	3710      	adds	r7, #16
 800ff28:	46bd      	mov	sp, r7
 800ff2a:	bd80      	pop	{r7, pc}
 800ff2c:	48000400 	.word	0x48000400

0800ff30 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ff30:	b480      	push	{r7}
 800ff32:	b085      	sub	sp, #20
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	4603      	mov	r3, r0
 800ff38:	71fb      	strb	r3, [r7, #7]
 800ff3a:	460b      	mov	r3, r1
 800ff3c:	71bb      	strb	r3, [r7, #6]
 800ff3e:	4613      	mov	r3, r2
 800ff40:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ff42:	2300      	movs	r3, #0
 800ff44:	60fb      	str	r3, [r7, #12]
 800ff46:	e003      	b.n	800ff50 <_SPI_SendByte+0x20>
   		asm("nop");
 800ff48:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	3301      	adds	r3, #1
 800ff4e:	60fb      	str	r3, [r7, #12]
 800ff50:	79bb      	ldrb	r3, [r7, #6]
 800ff52:	68fa      	ldr	r2, [r7, #12]
 800ff54:	429a      	cmp	r2, r3
 800ff56:	dbf7      	blt.n	800ff48 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800ff58:	4b0c      	ldr	r3, [pc, #48]	; (800ff8c <_SPI_SendByte+0x5c>)
 800ff5a:	689b      	ldr	r3, [r3, #8]
 800ff5c:	f003 0302 	and.w	r3, r3, #2
 800ff60:	2b02      	cmp	r3, #2
 800ff62:	d102      	bne.n	800ff6a <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800ff64:	4a0a      	ldr	r2, [pc, #40]	; (800ff90 <_SPI_SendByte+0x60>)
 800ff66:	79fb      	ldrb	r3, [r7, #7]
 800ff68:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	60bb      	str	r3, [r7, #8]
 800ff6e:	e003      	b.n	800ff78 <_SPI_SendByte+0x48>
   		asm("nop");
 800ff70:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800ff72:	68bb      	ldr	r3, [r7, #8]
 800ff74:	3301      	adds	r3, #1
 800ff76:	60bb      	str	r3, [r7, #8]
 800ff78:	797b      	ldrb	r3, [r7, #5]
 800ff7a:	68ba      	ldr	r2, [r7, #8]
 800ff7c:	429a      	cmp	r2, r3
 800ff7e:	dbf7      	blt.n	800ff70 <_SPI_SendByte+0x40>

#endif

}
 800ff80:	bf00      	nop
 800ff82:	3714      	adds	r7, #20
 800ff84:	46bd      	mov	sp, r7
 800ff86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff8a:	4770      	bx	lr
 800ff8c:	40003c00 	.word	0x40003c00
 800ff90:	40003c0c 	.word	0x40003c0c

0800ff94 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800ff94:	b480      	push	{r7}
 800ff96:	b089      	sub	sp, #36	; 0x24
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	60f8      	str	r0, [r7, #12]
 800ff9c:	60b9      	str	r1, [r7, #8]
 800ff9e:	4611      	mov	r1, r2
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	460b      	mov	r3, r1
 800ffa4:	71fb      	strb	r3, [r7, #7]
 800ffa6:	4613      	mov	r3, r2
 800ffa8:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ffaa:	2300      	movs	r3, #0
 800ffac:	61fb      	str	r3, [r7, #28]
 800ffae:	e003      	b.n	800ffb8 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800ffb0:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800ffb2:	69fb      	ldr	r3, [r7, #28]
 800ffb4:	3301      	adds	r3, #1
 800ffb6:	61fb      	str	r3, [r7, #28]
 800ffb8:	79fb      	ldrb	r3, [r7, #7]
 800ffba:	69fa      	ldr	r2, [r7, #28]
 800ffbc:	429a      	cmp	r2, r3
 800ffbe:	dbf7      	blt.n	800ffb0 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800ffc4:	e01d      	b.n	8010002 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800ffc6:	4b1c      	ldr	r3, [pc, #112]	; (8010038 <_SPI_SendByteMultiByte+0xa4>)
 800ffc8:	689b      	ldr	r3, [r3, #8]
 800ffca:	f003 0302 	and.w	r3, r3, #2
 800ffce:	2b02      	cmp	r3, #2
 800ffd0:	d117      	bne.n	8010002 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800ffd2:	68bb      	ldr	r3, [r7, #8]
 800ffd4:	2b01      	cmp	r3, #1
 800ffd6:	d90a      	bls.n	800ffee <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800ffd8:	69bb      	ldr	r3, [r7, #24]
 800ffda:	881a      	ldrh	r2, [r3, #0]
 800ffdc:	4b16      	ldr	r3, [pc, #88]	; (8010038 <_SPI_SendByteMultiByte+0xa4>)
 800ffde:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800ffe0:	69bb      	ldr	r3, [r7, #24]
 800ffe2:	3302      	adds	r3, #2
 800ffe4:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800ffe6:	68bb      	ldr	r3, [r7, #8]
 800ffe8:	3b02      	subs	r3, #2
 800ffea:	60bb      	str	r3, [r7, #8]
 800ffec:	e009      	b.n	8010002 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800ffee:	4a13      	ldr	r2, [pc, #76]	; (801003c <_SPI_SendByteMultiByte+0xa8>)
 800fff0:	69bb      	ldr	r3, [r7, #24]
 800fff2:	781b      	ldrb	r3, [r3, #0]
 800fff4:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800fff6:	69bb      	ldr	r3, [r7, #24]
 800fff8:	3301      	adds	r3, #1
 800fffa:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	3b01      	subs	r3, #1
 8010000:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 8010002:	68bb      	ldr	r3, [r7, #8]
 8010004:	2b00      	cmp	r3, #0
 8010006:	d1de      	bne.n	800ffc6 <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 8010008:	4b0b      	ldr	r3, [pc, #44]	; (8010038 <_SPI_SendByteMultiByte+0xa4>)
 801000a:	689b      	ldr	r3, [r3, #8]
 801000c:	4a0a      	ldr	r2, [pc, #40]	; (8010038 <_SPI_SendByteMultiByte+0xa4>)
 801000e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010012:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 8010014:	2300      	movs	r3, #0
 8010016:	617b      	str	r3, [r7, #20]
 8010018:	e003      	b.n	8010022 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 801001a:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 801001c:	697b      	ldr	r3, [r7, #20]
 801001e:	3301      	adds	r3, #1
 8010020:	617b      	str	r3, [r7, #20]
 8010022:	79bb      	ldrb	r3, [r7, #6]
 8010024:	697a      	ldr	r2, [r7, #20]
 8010026:	429a      	cmp	r2, r3
 8010028:	dbf7      	blt.n	801001a <_SPI_SendByteMultiByte+0x86>

#endif

}
 801002a:	bf00      	nop
 801002c:	3724      	adds	r7, #36	; 0x24
 801002e:	46bd      	mov	sp, r7
 8010030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010034:	4770      	bx	lr
 8010036:	bf00      	nop
 8010038:	40003c00 	.word	0x40003c00
 801003c:	40003c0c 	.word	0x40003c0c

08010040 <__errno>:
 8010040:	4b01      	ldr	r3, [pc, #4]	; (8010048 <__errno+0x8>)
 8010042:	6818      	ldr	r0, [r3, #0]
 8010044:	4770      	bx	lr
 8010046:	bf00      	nop
 8010048:	20001c34 	.word	0x20001c34

0801004c <__libc_init_array>:
 801004c:	b570      	push	{r4, r5, r6, lr}
 801004e:	4e0d      	ldr	r6, [pc, #52]	; (8010084 <__libc_init_array+0x38>)
 8010050:	4c0d      	ldr	r4, [pc, #52]	; (8010088 <__libc_init_array+0x3c>)
 8010052:	1ba4      	subs	r4, r4, r6
 8010054:	10a4      	asrs	r4, r4, #2
 8010056:	2500      	movs	r5, #0
 8010058:	42a5      	cmp	r5, r4
 801005a:	d109      	bne.n	8010070 <__libc_init_array+0x24>
 801005c:	4e0b      	ldr	r6, [pc, #44]	; (801008c <__libc_init_array+0x40>)
 801005e:	4c0c      	ldr	r4, [pc, #48]	; (8010090 <__libc_init_array+0x44>)
 8010060:	f004 f8a0 	bl	80141a4 <_init>
 8010064:	1ba4      	subs	r4, r4, r6
 8010066:	10a4      	asrs	r4, r4, #2
 8010068:	2500      	movs	r5, #0
 801006a:	42a5      	cmp	r5, r4
 801006c:	d105      	bne.n	801007a <__libc_init_array+0x2e>
 801006e:	bd70      	pop	{r4, r5, r6, pc}
 8010070:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010074:	4798      	blx	r3
 8010076:	3501      	adds	r5, #1
 8010078:	e7ee      	b.n	8010058 <__libc_init_array+0xc>
 801007a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801007e:	4798      	blx	r3
 8010080:	3501      	adds	r5, #1
 8010082:	e7f2      	b.n	801006a <__libc_init_array+0x1e>
 8010084:	08015590 	.word	0x08015590
 8010088:	08015590 	.word	0x08015590
 801008c:	08015590 	.word	0x08015590
 8010090:	08015594 	.word	0x08015594

08010094 <memset>:
 8010094:	4402      	add	r2, r0
 8010096:	4603      	mov	r3, r0
 8010098:	4293      	cmp	r3, r2
 801009a:	d100      	bne.n	801009e <memset+0xa>
 801009c:	4770      	bx	lr
 801009e:	f803 1b01 	strb.w	r1, [r3], #1
 80100a2:	e7f9      	b.n	8010098 <memset+0x4>

080100a4 <__cvt>:
 80100a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80100a8:	ec55 4b10 	vmov	r4, r5, d0
 80100ac:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80100ae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80100b2:	2d00      	cmp	r5, #0
 80100b4:	460e      	mov	r6, r1
 80100b6:	4691      	mov	r9, r2
 80100b8:	4619      	mov	r1, r3
 80100ba:	bfb8      	it	lt
 80100bc:	4622      	movlt	r2, r4
 80100be:	462b      	mov	r3, r5
 80100c0:	f027 0720 	bic.w	r7, r7, #32
 80100c4:	bfbb      	ittet	lt
 80100c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80100ca:	461d      	movlt	r5, r3
 80100cc:	2300      	movge	r3, #0
 80100ce:	232d      	movlt	r3, #45	; 0x2d
 80100d0:	bfb8      	it	lt
 80100d2:	4614      	movlt	r4, r2
 80100d4:	2f46      	cmp	r7, #70	; 0x46
 80100d6:	700b      	strb	r3, [r1, #0]
 80100d8:	d004      	beq.n	80100e4 <__cvt+0x40>
 80100da:	2f45      	cmp	r7, #69	; 0x45
 80100dc:	d100      	bne.n	80100e0 <__cvt+0x3c>
 80100de:	3601      	adds	r6, #1
 80100e0:	2102      	movs	r1, #2
 80100e2:	e000      	b.n	80100e6 <__cvt+0x42>
 80100e4:	2103      	movs	r1, #3
 80100e6:	ab03      	add	r3, sp, #12
 80100e8:	9301      	str	r3, [sp, #4]
 80100ea:	ab02      	add	r3, sp, #8
 80100ec:	9300      	str	r3, [sp, #0]
 80100ee:	4632      	mov	r2, r6
 80100f0:	4653      	mov	r3, sl
 80100f2:	ec45 4b10 	vmov	d0, r4, r5
 80100f6:	f000 fe3f 	bl	8010d78 <_dtoa_r>
 80100fa:	2f47      	cmp	r7, #71	; 0x47
 80100fc:	4680      	mov	r8, r0
 80100fe:	d102      	bne.n	8010106 <__cvt+0x62>
 8010100:	f019 0f01 	tst.w	r9, #1
 8010104:	d026      	beq.n	8010154 <__cvt+0xb0>
 8010106:	2f46      	cmp	r7, #70	; 0x46
 8010108:	eb08 0906 	add.w	r9, r8, r6
 801010c:	d111      	bne.n	8010132 <__cvt+0x8e>
 801010e:	f898 3000 	ldrb.w	r3, [r8]
 8010112:	2b30      	cmp	r3, #48	; 0x30
 8010114:	d10a      	bne.n	801012c <__cvt+0x88>
 8010116:	2200      	movs	r2, #0
 8010118:	2300      	movs	r3, #0
 801011a:	4620      	mov	r0, r4
 801011c:	4629      	mov	r1, r5
 801011e:	f7f0 fcfb 	bl	8000b18 <__aeabi_dcmpeq>
 8010122:	b918      	cbnz	r0, 801012c <__cvt+0x88>
 8010124:	f1c6 0601 	rsb	r6, r6, #1
 8010128:	f8ca 6000 	str.w	r6, [sl]
 801012c:	f8da 3000 	ldr.w	r3, [sl]
 8010130:	4499      	add	r9, r3
 8010132:	2200      	movs	r2, #0
 8010134:	2300      	movs	r3, #0
 8010136:	4620      	mov	r0, r4
 8010138:	4629      	mov	r1, r5
 801013a:	f7f0 fced 	bl	8000b18 <__aeabi_dcmpeq>
 801013e:	b938      	cbnz	r0, 8010150 <__cvt+0xac>
 8010140:	2230      	movs	r2, #48	; 0x30
 8010142:	9b03      	ldr	r3, [sp, #12]
 8010144:	454b      	cmp	r3, r9
 8010146:	d205      	bcs.n	8010154 <__cvt+0xb0>
 8010148:	1c59      	adds	r1, r3, #1
 801014a:	9103      	str	r1, [sp, #12]
 801014c:	701a      	strb	r2, [r3, #0]
 801014e:	e7f8      	b.n	8010142 <__cvt+0x9e>
 8010150:	f8cd 900c 	str.w	r9, [sp, #12]
 8010154:	9b03      	ldr	r3, [sp, #12]
 8010156:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010158:	eba3 0308 	sub.w	r3, r3, r8
 801015c:	4640      	mov	r0, r8
 801015e:	6013      	str	r3, [r2, #0]
 8010160:	b004      	add	sp, #16
 8010162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08010166 <__exponent>:
 8010166:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010168:	2900      	cmp	r1, #0
 801016a:	4604      	mov	r4, r0
 801016c:	bfba      	itte	lt
 801016e:	4249      	neglt	r1, r1
 8010170:	232d      	movlt	r3, #45	; 0x2d
 8010172:	232b      	movge	r3, #43	; 0x2b
 8010174:	2909      	cmp	r1, #9
 8010176:	f804 2b02 	strb.w	r2, [r4], #2
 801017a:	7043      	strb	r3, [r0, #1]
 801017c:	dd20      	ble.n	80101c0 <__exponent+0x5a>
 801017e:	f10d 0307 	add.w	r3, sp, #7
 8010182:	461f      	mov	r7, r3
 8010184:	260a      	movs	r6, #10
 8010186:	fb91 f5f6 	sdiv	r5, r1, r6
 801018a:	fb06 1115 	mls	r1, r6, r5, r1
 801018e:	3130      	adds	r1, #48	; 0x30
 8010190:	2d09      	cmp	r5, #9
 8010192:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010196:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 801019a:	4629      	mov	r1, r5
 801019c:	dc09      	bgt.n	80101b2 <__exponent+0x4c>
 801019e:	3130      	adds	r1, #48	; 0x30
 80101a0:	3b02      	subs	r3, #2
 80101a2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80101a6:	42bb      	cmp	r3, r7
 80101a8:	4622      	mov	r2, r4
 80101aa:	d304      	bcc.n	80101b6 <__exponent+0x50>
 80101ac:	1a10      	subs	r0, r2, r0
 80101ae:	b003      	add	sp, #12
 80101b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101b2:	4613      	mov	r3, r2
 80101b4:	e7e7      	b.n	8010186 <__exponent+0x20>
 80101b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101ba:	f804 2b01 	strb.w	r2, [r4], #1
 80101be:	e7f2      	b.n	80101a6 <__exponent+0x40>
 80101c0:	2330      	movs	r3, #48	; 0x30
 80101c2:	4419      	add	r1, r3
 80101c4:	7083      	strb	r3, [r0, #2]
 80101c6:	1d02      	adds	r2, r0, #4
 80101c8:	70c1      	strb	r1, [r0, #3]
 80101ca:	e7ef      	b.n	80101ac <__exponent+0x46>

080101cc <_printf_float>:
 80101cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101d0:	b08d      	sub	sp, #52	; 0x34
 80101d2:	460c      	mov	r4, r1
 80101d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80101d8:	4616      	mov	r6, r2
 80101da:	461f      	mov	r7, r3
 80101dc:	4605      	mov	r5, r0
 80101de:	f001 fcfd 	bl	8011bdc <_localeconv_r>
 80101e2:	6803      	ldr	r3, [r0, #0]
 80101e4:	9304      	str	r3, [sp, #16]
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7f0 f81a 	bl	8000220 <strlen>
 80101ec:	2300      	movs	r3, #0
 80101ee:	930a      	str	r3, [sp, #40]	; 0x28
 80101f0:	f8d8 3000 	ldr.w	r3, [r8]
 80101f4:	9005      	str	r0, [sp, #20]
 80101f6:	3307      	adds	r3, #7
 80101f8:	f023 0307 	bic.w	r3, r3, #7
 80101fc:	f103 0208 	add.w	r2, r3, #8
 8010200:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010204:	f8d4 b000 	ldr.w	fp, [r4]
 8010208:	f8c8 2000 	str.w	r2, [r8]
 801020c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010210:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010214:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010218:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801021c:	9307      	str	r3, [sp, #28]
 801021e:	f8cd 8018 	str.w	r8, [sp, #24]
 8010222:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010226:	4ba7      	ldr	r3, [pc, #668]	; (80104c4 <_printf_float+0x2f8>)
 8010228:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801022c:	f7f0 fca6 	bl	8000b7c <__aeabi_dcmpun>
 8010230:	bb70      	cbnz	r0, 8010290 <_printf_float+0xc4>
 8010232:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010236:	4ba3      	ldr	r3, [pc, #652]	; (80104c4 <_printf_float+0x2f8>)
 8010238:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801023c:	f7f0 fc80 	bl	8000b40 <__aeabi_dcmple>
 8010240:	bb30      	cbnz	r0, 8010290 <_printf_float+0xc4>
 8010242:	2200      	movs	r2, #0
 8010244:	2300      	movs	r3, #0
 8010246:	4640      	mov	r0, r8
 8010248:	4649      	mov	r1, r9
 801024a:	f7f0 fc6f 	bl	8000b2c <__aeabi_dcmplt>
 801024e:	b110      	cbz	r0, 8010256 <_printf_float+0x8a>
 8010250:	232d      	movs	r3, #45	; 0x2d
 8010252:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010256:	4a9c      	ldr	r2, [pc, #624]	; (80104c8 <_printf_float+0x2fc>)
 8010258:	4b9c      	ldr	r3, [pc, #624]	; (80104cc <_printf_float+0x300>)
 801025a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801025e:	bf8c      	ite	hi
 8010260:	4690      	movhi	r8, r2
 8010262:	4698      	movls	r8, r3
 8010264:	2303      	movs	r3, #3
 8010266:	f02b 0204 	bic.w	r2, fp, #4
 801026a:	6123      	str	r3, [r4, #16]
 801026c:	6022      	str	r2, [r4, #0]
 801026e:	f04f 0900 	mov.w	r9, #0
 8010272:	9700      	str	r7, [sp, #0]
 8010274:	4633      	mov	r3, r6
 8010276:	aa0b      	add	r2, sp, #44	; 0x2c
 8010278:	4621      	mov	r1, r4
 801027a:	4628      	mov	r0, r5
 801027c:	f000 f9e6 	bl	801064c <_printf_common>
 8010280:	3001      	adds	r0, #1
 8010282:	f040 808d 	bne.w	80103a0 <_printf_float+0x1d4>
 8010286:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801028a:	b00d      	add	sp, #52	; 0x34
 801028c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010290:	4642      	mov	r2, r8
 8010292:	464b      	mov	r3, r9
 8010294:	4640      	mov	r0, r8
 8010296:	4649      	mov	r1, r9
 8010298:	f7f0 fc70 	bl	8000b7c <__aeabi_dcmpun>
 801029c:	b110      	cbz	r0, 80102a4 <_printf_float+0xd8>
 801029e:	4a8c      	ldr	r2, [pc, #560]	; (80104d0 <_printf_float+0x304>)
 80102a0:	4b8c      	ldr	r3, [pc, #560]	; (80104d4 <_printf_float+0x308>)
 80102a2:	e7da      	b.n	801025a <_printf_float+0x8e>
 80102a4:	6861      	ldr	r1, [r4, #4]
 80102a6:	1c4b      	adds	r3, r1, #1
 80102a8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80102ac:	a80a      	add	r0, sp, #40	; 0x28
 80102ae:	d13e      	bne.n	801032e <_printf_float+0x162>
 80102b0:	2306      	movs	r3, #6
 80102b2:	6063      	str	r3, [r4, #4]
 80102b4:	2300      	movs	r3, #0
 80102b6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80102ba:	ab09      	add	r3, sp, #36	; 0x24
 80102bc:	9300      	str	r3, [sp, #0]
 80102be:	ec49 8b10 	vmov	d0, r8, r9
 80102c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80102c6:	6022      	str	r2, [r4, #0]
 80102c8:	f8cd a004 	str.w	sl, [sp, #4]
 80102cc:	6861      	ldr	r1, [r4, #4]
 80102ce:	4628      	mov	r0, r5
 80102d0:	f7ff fee8 	bl	80100a4 <__cvt>
 80102d4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80102d8:	2b47      	cmp	r3, #71	; 0x47
 80102da:	4680      	mov	r8, r0
 80102dc:	d109      	bne.n	80102f2 <_printf_float+0x126>
 80102de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102e0:	1cd8      	adds	r0, r3, #3
 80102e2:	db02      	blt.n	80102ea <_printf_float+0x11e>
 80102e4:	6862      	ldr	r2, [r4, #4]
 80102e6:	4293      	cmp	r3, r2
 80102e8:	dd47      	ble.n	801037a <_printf_float+0x1ae>
 80102ea:	f1aa 0a02 	sub.w	sl, sl, #2
 80102ee:	fa5f fa8a 	uxtb.w	sl, sl
 80102f2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80102f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80102f8:	d824      	bhi.n	8010344 <_printf_float+0x178>
 80102fa:	3901      	subs	r1, #1
 80102fc:	4652      	mov	r2, sl
 80102fe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010302:	9109      	str	r1, [sp, #36]	; 0x24
 8010304:	f7ff ff2f 	bl	8010166 <__exponent>
 8010308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801030a:	1813      	adds	r3, r2, r0
 801030c:	2a01      	cmp	r2, #1
 801030e:	4681      	mov	r9, r0
 8010310:	6123      	str	r3, [r4, #16]
 8010312:	dc02      	bgt.n	801031a <_printf_float+0x14e>
 8010314:	6822      	ldr	r2, [r4, #0]
 8010316:	07d1      	lsls	r1, r2, #31
 8010318:	d501      	bpl.n	801031e <_printf_float+0x152>
 801031a:	3301      	adds	r3, #1
 801031c:	6123      	str	r3, [r4, #16]
 801031e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010322:	2b00      	cmp	r3, #0
 8010324:	d0a5      	beq.n	8010272 <_printf_float+0xa6>
 8010326:	232d      	movs	r3, #45	; 0x2d
 8010328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801032c:	e7a1      	b.n	8010272 <_printf_float+0xa6>
 801032e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8010332:	f000 8177 	beq.w	8010624 <_printf_float+0x458>
 8010336:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801033a:	d1bb      	bne.n	80102b4 <_printf_float+0xe8>
 801033c:	2900      	cmp	r1, #0
 801033e:	d1b9      	bne.n	80102b4 <_printf_float+0xe8>
 8010340:	2301      	movs	r3, #1
 8010342:	e7b6      	b.n	80102b2 <_printf_float+0xe6>
 8010344:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8010348:	d119      	bne.n	801037e <_printf_float+0x1b2>
 801034a:	2900      	cmp	r1, #0
 801034c:	6863      	ldr	r3, [r4, #4]
 801034e:	dd0c      	ble.n	801036a <_printf_float+0x19e>
 8010350:	6121      	str	r1, [r4, #16]
 8010352:	b913      	cbnz	r3, 801035a <_printf_float+0x18e>
 8010354:	6822      	ldr	r2, [r4, #0]
 8010356:	07d2      	lsls	r2, r2, #31
 8010358:	d502      	bpl.n	8010360 <_printf_float+0x194>
 801035a:	3301      	adds	r3, #1
 801035c:	440b      	add	r3, r1
 801035e:	6123      	str	r3, [r4, #16]
 8010360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010362:	65a3      	str	r3, [r4, #88]	; 0x58
 8010364:	f04f 0900 	mov.w	r9, #0
 8010368:	e7d9      	b.n	801031e <_printf_float+0x152>
 801036a:	b913      	cbnz	r3, 8010372 <_printf_float+0x1a6>
 801036c:	6822      	ldr	r2, [r4, #0]
 801036e:	07d0      	lsls	r0, r2, #31
 8010370:	d501      	bpl.n	8010376 <_printf_float+0x1aa>
 8010372:	3302      	adds	r3, #2
 8010374:	e7f3      	b.n	801035e <_printf_float+0x192>
 8010376:	2301      	movs	r3, #1
 8010378:	e7f1      	b.n	801035e <_printf_float+0x192>
 801037a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801037e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8010382:	4293      	cmp	r3, r2
 8010384:	db05      	blt.n	8010392 <_printf_float+0x1c6>
 8010386:	6822      	ldr	r2, [r4, #0]
 8010388:	6123      	str	r3, [r4, #16]
 801038a:	07d1      	lsls	r1, r2, #31
 801038c:	d5e8      	bpl.n	8010360 <_printf_float+0x194>
 801038e:	3301      	adds	r3, #1
 8010390:	e7e5      	b.n	801035e <_printf_float+0x192>
 8010392:	2b00      	cmp	r3, #0
 8010394:	bfd4      	ite	le
 8010396:	f1c3 0302 	rsble	r3, r3, #2
 801039a:	2301      	movgt	r3, #1
 801039c:	4413      	add	r3, r2
 801039e:	e7de      	b.n	801035e <_printf_float+0x192>
 80103a0:	6823      	ldr	r3, [r4, #0]
 80103a2:	055a      	lsls	r2, r3, #21
 80103a4:	d407      	bmi.n	80103b6 <_printf_float+0x1ea>
 80103a6:	6923      	ldr	r3, [r4, #16]
 80103a8:	4642      	mov	r2, r8
 80103aa:	4631      	mov	r1, r6
 80103ac:	4628      	mov	r0, r5
 80103ae:	47b8      	blx	r7
 80103b0:	3001      	adds	r0, #1
 80103b2:	d12b      	bne.n	801040c <_printf_float+0x240>
 80103b4:	e767      	b.n	8010286 <_printf_float+0xba>
 80103b6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80103ba:	f240 80dc 	bls.w	8010576 <_printf_float+0x3aa>
 80103be:	2200      	movs	r2, #0
 80103c0:	2300      	movs	r3, #0
 80103c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80103c6:	f7f0 fba7 	bl	8000b18 <__aeabi_dcmpeq>
 80103ca:	2800      	cmp	r0, #0
 80103cc:	d033      	beq.n	8010436 <_printf_float+0x26a>
 80103ce:	2301      	movs	r3, #1
 80103d0:	4a41      	ldr	r2, [pc, #260]	; (80104d8 <_printf_float+0x30c>)
 80103d2:	4631      	mov	r1, r6
 80103d4:	4628      	mov	r0, r5
 80103d6:	47b8      	blx	r7
 80103d8:	3001      	adds	r0, #1
 80103da:	f43f af54 	beq.w	8010286 <_printf_float+0xba>
 80103de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80103e2:	429a      	cmp	r2, r3
 80103e4:	db02      	blt.n	80103ec <_printf_float+0x220>
 80103e6:	6823      	ldr	r3, [r4, #0]
 80103e8:	07d8      	lsls	r0, r3, #31
 80103ea:	d50f      	bpl.n	801040c <_printf_float+0x240>
 80103ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103f0:	4631      	mov	r1, r6
 80103f2:	4628      	mov	r0, r5
 80103f4:	47b8      	blx	r7
 80103f6:	3001      	adds	r0, #1
 80103f8:	f43f af45 	beq.w	8010286 <_printf_float+0xba>
 80103fc:	f04f 0800 	mov.w	r8, #0
 8010400:	f104 091a 	add.w	r9, r4, #26
 8010404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010406:	3b01      	subs	r3, #1
 8010408:	4543      	cmp	r3, r8
 801040a:	dc09      	bgt.n	8010420 <_printf_float+0x254>
 801040c:	6823      	ldr	r3, [r4, #0]
 801040e:	079b      	lsls	r3, r3, #30
 8010410:	f100 8103 	bmi.w	801061a <_printf_float+0x44e>
 8010414:	68e0      	ldr	r0, [r4, #12]
 8010416:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010418:	4298      	cmp	r0, r3
 801041a:	bfb8      	it	lt
 801041c:	4618      	movlt	r0, r3
 801041e:	e734      	b.n	801028a <_printf_float+0xbe>
 8010420:	2301      	movs	r3, #1
 8010422:	464a      	mov	r2, r9
 8010424:	4631      	mov	r1, r6
 8010426:	4628      	mov	r0, r5
 8010428:	47b8      	blx	r7
 801042a:	3001      	adds	r0, #1
 801042c:	f43f af2b 	beq.w	8010286 <_printf_float+0xba>
 8010430:	f108 0801 	add.w	r8, r8, #1
 8010434:	e7e6      	b.n	8010404 <_printf_float+0x238>
 8010436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010438:	2b00      	cmp	r3, #0
 801043a:	dc2b      	bgt.n	8010494 <_printf_float+0x2c8>
 801043c:	2301      	movs	r3, #1
 801043e:	4a26      	ldr	r2, [pc, #152]	; (80104d8 <_printf_float+0x30c>)
 8010440:	4631      	mov	r1, r6
 8010442:	4628      	mov	r0, r5
 8010444:	47b8      	blx	r7
 8010446:	3001      	adds	r0, #1
 8010448:	f43f af1d 	beq.w	8010286 <_printf_float+0xba>
 801044c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801044e:	b923      	cbnz	r3, 801045a <_printf_float+0x28e>
 8010450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010452:	b913      	cbnz	r3, 801045a <_printf_float+0x28e>
 8010454:	6823      	ldr	r3, [r4, #0]
 8010456:	07d9      	lsls	r1, r3, #31
 8010458:	d5d8      	bpl.n	801040c <_printf_float+0x240>
 801045a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801045e:	4631      	mov	r1, r6
 8010460:	4628      	mov	r0, r5
 8010462:	47b8      	blx	r7
 8010464:	3001      	adds	r0, #1
 8010466:	f43f af0e 	beq.w	8010286 <_printf_float+0xba>
 801046a:	f04f 0900 	mov.w	r9, #0
 801046e:	f104 0a1a 	add.w	sl, r4, #26
 8010472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010474:	425b      	negs	r3, r3
 8010476:	454b      	cmp	r3, r9
 8010478:	dc01      	bgt.n	801047e <_printf_float+0x2b2>
 801047a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801047c:	e794      	b.n	80103a8 <_printf_float+0x1dc>
 801047e:	2301      	movs	r3, #1
 8010480:	4652      	mov	r2, sl
 8010482:	4631      	mov	r1, r6
 8010484:	4628      	mov	r0, r5
 8010486:	47b8      	blx	r7
 8010488:	3001      	adds	r0, #1
 801048a:	f43f aefc 	beq.w	8010286 <_printf_float+0xba>
 801048e:	f109 0901 	add.w	r9, r9, #1
 8010492:	e7ee      	b.n	8010472 <_printf_float+0x2a6>
 8010494:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010496:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010498:	429a      	cmp	r2, r3
 801049a:	bfa8      	it	ge
 801049c:	461a      	movge	r2, r3
 801049e:	2a00      	cmp	r2, #0
 80104a0:	4691      	mov	r9, r2
 80104a2:	dd07      	ble.n	80104b4 <_printf_float+0x2e8>
 80104a4:	4613      	mov	r3, r2
 80104a6:	4631      	mov	r1, r6
 80104a8:	4642      	mov	r2, r8
 80104aa:	4628      	mov	r0, r5
 80104ac:	47b8      	blx	r7
 80104ae:	3001      	adds	r0, #1
 80104b0:	f43f aee9 	beq.w	8010286 <_printf_float+0xba>
 80104b4:	f104 031a 	add.w	r3, r4, #26
 80104b8:	f04f 0b00 	mov.w	fp, #0
 80104bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80104c0:	9306      	str	r3, [sp, #24]
 80104c2:	e015      	b.n	80104f0 <_printf_float+0x324>
 80104c4:	7fefffff 	.word	0x7fefffff
 80104c8:	08015288 	.word	0x08015288
 80104cc:	08015284 	.word	0x08015284
 80104d0:	08015290 	.word	0x08015290
 80104d4:	0801528c 	.word	0x0801528c
 80104d8:	08015544 	.word	0x08015544
 80104dc:	2301      	movs	r3, #1
 80104de:	9a06      	ldr	r2, [sp, #24]
 80104e0:	4631      	mov	r1, r6
 80104e2:	4628      	mov	r0, r5
 80104e4:	47b8      	blx	r7
 80104e6:	3001      	adds	r0, #1
 80104e8:	f43f aecd 	beq.w	8010286 <_printf_float+0xba>
 80104ec:	f10b 0b01 	add.w	fp, fp, #1
 80104f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80104f4:	ebaa 0309 	sub.w	r3, sl, r9
 80104f8:	455b      	cmp	r3, fp
 80104fa:	dcef      	bgt.n	80104dc <_printf_float+0x310>
 80104fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010500:	429a      	cmp	r2, r3
 8010502:	44d0      	add	r8, sl
 8010504:	db15      	blt.n	8010532 <_printf_float+0x366>
 8010506:	6823      	ldr	r3, [r4, #0]
 8010508:	07da      	lsls	r2, r3, #31
 801050a:	d412      	bmi.n	8010532 <_printf_float+0x366>
 801050c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801050e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010510:	eba3 020a 	sub.w	r2, r3, sl
 8010514:	eba3 0a01 	sub.w	sl, r3, r1
 8010518:	4592      	cmp	sl, r2
 801051a:	bfa8      	it	ge
 801051c:	4692      	movge	sl, r2
 801051e:	f1ba 0f00 	cmp.w	sl, #0
 8010522:	dc0e      	bgt.n	8010542 <_printf_float+0x376>
 8010524:	f04f 0800 	mov.w	r8, #0
 8010528:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801052c:	f104 091a 	add.w	r9, r4, #26
 8010530:	e019      	b.n	8010566 <_printf_float+0x39a>
 8010532:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010536:	4631      	mov	r1, r6
 8010538:	4628      	mov	r0, r5
 801053a:	47b8      	blx	r7
 801053c:	3001      	adds	r0, #1
 801053e:	d1e5      	bne.n	801050c <_printf_float+0x340>
 8010540:	e6a1      	b.n	8010286 <_printf_float+0xba>
 8010542:	4653      	mov	r3, sl
 8010544:	4642      	mov	r2, r8
 8010546:	4631      	mov	r1, r6
 8010548:	4628      	mov	r0, r5
 801054a:	47b8      	blx	r7
 801054c:	3001      	adds	r0, #1
 801054e:	d1e9      	bne.n	8010524 <_printf_float+0x358>
 8010550:	e699      	b.n	8010286 <_printf_float+0xba>
 8010552:	2301      	movs	r3, #1
 8010554:	464a      	mov	r2, r9
 8010556:	4631      	mov	r1, r6
 8010558:	4628      	mov	r0, r5
 801055a:	47b8      	blx	r7
 801055c:	3001      	adds	r0, #1
 801055e:	f43f ae92 	beq.w	8010286 <_printf_float+0xba>
 8010562:	f108 0801 	add.w	r8, r8, #1
 8010566:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801056a:	1a9b      	subs	r3, r3, r2
 801056c:	eba3 030a 	sub.w	r3, r3, sl
 8010570:	4543      	cmp	r3, r8
 8010572:	dcee      	bgt.n	8010552 <_printf_float+0x386>
 8010574:	e74a      	b.n	801040c <_printf_float+0x240>
 8010576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010578:	2a01      	cmp	r2, #1
 801057a:	dc01      	bgt.n	8010580 <_printf_float+0x3b4>
 801057c:	07db      	lsls	r3, r3, #31
 801057e:	d53a      	bpl.n	80105f6 <_printf_float+0x42a>
 8010580:	2301      	movs	r3, #1
 8010582:	4642      	mov	r2, r8
 8010584:	4631      	mov	r1, r6
 8010586:	4628      	mov	r0, r5
 8010588:	47b8      	blx	r7
 801058a:	3001      	adds	r0, #1
 801058c:	f43f ae7b 	beq.w	8010286 <_printf_float+0xba>
 8010590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010594:	4631      	mov	r1, r6
 8010596:	4628      	mov	r0, r5
 8010598:	47b8      	blx	r7
 801059a:	3001      	adds	r0, #1
 801059c:	f108 0801 	add.w	r8, r8, #1
 80105a0:	f43f ae71 	beq.w	8010286 <_printf_float+0xba>
 80105a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105a6:	2200      	movs	r2, #0
 80105a8:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80105ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80105b0:	2300      	movs	r3, #0
 80105b2:	f7f0 fab1 	bl	8000b18 <__aeabi_dcmpeq>
 80105b6:	b9c8      	cbnz	r0, 80105ec <_printf_float+0x420>
 80105b8:	4653      	mov	r3, sl
 80105ba:	4642      	mov	r2, r8
 80105bc:	4631      	mov	r1, r6
 80105be:	4628      	mov	r0, r5
 80105c0:	47b8      	blx	r7
 80105c2:	3001      	adds	r0, #1
 80105c4:	d10e      	bne.n	80105e4 <_printf_float+0x418>
 80105c6:	e65e      	b.n	8010286 <_printf_float+0xba>
 80105c8:	2301      	movs	r3, #1
 80105ca:	4652      	mov	r2, sl
 80105cc:	4631      	mov	r1, r6
 80105ce:	4628      	mov	r0, r5
 80105d0:	47b8      	blx	r7
 80105d2:	3001      	adds	r0, #1
 80105d4:	f43f ae57 	beq.w	8010286 <_printf_float+0xba>
 80105d8:	f108 0801 	add.w	r8, r8, #1
 80105dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105de:	3b01      	subs	r3, #1
 80105e0:	4543      	cmp	r3, r8
 80105e2:	dcf1      	bgt.n	80105c8 <_printf_float+0x3fc>
 80105e4:	464b      	mov	r3, r9
 80105e6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80105ea:	e6de      	b.n	80103aa <_printf_float+0x1de>
 80105ec:	f04f 0800 	mov.w	r8, #0
 80105f0:	f104 0a1a 	add.w	sl, r4, #26
 80105f4:	e7f2      	b.n	80105dc <_printf_float+0x410>
 80105f6:	2301      	movs	r3, #1
 80105f8:	e7df      	b.n	80105ba <_printf_float+0x3ee>
 80105fa:	2301      	movs	r3, #1
 80105fc:	464a      	mov	r2, r9
 80105fe:	4631      	mov	r1, r6
 8010600:	4628      	mov	r0, r5
 8010602:	47b8      	blx	r7
 8010604:	3001      	adds	r0, #1
 8010606:	f43f ae3e 	beq.w	8010286 <_printf_float+0xba>
 801060a:	f108 0801 	add.w	r8, r8, #1
 801060e:	68e3      	ldr	r3, [r4, #12]
 8010610:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010612:	1a9b      	subs	r3, r3, r2
 8010614:	4543      	cmp	r3, r8
 8010616:	dcf0      	bgt.n	80105fa <_printf_float+0x42e>
 8010618:	e6fc      	b.n	8010414 <_printf_float+0x248>
 801061a:	f04f 0800 	mov.w	r8, #0
 801061e:	f104 0919 	add.w	r9, r4, #25
 8010622:	e7f4      	b.n	801060e <_printf_float+0x442>
 8010624:	2900      	cmp	r1, #0
 8010626:	f43f ae8b 	beq.w	8010340 <_printf_float+0x174>
 801062a:	2300      	movs	r3, #0
 801062c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8010630:	ab09      	add	r3, sp, #36	; 0x24
 8010632:	9300      	str	r3, [sp, #0]
 8010634:	ec49 8b10 	vmov	d0, r8, r9
 8010638:	6022      	str	r2, [r4, #0]
 801063a:	f8cd a004 	str.w	sl, [sp, #4]
 801063e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010642:	4628      	mov	r0, r5
 8010644:	f7ff fd2e 	bl	80100a4 <__cvt>
 8010648:	4680      	mov	r8, r0
 801064a:	e648      	b.n	80102de <_printf_float+0x112>

0801064c <_printf_common>:
 801064c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010650:	4691      	mov	r9, r2
 8010652:	461f      	mov	r7, r3
 8010654:	688a      	ldr	r2, [r1, #8]
 8010656:	690b      	ldr	r3, [r1, #16]
 8010658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801065c:	4293      	cmp	r3, r2
 801065e:	bfb8      	it	lt
 8010660:	4613      	movlt	r3, r2
 8010662:	f8c9 3000 	str.w	r3, [r9]
 8010666:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801066a:	4606      	mov	r6, r0
 801066c:	460c      	mov	r4, r1
 801066e:	b112      	cbz	r2, 8010676 <_printf_common+0x2a>
 8010670:	3301      	adds	r3, #1
 8010672:	f8c9 3000 	str.w	r3, [r9]
 8010676:	6823      	ldr	r3, [r4, #0]
 8010678:	0699      	lsls	r1, r3, #26
 801067a:	bf42      	ittt	mi
 801067c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8010680:	3302      	addmi	r3, #2
 8010682:	f8c9 3000 	strmi.w	r3, [r9]
 8010686:	6825      	ldr	r5, [r4, #0]
 8010688:	f015 0506 	ands.w	r5, r5, #6
 801068c:	d107      	bne.n	801069e <_printf_common+0x52>
 801068e:	f104 0a19 	add.w	sl, r4, #25
 8010692:	68e3      	ldr	r3, [r4, #12]
 8010694:	f8d9 2000 	ldr.w	r2, [r9]
 8010698:	1a9b      	subs	r3, r3, r2
 801069a:	42ab      	cmp	r3, r5
 801069c:	dc28      	bgt.n	80106f0 <_printf_common+0xa4>
 801069e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80106a2:	6822      	ldr	r2, [r4, #0]
 80106a4:	3300      	adds	r3, #0
 80106a6:	bf18      	it	ne
 80106a8:	2301      	movne	r3, #1
 80106aa:	0692      	lsls	r2, r2, #26
 80106ac:	d42d      	bmi.n	801070a <_printf_common+0xbe>
 80106ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80106b2:	4639      	mov	r1, r7
 80106b4:	4630      	mov	r0, r6
 80106b6:	47c0      	blx	r8
 80106b8:	3001      	adds	r0, #1
 80106ba:	d020      	beq.n	80106fe <_printf_common+0xb2>
 80106bc:	6823      	ldr	r3, [r4, #0]
 80106be:	68e5      	ldr	r5, [r4, #12]
 80106c0:	f8d9 2000 	ldr.w	r2, [r9]
 80106c4:	f003 0306 	and.w	r3, r3, #6
 80106c8:	2b04      	cmp	r3, #4
 80106ca:	bf08      	it	eq
 80106cc:	1aad      	subeq	r5, r5, r2
 80106ce:	68a3      	ldr	r3, [r4, #8]
 80106d0:	6922      	ldr	r2, [r4, #16]
 80106d2:	bf0c      	ite	eq
 80106d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80106d8:	2500      	movne	r5, #0
 80106da:	4293      	cmp	r3, r2
 80106dc:	bfc4      	itt	gt
 80106de:	1a9b      	subgt	r3, r3, r2
 80106e0:	18ed      	addgt	r5, r5, r3
 80106e2:	f04f 0900 	mov.w	r9, #0
 80106e6:	341a      	adds	r4, #26
 80106e8:	454d      	cmp	r5, r9
 80106ea:	d11a      	bne.n	8010722 <_printf_common+0xd6>
 80106ec:	2000      	movs	r0, #0
 80106ee:	e008      	b.n	8010702 <_printf_common+0xb6>
 80106f0:	2301      	movs	r3, #1
 80106f2:	4652      	mov	r2, sl
 80106f4:	4639      	mov	r1, r7
 80106f6:	4630      	mov	r0, r6
 80106f8:	47c0      	blx	r8
 80106fa:	3001      	adds	r0, #1
 80106fc:	d103      	bne.n	8010706 <_printf_common+0xba>
 80106fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010706:	3501      	adds	r5, #1
 8010708:	e7c3      	b.n	8010692 <_printf_common+0x46>
 801070a:	18e1      	adds	r1, r4, r3
 801070c:	1c5a      	adds	r2, r3, #1
 801070e:	2030      	movs	r0, #48	; 0x30
 8010710:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010714:	4422      	add	r2, r4
 8010716:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801071a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801071e:	3302      	adds	r3, #2
 8010720:	e7c5      	b.n	80106ae <_printf_common+0x62>
 8010722:	2301      	movs	r3, #1
 8010724:	4622      	mov	r2, r4
 8010726:	4639      	mov	r1, r7
 8010728:	4630      	mov	r0, r6
 801072a:	47c0      	blx	r8
 801072c:	3001      	adds	r0, #1
 801072e:	d0e6      	beq.n	80106fe <_printf_common+0xb2>
 8010730:	f109 0901 	add.w	r9, r9, #1
 8010734:	e7d8      	b.n	80106e8 <_printf_common+0x9c>
	...

08010738 <_printf_i>:
 8010738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801073c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8010740:	460c      	mov	r4, r1
 8010742:	7e09      	ldrb	r1, [r1, #24]
 8010744:	b085      	sub	sp, #20
 8010746:	296e      	cmp	r1, #110	; 0x6e
 8010748:	4617      	mov	r7, r2
 801074a:	4606      	mov	r6, r0
 801074c:	4698      	mov	r8, r3
 801074e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010750:	f000 80b3 	beq.w	80108ba <_printf_i+0x182>
 8010754:	d822      	bhi.n	801079c <_printf_i+0x64>
 8010756:	2963      	cmp	r1, #99	; 0x63
 8010758:	d036      	beq.n	80107c8 <_printf_i+0x90>
 801075a:	d80a      	bhi.n	8010772 <_printf_i+0x3a>
 801075c:	2900      	cmp	r1, #0
 801075e:	f000 80b9 	beq.w	80108d4 <_printf_i+0x19c>
 8010762:	2958      	cmp	r1, #88	; 0x58
 8010764:	f000 8083 	beq.w	801086e <_printf_i+0x136>
 8010768:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801076c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8010770:	e032      	b.n	80107d8 <_printf_i+0xa0>
 8010772:	2964      	cmp	r1, #100	; 0x64
 8010774:	d001      	beq.n	801077a <_printf_i+0x42>
 8010776:	2969      	cmp	r1, #105	; 0x69
 8010778:	d1f6      	bne.n	8010768 <_printf_i+0x30>
 801077a:	6820      	ldr	r0, [r4, #0]
 801077c:	6813      	ldr	r3, [r2, #0]
 801077e:	0605      	lsls	r5, r0, #24
 8010780:	f103 0104 	add.w	r1, r3, #4
 8010784:	d52a      	bpl.n	80107dc <_printf_i+0xa4>
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	6011      	str	r1, [r2, #0]
 801078a:	2b00      	cmp	r3, #0
 801078c:	da03      	bge.n	8010796 <_printf_i+0x5e>
 801078e:	222d      	movs	r2, #45	; 0x2d
 8010790:	425b      	negs	r3, r3
 8010792:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010796:	486f      	ldr	r0, [pc, #444]	; (8010954 <_printf_i+0x21c>)
 8010798:	220a      	movs	r2, #10
 801079a:	e039      	b.n	8010810 <_printf_i+0xd8>
 801079c:	2973      	cmp	r1, #115	; 0x73
 801079e:	f000 809d 	beq.w	80108dc <_printf_i+0x1a4>
 80107a2:	d808      	bhi.n	80107b6 <_printf_i+0x7e>
 80107a4:	296f      	cmp	r1, #111	; 0x6f
 80107a6:	d020      	beq.n	80107ea <_printf_i+0xb2>
 80107a8:	2970      	cmp	r1, #112	; 0x70
 80107aa:	d1dd      	bne.n	8010768 <_printf_i+0x30>
 80107ac:	6823      	ldr	r3, [r4, #0]
 80107ae:	f043 0320 	orr.w	r3, r3, #32
 80107b2:	6023      	str	r3, [r4, #0]
 80107b4:	e003      	b.n	80107be <_printf_i+0x86>
 80107b6:	2975      	cmp	r1, #117	; 0x75
 80107b8:	d017      	beq.n	80107ea <_printf_i+0xb2>
 80107ba:	2978      	cmp	r1, #120	; 0x78
 80107bc:	d1d4      	bne.n	8010768 <_printf_i+0x30>
 80107be:	2378      	movs	r3, #120	; 0x78
 80107c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80107c4:	4864      	ldr	r0, [pc, #400]	; (8010958 <_printf_i+0x220>)
 80107c6:	e055      	b.n	8010874 <_printf_i+0x13c>
 80107c8:	6813      	ldr	r3, [r2, #0]
 80107ca:	1d19      	adds	r1, r3, #4
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	6011      	str	r1, [r2, #0]
 80107d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80107d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80107d8:	2301      	movs	r3, #1
 80107da:	e08c      	b.n	80108f6 <_printf_i+0x1be>
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	6011      	str	r1, [r2, #0]
 80107e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80107e4:	bf18      	it	ne
 80107e6:	b21b      	sxthne	r3, r3
 80107e8:	e7cf      	b.n	801078a <_printf_i+0x52>
 80107ea:	6813      	ldr	r3, [r2, #0]
 80107ec:	6825      	ldr	r5, [r4, #0]
 80107ee:	1d18      	adds	r0, r3, #4
 80107f0:	6010      	str	r0, [r2, #0]
 80107f2:	0628      	lsls	r0, r5, #24
 80107f4:	d501      	bpl.n	80107fa <_printf_i+0xc2>
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	e002      	b.n	8010800 <_printf_i+0xc8>
 80107fa:	0668      	lsls	r0, r5, #25
 80107fc:	d5fb      	bpl.n	80107f6 <_printf_i+0xbe>
 80107fe:	881b      	ldrh	r3, [r3, #0]
 8010800:	4854      	ldr	r0, [pc, #336]	; (8010954 <_printf_i+0x21c>)
 8010802:	296f      	cmp	r1, #111	; 0x6f
 8010804:	bf14      	ite	ne
 8010806:	220a      	movne	r2, #10
 8010808:	2208      	moveq	r2, #8
 801080a:	2100      	movs	r1, #0
 801080c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010810:	6865      	ldr	r5, [r4, #4]
 8010812:	60a5      	str	r5, [r4, #8]
 8010814:	2d00      	cmp	r5, #0
 8010816:	f2c0 8095 	blt.w	8010944 <_printf_i+0x20c>
 801081a:	6821      	ldr	r1, [r4, #0]
 801081c:	f021 0104 	bic.w	r1, r1, #4
 8010820:	6021      	str	r1, [r4, #0]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d13d      	bne.n	80108a2 <_printf_i+0x16a>
 8010826:	2d00      	cmp	r5, #0
 8010828:	f040 808e 	bne.w	8010948 <_printf_i+0x210>
 801082c:	4665      	mov	r5, ip
 801082e:	2a08      	cmp	r2, #8
 8010830:	d10b      	bne.n	801084a <_printf_i+0x112>
 8010832:	6823      	ldr	r3, [r4, #0]
 8010834:	07db      	lsls	r3, r3, #31
 8010836:	d508      	bpl.n	801084a <_printf_i+0x112>
 8010838:	6923      	ldr	r3, [r4, #16]
 801083a:	6862      	ldr	r2, [r4, #4]
 801083c:	429a      	cmp	r2, r3
 801083e:	bfde      	ittt	le
 8010840:	2330      	movle	r3, #48	; 0x30
 8010842:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010846:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801084a:	ebac 0305 	sub.w	r3, ip, r5
 801084e:	6123      	str	r3, [r4, #16]
 8010850:	f8cd 8000 	str.w	r8, [sp]
 8010854:	463b      	mov	r3, r7
 8010856:	aa03      	add	r2, sp, #12
 8010858:	4621      	mov	r1, r4
 801085a:	4630      	mov	r0, r6
 801085c:	f7ff fef6 	bl	801064c <_printf_common>
 8010860:	3001      	adds	r0, #1
 8010862:	d14d      	bne.n	8010900 <_printf_i+0x1c8>
 8010864:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010868:	b005      	add	sp, #20
 801086a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801086e:	4839      	ldr	r0, [pc, #228]	; (8010954 <_printf_i+0x21c>)
 8010870:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8010874:	6813      	ldr	r3, [r2, #0]
 8010876:	6821      	ldr	r1, [r4, #0]
 8010878:	1d1d      	adds	r5, r3, #4
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	6015      	str	r5, [r2, #0]
 801087e:	060a      	lsls	r2, r1, #24
 8010880:	d50b      	bpl.n	801089a <_printf_i+0x162>
 8010882:	07ca      	lsls	r2, r1, #31
 8010884:	bf44      	itt	mi
 8010886:	f041 0120 	orrmi.w	r1, r1, #32
 801088a:	6021      	strmi	r1, [r4, #0]
 801088c:	b91b      	cbnz	r3, 8010896 <_printf_i+0x15e>
 801088e:	6822      	ldr	r2, [r4, #0]
 8010890:	f022 0220 	bic.w	r2, r2, #32
 8010894:	6022      	str	r2, [r4, #0]
 8010896:	2210      	movs	r2, #16
 8010898:	e7b7      	b.n	801080a <_printf_i+0xd2>
 801089a:	064d      	lsls	r5, r1, #25
 801089c:	bf48      	it	mi
 801089e:	b29b      	uxthmi	r3, r3
 80108a0:	e7ef      	b.n	8010882 <_printf_i+0x14a>
 80108a2:	4665      	mov	r5, ip
 80108a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80108a8:	fb02 3311 	mls	r3, r2, r1, r3
 80108ac:	5cc3      	ldrb	r3, [r0, r3]
 80108ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80108b2:	460b      	mov	r3, r1
 80108b4:	2900      	cmp	r1, #0
 80108b6:	d1f5      	bne.n	80108a4 <_printf_i+0x16c>
 80108b8:	e7b9      	b.n	801082e <_printf_i+0xf6>
 80108ba:	6813      	ldr	r3, [r2, #0]
 80108bc:	6825      	ldr	r5, [r4, #0]
 80108be:	6961      	ldr	r1, [r4, #20]
 80108c0:	1d18      	adds	r0, r3, #4
 80108c2:	6010      	str	r0, [r2, #0]
 80108c4:	0628      	lsls	r0, r5, #24
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	d501      	bpl.n	80108ce <_printf_i+0x196>
 80108ca:	6019      	str	r1, [r3, #0]
 80108cc:	e002      	b.n	80108d4 <_printf_i+0x19c>
 80108ce:	066a      	lsls	r2, r5, #25
 80108d0:	d5fb      	bpl.n	80108ca <_printf_i+0x192>
 80108d2:	8019      	strh	r1, [r3, #0]
 80108d4:	2300      	movs	r3, #0
 80108d6:	6123      	str	r3, [r4, #16]
 80108d8:	4665      	mov	r5, ip
 80108da:	e7b9      	b.n	8010850 <_printf_i+0x118>
 80108dc:	6813      	ldr	r3, [r2, #0]
 80108de:	1d19      	adds	r1, r3, #4
 80108e0:	6011      	str	r1, [r2, #0]
 80108e2:	681d      	ldr	r5, [r3, #0]
 80108e4:	6862      	ldr	r2, [r4, #4]
 80108e6:	2100      	movs	r1, #0
 80108e8:	4628      	mov	r0, r5
 80108ea:	f7ef fca1 	bl	8000230 <memchr>
 80108ee:	b108      	cbz	r0, 80108f4 <_printf_i+0x1bc>
 80108f0:	1b40      	subs	r0, r0, r5
 80108f2:	6060      	str	r0, [r4, #4]
 80108f4:	6863      	ldr	r3, [r4, #4]
 80108f6:	6123      	str	r3, [r4, #16]
 80108f8:	2300      	movs	r3, #0
 80108fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80108fe:	e7a7      	b.n	8010850 <_printf_i+0x118>
 8010900:	6923      	ldr	r3, [r4, #16]
 8010902:	462a      	mov	r2, r5
 8010904:	4639      	mov	r1, r7
 8010906:	4630      	mov	r0, r6
 8010908:	47c0      	blx	r8
 801090a:	3001      	adds	r0, #1
 801090c:	d0aa      	beq.n	8010864 <_printf_i+0x12c>
 801090e:	6823      	ldr	r3, [r4, #0]
 8010910:	079b      	lsls	r3, r3, #30
 8010912:	d413      	bmi.n	801093c <_printf_i+0x204>
 8010914:	68e0      	ldr	r0, [r4, #12]
 8010916:	9b03      	ldr	r3, [sp, #12]
 8010918:	4298      	cmp	r0, r3
 801091a:	bfb8      	it	lt
 801091c:	4618      	movlt	r0, r3
 801091e:	e7a3      	b.n	8010868 <_printf_i+0x130>
 8010920:	2301      	movs	r3, #1
 8010922:	464a      	mov	r2, r9
 8010924:	4639      	mov	r1, r7
 8010926:	4630      	mov	r0, r6
 8010928:	47c0      	blx	r8
 801092a:	3001      	adds	r0, #1
 801092c:	d09a      	beq.n	8010864 <_printf_i+0x12c>
 801092e:	3501      	adds	r5, #1
 8010930:	68e3      	ldr	r3, [r4, #12]
 8010932:	9a03      	ldr	r2, [sp, #12]
 8010934:	1a9b      	subs	r3, r3, r2
 8010936:	42ab      	cmp	r3, r5
 8010938:	dcf2      	bgt.n	8010920 <_printf_i+0x1e8>
 801093a:	e7eb      	b.n	8010914 <_printf_i+0x1dc>
 801093c:	2500      	movs	r5, #0
 801093e:	f104 0919 	add.w	r9, r4, #25
 8010942:	e7f5      	b.n	8010930 <_printf_i+0x1f8>
 8010944:	2b00      	cmp	r3, #0
 8010946:	d1ac      	bne.n	80108a2 <_printf_i+0x16a>
 8010948:	7803      	ldrb	r3, [r0, #0]
 801094a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801094e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010952:	e76c      	b.n	801082e <_printf_i+0xf6>
 8010954:	08015294 	.word	0x08015294
 8010958:	080152a5 	.word	0x080152a5

0801095c <iprintf>:
 801095c:	b40f      	push	{r0, r1, r2, r3}
 801095e:	4b0a      	ldr	r3, [pc, #40]	; (8010988 <iprintf+0x2c>)
 8010960:	b513      	push	{r0, r1, r4, lr}
 8010962:	681c      	ldr	r4, [r3, #0]
 8010964:	b124      	cbz	r4, 8010970 <iprintf+0x14>
 8010966:	69a3      	ldr	r3, [r4, #24]
 8010968:	b913      	cbnz	r3, 8010970 <iprintf+0x14>
 801096a:	4620      	mov	r0, r4
 801096c:	f001 f8ac 	bl	8011ac8 <__sinit>
 8010970:	ab05      	add	r3, sp, #20
 8010972:	9a04      	ldr	r2, [sp, #16]
 8010974:	68a1      	ldr	r1, [r4, #8]
 8010976:	9301      	str	r3, [sp, #4]
 8010978:	4620      	mov	r0, r4
 801097a:	f001 fec1 	bl	8012700 <_vfiprintf_r>
 801097e:	b002      	add	sp, #8
 8010980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010984:	b004      	add	sp, #16
 8010986:	4770      	bx	lr
 8010988:	20001c34 	.word	0x20001c34

0801098c <_puts_r>:
 801098c:	b570      	push	{r4, r5, r6, lr}
 801098e:	460e      	mov	r6, r1
 8010990:	4605      	mov	r5, r0
 8010992:	b118      	cbz	r0, 801099c <_puts_r+0x10>
 8010994:	6983      	ldr	r3, [r0, #24]
 8010996:	b90b      	cbnz	r3, 801099c <_puts_r+0x10>
 8010998:	f001 f896 	bl	8011ac8 <__sinit>
 801099c:	69ab      	ldr	r3, [r5, #24]
 801099e:	68ac      	ldr	r4, [r5, #8]
 80109a0:	b913      	cbnz	r3, 80109a8 <_puts_r+0x1c>
 80109a2:	4628      	mov	r0, r5
 80109a4:	f001 f890 	bl	8011ac8 <__sinit>
 80109a8:	4b23      	ldr	r3, [pc, #140]	; (8010a38 <_puts_r+0xac>)
 80109aa:	429c      	cmp	r4, r3
 80109ac:	d117      	bne.n	80109de <_puts_r+0x52>
 80109ae:	686c      	ldr	r4, [r5, #4]
 80109b0:	89a3      	ldrh	r3, [r4, #12]
 80109b2:	071b      	lsls	r3, r3, #28
 80109b4:	d51d      	bpl.n	80109f2 <_puts_r+0x66>
 80109b6:	6923      	ldr	r3, [r4, #16]
 80109b8:	b1db      	cbz	r3, 80109f2 <_puts_r+0x66>
 80109ba:	3e01      	subs	r6, #1
 80109bc:	68a3      	ldr	r3, [r4, #8]
 80109be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80109c2:	3b01      	subs	r3, #1
 80109c4:	60a3      	str	r3, [r4, #8]
 80109c6:	b9e9      	cbnz	r1, 8010a04 <_puts_r+0x78>
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	da2e      	bge.n	8010a2a <_puts_r+0x9e>
 80109cc:	4622      	mov	r2, r4
 80109ce:	210a      	movs	r1, #10
 80109d0:	4628      	mov	r0, r5
 80109d2:	f000 f883 	bl	8010adc <__swbuf_r>
 80109d6:	3001      	adds	r0, #1
 80109d8:	d011      	beq.n	80109fe <_puts_r+0x72>
 80109da:	200a      	movs	r0, #10
 80109dc:	e011      	b.n	8010a02 <_puts_r+0x76>
 80109de:	4b17      	ldr	r3, [pc, #92]	; (8010a3c <_puts_r+0xb0>)
 80109e0:	429c      	cmp	r4, r3
 80109e2:	d101      	bne.n	80109e8 <_puts_r+0x5c>
 80109e4:	68ac      	ldr	r4, [r5, #8]
 80109e6:	e7e3      	b.n	80109b0 <_puts_r+0x24>
 80109e8:	4b15      	ldr	r3, [pc, #84]	; (8010a40 <_puts_r+0xb4>)
 80109ea:	429c      	cmp	r4, r3
 80109ec:	bf08      	it	eq
 80109ee:	68ec      	ldreq	r4, [r5, #12]
 80109f0:	e7de      	b.n	80109b0 <_puts_r+0x24>
 80109f2:	4621      	mov	r1, r4
 80109f4:	4628      	mov	r0, r5
 80109f6:	f000 f8c3 	bl	8010b80 <__swsetup_r>
 80109fa:	2800      	cmp	r0, #0
 80109fc:	d0dd      	beq.n	80109ba <_puts_r+0x2e>
 80109fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a02:	bd70      	pop	{r4, r5, r6, pc}
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	da04      	bge.n	8010a12 <_puts_r+0x86>
 8010a08:	69a2      	ldr	r2, [r4, #24]
 8010a0a:	429a      	cmp	r2, r3
 8010a0c:	dc06      	bgt.n	8010a1c <_puts_r+0x90>
 8010a0e:	290a      	cmp	r1, #10
 8010a10:	d004      	beq.n	8010a1c <_puts_r+0x90>
 8010a12:	6823      	ldr	r3, [r4, #0]
 8010a14:	1c5a      	adds	r2, r3, #1
 8010a16:	6022      	str	r2, [r4, #0]
 8010a18:	7019      	strb	r1, [r3, #0]
 8010a1a:	e7cf      	b.n	80109bc <_puts_r+0x30>
 8010a1c:	4622      	mov	r2, r4
 8010a1e:	4628      	mov	r0, r5
 8010a20:	f000 f85c 	bl	8010adc <__swbuf_r>
 8010a24:	3001      	adds	r0, #1
 8010a26:	d1c9      	bne.n	80109bc <_puts_r+0x30>
 8010a28:	e7e9      	b.n	80109fe <_puts_r+0x72>
 8010a2a:	6823      	ldr	r3, [r4, #0]
 8010a2c:	200a      	movs	r0, #10
 8010a2e:	1c5a      	adds	r2, r3, #1
 8010a30:	6022      	str	r2, [r4, #0]
 8010a32:	7018      	strb	r0, [r3, #0]
 8010a34:	e7e5      	b.n	8010a02 <_puts_r+0x76>
 8010a36:	bf00      	nop
 8010a38:	080152e4 	.word	0x080152e4
 8010a3c:	08015304 	.word	0x08015304
 8010a40:	080152c4 	.word	0x080152c4

08010a44 <puts>:
 8010a44:	4b02      	ldr	r3, [pc, #8]	; (8010a50 <puts+0xc>)
 8010a46:	4601      	mov	r1, r0
 8010a48:	6818      	ldr	r0, [r3, #0]
 8010a4a:	f7ff bf9f 	b.w	801098c <_puts_r>
 8010a4e:	bf00      	nop
 8010a50:	20001c34 	.word	0x20001c34

08010a54 <sniprintf>:
 8010a54:	b40c      	push	{r2, r3}
 8010a56:	b530      	push	{r4, r5, lr}
 8010a58:	4b17      	ldr	r3, [pc, #92]	; (8010ab8 <sniprintf+0x64>)
 8010a5a:	1e0c      	subs	r4, r1, #0
 8010a5c:	b09d      	sub	sp, #116	; 0x74
 8010a5e:	681d      	ldr	r5, [r3, #0]
 8010a60:	da08      	bge.n	8010a74 <sniprintf+0x20>
 8010a62:	238b      	movs	r3, #139	; 0x8b
 8010a64:	602b      	str	r3, [r5, #0]
 8010a66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010a6a:	b01d      	add	sp, #116	; 0x74
 8010a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a70:	b002      	add	sp, #8
 8010a72:	4770      	bx	lr
 8010a74:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010a78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010a7c:	bf14      	ite	ne
 8010a7e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8010a82:	4623      	moveq	r3, r4
 8010a84:	9304      	str	r3, [sp, #16]
 8010a86:	9307      	str	r3, [sp, #28]
 8010a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010a8c:	9002      	str	r0, [sp, #8]
 8010a8e:	9006      	str	r0, [sp, #24]
 8010a90:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010a94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010a96:	ab21      	add	r3, sp, #132	; 0x84
 8010a98:	a902      	add	r1, sp, #8
 8010a9a:	4628      	mov	r0, r5
 8010a9c:	9301      	str	r3, [sp, #4]
 8010a9e:	f001 fd0d 	bl	80124bc <_svfiprintf_r>
 8010aa2:	1c43      	adds	r3, r0, #1
 8010aa4:	bfbc      	itt	lt
 8010aa6:	238b      	movlt	r3, #139	; 0x8b
 8010aa8:	602b      	strlt	r3, [r5, #0]
 8010aaa:	2c00      	cmp	r4, #0
 8010aac:	d0dd      	beq.n	8010a6a <sniprintf+0x16>
 8010aae:	9b02      	ldr	r3, [sp, #8]
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	701a      	strb	r2, [r3, #0]
 8010ab4:	e7d9      	b.n	8010a6a <sniprintf+0x16>
 8010ab6:	bf00      	nop
 8010ab8:	20001c34 	.word	0x20001c34

08010abc <strcat>:
 8010abc:	b510      	push	{r4, lr}
 8010abe:	4603      	mov	r3, r0
 8010ac0:	781a      	ldrb	r2, [r3, #0]
 8010ac2:	1c5c      	adds	r4, r3, #1
 8010ac4:	b93a      	cbnz	r2, 8010ad6 <strcat+0x1a>
 8010ac6:	3b01      	subs	r3, #1
 8010ac8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010acc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ad0:	2a00      	cmp	r2, #0
 8010ad2:	d1f9      	bne.n	8010ac8 <strcat+0xc>
 8010ad4:	bd10      	pop	{r4, pc}
 8010ad6:	4623      	mov	r3, r4
 8010ad8:	e7f2      	b.n	8010ac0 <strcat+0x4>
	...

08010adc <__swbuf_r>:
 8010adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ade:	460e      	mov	r6, r1
 8010ae0:	4614      	mov	r4, r2
 8010ae2:	4605      	mov	r5, r0
 8010ae4:	b118      	cbz	r0, 8010aee <__swbuf_r+0x12>
 8010ae6:	6983      	ldr	r3, [r0, #24]
 8010ae8:	b90b      	cbnz	r3, 8010aee <__swbuf_r+0x12>
 8010aea:	f000 ffed 	bl	8011ac8 <__sinit>
 8010aee:	4b21      	ldr	r3, [pc, #132]	; (8010b74 <__swbuf_r+0x98>)
 8010af0:	429c      	cmp	r4, r3
 8010af2:	d12a      	bne.n	8010b4a <__swbuf_r+0x6e>
 8010af4:	686c      	ldr	r4, [r5, #4]
 8010af6:	69a3      	ldr	r3, [r4, #24]
 8010af8:	60a3      	str	r3, [r4, #8]
 8010afa:	89a3      	ldrh	r3, [r4, #12]
 8010afc:	071a      	lsls	r2, r3, #28
 8010afe:	d52e      	bpl.n	8010b5e <__swbuf_r+0x82>
 8010b00:	6923      	ldr	r3, [r4, #16]
 8010b02:	b363      	cbz	r3, 8010b5e <__swbuf_r+0x82>
 8010b04:	6923      	ldr	r3, [r4, #16]
 8010b06:	6820      	ldr	r0, [r4, #0]
 8010b08:	1ac0      	subs	r0, r0, r3
 8010b0a:	6963      	ldr	r3, [r4, #20]
 8010b0c:	b2f6      	uxtb	r6, r6
 8010b0e:	4283      	cmp	r3, r0
 8010b10:	4637      	mov	r7, r6
 8010b12:	dc04      	bgt.n	8010b1e <__swbuf_r+0x42>
 8010b14:	4621      	mov	r1, r4
 8010b16:	4628      	mov	r0, r5
 8010b18:	f000 ff6c 	bl	80119f4 <_fflush_r>
 8010b1c:	bb28      	cbnz	r0, 8010b6a <__swbuf_r+0x8e>
 8010b1e:	68a3      	ldr	r3, [r4, #8]
 8010b20:	3b01      	subs	r3, #1
 8010b22:	60a3      	str	r3, [r4, #8]
 8010b24:	6823      	ldr	r3, [r4, #0]
 8010b26:	1c5a      	adds	r2, r3, #1
 8010b28:	6022      	str	r2, [r4, #0]
 8010b2a:	701e      	strb	r6, [r3, #0]
 8010b2c:	6963      	ldr	r3, [r4, #20]
 8010b2e:	3001      	adds	r0, #1
 8010b30:	4283      	cmp	r3, r0
 8010b32:	d004      	beq.n	8010b3e <__swbuf_r+0x62>
 8010b34:	89a3      	ldrh	r3, [r4, #12]
 8010b36:	07db      	lsls	r3, r3, #31
 8010b38:	d519      	bpl.n	8010b6e <__swbuf_r+0x92>
 8010b3a:	2e0a      	cmp	r6, #10
 8010b3c:	d117      	bne.n	8010b6e <__swbuf_r+0x92>
 8010b3e:	4621      	mov	r1, r4
 8010b40:	4628      	mov	r0, r5
 8010b42:	f000 ff57 	bl	80119f4 <_fflush_r>
 8010b46:	b190      	cbz	r0, 8010b6e <__swbuf_r+0x92>
 8010b48:	e00f      	b.n	8010b6a <__swbuf_r+0x8e>
 8010b4a:	4b0b      	ldr	r3, [pc, #44]	; (8010b78 <__swbuf_r+0x9c>)
 8010b4c:	429c      	cmp	r4, r3
 8010b4e:	d101      	bne.n	8010b54 <__swbuf_r+0x78>
 8010b50:	68ac      	ldr	r4, [r5, #8]
 8010b52:	e7d0      	b.n	8010af6 <__swbuf_r+0x1a>
 8010b54:	4b09      	ldr	r3, [pc, #36]	; (8010b7c <__swbuf_r+0xa0>)
 8010b56:	429c      	cmp	r4, r3
 8010b58:	bf08      	it	eq
 8010b5a:	68ec      	ldreq	r4, [r5, #12]
 8010b5c:	e7cb      	b.n	8010af6 <__swbuf_r+0x1a>
 8010b5e:	4621      	mov	r1, r4
 8010b60:	4628      	mov	r0, r5
 8010b62:	f000 f80d 	bl	8010b80 <__swsetup_r>
 8010b66:	2800      	cmp	r0, #0
 8010b68:	d0cc      	beq.n	8010b04 <__swbuf_r+0x28>
 8010b6a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010b6e:	4638      	mov	r0, r7
 8010b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b72:	bf00      	nop
 8010b74:	080152e4 	.word	0x080152e4
 8010b78:	08015304 	.word	0x08015304
 8010b7c:	080152c4 	.word	0x080152c4

08010b80 <__swsetup_r>:
 8010b80:	4b32      	ldr	r3, [pc, #200]	; (8010c4c <__swsetup_r+0xcc>)
 8010b82:	b570      	push	{r4, r5, r6, lr}
 8010b84:	681d      	ldr	r5, [r3, #0]
 8010b86:	4606      	mov	r6, r0
 8010b88:	460c      	mov	r4, r1
 8010b8a:	b125      	cbz	r5, 8010b96 <__swsetup_r+0x16>
 8010b8c:	69ab      	ldr	r3, [r5, #24]
 8010b8e:	b913      	cbnz	r3, 8010b96 <__swsetup_r+0x16>
 8010b90:	4628      	mov	r0, r5
 8010b92:	f000 ff99 	bl	8011ac8 <__sinit>
 8010b96:	4b2e      	ldr	r3, [pc, #184]	; (8010c50 <__swsetup_r+0xd0>)
 8010b98:	429c      	cmp	r4, r3
 8010b9a:	d10f      	bne.n	8010bbc <__swsetup_r+0x3c>
 8010b9c:	686c      	ldr	r4, [r5, #4]
 8010b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ba2:	b29a      	uxth	r2, r3
 8010ba4:	0715      	lsls	r5, r2, #28
 8010ba6:	d42c      	bmi.n	8010c02 <__swsetup_r+0x82>
 8010ba8:	06d0      	lsls	r0, r2, #27
 8010baa:	d411      	bmi.n	8010bd0 <__swsetup_r+0x50>
 8010bac:	2209      	movs	r2, #9
 8010bae:	6032      	str	r2, [r6, #0]
 8010bb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010bb4:	81a3      	strh	r3, [r4, #12]
 8010bb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010bba:	e03e      	b.n	8010c3a <__swsetup_r+0xba>
 8010bbc:	4b25      	ldr	r3, [pc, #148]	; (8010c54 <__swsetup_r+0xd4>)
 8010bbe:	429c      	cmp	r4, r3
 8010bc0:	d101      	bne.n	8010bc6 <__swsetup_r+0x46>
 8010bc2:	68ac      	ldr	r4, [r5, #8]
 8010bc4:	e7eb      	b.n	8010b9e <__swsetup_r+0x1e>
 8010bc6:	4b24      	ldr	r3, [pc, #144]	; (8010c58 <__swsetup_r+0xd8>)
 8010bc8:	429c      	cmp	r4, r3
 8010bca:	bf08      	it	eq
 8010bcc:	68ec      	ldreq	r4, [r5, #12]
 8010bce:	e7e6      	b.n	8010b9e <__swsetup_r+0x1e>
 8010bd0:	0751      	lsls	r1, r2, #29
 8010bd2:	d512      	bpl.n	8010bfa <__swsetup_r+0x7a>
 8010bd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010bd6:	b141      	cbz	r1, 8010bea <__swsetup_r+0x6a>
 8010bd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010bdc:	4299      	cmp	r1, r3
 8010bde:	d002      	beq.n	8010be6 <__swsetup_r+0x66>
 8010be0:	4630      	mov	r0, r6
 8010be2:	f001 fb69 	bl	80122b8 <_free_r>
 8010be6:	2300      	movs	r3, #0
 8010be8:	6363      	str	r3, [r4, #52]	; 0x34
 8010bea:	89a3      	ldrh	r3, [r4, #12]
 8010bec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010bf0:	81a3      	strh	r3, [r4, #12]
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	6063      	str	r3, [r4, #4]
 8010bf6:	6923      	ldr	r3, [r4, #16]
 8010bf8:	6023      	str	r3, [r4, #0]
 8010bfa:	89a3      	ldrh	r3, [r4, #12]
 8010bfc:	f043 0308 	orr.w	r3, r3, #8
 8010c00:	81a3      	strh	r3, [r4, #12]
 8010c02:	6923      	ldr	r3, [r4, #16]
 8010c04:	b94b      	cbnz	r3, 8010c1a <__swsetup_r+0x9a>
 8010c06:	89a3      	ldrh	r3, [r4, #12]
 8010c08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010c0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010c10:	d003      	beq.n	8010c1a <__swsetup_r+0x9a>
 8010c12:	4621      	mov	r1, r4
 8010c14:	4630      	mov	r0, r6
 8010c16:	f001 f813 	bl	8011c40 <__smakebuf_r>
 8010c1a:	89a2      	ldrh	r2, [r4, #12]
 8010c1c:	f012 0301 	ands.w	r3, r2, #1
 8010c20:	d00c      	beq.n	8010c3c <__swsetup_r+0xbc>
 8010c22:	2300      	movs	r3, #0
 8010c24:	60a3      	str	r3, [r4, #8]
 8010c26:	6963      	ldr	r3, [r4, #20]
 8010c28:	425b      	negs	r3, r3
 8010c2a:	61a3      	str	r3, [r4, #24]
 8010c2c:	6923      	ldr	r3, [r4, #16]
 8010c2e:	b953      	cbnz	r3, 8010c46 <__swsetup_r+0xc6>
 8010c30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c34:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8010c38:	d1ba      	bne.n	8010bb0 <__swsetup_r+0x30>
 8010c3a:	bd70      	pop	{r4, r5, r6, pc}
 8010c3c:	0792      	lsls	r2, r2, #30
 8010c3e:	bf58      	it	pl
 8010c40:	6963      	ldrpl	r3, [r4, #20]
 8010c42:	60a3      	str	r3, [r4, #8]
 8010c44:	e7f2      	b.n	8010c2c <__swsetup_r+0xac>
 8010c46:	2000      	movs	r0, #0
 8010c48:	e7f7      	b.n	8010c3a <__swsetup_r+0xba>
 8010c4a:	bf00      	nop
 8010c4c:	20001c34 	.word	0x20001c34
 8010c50:	080152e4 	.word	0x080152e4
 8010c54:	08015304 	.word	0x08015304
 8010c58:	080152c4 	.word	0x080152c4

08010c5c <quorem>:
 8010c5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c60:	6903      	ldr	r3, [r0, #16]
 8010c62:	690c      	ldr	r4, [r1, #16]
 8010c64:	42a3      	cmp	r3, r4
 8010c66:	4680      	mov	r8, r0
 8010c68:	f2c0 8082 	blt.w	8010d70 <quorem+0x114>
 8010c6c:	3c01      	subs	r4, #1
 8010c6e:	f101 0714 	add.w	r7, r1, #20
 8010c72:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010c76:	f100 0614 	add.w	r6, r0, #20
 8010c7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8010c7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8010c82:	eb06 030c 	add.w	r3, r6, ip
 8010c86:	3501      	adds	r5, #1
 8010c88:	eb07 090c 	add.w	r9, r7, ip
 8010c8c:	9301      	str	r3, [sp, #4]
 8010c8e:	fbb0 f5f5 	udiv	r5, r0, r5
 8010c92:	b395      	cbz	r5, 8010cfa <quorem+0x9e>
 8010c94:	f04f 0a00 	mov.w	sl, #0
 8010c98:	4638      	mov	r0, r7
 8010c9a:	46b6      	mov	lr, r6
 8010c9c:	46d3      	mov	fp, sl
 8010c9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8010ca2:	b293      	uxth	r3, r2
 8010ca4:	fb05 a303 	mla	r3, r5, r3, sl
 8010ca8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010cac:	b29b      	uxth	r3, r3
 8010cae:	ebab 0303 	sub.w	r3, fp, r3
 8010cb2:	0c12      	lsrs	r2, r2, #16
 8010cb4:	f8de b000 	ldr.w	fp, [lr]
 8010cb8:	fb05 a202 	mla	r2, r5, r2, sl
 8010cbc:	fa13 f38b 	uxtah	r3, r3, fp
 8010cc0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010cc4:	fa1f fb82 	uxth.w	fp, r2
 8010cc8:	f8de 2000 	ldr.w	r2, [lr]
 8010ccc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8010cd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010cd4:	b29b      	uxth	r3, r3
 8010cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010cda:	4581      	cmp	r9, r0
 8010cdc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8010ce0:	f84e 3b04 	str.w	r3, [lr], #4
 8010ce4:	d2db      	bcs.n	8010c9e <quorem+0x42>
 8010ce6:	f856 300c 	ldr.w	r3, [r6, ip]
 8010cea:	b933      	cbnz	r3, 8010cfa <quorem+0x9e>
 8010cec:	9b01      	ldr	r3, [sp, #4]
 8010cee:	3b04      	subs	r3, #4
 8010cf0:	429e      	cmp	r6, r3
 8010cf2:	461a      	mov	r2, r3
 8010cf4:	d330      	bcc.n	8010d58 <quorem+0xfc>
 8010cf6:	f8c8 4010 	str.w	r4, [r8, #16]
 8010cfa:	4640      	mov	r0, r8
 8010cfc:	f001 fa08 	bl	8012110 <__mcmp>
 8010d00:	2800      	cmp	r0, #0
 8010d02:	db25      	blt.n	8010d50 <quorem+0xf4>
 8010d04:	3501      	adds	r5, #1
 8010d06:	4630      	mov	r0, r6
 8010d08:	f04f 0c00 	mov.w	ip, #0
 8010d0c:	f857 2b04 	ldr.w	r2, [r7], #4
 8010d10:	f8d0 e000 	ldr.w	lr, [r0]
 8010d14:	b293      	uxth	r3, r2
 8010d16:	ebac 0303 	sub.w	r3, ip, r3
 8010d1a:	0c12      	lsrs	r2, r2, #16
 8010d1c:	fa13 f38e 	uxtah	r3, r3, lr
 8010d20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010d24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010d28:	b29b      	uxth	r3, r3
 8010d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d2e:	45b9      	cmp	r9, r7
 8010d30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010d34:	f840 3b04 	str.w	r3, [r0], #4
 8010d38:	d2e8      	bcs.n	8010d0c <quorem+0xb0>
 8010d3a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8010d3e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8010d42:	b92a      	cbnz	r2, 8010d50 <quorem+0xf4>
 8010d44:	3b04      	subs	r3, #4
 8010d46:	429e      	cmp	r6, r3
 8010d48:	461a      	mov	r2, r3
 8010d4a:	d30b      	bcc.n	8010d64 <quorem+0x108>
 8010d4c:	f8c8 4010 	str.w	r4, [r8, #16]
 8010d50:	4628      	mov	r0, r5
 8010d52:	b003      	add	sp, #12
 8010d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d58:	6812      	ldr	r2, [r2, #0]
 8010d5a:	3b04      	subs	r3, #4
 8010d5c:	2a00      	cmp	r2, #0
 8010d5e:	d1ca      	bne.n	8010cf6 <quorem+0x9a>
 8010d60:	3c01      	subs	r4, #1
 8010d62:	e7c5      	b.n	8010cf0 <quorem+0x94>
 8010d64:	6812      	ldr	r2, [r2, #0]
 8010d66:	3b04      	subs	r3, #4
 8010d68:	2a00      	cmp	r2, #0
 8010d6a:	d1ef      	bne.n	8010d4c <quorem+0xf0>
 8010d6c:	3c01      	subs	r4, #1
 8010d6e:	e7ea      	b.n	8010d46 <quorem+0xea>
 8010d70:	2000      	movs	r0, #0
 8010d72:	e7ee      	b.n	8010d52 <quorem+0xf6>
 8010d74:	0000      	movs	r0, r0
	...

08010d78 <_dtoa_r>:
 8010d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d7c:	ec57 6b10 	vmov	r6, r7, d0
 8010d80:	b097      	sub	sp, #92	; 0x5c
 8010d82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010d84:	9106      	str	r1, [sp, #24]
 8010d86:	4604      	mov	r4, r0
 8010d88:	920b      	str	r2, [sp, #44]	; 0x2c
 8010d8a:	9312      	str	r3, [sp, #72]	; 0x48
 8010d8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010d90:	e9cd 6700 	strd	r6, r7, [sp]
 8010d94:	b93d      	cbnz	r5, 8010da6 <_dtoa_r+0x2e>
 8010d96:	2010      	movs	r0, #16
 8010d98:	f000 ff92 	bl	8011cc0 <malloc>
 8010d9c:	6260      	str	r0, [r4, #36]	; 0x24
 8010d9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010da2:	6005      	str	r5, [r0, #0]
 8010da4:	60c5      	str	r5, [r0, #12]
 8010da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010da8:	6819      	ldr	r1, [r3, #0]
 8010daa:	b151      	cbz	r1, 8010dc2 <_dtoa_r+0x4a>
 8010dac:	685a      	ldr	r2, [r3, #4]
 8010dae:	604a      	str	r2, [r1, #4]
 8010db0:	2301      	movs	r3, #1
 8010db2:	4093      	lsls	r3, r2
 8010db4:	608b      	str	r3, [r1, #8]
 8010db6:	4620      	mov	r0, r4
 8010db8:	f000 ffc9 	bl	8011d4e <_Bfree>
 8010dbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	601a      	str	r2, [r3, #0]
 8010dc2:	1e3b      	subs	r3, r7, #0
 8010dc4:	bfbb      	ittet	lt
 8010dc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010dca:	9301      	strlt	r3, [sp, #4]
 8010dcc:	2300      	movge	r3, #0
 8010dce:	2201      	movlt	r2, #1
 8010dd0:	bfac      	ite	ge
 8010dd2:	f8c8 3000 	strge.w	r3, [r8]
 8010dd6:	f8c8 2000 	strlt.w	r2, [r8]
 8010dda:	4baf      	ldr	r3, [pc, #700]	; (8011098 <_dtoa_r+0x320>)
 8010ddc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010de0:	ea33 0308 	bics.w	r3, r3, r8
 8010de4:	d114      	bne.n	8010e10 <_dtoa_r+0x98>
 8010de6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010de8:	f242 730f 	movw	r3, #9999	; 0x270f
 8010dec:	6013      	str	r3, [r2, #0]
 8010dee:	9b00      	ldr	r3, [sp, #0]
 8010df0:	b923      	cbnz	r3, 8010dfc <_dtoa_r+0x84>
 8010df2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8010df6:	2800      	cmp	r0, #0
 8010df8:	f000 8542 	beq.w	8011880 <_dtoa_r+0xb08>
 8010dfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010dfe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80110ac <_dtoa_r+0x334>
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	f000 8544 	beq.w	8011890 <_dtoa_r+0xb18>
 8010e08:	f10b 0303 	add.w	r3, fp, #3
 8010e0c:	f000 bd3e 	b.w	801188c <_dtoa_r+0xb14>
 8010e10:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010e14:	2200      	movs	r2, #0
 8010e16:	2300      	movs	r3, #0
 8010e18:	4630      	mov	r0, r6
 8010e1a:	4639      	mov	r1, r7
 8010e1c:	f7ef fe7c 	bl	8000b18 <__aeabi_dcmpeq>
 8010e20:	4681      	mov	r9, r0
 8010e22:	b168      	cbz	r0, 8010e40 <_dtoa_r+0xc8>
 8010e24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010e26:	2301      	movs	r3, #1
 8010e28:	6013      	str	r3, [r2, #0]
 8010e2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	f000 8524 	beq.w	801187a <_dtoa_r+0xb02>
 8010e32:	4b9a      	ldr	r3, [pc, #616]	; (801109c <_dtoa_r+0x324>)
 8010e34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010e36:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8010e3a:	6013      	str	r3, [r2, #0]
 8010e3c:	f000 bd28 	b.w	8011890 <_dtoa_r+0xb18>
 8010e40:	aa14      	add	r2, sp, #80	; 0x50
 8010e42:	a915      	add	r1, sp, #84	; 0x54
 8010e44:	ec47 6b10 	vmov	d0, r6, r7
 8010e48:	4620      	mov	r0, r4
 8010e4a:	f001 f9d8 	bl	80121fe <__d2b>
 8010e4e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8010e52:	9004      	str	r0, [sp, #16]
 8010e54:	2d00      	cmp	r5, #0
 8010e56:	d07c      	beq.n	8010f52 <_dtoa_r+0x1da>
 8010e58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010e5c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8010e60:	46b2      	mov	sl, r6
 8010e62:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8010e66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010e6a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8010e6e:	2200      	movs	r2, #0
 8010e70:	4b8b      	ldr	r3, [pc, #556]	; (80110a0 <_dtoa_r+0x328>)
 8010e72:	4650      	mov	r0, sl
 8010e74:	4659      	mov	r1, fp
 8010e76:	f7ef fa2f 	bl	80002d8 <__aeabi_dsub>
 8010e7a:	a381      	add	r3, pc, #516	; (adr r3, 8011080 <_dtoa_r+0x308>)
 8010e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e80:	f7ef fbe2 	bl	8000648 <__aeabi_dmul>
 8010e84:	a380      	add	r3, pc, #512	; (adr r3, 8011088 <_dtoa_r+0x310>)
 8010e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8a:	f7ef fa27 	bl	80002dc <__adddf3>
 8010e8e:	4606      	mov	r6, r0
 8010e90:	4628      	mov	r0, r5
 8010e92:	460f      	mov	r7, r1
 8010e94:	f7ef fb6e 	bl	8000574 <__aeabi_i2d>
 8010e98:	a37d      	add	r3, pc, #500	; (adr r3, 8011090 <_dtoa_r+0x318>)
 8010e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e9e:	f7ef fbd3 	bl	8000648 <__aeabi_dmul>
 8010ea2:	4602      	mov	r2, r0
 8010ea4:	460b      	mov	r3, r1
 8010ea6:	4630      	mov	r0, r6
 8010ea8:	4639      	mov	r1, r7
 8010eaa:	f7ef fa17 	bl	80002dc <__adddf3>
 8010eae:	4606      	mov	r6, r0
 8010eb0:	460f      	mov	r7, r1
 8010eb2:	f7ef fe79 	bl	8000ba8 <__aeabi_d2iz>
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	4682      	mov	sl, r0
 8010eba:	2300      	movs	r3, #0
 8010ebc:	4630      	mov	r0, r6
 8010ebe:	4639      	mov	r1, r7
 8010ec0:	f7ef fe34 	bl	8000b2c <__aeabi_dcmplt>
 8010ec4:	b148      	cbz	r0, 8010eda <_dtoa_r+0x162>
 8010ec6:	4650      	mov	r0, sl
 8010ec8:	f7ef fb54 	bl	8000574 <__aeabi_i2d>
 8010ecc:	4632      	mov	r2, r6
 8010ece:	463b      	mov	r3, r7
 8010ed0:	f7ef fe22 	bl	8000b18 <__aeabi_dcmpeq>
 8010ed4:	b908      	cbnz	r0, 8010eda <_dtoa_r+0x162>
 8010ed6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8010eda:	f1ba 0f16 	cmp.w	sl, #22
 8010ede:	d859      	bhi.n	8010f94 <_dtoa_r+0x21c>
 8010ee0:	4970      	ldr	r1, [pc, #448]	; (80110a4 <_dtoa_r+0x32c>)
 8010ee2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8010ee6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010eea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010eee:	f7ef fe3b 	bl	8000b68 <__aeabi_dcmpgt>
 8010ef2:	2800      	cmp	r0, #0
 8010ef4:	d050      	beq.n	8010f98 <_dtoa_r+0x220>
 8010ef6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8010efa:	2300      	movs	r3, #0
 8010efc:	930f      	str	r3, [sp, #60]	; 0x3c
 8010efe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010f00:	1b5d      	subs	r5, r3, r5
 8010f02:	f1b5 0801 	subs.w	r8, r5, #1
 8010f06:	bf49      	itett	mi
 8010f08:	f1c5 0301 	rsbmi	r3, r5, #1
 8010f0c:	2300      	movpl	r3, #0
 8010f0e:	9305      	strmi	r3, [sp, #20]
 8010f10:	f04f 0800 	movmi.w	r8, #0
 8010f14:	bf58      	it	pl
 8010f16:	9305      	strpl	r3, [sp, #20]
 8010f18:	f1ba 0f00 	cmp.w	sl, #0
 8010f1c:	db3e      	blt.n	8010f9c <_dtoa_r+0x224>
 8010f1e:	2300      	movs	r3, #0
 8010f20:	44d0      	add	r8, sl
 8010f22:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8010f26:	9307      	str	r3, [sp, #28]
 8010f28:	9b06      	ldr	r3, [sp, #24]
 8010f2a:	2b09      	cmp	r3, #9
 8010f2c:	f200 8090 	bhi.w	8011050 <_dtoa_r+0x2d8>
 8010f30:	2b05      	cmp	r3, #5
 8010f32:	bfc4      	itt	gt
 8010f34:	3b04      	subgt	r3, #4
 8010f36:	9306      	strgt	r3, [sp, #24]
 8010f38:	9b06      	ldr	r3, [sp, #24]
 8010f3a:	f1a3 0302 	sub.w	r3, r3, #2
 8010f3e:	bfcc      	ite	gt
 8010f40:	2500      	movgt	r5, #0
 8010f42:	2501      	movle	r5, #1
 8010f44:	2b03      	cmp	r3, #3
 8010f46:	f200 808f 	bhi.w	8011068 <_dtoa_r+0x2f0>
 8010f4a:	e8df f003 	tbb	[pc, r3]
 8010f4e:	7f7d      	.short	0x7f7d
 8010f50:	7131      	.short	0x7131
 8010f52:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8010f56:	441d      	add	r5, r3
 8010f58:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8010f5c:	2820      	cmp	r0, #32
 8010f5e:	dd13      	ble.n	8010f88 <_dtoa_r+0x210>
 8010f60:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8010f64:	9b00      	ldr	r3, [sp, #0]
 8010f66:	fa08 f800 	lsl.w	r8, r8, r0
 8010f6a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8010f6e:	fa23 f000 	lsr.w	r0, r3, r0
 8010f72:	ea48 0000 	orr.w	r0, r8, r0
 8010f76:	f7ef faed 	bl	8000554 <__aeabi_ui2d>
 8010f7a:	2301      	movs	r3, #1
 8010f7c:	4682      	mov	sl, r0
 8010f7e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8010f82:	3d01      	subs	r5, #1
 8010f84:	9313      	str	r3, [sp, #76]	; 0x4c
 8010f86:	e772      	b.n	8010e6e <_dtoa_r+0xf6>
 8010f88:	9b00      	ldr	r3, [sp, #0]
 8010f8a:	f1c0 0020 	rsb	r0, r0, #32
 8010f8e:	fa03 f000 	lsl.w	r0, r3, r0
 8010f92:	e7f0      	b.n	8010f76 <_dtoa_r+0x1fe>
 8010f94:	2301      	movs	r3, #1
 8010f96:	e7b1      	b.n	8010efc <_dtoa_r+0x184>
 8010f98:	900f      	str	r0, [sp, #60]	; 0x3c
 8010f9a:	e7b0      	b.n	8010efe <_dtoa_r+0x186>
 8010f9c:	9b05      	ldr	r3, [sp, #20]
 8010f9e:	eba3 030a 	sub.w	r3, r3, sl
 8010fa2:	9305      	str	r3, [sp, #20]
 8010fa4:	f1ca 0300 	rsb	r3, sl, #0
 8010fa8:	9307      	str	r3, [sp, #28]
 8010faa:	2300      	movs	r3, #0
 8010fac:	930e      	str	r3, [sp, #56]	; 0x38
 8010fae:	e7bb      	b.n	8010f28 <_dtoa_r+0x1b0>
 8010fb0:	2301      	movs	r3, #1
 8010fb2:	930a      	str	r3, [sp, #40]	; 0x28
 8010fb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	dd59      	ble.n	801106e <_dtoa_r+0x2f6>
 8010fba:	9302      	str	r3, [sp, #8]
 8010fbc:	4699      	mov	r9, r3
 8010fbe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	6072      	str	r2, [r6, #4]
 8010fc4:	2204      	movs	r2, #4
 8010fc6:	f102 0014 	add.w	r0, r2, #20
 8010fca:	4298      	cmp	r0, r3
 8010fcc:	6871      	ldr	r1, [r6, #4]
 8010fce:	d953      	bls.n	8011078 <_dtoa_r+0x300>
 8010fd0:	4620      	mov	r0, r4
 8010fd2:	f000 fe88 	bl	8011ce6 <_Balloc>
 8010fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010fd8:	6030      	str	r0, [r6, #0]
 8010fda:	f1b9 0f0e 	cmp.w	r9, #14
 8010fde:	f8d3 b000 	ldr.w	fp, [r3]
 8010fe2:	f200 80e6 	bhi.w	80111b2 <_dtoa_r+0x43a>
 8010fe6:	2d00      	cmp	r5, #0
 8010fe8:	f000 80e3 	beq.w	80111b2 <_dtoa_r+0x43a>
 8010fec:	ed9d 7b00 	vldr	d7, [sp]
 8010ff0:	f1ba 0f00 	cmp.w	sl, #0
 8010ff4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8010ff8:	dd74      	ble.n	80110e4 <_dtoa_r+0x36c>
 8010ffa:	4a2a      	ldr	r2, [pc, #168]	; (80110a4 <_dtoa_r+0x32c>)
 8010ffc:	f00a 030f 	and.w	r3, sl, #15
 8011000:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011004:	ed93 7b00 	vldr	d7, [r3]
 8011008:	ea4f 162a 	mov.w	r6, sl, asr #4
 801100c:	06f0      	lsls	r0, r6, #27
 801100e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011012:	d565      	bpl.n	80110e0 <_dtoa_r+0x368>
 8011014:	4b24      	ldr	r3, [pc, #144]	; (80110a8 <_dtoa_r+0x330>)
 8011016:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801101a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801101e:	f7ef fc3d 	bl	800089c <__aeabi_ddiv>
 8011022:	e9cd 0100 	strd	r0, r1, [sp]
 8011026:	f006 060f 	and.w	r6, r6, #15
 801102a:	2503      	movs	r5, #3
 801102c:	4f1e      	ldr	r7, [pc, #120]	; (80110a8 <_dtoa_r+0x330>)
 801102e:	e04c      	b.n	80110ca <_dtoa_r+0x352>
 8011030:	2301      	movs	r3, #1
 8011032:	930a      	str	r3, [sp, #40]	; 0x28
 8011034:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011036:	4453      	add	r3, sl
 8011038:	f103 0901 	add.w	r9, r3, #1
 801103c:	9302      	str	r3, [sp, #8]
 801103e:	464b      	mov	r3, r9
 8011040:	2b01      	cmp	r3, #1
 8011042:	bfb8      	it	lt
 8011044:	2301      	movlt	r3, #1
 8011046:	e7ba      	b.n	8010fbe <_dtoa_r+0x246>
 8011048:	2300      	movs	r3, #0
 801104a:	e7b2      	b.n	8010fb2 <_dtoa_r+0x23a>
 801104c:	2300      	movs	r3, #0
 801104e:	e7f0      	b.n	8011032 <_dtoa_r+0x2ba>
 8011050:	2501      	movs	r5, #1
 8011052:	2300      	movs	r3, #0
 8011054:	9306      	str	r3, [sp, #24]
 8011056:	950a      	str	r5, [sp, #40]	; 0x28
 8011058:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801105c:	9302      	str	r3, [sp, #8]
 801105e:	4699      	mov	r9, r3
 8011060:	2200      	movs	r2, #0
 8011062:	2312      	movs	r3, #18
 8011064:	920b      	str	r2, [sp, #44]	; 0x2c
 8011066:	e7aa      	b.n	8010fbe <_dtoa_r+0x246>
 8011068:	2301      	movs	r3, #1
 801106a:	930a      	str	r3, [sp, #40]	; 0x28
 801106c:	e7f4      	b.n	8011058 <_dtoa_r+0x2e0>
 801106e:	2301      	movs	r3, #1
 8011070:	9302      	str	r3, [sp, #8]
 8011072:	4699      	mov	r9, r3
 8011074:	461a      	mov	r2, r3
 8011076:	e7f5      	b.n	8011064 <_dtoa_r+0x2ec>
 8011078:	3101      	adds	r1, #1
 801107a:	6071      	str	r1, [r6, #4]
 801107c:	0052      	lsls	r2, r2, #1
 801107e:	e7a2      	b.n	8010fc6 <_dtoa_r+0x24e>
 8011080:	636f4361 	.word	0x636f4361
 8011084:	3fd287a7 	.word	0x3fd287a7
 8011088:	8b60c8b3 	.word	0x8b60c8b3
 801108c:	3fc68a28 	.word	0x3fc68a28
 8011090:	509f79fb 	.word	0x509f79fb
 8011094:	3fd34413 	.word	0x3fd34413
 8011098:	7ff00000 	.word	0x7ff00000
 801109c:	08015545 	.word	0x08015545
 80110a0:	3ff80000 	.word	0x3ff80000
 80110a4:	08015350 	.word	0x08015350
 80110a8:	08015328 	.word	0x08015328
 80110ac:	080152bf 	.word	0x080152bf
 80110b0:	07f1      	lsls	r1, r6, #31
 80110b2:	d508      	bpl.n	80110c6 <_dtoa_r+0x34e>
 80110b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80110b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110bc:	f7ef fac4 	bl	8000648 <__aeabi_dmul>
 80110c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80110c4:	3501      	adds	r5, #1
 80110c6:	1076      	asrs	r6, r6, #1
 80110c8:	3708      	adds	r7, #8
 80110ca:	2e00      	cmp	r6, #0
 80110cc:	d1f0      	bne.n	80110b0 <_dtoa_r+0x338>
 80110ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80110d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80110d6:	f7ef fbe1 	bl	800089c <__aeabi_ddiv>
 80110da:	e9cd 0100 	strd	r0, r1, [sp]
 80110de:	e01a      	b.n	8011116 <_dtoa_r+0x39e>
 80110e0:	2502      	movs	r5, #2
 80110e2:	e7a3      	b.n	801102c <_dtoa_r+0x2b4>
 80110e4:	f000 80a0 	beq.w	8011228 <_dtoa_r+0x4b0>
 80110e8:	f1ca 0600 	rsb	r6, sl, #0
 80110ec:	4b9f      	ldr	r3, [pc, #636]	; (801136c <_dtoa_r+0x5f4>)
 80110ee:	4fa0      	ldr	r7, [pc, #640]	; (8011370 <_dtoa_r+0x5f8>)
 80110f0:	f006 020f 	and.w	r2, r6, #15
 80110f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80110f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011100:	f7ef faa2 	bl	8000648 <__aeabi_dmul>
 8011104:	e9cd 0100 	strd	r0, r1, [sp]
 8011108:	1136      	asrs	r6, r6, #4
 801110a:	2300      	movs	r3, #0
 801110c:	2502      	movs	r5, #2
 801110e:	2e00      	cmp	r6, #0
 8011110:	d17f      	bne.n	8011212 <_dtoa_r+0x49a>
 8011112:	2b00      	cmp	r3, #0
 8011114:	d1e1      	bne.n	80110da <_dtoa_r+0x362>
 8011116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011118:	2b00      	cmp	r3, #0
 801111a:	f000 8087 	beq.w	801122c <_dtoa_r+0x4b4>
 801111e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011122:	2200      	movs	r2, #0
 8011124:	4b93      	ldr	r3, [pc, #588]	; (8011374 <_dtoa_r+0x5fc>)
 8011126:	4630      	mov	r0, r6
 8011128:	4639      	mov	r1, r7
 801112a:	f7ef fcff 	bl	8000b2c <__aeabi_dcmplt>
 801112e:	2800      	cmp	r0, #0
 8011130:	d07c      	beq.n	801122c <_dtoa_r+0x4b4>
 8011132:	f1b9 0f00 	cmp.w	r9, #0
 8011136:	d079      	beq.n	801122c <_dtoa_r+0x4b4>
 8011138:	9b02      	ldr	r3, [sp, #8]
 801113a:	2b00      	cmp	r3, #0
 801113c:	dd35      	ble.n	80111aa <_dtoa_r+0x432>
 801113e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8011142:	9308      	str	r3, [sp, #32]
 8011144:	4639      	mov	r1, r7
 8011146:	2200      	movs	r2, #0
 8011148:	4b8b      	ldr	r3, [pc, #556]	; (8011378 <_dtoa_r+0x600>)
 801114a:	4630      	mov	r0, r6
 801114c:	f7ef fa7c 	bl	8000648 <__aeabi_dmul>
 8011150:	e9cd 0100 	strd	r0, r1, [sp]
 8011154:	9f02      	ldr	r7, [sp, #8]
 8011156:	3501      	adds	r5, #1
 8011158:	4628      	mov	r0, r5
 801115a:	f7ef fa0b 	bl	8000574 <__aeabi_i2d>
 801115e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011162:	f7ef fa71 	bl	8000648 <__aeabi_dmul>
 8011166:	2200      	movs	r2, #0
 8011168:	4b84      	ldr	r3, [pc, #528]	; (801137c <_dtoa_r+0x604>)
 801116a:	f7ef f8b7 	bl	80002dc <__adddf3>
 801116e:	4605      	mov	r5, r0
 8011170:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8011174:	2f00      	cmp	r7, #0
 8011176:	d15d      	bne.n	8011234 <_dtoa_r+0x4bc>
 8011178:	2200      	movs	r2, #0
 801117a:	4b81      	ldr	r3, [pc, #516]	; (8011380 <_dtoa_r+0x608>)
 801117c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011180:	f7ef f8aa 	bl	80002d8 <__aeabi_dsub>
 8011184:	462a      	mov	r2, r5
 8011186:	4633      	mov	r3, r6
 8011188:	e9cd 0100 	strd	r0, r1, [sp]
 801118c:	f7ef fcec 	bl	8000b68 <__aeabi_dcmpgt>
 8011190:	2800      	cmp	r0, #0
 8011192:	f040 8288 	bne.w	80116a6 <_dtoa_r+0x92e>
 8011196:	462a      	mov	r2, r5
 8011198:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801119c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111a0:	f7ef fcc4 	bl	8000b2c <__aeabi_dcmplt>
 80111a4:	2800      	cmp	r0, #0
 80111a6:	f040 827c 	bne.w	80116a2 <_dtoa_r+0x92a>
 80111aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80111ae:	e9cd 2300 	strd	r2, r3, [sp]
 80111b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	f2c0 8150 	blt.w	801145a <_dtoa_r+0x6e2>
 80111ba:	f1ba 0f0e 	cmp.w	sl, #14
 80111be:	f300 814c 	bgt.w	801145a <_dtoa_r+0x6e2>
 80111c2:	4b6a      	ldr	r3, [pc, #424]	; (801136c <_dtoa_r+0x5f4>)
 80111c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80111c8:	ed93 7b00 	vldr	d7, [r3]
 80111cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80111d4:	f280 80d8 	bge.w	8011388 <_dtoa_r+0x610>
 80111d8:	f1b9 0f00 	cmp.w	r9, #0
 80111dc:	f300 80d4 	bgt.w	8011388 <_dtoa_r+0x610>
 80111e0:	f040 825e 	bne.w	80116a0 <_dtoa_r+0x928>
 80111e4:	2200      	movs	r2, #0
 80111e6:	4b66      	ldr	r3, [pc, #408]	; (8011380 <_dtoa_r+0x608>)
 80111e8:	ec51 0b17 	vmov	r0, r1, d7
 80111ec:	f7ef fa2c 	bl	8000648 <__aeabi_dmul>
 80111f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80111f4:	f7ef fcae 	bl	8000b54 <__aeabi_dcmpge>
 80111f8:	464f      	mov	r7, r9
 80111fa:	464e      	mov	r6, r9
 80111fc:	2800      	cmp	r0, #0
 80111fe:	f040 8234 	bne.w	801166a <_dtoa_r+0x8f2>
 8011202:	2331      	movs	r3, #49	; 0x31
 8011204:	f10b 0501 	add.w	r5, fp, #1
 8011208:	f88b 3000 	strb.w	r3, [fp]
 801120c:	f10a 0a01 	add.w	sl, sl, #1
 8011210:	e22f      	b.n	8011672 <_dtoa_r+0x8fa>
 8011212:	07f2      	lsls	r2, r6, #31
 8011214:	d505      	bpl.n	8011222 <_dtoa_r+0x4aa>
 8011216:	e9d7 2300 	ldrd	r2, r3, [r7]
 801121a:	f7ef fa15 	bl	8000648 <__aeabi_dmul>
 801121e:	3501      	adds	r5, #1
 8011220:	2301      	movs	r3, #1
 8011222:	1076      	asrs	r6, r6, #1
 8011224:	3708      	adds	r7, #8
 8011226:	e772      	b.n	801110e <_dtoa_r+0x396>
 8011228:	2502      	movs	r5, #2
 801122a:	e774      	b.n	8011116 <_dtoa_r+0x39e>
 801122c:	f8cd a020 	str.w	sl, [sp, #32]
 8011230:	464f      	mov	r7, r9
 8011232:	e791      	b.n	8011158 <_dtoa_r+0x3e0>
 8011234:	4b4d      	ldr	r3, [pc, #308]	; (801136c <_dtoa_r+0x5f4>)
 8011236:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801123a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801123e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011240:	2b00      	cmp	r3, #0
 8011242:	d047      	beq.n	80112d4 <_dtoa_r+0x55c>
 8011244:	4602      	mov	r2, r0
 8011246:	460b      	mov	r3, r1
 8011248:	2000      	movs	r0, #0
 801124a:	494e      	ldr	r1, [pc, #312]	; (8011384 <_dtoa_r+0x60c>)
 801124c:	f7ef fb26 	bl	800089c <__aeabi_ddiv>
 8011250:	462a      	mov	r2, r5
 8011252:	4633      	mov	r3, r6
 8011254:	f7ef f840 	bl	80002d8 <__aeabi_dsub>
 8011258:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801125c:	465d      	mov	r5, fp
 801125e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011262:	f7ef fca1 	bl	8000ba8 <__aeabi_d2iz>
 8011266:	4606      	mov	r6, r0
 8011268:	f7ef f984 	bl	8000574 <__aeabi_i2d>
 801126c:	4602      	mov	r2, r0
 801126e:	460b      	mov	r3, r1
 8011270:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011274:	f7ef f830 	bl	80002d8 <__aeabi_dsub>
 8011278:	3630      	adds	r6, #48	; 0x30
 801127a:	f805 6b01 	strb.w	r6, [r5], #1
 801127e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011282:	e9cd 0100 	strd	r0, r1, [sp]
 8011286:	f7ef fc51 	bl	8000b2c <__aeabi_dcmplt>
 801128a:	2800      	cmp	r0, #0
 801128c:	d163      	bne.n	8011356 <_dtoa_r+0x5de>
 801128e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011292:	2000      	movs	r0, #0
 8011294:	4937      	ldr	r1, [pc, #220]	; (8011374 <_dtoa_r+0x5fc>)
 8011296:	f7ef f81f 	bl	80002d8 <__aeabi_dsub>
 801129a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801129e:	f7ef fc45 	bl	8000b2c <__aeabi_dcmplt>
 80112a2:	2800      	cmp	r0, #0
 80112a4:	f040 80b7 	bne.w	8011416 <_dtoa_r+0x69e>
 80112a8:	eba5 030b 	sub.w	r3, r5, fp
 80112ac:	429f      	cmp	r7, r3
 80112ae:	f77f af7c 	ble.w	80111aa <_dtoa_r+0x432>
 80112b2:	2200      	movs	r2, #0
 80112b4:	4b30      	ldr	r3, [pc, #192]	; (8011378 <_dtoa_r+0x600>)
 80112b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80112ba:	f7ef f9c5 	bl	8000648 <__aeabi_dmul>
 80112be:	2200      	movs	r2, #0
 80112c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80112c4:	4b2c      	ldr	r3, [pc, #176]	; (8011378 <_dtoa_r+0x600>)
 80112c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80112ca:	f7ef f9bd 	bl	8000648 <__aeabi_dmul>
 80112ce:	e9cd 0100 	strd	r0, r1, [sp]
 80112d2:	e7c4      	b.n	801125e <_dtoa_r+0x4e6>
 80112d4:	462a      	mov	r2, r5
 80112d6:	4633      	mov	r3, r6
 80112d8:	f7ef f9b6 	bl	8000648 <__aeabi_dmul>
 80112dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80112e0:	eb0b 0507 	add.w	r5, fp, r7
 80112e4:	465e      	mov	r6, fp
 80112e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80112ea:	f7ef fc5d 	bl	8000ba8 <__aeabi_d2iz>
 80112ee:	4607      	mov	r7, r0
 80112f0:	f7ef f940 	bl	8000574 <__aeabi_i2d>
 80112f4:	3730      	adds	r7, #48	; 0x30
 80112f6:	4602      	mov	r2, r0
 80112f8:	460b      	mov	r3, r1
 80112fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80112fe:	f7ee ffeb 	bl	80002d8 <__aeabi_dsub>
 8011302:	f806 7b01 	strb.w	r7, [r6], #1
 8011306:	42ae      	cmp	r6, r5
 8011308:	e9cd 0100 	strd	r0, r1, [sp]
 801130c:	f04f 0200 	mov.w	r2, #0
 8011310:	d126      	bne.n	8011360 <_dtoa_r+0x5e8>
 8011312:	4b1c      	ldr	r3, [pc, #112]	; (8011384 <_dtoa_r+0x60c>)
 8011314:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011318:	f7ee ffe0 	bl	80002dc <__adddf3>
 801131c:	4602      	mov	r2, r0
 801131e:	460b      	mov	r3, r1
 8011320:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011324:	f7ef fc20 	bl	8000b68 <__aeabi_dcmpgt>
 8011328:	2800      	cmp	r0, #0
 801132a:	d174      	bne.n	8011416 <_dtoa_r+0x69e>
 801132c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011330:	2000      	movs	r0, #0
 8011332:	4914      	ldr	r1, [pc, #80]	; (8011384 <_dtoa_r+0x60c>)
 8011334:	f7ee ffd0 	bl	80002d8 <__aeabi_dsub>
 8011338:	4602      	mov	r2, r0
 801133a:	460b      	mov	r3, r1
 801133c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011340:	f7ef fbf4 	bl	8000b2c <__aeabi_dcmplt>
 8011344:	2800      	cmp	r0, #0
 8011346:	f43f af30 	beq.w	80111aa <_dtoa_r+0x432>
 801134a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801134e:	2b30      	cmp	r3, #48	; 0x30
 8011350:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8011354:	d002      	beq.n	801135c <_dtoa_r+0x5e4>
 8011356:	f8dd a020 	ldr.w	sl, [sp, #32]
 801135a:	e04a      	b.n	80113f2 <_dtoa_r+0x67a>
 801135c:	4615      	mov	r5, r2
 801135e:	e7f4      	b.n	801134a <_dtoa_r+0x5d2>
 8011360:	4b05      	ldr	r3, [pc, #20]	; (8011378 <_dtoa_r+0x600>)
 8011362:	f7ef f971 	bl	8000648 <__aeabi_dmul>
 8011366:	e9cd 0100 	strd	r0, r1, [sp]
 801136a:	e7bc      	b.n	80112e6 <_dtoa_r+0x56e>
 801136c:	08015350 	.word	0x08015350
 8011370:	08015328 	.word	0x08015328
 8011374:	3ff00000 	.word	0x3ff00000
 8011378:	40240000 	.word	0x40240000
 801137c:	401c0000 	.word	0x401c0000
 8011380:	40140000 	.word	0x40140000
 8011384:	3fe00000 	.word	0x3fe00000
 8011388:	e9dd 6700 	ldrd	r6, r7, [sp]
 801138c:	465d      	mov	r5, fp
 801138e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011392:	4630      	mov	r0, r6
 8011394:	4639      	mov	r1, r7
 8011396:	f7ef fa81 	bl	800089c <__aeabi_ddiv>
 801139a:	f7ef fc05 	bl	8000ba8 <__aeabi_d2iz>
 801139e:	4680      	mov	r8, r0
 80113a0:	f7ef f8e8 	bl	8000574 <__aeabi_i2d>
 80113a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80113a8:	f7ef f94e 	bl	8000648 <__aeabi_dmul>
 80113ac:	4602      	mov	r2, r0
 80113ae:	460b      	mov	r3, r1
 80113b0:	4630      	mov	r0, r6
 80113b2:	4639      	mov	r1, r7
 80113b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80113b8:	f7ee ff8e 	bl	80002d8 <__aeabi_dsub>
 80113bc:	f805 6b01 	strb.w	r6, [r5], #1
 80113c0:	eba5 060b 	sub.w	r6, r5, fp
 80113c4:	45b1      	cmp	r9, r6
 80113c6:	4602      	mov	r2, r0
 80113c8:	460b      	mov	r3, r1
 80113ca:	d139      	bne.n	8011440 <_dtoa_r+0x6c8>
 80113cc:	f7ee ff86 	bl	80002dc <__adddf3>
 80113d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80113d4:	4606      	mov	r6, r0
 80113d6:	460f      	mov	r7, r1
 80113d8:	f7ef fbc6 	bl	8000b68 <__aeabi_dcmpgt>
 80113dc:	b9c8      	cbnz	r0, 8011412 <_dtoa_r+0x69a>
 80113de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80113e2:	4630      	mov	r0, r6
 80113e4:	4639      	mov	r1, r7
 80113e6:	f7ef fb97 	bl	8000b18 <__aeabi_dcmpeq>
 80113ea:	b110      	cbz	r0, 80113f2 <_dtoa_r+0x67a>
 80113ec:	f018 0f01 	tst.w	r8, #1
 80113f0:	d10f      	bne.n	8011412 <_dtoa_r+0x69a>
 80113f2:	9904      	ldr	r1, [sp, #16]
 80113f4:	4620      	mov	r0, r4
 80113f6:	f000 fcaa 	bl	8011d4e <_Bfree>
 80113fa:	2300      	movs	r3, #0
 80113fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80113fe:	702b      	strb	r3, [r5, #0]
 8011400:	f10a 0301 	add.w	r3, sl, #1
 8011404:	6013      	str	r3, [r2, #0]
 8011406:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011408:	2b00      	cmp	r3, #0
 801140a:	f000 8241 	beq.w	8011890 <_dtoa_r+0xb18>
 801140e:	601d      	str	r5, [r3, #0]
 8011410:	e23e      	b.n	8011890 <_dtoa_r+0xb18>
 8011412:	f8cd a020 	str.w	sl, [sp, #32]
 8011416:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801141a:	2a39      	cmp	r2, #57	; 0x39
 801141c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8011420:	d108      	bne.n	8011434 <_dtoa_r+0x6bc>
 8011422:	459b      	cmp	fp, r3
 8011424:	d10a      	bne.n	801143c <_dtoa_r+0x6c4>
 8011426:	9b08      	ldr	r3, [sp, #32]
 8011428:	3301      	adds	r3, #1
 801142a:	9308      	str	r3, [sp, #32]
 801142c:	2330      	movs	r3, #48	; 0x30
 801142e:	f88b 3000 	strb.w	r3, [fp]
 8011432:	465b      	mov	r3, fp
 8011434:	781a      	ldrb	r2, [r3, #0]
 8011436:	3201      	adds	r2, #1
 8011438:	701a      	strb	r2, [r3, #0]
 801143a:	e78c      	b.n	8011356 <_dtoa_r+0x5de>
 801143c:	461d      	mov	r5, r3
 801143e:	e7ea      	b.n	8011416 <_dtoa_r+0x69e>
 8011440:	2200      	movs	r2, #0
 8011442:	4b9b      	ldr	r3, [pc, #620]	; (80116b0 <_dtoa_r+0x938>)
 8011444:	f7ef f900 	bl	8000648 <__aeabi_dmul>
 8011448:	2200      	movs	r2, #0
 801144a:	2300      	movs	r3, #0
 801144c:	4606      	mov	r6, r0
 801144e:	460f      	mov	r7, r1
 8011450:	f7ef fb62 	bl	8000b18 <__aeabi_dcmpeq>
 8011454:	2800      	cmp	r0, #0
 8011456:	d09a      	beq.n	801138e <_dtoa_r+0x616>
 8011458:	e7cb      	b.n	80113f2 <_dtoa_r+0x67a>
 801145a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801145c:	2a00      	cmp	r2, #0
 801145e:	f000 808b 	beq.w	8011578 <_dtoa_r+0x800>
 8011462:	9a06      	ldr	r2, [sp, #24]
 8011464:	2a01      	cmp	r2, #1
 8011466:	dc6e      	bgt.n	8011546 <_dtoa_r+0x7ce>
 8011468:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801146a:	2a00      	cmp	r2, #0
 801146c:	d067      	beq.n	801153e <_dtoa_r+0x7c6>
 801146e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011472:	9f07      	ldr	r7, [sp, #28]
 8011474:	9d05      	ldr	r5, [sp, #20]
 8011476:	9a05      	ldr	r2, [sp, #20]
 8011478:	2101      	movs	r1, #1
 801147a:	441a      	add	r2, r3
 801147c:	4620      	mov	r0, r4
 801147e:	9205      	str	r2, [sp, #20]
 8011480:	4498      	add	r8, r3
 8011482:	f000 fd04 	bl	8011e8e <__i2b>
 8011486:	4606      	mov	r6, r0
 8011488:	2d00      	cmp	r5, #0
 801148a:	dd0c      	ble.n	80114a6 <_dtoa_r+0x72e>
 801148c:	f1b8 0f00 	cmp.w	r8, #0
 8011490:	dd09      	ble.n	80114a6 <_dtoa_r+0x72e>
 8011492:	4545      	cmp	r5, r8
 8011494:	9a05      	ldr	r2, [sp, #20]
 8011496:	462b      	mov	r3, r5
 8011498:	bfa8      	it	ge
 801149a:	4643      	movge	r3, r8
 801149c:	1ad2      	subs	r2, r2, r3
 801149e:	9205      	str	r2, [sp, #20]
 80114a0:	1aed      	subs	r5, r5, r3
 80114a2:	eba8 0803 	sub.w	r8, r8, r3
 80114a6:	9b07      	ldr	r3, [sp, #28]
 80114a8:	b1eb      	cbz	r3, 80114e6 <_dtoa_r+0x76e>
 80114aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d067      	beq.n	8011580 <_dtoa_r+0x808>
 80114b0:	b18f      	cbz	r7, 80114d6 <_dtoa_r+0x75e>
 80114b2:	4631      	mov	r1, r6
 80114b4:	463a      	mov	r2, r7
 80114b6:	4620      	mov	r0, r4
 80114b8:	f000 fd88 	bl	8011fcc <__pow5mult>
 80114bc:	9a04      	ldr	r2, [sp, #16]
 80114be:	4601      	mov	r1, r0
 80114c0:	4606      	mov	r6, r0
 80114c2:	4620      	mov	r0, r4
 80114c4:	f000 fcec 	bl	8011ea0 <__multiply>
 80114c8:	9904      	ldr	r1, [sp, #16]
 80114ca:	9008      	str	r0, [sp, #32]
 80114cc:	4620      	mov	r0, r4
 80114ce:	f000 fc3e 	bl	8011d4e <_Bfree>
 80114d2:	9b08      	ldr	r3, [sp, #32]
 80114d4:	9304      	str	r3, [sp, #16]
 80114d6:	9b07      	ldr	r3, [sp, #28]
 80114d8:	1bda      	subs	r2, r3, r7
 80114da:	d004      	beq.n	80114e6 <_dtoa_r+0x76e>
 80114dc:	9904      	ldr	r1, [sp, #16]
 80114de:	4620      	mov	r0, r4
 80114e0:	f000 fd74 	bl	8011fcc <__pow5mult>
 80114e4:	9004      	str	r0, [sp, #16]
 80114e6:	2101      	movs	r1, #1
 80114e8:	4620      	mov	r0, r4
 80114ea:	f000 fcd0 	bl	8011e8e <__i2b>
 80114ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80114f0:	4607      	mov	r7, r0
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	f000 81d0 	beq.w	8011898 <_dtoa_r+0xb20>
 80114f8:	461a      	mov	r2, r3
 80114fa:	4601      	mov	r1, r0
 80114fc:	4620      	mov	r0, r4
 80114fe:	f000 fd65 	bl	8011fcc <__pow5mult>
 8011502:	9b06      	ldr	r3, [sp, #24]
 8011504:	2b01      	cmp	r3, #1
 8011506:	4607      	mov	r7, r0
 8011508:	dc40      	bgt.n	801158c <_dtoa_r+0x814>
 801150a:	9b00      	ldr	r3, [sp, #0]
 801150c:	2b00      	cmp	r3, #0
 801150e:	d139      	bne.n	8011584 <_dtoa_r+0x80c>
 8011510:	9b01      	ldr	r3, [sp, #4]
 8011512:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011516:	2b00      	cmp	r3, #0
 8011518:	d136      	bne.n	8011588 <_dtoa_r+0x810>
 801151a:	9b01      	ldr	r3, [sp, #4]
 801151c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011520:	0d1b      	lsrs	r3, r3, #20
 8011522:	051b      	lsls	r3, r3, #20
 8011524:	b12b      	cbz	r3, 8011532 <_dtoa_r+0x7ba>
 8011526:	9b05      	ldr	r3, [sp, #20]
 8011528:	3301      	adds	r3, #1
 801152a:	9305      	str	r3, [sp, #20]
 801152c:	f108 0801 	add.w	r8, r8, #1
 8011530:	2301      	movs	r3, #1
 8011532:	9307      	str	r3, [sp, #28]
 8011534:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011536:	2b00      	cmp	r3, #0
 8011538:	d12a      	bne.n	8011590 <_dtoa_r+0x818>
 801153a:	2001      	movs	r0, #1
 801153c:	e030      	b.n	80115a0 <_dtoa_r+0x828>
 801153e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011540:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011544:	e795      	b.n	8011472 <_dtoa_r+0x6fa>
 8011546:	9b07      	ldr	r3, [sp, #28]
 8011548:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 801154c:	42bb      	cmp	r3, r7
 801154e:	bfbf      	itttt	lt
 8011550:	9b07      	ldrlt	r3, [sp, #28]
 8011552:	9707      	strlt	r7, [sp, #28]
 8011554:	1afa      	sublt	r2, r7, r3
 8011556:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8011558:	bfbb      	ittet	lt
 801155a:	189b      	addlt	r3, r3, r2
 801155c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801155e:	1bdf      	subge	r7, r3, r7
 8011560:	2700      	movlt	r7, #0
 8011562:	f1b9 0f00 	cmp.w	r9, #0
 8011566:	bfb5      	itete	lt
 8011568:	9b05      	ldrlt	r3, [sp, #20]
 801156a:	9d05      	ldrge	r5, [sp, #20]
 801156c:	eba3 0509 	sublt.w	r5, r3, r9
 8011570:	464b      	movge	r3, r9
 8011572:	bfb8      	it	lt
 8011574:	2300      	movlt	r3, #0
 8011576:	e77e      	b.n	8011476 <_dtoa_r+0x6fe>
 8011578:	9f07      	ldr	r7, [sp, #28]
 801157a:	9d05      	ldr	r5, [sp, #20]
 801157c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801157e:	e783      	b.n	8011488 <_dtoa_r+0x710>
 8011580:	9a07      	ldr	r2, [sp, #28]
 8011582:	e7ab      	b.n	80114dc <_dtoa_r+0x764>
 8011584:	2300      	movs	r3, #0
 8011586:	e7d4      	b.n	8011532 <_dtoa_r+0x7ba>
 8011588:	9b00      	ldr	r3, [sp, #0]
 801158a:	e7d2      	b.n	8011532 <_dtoa_r+0x7ba>
 801158c:	2300      	movs	r3, #0
 801158e:	9307      	str	r3, [sp, #28]
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8011596:	6918      	ldr	r0, [r3, #16]
 8011598:	f000 fc2b 	bl	8011df2 <__hi0bits>
 801159c:	f1c0 0020 	rsb	r0, r0, #32
 80115a0:	4440      	add	r0, r8
 80115a2:	f010 001f 	ands.w	r0, r0, #31
 80115a6:	d047      	beq.n	8011638 <_dtoa_r+0x8c0>
 80115a8:	f1c0 0320 	rsb	r3, r0, #32
 80115ac:	2b04      	cmp	r3, #4
 80115ae:	dd3b      	ble.n	8011628 <_dtoa_r+0x8b0>
 80115b0:	9b05      	ldr	r3, [sp, #20]
 80115b2:	f1c0 001c 	rsb	r0, r0, #28
 80115b6:	4403      	add	r3, r0
 80115b8:	9305      	str	r3, [sp, #20]
 80115ba:	4405      	add	r5, r0
 80115bc:	4480      	add	r8, r0
 80115be:	9b05      	ldr	r3, [sp, #20]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	dd05      	ble.n	80115d0 <_dtoa_r+0x858>
 80115c4:	461a      	mov	r2, r3
 80115c6:	9904      	ldr	r1, [sp, #16]
 80115c8:	4620      	mov	r0, r4
 80115ca:	f000 fd4d 	bl	8012068 <__lshift>
 80115ce:	9004      	str	r0, [sp, #16]
 80115d0:	f1b8 0f00 	cmp.w	r8, #0
 80115d4:	dd05      	ble.n	80115e2 <_dtoa_r+0x86a>
 80115d6:	4639      	mov	r1, r7
 80115d8:	4642      	mov	r2, r8
 80115da:	4620      	mov	r0, r4
 80115dc:	f000 fd44 	bl	8012068 <__lshift>
 80115e0:	4607      	mov	r7, r0
 80115e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80115e4:	b353      	cbz	r3, 801163c <_dtoa_r+0x8c4>
 80115e6:	4639      	mov	r1, r7
 80115e8:	9804      	ldr	r0, [sp, #16]
 80115ea:	f000 fd91 	bl	8012110 <__mcmp>
 80115ee:	2800      	cmp	r0, #0
 80115f0:	da24      	bge.n	801163c <_dtoa_r+0x8c4>
 80115f2:	2300      	movs	r3, #0
 80115f4:	220a      	movs	r2, #10
 80115f6:	9904      	ldr	r1, [sp, #16]
 80115f8:	4620      	mov	r0, r4
 80115fa:	f000 fbbf 	bl	8011d7c <__multadd>
 80115fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011600:	9004      	str	r0, [sp, #16]
 8011602:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8011606:	2b00      	cmp	r3, #0
 8011608:	f000 814d 	beq.w	80118a6 <_dtoa_r+0xb2e>
 801160c:	2300      	movs	r3, #0
 801160e:	4631      	mov	r1, r6
 8011610:	220a      	movs	r2, #10
 8011612:	4620      	mov	r0, r4
 8011614:	f000 fbb2 	bl	8011d7c <__multadd>
 8011618:	9b02      	ldr	r3, [sp, #8]
 801161a:	2b00      	cmp	r3, #0
 801161c:	4606      	mov	r6, r0
 801161e:	dc4f      	bgt.n	80116c0 <_dtoa_r+0x948>
 8011620:	9b06      	ldr	r3, [sp, #24]
 8011622:	2b02      	cmp	r3, #2
 8011624:	dd4c      	ble.n	80116c0 <_dtoa_r+0x948>
 8011626:	e011      	b.n	801164c <_dtoa_r+0x8d4>
 8011628:	d0c9      	beq.n	80115be <_dtoa_r+0x846>
 801162a:	9a05      	ldr	r2, [sp, #20]
 801162c:	331c      	adds	r3, #28
 801162e:	441a      	add	r2, r3
 8011630:	9205      	str	r2, [sp, #20]
 8011632:	441d      	add	r5, r3
 8011634:	4498      	add	r8, r3
 8011636:	e7c2      	b.n	80115be <_dtoa_r+0x846>
 8011638:	4603      	mov	r3, r0
 801163a:	e7f6      	b.n	801162a <_dtoa_r+0x8b2>
 801163c:	f1b9 0f00 	cmp.w	r9, #0
 8011640:	dc38      	bgt.n	80116b4 <_dtoa_r+0x93c>
 8011642:	9b06      	ldr	r3, [sp, #24]
 8011644:	2b02      	cmp	r3, #2
 8011646:	dd35      	ble.n	80116b4 <_dtoa_r+0x93c>
 8011648:	f8cd 9008 	str.w	r9, [sp, #8]
 801164c:	9b02      	ldr	r3, [sp, #8]
 801164e:	b963      	cbnz	r3, 801166a <_dtoa_r+0x8f2>
 8011650:	4639      	mov	r1, r7
 8011652:	2205      	movs	r2, #5
 8011654:	4620      	mov	r0, r4
 8011656:	f000 fb91 	bl	8011d7c <__multadd>
 801165a:	4601      	mov	r1, r0
 801165c:	4607      	mov	r7, r0
 801165e:	9804      	ldr	r0, [sp, #16]
 8011660:	f000 fd56 	bl	8012110 <__mcmp>
 8011664:	2800      	cmp	r0, #0
 8011666:	f73f adcc 	bgt.w	8011202 <_dtoa_r+0x48a>
 801166a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801166c:	465d      	mov	r5, fp
 801166e:	ea6f 0a03 	mvn.w	sl, r3
 8011672:	f04f 0900 	mov.w	r9, #0
 8011676:	4639      	mov	r1, r7
 8011678:	4620      	mov	r0, r4
 801167a:	f000 fb68 	bl	8011d4e <_Bfree>
 801167e:	2e00      	cmp	r6, #0
 8011680:	f43f aeb7 	beq.w	80113f2 <_dtoa_r+0x67a>
 8011684:	f1b9 0f00 	cmp.w	r9, #0
 8011688:	d005      	beq.n	8011696 <_dtoa_r+0x91e>
 801168a:	45b1      	cmp	r9, r6
 801168c:	d003      	beq.n	8011696 <_dtoa_r+0x91e>
 801168e:	4649      	mov	r1, r9
 8011690:	4620      	mov	r0, r4
 8011692:	f000 fb5c 	bl	8011d4e <_Bfree>
 8011696:	4631      	mov	r1, r6
 8011698:	4620      	mov	r0, r4
 801169a:	f000 fb58 	bl	8011d4e <_Bfree>
 801169e:	e6a8      	b.n	80113f2 <_dtoa_r+0x67a>
 80116a0:	2700      	movs	r7, #0
 80116a2:	463e      	mov	r6, r7
 80116a4:	e7e1      	b.n	801166a <_dtoa_r+0x8f2>
 80116a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80116aa:	463e      	mov	r6, r7
 80116ac:	e5a9      	b.n	8011202 <_dtoa_r+0x48a>
 80116ae:	bf00      	nop
 80116b0:	40240000 	.word	0x40240000
 80116b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116b6:	f8cd 9008 	str.w	r9, [sp, #8]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	f000 80fa 	beq.w	80118b4 <_dtoa_r+0xb3c>
 80116c0:	2d00      	cmp	r5, #0
 80116c2:	dd05      	ble.n	80116d0 <_dtoa_r+0x958>
 80116c4:	4631      	mov	r1, r6
 80116c6:	462a      	mov	r2, r5
 80116c8:	4620      	mov	r0, r4
 80116ca:	f000 fccd 	bl	8012068 <__lshift>
 80116ce:	4606      	mov	r6, r0
 80116d0:	9b07      	ldr	r3, [sp, #28]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d04c      	beq.n	8011770 <_dtoa_r+0x9f8>
 80116d6:	6871      	ldr	r1, [r6, #4]
 80116d8:	4620      	mov	r0, r4
 80116da:	f000 fb04 	bl	8011ce6 <_Balloc>
 80116de:	6932      	ldr	r2, [r6, #16]
 80116e0:	3202      	adds	r2, #2
 80116e2:	4605      	mov	r5, r0
 80116e4:	0092      	lsls	r2, r2, #2
 80116e6:	f106 010c 	add.w	r1, r6, #12
 80116ea:	300c      	adds	r0, #12
 80116ec:	f000 faf0 	bl	8011cd0 <memcpy>
 80116f0:	2201      	movs	r2, #1
 80116f2:	4629      	mov	r1, r5
 80116f4:	4620      	mov	r0, r4
 80116f6:	f000 fcb7 	bl	8012068 <__lshift>
 80116fa:	9b00      	ldr	r3, [sp, #0]
 80116fc:	f8cd b014 	str.w	fp, [sp, #20]
 8011700:	f003 0301 	and.w	r3, r3, #1
 8011704:	46b1      	mov	r9, r6
 8011706:	9307      	str	r3, [sp, #28]
 8011708:	4606      	mov	r6, r0
 801170a:	4639      	mov	r1, r7
 801170c:	9804      	ldr	r0, [sp, #16]
 801170e:	f7ff faa5 	bl	8010c5c <quorem>
 8011712:	4649      	mov	r1, r9
 8011714:	4605      	mov	r5, r0
 8011716:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801171a:	9804      	ldr	r0, [sp, #16]
 801171c:	f000 fcf8 	bl	8012110 <__mcmp>
 8011720:	4632      	mov	r2, r6
 8011722:	9000      	str	r0, [sp, #0]
 8011724:	4639      	mov	r1, r7
 8011726:	4620      	mov	r0, r4
 8011728:	f000 fd0c 	bl	8012144 <__mdiff>
 801172c:	68c3      	ldr	r3, [r0, #12]
 801172e:	4602      	mov	r2, r0
 8011730:	bb03      	cbnz	r3, 8011774 <_dtoa_r+0x9fc>
 8011732:	4601      	mov	r1, r0
 8011734:	9008      	str	r0, [sp, #32]
 8011736:	9804      	ldr	r0, [sp, #16]
 8011738:	f000 fcea 	bl	8012110 <__mcmp>
 801173c:	9a08      	ldr	r2, [sp, #32]
 801173e:	4603      	mov	r3, r0
 8011740:	4611      	mov	r1, r2
 8011742:	4620      	mov	r0, r4
 8011744:	9308      	str	r3, [sp, #32]
 8011746:	f000 fb02 	bl	8011d4e <_Bfree>
 801174a:	9b08      	ldr	r3, [sp, #32]
 801174c:	b9a3      	cbnz	r3, 8011778 <_dtoa_r+0xa00>
 801174e:	9a06      	ldr	r2, [sp, #24]
 8011750:	b992      	cbnz	r2, 8011778 <_dtoa_r+0xa00>
 8011752:	9a07      	ldr	r2, [sp, #28]
 8011754:	b982      	cbnz	r2, 8011778 <_dtoa_r+0xa00>
 8011756:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801175a:	d029      	beq.n	80117b0 <_dtoa_r+0xa38>
 801175c:	9b00      	ldr	r3, [sp, #0]
 801175e:	2b00      	cmp	r3, #0
 8011760:	dd01      	ble.n	8011766 <_dtoa_r+0x9ee>
 8011762:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8011766:	9b05      	ldr	r3, [sp, #20]
 8011768:	1c5d      	adds	r5, r3, #1
 801176a:	f883 8000 	strb.w	r8, [r3]
 801176e:	e782      	b.n	8011676 <_dtoa_r+0x8fe>
 8011770:	4630      	mov	r0, r6
 8011772:	e7c2      	b.n	80116fa <_dtoa_r+0x982>
 8011774:	2301      	movs	r3, #1
 8011776:	e7e3      	b.n	8011740 <_dtoa_r+0x9c8>
 8011778:	9a00      	ldr	r2, [sp, #0]
 801177a:	2a00      	cmp	r2, #0
 801177c:	db04      	blt.n	8011788 <_dtoa_r+0xa10>
 801177e:	d125      	bne.n	80117cc <_dtoa_r+0xa54>
 8011780:	9a06      	ldr	r2, [sp, #24]
 8011782:	bb1a      	cbnz	r2, 80117cc <_dtoa_r+0xa54>
 8011784:	9a07      	ldr	r2, [sp, #28]
 8011786:	bb0a      	cbnz	r2, 80117cc <_dtoa_r+0xa54>
 8011788:	2b00      	cmp	r3, #0
 801178a:	ddec      	ble.n	8011766 <_dtoa_r+0x9ee>
 801178c:	2201      	movs	r2, #1
 801178e:	9904      	ldr	r1, [sp, #16]
 8011790:	4620      	mov	r0, r4
 8011792:	f000 fc69 	bl	8012068 <__lshift>
 8011796:	4639      	mov	r1, r7
 8011798:	9004      	str	r0, [sp, #16]
 801179a:	f000 fcb9 	bl	8012110 <__mcmp>
 801179e:	2800      	cmp	r0, #0
 80117a0:	dc03      	bgt.n	80117aa <_dtoa_r+0xa32>
 80117a2:	d1e0      	bne.n	8011766 <_dtoa_r+0x9ee>
 80117a4:	f018 0f01 	tst.w	r8, #1
 80117a8:	d0dd      	beq.n	8011766 <_dtoa_r+0x9ee>
 80117aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80117ae:	d1d8      	bne.n	8011762 <_dtoa_r+0x9ea>
 80117b0:	9b05      	ldr	r3, [sp, #20]
 80117b2:	9a05      	ldr	r2, [sp, #20]
 80117b4:	1c5d      	adds	r5, r3, #1
 80117b6:	2339      	movs	r3, #57	; 0x39
 80117b8:	7013      	strb	r3, [r2, #0]
 80117ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80117be:	2b39      	cmp	r3, #57	; 0x39
 80117c0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80117c4:	d04f      	beq.n	8011866 <_dtoa_r+0xaee>
 80117c6:	3301      	adds	r3, #1
 80117c8:	7013      	strb	r3, [r2, #0]
 80117ca:	e754      	b.n	8011676 <_dtoa_r+0x8fe>
 80117cc:	9a05      	ldr	r2, [sp, #20]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	f102 0501 	add.w	r5, r2, #1
 80117d4:	dd06      	ble.n	80117e4 <_dtoa_r+0xa6c>
 80117d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80117da:	d0e9      	beq.n	80117b0 <_dtoa_r+0xa38>
 80117dc:	f108 0801 	add.w	r8, r8, #1
 80117e0:	9b05      	ldr	r3, [sp, #20]
 80117e2:	e7c2      	b.n	801176a <_dtoa_r+0x9f2>
 80117e4:	9a02      	ldr	r2, [sp, #8]
 80117e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80117ea:	eba5 030b 	sub.w	r3, r5, fp
 80117ee:	4293      	cmp	r3, r2
 80117f0:	d021      	beq.n	8011836 <_dtoa_r+0xabe>
 80117f2:	2300      	movs	r3, #0
 80117f4:	220a      	movs	r2, #10
 80117f6:	9904      	ldr	r1, [sp, #16]
 80117f8:	4620      	mov	r0, r4
 80117fa:	f000 fabf 	bl	8011d7c <__multadd>
 80117fe:	45b1      	cmp	r9, r6
 8011800:	9004      	str	r0, [sp, #16]
 8011802:	f04f 0300 	mov.w	r3, #0
 8011806:	f04f 020a 	mov.w	r2, #10
 801180a:	4649      	mov	r1, r9
 801180c:	4620      	mov	r0, r4
 801180e:	d105      	bne.n	801181c <_dtoa_r+0xaa4>
 8011810:	f000 fab4 	bl	8011d7c <__multadd>
 8011814:	4681      	mov	r9, r0
 8011816:	4606      	mov	r6, r0
 8011818:	9505      	str	r5, [sp, #20]
 801181a:	e776      	b.n	801170a <_dtoa_r+0x992>
 801181c:	f000 faae 	bl	8011d7c <__multadd>
 8011820:	4631      	mov	r1, r6
 8011822:	4681      	mov	r9, r0
 8011824:	2300      	movs	r3, #0
 8011826:	220a      	movs	r2, #10
 8011828:	4620      	mov	r0, r4
 801182a:	f000 faa7 	bl	8011d7c <__multadd>
 801182e:	4606      	mov	r6, r0
 8011830:	e7f2      	b.n	8011818 <_dtoa_r+0xaa0>
 8011832:	f04f 0900 	mov.w	r9, #0
 8011836:	2201      	movs	r2, #1
 8011838:	9904      	ldr	r1, [sp, #16]
 801183a:	4620      	mov	r0, r4
 801183c:	f000 fc14 	bl	8012068 <__lshift>
 8011840:	4639      	mov	r1, r7
 8011842:	9004      	str	r0, [sp, #16]
 8011844:	f000 fc64 	bl	8012110 <__mcmp>
 8011848:	2800      	cmp	r0, #0
 801184a:	dcb6      	bgt.n	80117ba <_dtoa_r+0xa42>
 801184c:	d102      	bne.n	8011854 <_dtoa_r+0xadc>
 801184e:	f018 0f01 	tst.w	r8, #1
 8011852:	d1b2      	bne.n	80117ba <_dtoa_r+0xa42>
 8011854:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011858:	2b30      	cmp	r3, #48	; 0x30
 801185a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 801185e:	f47f af0a 	bne.w	8011676 <_dtoa_r+0x8fe>
 8011862:	4615      	mov	r5, r2
 8011864:	e7f6      	b.n	8011854 <_dtoa_r+0xadc>
 8011866:	4593      	cmp	fp, r2
 8011868:	d105      	bne.n	8011876 <_dtoa_r+0xafe>
 801186a:	2331      	movs	r3, #49	; 0x31
 801186c:	f10a 0a01 	add.w	sl, sl, #1
 8011870:	f88b 3000 	strb.w	r3, [fp]
 8011874:	e6ff      	b.n	8011676 <_dtoa_r+0x8fe>
 8011876:	4615      	mov	r5, r2
 8011878:	e79f      	b.n	80117ba <_dtoa_r+0xa42>
 801187a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80118e0 <_dtoa_r+0xb68>
 801187e:	e007      	b.n	8011890 <_dtoa_r+0xb18>
 8011880:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011882:	f8df b060 	ldr.w	fp, [pc, #96]	; 80118e4 <_dtoa_r+0xb6c>
 8011886:	b11b      	cbz	r3, 8011890 <_dtoa_r+0xb18>
 8011888:	f10b 0308 	add.w	r3, fp, #8
 801188c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801188e:	6013      	str	r3, [r2, #0]
 8011890:	4658      	mov	r0, fp
 8011892:	b017      	add	sp, #92	; 0x5c
 8011894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011898:	9b06      	ldr	r3, [sp, #24]
 801189a:	2b01      	cmp	r3, #1
 801189c:	f77f ae35 	ble.w	801150a <_dtoa_r+0x792>
 80118a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80118a2:	9307      	str	r3, [sp, #28]
 80118a4:	e649      	b.n	801153a <_dtoa_r+0x7c2>
 80118a6:	9b02      	ldr	r3, [sp, #8]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	dc03      	bgt.n	80118b4 <_dtoa_r+0xb3c>
 80118ac:	9b06      	ldr	r3, [sp, #24]
 80118ae:	2b02      	cmp	r3, #2
 80118b0:	f73f aecc 	bgt.w	801164c <_dtoa_r+0x8d4>
 80118b4:	465d      	mov	r5, fp
 80118b6:	4639      	mov	r1, r7
 80118b8:	9804      	ldr	r0, [sp, #16]
 80118ba:	f7ff f9cf 	bl	8010c5c <quorem>
 80118be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80118c2:	f805 8b01 	strb.w	r8, [r5], #1
 80118c6:	9a02      	ldr	r2, [sp, #8]
 80118c8:	eba5 030b 	sub.w	r3, r5, fp
 80118cc:	429a      	cmp	r2, r3
 80118ce:	ddb0      	ble.n	8011832 <_dtoa_r+0xaba>
 80118d0:	2300      	movs	r3, #0
 80118d2:	220a      	movs	r2, #10
 80118d4:	9904      	ldr	r1, [sp, #16]
 80118d6:	4620      	mov	r0, r4
 80118d8:	f000 fa50 	bl	8011d7c <__multadd>
 80118dc:	9004      	str	r0, [sp, #16]
 80118de:	e7ea      	b.n	80118b6 <_dtoa_r+0xb3e>
 80118e0:	08015544 	.word	0x08015544
 80118e4:	080152b6 	.word	0x080152b6

080118e8 <__sflush_r>:
 80118e8:	898a      	ldrh	r2, [r1, #12]
 80118ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118ee:	4605      	mov	r5, r0
 80118f0:	0710      	lsls	r0, r2, #28
 80118f2:	460c      	mov	r4, r1
 80118f4:	d458      	bmi.n	80119a8 <__sflush_r+0xc0>
 80118f6:	684b      	ldr	r3, [r1, #4]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	dc05      	bgt.n	8011908 <__sflush_r+0x20>
 80118fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80118fe:	2b00      	cmp	r3, #0
 8011900:	dc02      	bgt.n	8011908 <__sflush_r+0x20>
 8011902:	2000      	movs	r0, #0
 8011904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011908:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801190a:	2e00      	cmp	r6, #0
 801190c:	d0f9      	beq.n	8011902 <__sflush_r+0x1a>
 801190e:	2300      	movs	r3, #0
 8011910:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011914:	682f      	ldr	r7, [r5, #0]
 8011916:	6a21      	ldr	r1, [r4, #32]
 8011918:	602b      	str	r3, [r5, #0]
 801191a:	d032      	beq.n	8011982 <__sflush_r+0x9a>
 801191c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801191e:	89a3      	ldrh	r3, [r4, #12]
 8011920:	075a      	lsls	r2, r3, #29
 8011922:	d505      	bpl.n	8011930 <__sflush_r+0x48>
 8011924:	6863      	ldr	r3, [r4, #4]
 8011926:	1ac0      	subs	r0, r0, r3
 8011928:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801192a:	b10b      	cbz	r3, 8011930 <__sflush_r+0x48>
 801192c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801192e:	1ac0      	subs	r0, r0, r3
 8011930:	2300      	movs	r3, #0
 8011932:	4602      	mov	r2, r0
 8011934:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011936:	6a21      	ldr	r1, [r4, #32]
 8011938:	4628      	mov	r0, r5
 801193a:	47b0      	blx	r6
 801193c:	1c43      	adds	r3, r0, #1
 801193e:	89a3      	ldrh	r3, [r4, #12]
 8011940:	d106      	bne.n	8011950 <__sflush_r+0x68>
 8011942:	6829      	ldr	r1, [r5, #0]
 8011944:	291d      	cmp	r1, #29
 8011946:	d848      	bhi.n	80119da <__sflush_r+0xf2>
 8011948:	4a29      	ldr	r2, [pc, #164]	; (80119f0 <__sflush_r+0x108>)
 801194a:	40ca      	lsrs	r2, r1
 801194c:	07d6      	lsls	r6, r2, #31
 801194e:	d544      	bpl.n	80119da <__sflush_r+0xf2>
 8011950:	2200      	movs	r2, #0
 8011952:	6062      	str	r2, [r4, #4]
 8011954:	04d9      	lsls	r1, r3, #19
 8011956:	6922      	ldr	r2, [r4, #16]
 8011958:	6022      	str	r2, [r4, #0]
 801195a:	d504      	bpl.n	8011966 <__sflush_r+0x7e>
 801195c:	1c42      	adds	r2, r0, #1
 801195e:	d101      	bne.n	8011964 <__sflush_r+0x7c>
 8011960:	682b      	ldr	r3, [r5, #0]
 8011962:	b903      	cbnz	r3, 8011966 <__sflush_r+0x7e>
 8011964:	6560      	str	r0, [r4, #84]	; 0x54
 8011966:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011968:	602f      	str	r7, [r5, #0]
 801196a:	2900      	cmp	r1, #0
 801196c:	d0c9      	beq.n	8011902 <__sflush_r+0x1a>
 801196e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011972:	4299      	cmp	r1, r3
 8011974:	d002      	beq.n	801197c <__sflush_r+0x94>
 8011976:	4628      	mov	r0, r5
 8011978:	f000 fc9e 	bl	80122b8 <_free_r>
 801197c:	2000      	movs	r0, #0
 801197e:	6360      	str	r0, [r4, #52]	; 0x34
 8011980:	e7c0      	b.n	8011904 <__sflush_r+0x1c>
 8011982:	2301      	movs	r3, #1
 8011984:	4628      	mov	r0, r5
 8011986:	47b0      	blx	r6
 8011988:	1c41      	adds	r1, r0, #1
 801198a:	d1c8      	bne.n	801191e <__sflush_r+0x36>
 801198c:	682b      	ldr	r3, [r5, #0]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d0c5      	beq.n	801191e <__sflush_r+0x36>
 8011992:	2b1d      	cmp	r3, #29
 8011994:	d001      	beq.n	801199a <__sflush_r+0xb2>
 8011996:	2b16      	cmp	r3, #22
 8011998:	d101      	bne.n	801199e <__sflush_r+0xb6>
 801199a:	602f      	str	r7, [r5, #0]
 801199c:	e7b1      	b.n	8011902 <__sflush_r+0x1a>
 801199e:	89a3      	ldrh	r3, [r4, #12]
 80119a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119a4:	81a3      	strh	r3, [r4, #12]
 80119a6:	e7ad      	b.n	8011904 <__sflush_r+0x1c>
 80119a8:	690f      	ldr	r7, [r1, #16]
 80119aa:	2f00      	cmp	r7, #0
 80119ac:	d0a9      	beq.n	8011902 <__sflush_r+0x1a>
 80119ae:	0793      	lsls	r3, r2, #30
 80119b0:	680e      	ldr	r6, [r1, #0]
 80119b2:	bf08      	it	eq
 80119b4:	694b      	ldreq	r3, [r1, #20]
 80119b6:	600f      	str	r7, [r1, #0]
 80119b8:	bf18      	it	ne
 80119ba:	2300      	movne	r3, #0
 80119bc:	eba6 0807 	sub.w	r8, r6, r7
 80119c0:	608b      	str	r3, [r1, #8]
 80119c2:	f1b8 0f00 	cmp.w	r8, #0
 80119c6:	dd9c      	ble.n	8011902 <__sflush_r+0x1a>
 80119c8:	4643      	mov	r3, r8
 80119ca:	463a      	mov	r2, r7
 80119cc:	6a21      	ldr	r1, [r4, #32]
 80119ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80119d0:	4628      	mov	r0, r5
 80119d2:	47b0      	blx	r6
 80119d4:	2800      	cmp	r0, #0
 80119d6:	dc06      	bgt.n	80119e6 <__sflush_r+0xfe>
 80119d8:	89a3      	ldrh	r3, [r4, #12]
 80119da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119de:	81a3      	strh	r3, [r4, #12]
 80119e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80119e4:	e78e      	b.n	8011904 <__sflush_r+0x1c>
 80119e6:	4407      	add	r7, r0
 80119e8:	eba8 0800 	sub.w	r8, r8, r0
 80119ec:	e7e9      	b.n	80119c2 <__sflush_r+0xda>
 80119ee:	bf00      	nop
 80119f0:	20400001 	.word	0x20400001

080119f4 <_fflush_r>:
 80119f4:	b538      	push	{r3, r4, r5, lr}
 80119f6:	690b      	ldr	r3, [r1, #16]
 80119f8:	4605      	mov	r5, r0
 80119fa:	460c      	mov	r4, r1
 80119fc:	b1db      	cbz	r3, 8011a36 <_fflush_r+0x42>
 80119fe:	b118      	cbz	r0, 8011a08 <_fflush_r+0x14>
 8011a00:	6983      	ldr	r3, [r0, #24]
 8011a02:	b90b      	cbnz	r3, 8011a08 <_fflush_r+0x14>
 8011a04:	f000 f860 	bl	8011ac8 <__sinit>
 8011a08:	4b0c      	ldr	r3, [pc, #48]	; (8011a3c <_fflush_r+0x48>)
 8011a0a:	429c      	cmp	r4, r3
 8011a0c:	d109      	bne.n	8011a22 <_fflush_r+0x2e>
 8011a0e:	686c      	ldr	r4, [r5, #4]
 8011a10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a14:	b17b      	cbz	r3, 8011a36 <_fflush_r+0x42>
 8011a16:	4621      	mov	r1, r4
 8011a18:	4628      	mov	r0, r5
 8011a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a1e:	f7ff bf63 	b.w	80118e8 <__sflush_r>
 8011a22:	4b07      	ldr	r3, [pc, #28]	; (8011a40 <_fflush_r+0x4c>)
 8011a24:	429c      	cmp	r4, r3
 8011a26:	d101      	bne.n	8011a2c <_fflush_r+0x38>
 8011a28:	68ac      	ldr	r4, [r5, #8]
 8011a2a:	e7f1      	b.n	8011a10 <_fflush_r+0x1c>
 8011a2c:	4b05      	ldr	r3, [pc, #20]	; (8011a44 <_fflush_r+0x50>)
 8011a2e:	429c      	cmp	r4, r3
 8011a30:	bf08      	it	eq
 8011a32:	68ec      	ldreq	r4, [r5, #12]
 8011a34:	e7ec      	b.n	8011a10 <_fflush_r+0x1c>
 8011a36:	2000      	movs	r0, #0
 8011a38:	bd38      	pop	{r3, r4, r5, pc}
 8011a3a:	bf00      	nop
 8011a3c:	080152e4 	.word	0x080152e4
 8011a40:	08015304 	.word	0x08015304
 8011a44:	080152c4 	.word	0x080152c4

08011a48 <std>:
 8011a48:	2300      	movs	r3, #0
 8011a4a:	b510      	push	{r4, lr}
 8011a4c:	4604      	mov	r4, r0
 8011a4e:	e9c0 3300 	strd	r3, r3, [r0]
 8011a52:	6083      	str	r3, [r0, #8]
 8011a54:	8181      	strh	r1, [r0, #12]
 8011a56:	6643      	str	r3, [r0, #100]	; 0x64
 8011a58:	81c2      	strh	r2, [r0, #14]
 8011a5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011a5e:	6183      	str	r3, [r0, #24]
 8011a60:	4619      	mov	r1, r3
 8011a62:	2208      	movs	r2, #8
 8011a64:	305c      	adds	r0, #92	; 0x5c
 8011a66:	f7fe fb15 	bl	8010094 <memset>
 8011a6a:	4b05      	ldr	r3, [pc, #20]	; (8011a80 <std+0x38>)
 8011a6c:	6263      	str	r3, [r4, #36]	; 0x24
 8011a6e:	4b05      	ldr	r3, [pc, #20]	; (8011a84 <std+0x3c>)
 8011a70:	62a3      	str	r3, [r4, #40]	; 0x28
 8011a72:	4b05      	ldr	r3, [pc, #20]	; (8011a88 <std+0x40>)
 8011a74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011a76:	4b05      	ldr	r3, [pc, #20]	; (8011a8c <std+0x44>)
 8011a78:	6224      	str	r4, [r4, #32]
 8011a7a:	6323      	str	r3, [r4, #48]	; 0x30
 8011a7c:	bd10      	pop	{r4, pc}
 8011a7e:	bf00      	nop
 8011a80:	0801294d 	.word	0x0801294d
 8011a84:	0801296f 	.word	0x0801296f
 8011a88:	080129a7 	.word	0x080129a7
 8011a8c:	080129cb 	.word	0x080129cb

08011a90 <_cleanup_r>:
 8011a90:	4901      	ldr	r1, [pc, #4]	; (8011a98 <_cleanup_r+0x8>)
 8011a92:	f000 b885 	b.w	8011ba0 <_fwalk_reent>
 8011a96:	bf00      	nop
 8011a98:	080119f5 	.word	0x080119f5

08011a9c <__sfmoreglue>:
 8011a9c:	b570      	push	{r4, r5, r6, lr}
 8011a9e:	1e4a      	subs	r2, r1, #1
 8011aa0:	2568      	movs	r5, #104	; 0x68
 8011aa2:	4355      	muls	r5, r2
 8011aa4:	460e      	mov	r6, r1
 8011aa6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011aaa:	f000 fc53 	bl	8012354 <_malloc_r>
 8011aae:	4604      	mov	r4, r0
 8011ab0:	b140      	cbz	r0, 8011ac4 <__sfmoreglue+0x28>
 8011ab2:	2100      	movs	r1, #0
 8011ab4:	e9c0 1600 	strd	r1, r6, [r0]
 8011ab8:	300c      	adds	r0, #12
 8011aba:	60a0      	str	r0, [r4, #8]
 8011abc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011ac0:	f7fe fae8 	bl	8010094 <memset>
 8011ac4:	4620      	mov	r0, r4
 8011ac6:	bd70      	pop	{r4, r5, r6, pc}

08011ac8 <__sinit>:
 8011ac8:	6983      	ldr	r3, [r0, #24]
 8011aca:	b510      	push	{r4, lr}
 8011acc:	4604      	mov	r4, r0
 8011ace:	bb33      	cbnz	r3, 8011b1e <__sinit+0x56>
 8011ad0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011ad4:	6503      	str	r3, [r0, #80]	; 0x50
 8011ad6:	4b12      	ldr	r3, [pc, #72]	; (8011b20 <__sinit+0x58>)
 8011ad8:	4a12      	ldr	r2, [pc, #72]	; (8011b24 <__sinit+0x5c>)
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	6282      	str	r2, [r0, #40]	; 0x28
 8011ade:	4298      	cmp	r0, r3
 8011ae0:	bf04      	itt	eq
 8011ae2:	2301      	moveq	r3, #1
 8011ae4:	6183      	streq	r3, [r0, #24]
 8011ae6:	f000 f81f 	bl	8011b28 <__sfp>
 8011aea:	6060      	str	r0, [r4, #4]
 8011aec:	4620      	mov	r0, r4
 8011aee:	f000 f81b 	bl	8011b28 <__sfp>
 8011af2:	60a0      	str	r0, [r4, #8]
 8011af4:	4620      	mov	r0, r4
 8011af6:	f000 f817 	bl	8011b28 <__sfp>
 8011afa:	2200      	movs	r2, #0
 8011afc:	60e0      	str	r0, [r4, #12]
 8011afe:	2104      	movs	r1, #4
 8011b00:	6860      	ldr	r0, [r4, #4]
 8011b02:	f7ff ffa1 	bl	8011a48 <std>
 8011b06:	2201      	movs	r2, #1
 8011b08:	2109      	movs	r1, #9
 8011b0a:	68a0      	ldr	r0, [r4, #8]
 8011b0c:	f7ff ff9c 	bl	8011a48 <std>
 8011b10:	2202      	movs	r2, #2
 8011b12:	2112      	movs	r1, #18
 8011b14:	68e0      	ldr	r0, [r4, #12]
 8011b16:	f7ff ff97 	bl	8011a48 <std>
 8011b1a:	2301      	movs	r3, #1
 8011b1c:	61a3      	str	r3, [r4, #24]
 8011b1e:	bd10      	pop	{r4, pc}
 8011b20:	08015280 	.word	0x08015280
 8011b24:	08011a91 	.word	0x08011a91

08011b28 <__sfp>:
 8011b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b2a:	4b1b      	ldr	r3, [pc, #108]	; (8011b98 <__sfp+0x70>)
 8011b2c:	681e      	ldr	r6, [r3, #0]
 8011b2e:	69b3      	ldr	r3, [r6, #24]
 8011b30:	4607      	mov	r7, r0
 8011b32:	b913      	cbnz	r3, 8011b3a <__sfp+0x12>
 8011b34:	4630      	mov	r0, r6
 8011b36:	f7ff ffc7 	bl	8011ac8 <__sinit>
 8011b3a:	3648      	adds	r6, #72	; 0x48
 8011b3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011b40:	3b01      	subs	r3, #1
 8011b42:	d503      	bpl.n	8011b4c <__sfp+0x24>
 8011b44:	6833      	ldr	r3, [r6, #0]
 8011b46:	b133      	cbz	r3, 8011b56 <__sfp+0x2e>
 8011b48:	6836      	ldr	r6, [r6, #0]
 8011b4a:	e7f7      	b.n	8011b3c <__sfp+0x14>
 8011b4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011b50:	b16d      	cbz	r5, 8011b6e <__sfp+0x46>
 8011b52:	3468      	adds	r4, #104	; 0x68
 8011b54:	e7f4      	b.n	8011b40 <__sfp+0x18>
 8011b56:	2104      	movs	r1, #4
 8011b58:	4638      	mov	r0, r7
 8011b5a:	f7ff ff9f 	bl	8011a9c <__sfmoreglue>
 8011b5e:	6030      	str	r0, [r6, #0]
 8011b60:	2800      	cmp	r0, #0
 8011b62:	d1f1      	bne.n	8011b48 <__sfp+0x20>
 8011b64:	230c      	movs	r3, #12
 8011b66:	603b      	str	r3, [r7, #0]
 8011b68:	4604      	mov	r4, r0
 8011b6a:	4620      	mov	r0, r4
 8011b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b6e:	4b0b      	ldr	r3, [pc, #44]	; (8011b9c <__sfp+0x74>)
 8011b70:	6665      	str	r5, [r4, #100]	; 0x64
 8011b72:	e9c4 5500 	strd	r5, r5, [r4]
 8011b76:	60a5      	str	r5, [r4, #8]
 8011b78:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011b7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011b80:	2208      	movs	r2, #8
 8011b82:	4629      	mov	r1, r5
 8011b84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011b88:	f7fe fa84 	bl	8010094 <memset>
 8011b8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011b90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011b94:	e7e9      	b.n	8011b6a <__sfp+0x42>
 8011b96:	bf00      	nop
 8011b98:	08015280 	.word	0x08015280
 8011b9c:	ffff0001 	.word	0xffff0001

08011ba0 <_fwalk_reent>:
 8011ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ba4:	4680      	mov	r8, r0
 8011ba6:	4689      	mov	r9, r1
 8011ba8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011bac:	2600      	movs	r6, #0
 8011bae:	b914      	cbnz	r4, 8011bb6 <_fwalk_reent+0x16>
 8011bb0:	4630      	mov	r0, r6
 8011bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bb6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011bba:	3f01      	subs	r7, #1
 8011bbc:	d501      	bpl.n	8011bc2 <_fwalk_reent+0x22>
 8011bbe:	6824      	ldr	r4, [r4, #0]
 8011bc0:	e7f5      	b.n	8011bae <_fwalk_reent+0xe>
 8011bc2:	89ab      	ldrh	r3, [r5, #12]
 8011bc4:	2b01      	cmp	r3, #1
 8011bc6:	d907      	bls.n	8011bd8 <_fwalk_reent+0x38>
 8011bc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011bcc:	3301      	adds	r3, #1
 8011bce:	d003      	beq.n	8011bd8 <_fwalk_reent+0x38>
 8011bd0:	4629      	mov	r1, r5
 8011bd2:	4640      	mov	r0, r8
 8011bd4:	47c8      	blx	r9
 8011bd6:	4306      	orrs	r6, r0
 8011bd8:	3568      	adds	r5, #104	; 0x68
 8011bda:	e7ee      	b.n	8011bba <_fwalk_reent+0x1a>

08011bdc <_localeconv_r>:
 8011bdc:	4b04      	ldr	r3, [pc, #16]	; (8011bf0 <_localeconv_r+0x14>)
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	6a18      	ldr	r0, [r3, #32]
 8011be2:	4b04      	ldr	r3, [pc, #16]	; (8011bf4 <_localeconv_r+0x18>)
 8011be4:	2800      	cmp	r0, #0
 8011be6:	bf08      	it	eq
 8011be8:	4618      	moveq	r0, r3
 8011bea:	30f0      	adds	r0, #240	; 0xf0
 8011bec:	4770      	bx	lr
 8011bee:	bf00      	nop
 8011bf0:	20001c34 	.word	0x20001c34
 8011bf4:	20001c98 	.word	0x20001c98

08011bf8 <__swhatbuf_r>:
 8011bf8:	b570      	push	{r4, r5, r6, lr}
 8011bfa:	460e      	mov	r6, r1
 8011bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c00:	2900      	cmp	r1, #0
 8011c02:	b096      	sub	sp, #88	; 0x58
 8011c04:	4614      	mov	r4, r2
 8011c06:	461d      	mov	r5, r3
 8011c08:	da07      	bge.n	8011c1a <__swhatbuf_r+0x22>
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	602b      	str	r3, [r5, #0]
 8011c0e:	89b3      	ldrh	r3, [r6, #12]
 8011c10:	061a      	lsls	r2, r3, #24
 8011c12:	d410      	bmi.n	8011c36 <__swhatbuf_r+0x3e>
 8011c14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c18:	e00e      	b.n	8011c38 <__swhatbuf_r+0x40>
 8011c1a:	466a      	mov	r2, sp
 8011c1c:	f000 fefc 	bl	8012a18 <_fstat_r>
 8011c20:	2800      	cmp	r0, #0
 8011c22:	dbf2      	blt.n	8011c0a <__swhatbuf_r+0x12>
 8011c24:	9a01      	ldr	r2, [sp, #4]
 8011c26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011c2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011c2e:	425a      	negs	r2, r3
 8011c30:	415a      	adcs	r2, r3
 8011c32:	602a      	str	r2, [r5, #0]
 8011c34:	e7ee      	b.n	8011c14 <__swhatbuf_r+0x1c>
 8011c36:	2340      	movs	r3, #64	; 0x40
 8011c38:	2000      	movs	r0, #0
 8011c3a:	6023      	str	r3, [r4, #0]
 8011c3c:	b016      	add	sp, #88	; 0x58
 8011c3e:	bd70      	pop	{r4, r5, r6, pc}

08011c40 <__smakebuf_r>:
 8011c40:	898b      	ldrh	r3, [r1, #12]
 8011c42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011c44:	079d      	lsls	r5, r3, #30
 8011c46:	4606      	mov	r6, r0
 8011c48:	460c      	mov	r4, r1
 8011c4a:	d507      	bpl.n	8011c5c <__smakebuf_r+0x1c>
 8011c4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011c50:	6023      	str	r3, [r4, #0]
 8011c52:	6123      	str	r3, [r4, #16]
 8011c54:	2301      	movs	r3, #1
 8011c56:	6163      	str	r3, [r4, #20]
 8011c58:	b002      	add	sp, #8
 8011c5a:	bd70      	pop	{r4, r5, r6, pc}
 8011c5c:	ab01      	add	r3, sp, #4
 8011c5e:	466a      	mov	r2, sp
 8011c60:	f7ff ffca 	bl	8011bf8 <__swhatbuf_r>
 8011c64:	9900      	ldr	r1, [sp, #0]
 8011c66:	4605      	mov	r5, r0
 8011c68:	4630      	mov	r0, r6
 8011c6a:	f000 fb73 	bl	8012354 <_malloc_r>
 8011c6e:	b948      	cbnz	r0, 8011c84 <__smakebuf_r+0x44>
 8011c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c74:	059a      	lsls	r2, r3, #22
 8011c76:	d4ef      	bmi.n	8011c58 <__smakebuf_r+0x18>
 8011c78:	f023 0303 	bic.w	r3, r3, #3
 8011c7c:	f043 0302 	orr.w	r3, r3, #2
 8011c80:	81a3      	strh	r3, [r4, #12]
 8011c82:	e7e3      	b.n	8011c4c <__smakebuf_r+0xc>
 8011c84:	4b0d      	ldr	r3, [pc, #52]	; (8011cbc <__smakebuf_r+0x7c>)
 8011c86:	62b3      	str	r3, [r6, #40]	; 0x28
 8011c88:	89a3      	ldrh	r3, [r4, #12]
 8011c8a:	6020      	str	r0, [r4, #0]
 8011c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c90:	81a3      	strh	r3, [r4, #12]
 8011c92:	9b00      	ldr	r3, [sp, #0]
 8011c94:	6163      	str	r3, [r4, #20]
 8011c96:	9b01      	ldr	r3, [sp, #4]
 8011c98:	6120      	str	r0, [r4, #16]
 8011c9a:	b15b      	cbz	r3, 8011cb4 <__smakebuf_r+0x74>
 8011c9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ca0:	4630      	mov	r0, r6
 8011ca2:	f000 fecb 	bl	8012a3c <_isatty_r>
 8011ca6:	b128      	cbz	r0, 8011cb4 <__smakebuf_r+0x74>
 8011ca8:	89a3      	ldrh	r3, [r4, #12]
 8011caa:	f023 0303 	bic.w	r3, r3, #3
 8011cae:	f043 0301 	orr.w	r3, r3, #1
 8011cb2:	81a3      	strh	r3, [r4, #12]
 8011cb4:	89a3      	ldrh	r3, [r4, #12]
 8011cb6:	431d      	orrs	r5, r3
 8011cb8:	81a5      	strh	r5, [r4, #12]
 8011cba:	e7cd      	b.n	8011c58 <__smakebuf_r+0x18>
 8011cbc:	08011a91 	.word	0x08011a91

08011cc0 <malloc>:
 8011cc0:	4b02      	ldr	r3, [pc, #8]	; (8011ccc <malloc+0xc>)
 8011cc2:	4601      	mov	r1, r0
 8011cc4:	6818      	ldr	r0, [r3, #0]
 8011cc6:	f000 bb45 	b.w	8012354 <_malloc_r>
 8011cca:	bf00      	nop
 8011ccc:	20001c34 	.word	0x20001c34

08011cd0 <memcpy>:
 8011cd0:	b510      	push	{r4, lr}
 8011cd2:	1e43      	subs	r3, r0, #1
 8011cd4:	440a      	add	r2, r1
 8011cd6:	4291      	cmp	r1, r2
 8011cd8:	d100      	bne.n	8011cdc <memcpy+0xc>
 8011cda:	bd10      	pop	{r4, pc}
 8011cdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ce0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ce4:	e7f7      	b.n	8011cd6 <memcpy+0x6>

08011ce6 <_Balloc>:
 8011ce6:	b570      	push	{r4, r5, r6, lr}
 8011ce8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011cea:	4604      	mov	r4, r0
 8011cec:	460e      	mov	r6, r1
 8011cee:	b93d      	cbnz	r5, 8011d00 <_Balloc+0x1a>
 8011cf0:	2010      	movs	r0, #16
 8011cf2:	f7ff ffe5 	bl	8011cc0 <malloc>
 8011cf6:	6260      	str	r0, [r4, #36]	; 0x24
 8011cf8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011cfc:	6005      	str	r5, [r0, #0]
 8011cfe:	60c5      	str	r5, [r0, #12]
 8011d00:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011d02:	68eb      	ldr	r3, [r5, #12]
 8011d04:	b183      	cbz	r3, 8011d28 <_Balloc+0x42>
 8011d06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d08:	68db      	ldr	r3, [r3, #12]
 8011d0a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011d0e:	b9b8      	cbnz	r0, 8011d40 <_Balloc+0x5a>
 8011d10:	2101      	movs	r1, #1
 8011d12:	fa01 f506 	lsl.w	r5, r1, r6
 8011d16:	1d6a      	adds	r2, r5, #5
 8011d18:	0092      	lsls	r2, r2, #2
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	f000 fabe 	bl	801229c <_calloc_r>
 8011d20:	b160      	cbz	r0, 8011d3c <_Balloc+0x56>
 8011d22:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8011d26:	e00e      	b.n	8011d46 <_Balloc+0x60>
 8011d28:	2221      	movs	r2, #33	; 0x21
 8011d2a:	2104      	movs	r1, #4
 8011d2c:	4620      	mov	r0, r4
 8011d2e:	f000 fab5 	bl	801229c <_calloc_r>
 8011d32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d34:	60e8      	str	r0, [r5, #12]
 8011d36:	68db      	ldr	r3, [r3, #12]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d1e4      	bne.n	8011d06 <_Balloc+0x20>
 8011d3c:	2000      	movs	r0, #0
 8011d3e:	bd70      	pop	{r4, r5, r6, pc}
 8011d40:	6802      	ldr	r2, [r0, #0]
 8011d42:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011d46:	2300      	movs	r3, #0
 8011d48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011d4c:	e7f7      	b.n	8011d3e <_Balloc+0x58>

08011d4e <_Bfree>:
 8011d4e:	b570      	push	{r4, r5, r6, lr}
 8011d50:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8011d52:	4606      	mov	r6, r0
 8011d54:	460d      	mov	r5, r1
 8011d56:	b93c      	cbnz	r4, 8011d68 <_Bfree+0x1a>
 8011d58:	2010      	movs	r0, #16
 8011d5a:	f7ff ffb1 	bl	8011cc0 <malloc>
 8011d5e:	6270      	str	r0, [r6, #36]	; 0x24
 8011d60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011d64:	6004      	str	r4, [r0, #0]
 8011d66:	60c4      	str	r4, [r0, #12]
 8011d68:	b13d      	cbz	r5, 8011d7a <_Bfree+0x2c>
 8011d6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011d6c:	686a      	ldr	r2, [r5, #4]
 8011d6e:	68db      	ldr	r3, [r3, #12]
 8011d70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011d74:	6029      	str	r1, [r5, #0]
 8011d76:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011d7a:	bd70      	pop	{r4, r5, r6, pc}

08011d7c <__multadd>:
 8011d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d80:	690d      	ldr	r5, [r1, #16]
 8011d82:	461f      	mov	r7, r3
 8011d84:	4606      	mov	r6, r0
 8011d86:	460c      	mov	r4, r1
 8011d88:	f101 0c14 	add.w	ip, r1, #20
 8011d8c:	2300      	movs	r3, #0
 8011d8e:	f8dc 0000 	ldr.w	r0, [ip]
 8011d92:	b281      	uxth	r1, r0
 8011d94:	fb02 7101 	mla	r1, r2, r1, r7
 8011d98:	0c0f      	lsrs	r7, r1, #16
 8011d9a:	0c00      	lsrs	r0, r0, #16
 8011d9c:	fb02 7000 	mla	r0, r2, r0, r7
 8011da0:	b289      	uxth	r1, r1
 8011da2:	3301      	adds	r3, #1
 8011da4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011da8:	429d      	cmp	r5, r3
 8011daa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011dae:	f84c 1b04 	str.w	r1, [ip], #4
 8011db2:	dcec      	bgt.n	8011d8e <__multadd+0x12>
 8011db4:	b1d7      	cbz	r7, 8011dec <__multadd+0x70>
 8011db6:	68a3      	ldr	r3, [r4, #8]
 8011db8:	42ab      	cmp	r3, r5
 8011dba:	dc12      	bgt.n	8011de2 <__multadd+0x66>
 8011dbc:	6861      	ldr	r1, [r4, #4]
 8011dbe:	4630      	mov	r0, r6
 8011dc0:	3101      	adds	r1, #1
 8011dc2:	f7ff ff90 	bl	8011ce6 <_Balloc>
 8011dc6:	6922      	ldr	r2, [r4, #16]
 8011dc8:	3202      	adds	r2, #2
 8011dca:	f104 010c 	add.w	r1, r4, #12
 8011dce:	4680      	mov	r8, r0
 8011dd0:	0092      	lsls	r2, r2, #2
 8011dd2:	300c      	adds	r0, #12
 8011dd4:	f7ff ff7c 	bl	8011cd0 <memcpy>
 8011dd8:	4621      	mov	r1, r4
 8011dda:	4630      	mov	r0, r6
 8011ddc:	f7ff ffb7 	bl	8011d4e <_Bfree>
 8011de0:	4644      	mov	r4, r8
 8011de2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011de6:	3501      	adds	r5, #1
 8011de8:	615f      	str	r7, [r3, #20]
 8011dea:	6125      	str	r5, [r4, #16]
 8011dec:	4620      	mov	r0, r4
 8011dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011df2 <__hi0bits>:
 8011df2:	0c02      	lsrs	r2, r0, #16
 8011df4:	0412      	lsls	r2, r2, #16
 8011df6:	4603      	mov	r3, r0
 8011df8:	b9b2      	cbnz	r2, 8011e28 <__hi0bits+0x36>
 8011dfa:	0403      	lsls	r3, r0, #16
 8011dfc:	2010      	movs	r0, #16
 8011dfe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011e02:	bf04      	itt	eq
 8011e04:	021b      	lsleq	r3, r3, #8
 8011e06:	3008      	addeq	r0, #8
 8011e08:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011e0c:	bf04      	itt	eq
 8011e0e:	011b      	lsleq	r3, r3, #4
 8011e10:	3004      	addeq	r0, #4
 8011e12:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011e16:	bf04      	itt	eq
 8011e18:	009b      	lsleq	r3, r3, #2
 8011e1a:	3002      	addeq	r0, #2
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	db06      	blt.n	8011e2e <__hi0bits+0x3c>
 8011e20:	005b      	lsls	r3, r3, #1
 8011e22:	d503      	bpl.n	8011e2c <__hi0bits+0x3a>
 8011e24:	3001      	adds	r0, #1
 8011e26:	4770      	bx	lr
 8011e28:	2000      	movs	r0, #0
 8011e2a:	e7e8      	b.n	8011dfe <__hi0bits+0xc>
 8011e2c:	2020      	movs	r0, #32
 8011e2e:	4770      	bx	lr

08011e30 <__lo0bits>:
 8011e30:	6803      	ldr	r3, [r0, #0]
 8011e32:	f013 0207 	ands.w	r2, r3, #7
 8011e36:	4601      	mov	r1, r0
 8011e38:	d00b      	beq.n	8011e52 <__lo0bits+0x22>
 8011e3a:	07da      	lsls	r2, r3, #31
 8011e3c:	d423      	bmi.n	8011e86 <__lo0bits+0x56>
 8011e3e:	0798      	lsls	r0, r3, #30
 8011e40:	bf49      	itett	mi
 8011e42:	085b      	lsrmi	r3, r3, #1
 8011e44:	089b      	lsrpl	r3, r3, #2
 8011e46:	2001      	movmi	r0, #1
 8011e48:	600b      	strmi	r3, [r1, #0]
 8011e4a:	bf5c      	itt	pl
 8011e4c:	600b      	strpl	r3, [r1, #0]
 8011e4e:	2002      	movpl	r0, #2
 8011e50:	4770      	bx	lr
 8011e52:	b298      	uxth	r0, r3
 8011e54:	b9a8      	cbnz	r0, 8011e82 <__lo0bits+0x52>
 8011e56:	0c1b      	lsrs	r3, r3, #16
 8011e58:	2010      	movs	r0, #16
 8011e5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011e5e:	bf04      	itt	eq
 8011e60:	0a1b      	lsreq	r3, r3, #8
 8011e62:	3008      	addeq	r0, #8
 8011e64:	071a      	lsls	r2, r3, #28
 8011e66:	bf04      	itt	eq
 8011e68:	091b      	lsreq	r3, r3, #4
 8011e6a:	3004      	addeq	r0, #4
 8011e6c:	079a      	lsls	r2, r3, #30
 8011e6e:	bf04      	itt	eq
 8011e70:	089b      	lsreq	r3, r3, #2
 8011e72:	3002      	addeq	r0, #2
 8011e74:	07da      	lsls	r2, r3, #31
 8011e76:	d402      	bmi.n	8011e7e <__lo0bits+0x4e>
 8011e78:	085b      	lsrs	r3, r3, #1
 8011e7a:	d006      	beq.n	8011e8a <__lo0bits+0x5a>
 8011e7c:	3001      	adds	r0, #1
 8011e7e:	600b      	str	r3, [r1, #0]
 8011e80:	4770      	bx	lr
 8011e82:	4610      	mov	r0, r2
 8011e84:	e7e9      	b.n	8011e5a <__lo0bits+0x2a>
 8011e86:	2000      	movs	r0, #0
 8011e88:	4770      	bx	lr
 8011e8a:	2020      	movs	r0, #32
 8011e8c:	4770      	bx	lr

08011e8e <__i2b>:
 8011e8e:	b510      	push	{r4, lr}
 8011e90:	460c      	mov	r4, r1
 8011e92:	2101      	movs	r1, #1
 8011e94:	f7ff ff27 	bl	8011ce6 <_Balloc>
 8011e98:	2201      	movs	r2, #1
 8011e9a:	6144      	str	r4, [r0, #20]
 8011e9c:	6102      	str	r2, [r0, #16]
 8011e9e:	bd10      	pop	{r4, pc}

08011ea0 <__multiply>:
 8011ea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ea4:	4614      	mov	r4, r2
 8011ea6:	690a      	ldr	r2, [r1, #16]
 8011ea8:	6923      	ldr	r3, [r4, #16]
 8011eaa:	429a      	cmp	r2, r3
 8011eac:	bfb8      	it	lt
 8011eae:	460b      	movlt	r3, r1
 8011eb0:	4688      	mov	r8, r1
 8011eb2:	bfbc      	itt	lt
 8011eb4:	46a0      	movlt	r8, r4
 8011eb6:	461c      	movlt	r4, r3
 8011eb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011ebc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011ec0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011ec4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011ec8:	eb07 0609 	add.w	r6, r7, r9
 8011ecc:	42b3      	cmp	r3, r6
 8011ece:	bfb8      	it	lt
 8011ed0:	3101      	addlt	r1, #1
 8011ed2:	f7ff ff08 	bl	8011ce6 <_Balloc>
 8011ed6:	f100 0514 	add.w	r5, r0, #20
 8011eda:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8011ede:	462b      	mov	r3, r5
 8011ee0:	2200      	movs	r2, #0
 8011ee2:	4573      	cmp	r3, lr
 8011ee4:	d316      	bcc.n	8011f14 <__multiply+0x74>
 8011ee6:	f104 0214 	add.w	r2, r4, #20
 8011eea:	f108 0114 	add.w	r1, r8, #20
 8011eee:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8011ef2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8011ef6:	9300      	str	r3, [sp, #0]
 8011ef8:	9b00      	ldr	r3, [sp, #0]
 8011efa:	9201      	str	r2, [sp, #4]
 8011efc:	4293      	cmp	r3, r2
 8011efe:	d80c      	bhi.n	8011f1a <__multiply+0x7a>
 8011f00:	2e00      	cmp	r6, #0
 8011f02:	dd03      	ble.n	8011f0c <__multiply+0x6c>
 8011f04:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d05d      	beq.n	8011fc8 <__multiply+0x128>
 8011f0c:	6106      	str	r6, [r0, #16]
 8011f0e:	b003      	add	sp, #12
 8011f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f14:	f843 2b04 	str.w	r2, [r3], #4
 8011f18:	e7e3      	b.n	8011ee2 <__multiply+0x42>
 8011f1a:	f8b2 b000 	ldrh.w	fp, [r2]
 8011f1e:	f1bb 0f00 	cmp.w	fp, #0
 8011f22:	d023      	beq.n	8011f6c <__multiply+0xcc>
 8011f24:	4689      	mov	r9, r1
 8011f26:	46ac      	mov	ip, r5
 8011f28:	f04f 0800 	mov.w	r8, #0
 8011f2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8011f30:	f8dc a000 	ldr.w	sl, [ip]
 8011f34:	b2a3      	uxth	r3, r4
 8011f36:	fa1f fa8a 	uxth.w	sl, sl
 8011f3a:	fb0b a303 	mla	r3, fp, r3, sl
 8011f3e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011f42:	f8dc 4000 	ldr.w	r4, [ip]
 8011f46:	4443      	add	r3, r8
 8011f48:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011f4c:	fb0b 840a 	mla	r4, fp, sl, r8
 8011f50:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8011f54:	46e2      	mov	sl, ip
 8011f56:	b29b      	uxth	r3, r3
 8011f58:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011f5c:	454f      	cmp	r7, r9
 8011f5e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011f62:	f84a 3b04 	str.w	r3, [sl], #4
 8011f66:	d82b      	bhi.n	8011fc0 <__multiply+0x120>
 8011f68:	f8cc 8004 	str.w	r8, [ip, #4]
 8011f6c:	9b01      	ldr	r3, [sp, #4]
 8011f6e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8011f72:	3204      	adds	r2, #4
 8011f74:	f1ba 0f00 	cmp.w	sl, #0
 8011f78:	d020      	beq.n	8011fbc <__multiply+0x11c>
 8011f7a:	682b      	ldr	r3, [r5, #0]
 8011f7c:	4689      	mov	r9, r1
 8011f7e:	46a8      	mov	r8, r5
 8011f80:	f04f 0b00 	mov.w	fp, #0
 8011f84:	f8b9 c000 	ldrh.w	ip, [r9]
 8011f88:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011f8c:	fb0a 440c 	mla	r4, sl, ip, r4
 8011f90:	445c      	add	r4, fp
 8011f92:	46c4      	mov	ip, r8
 8011f94:	b29b      	uxth	r3, r3
 8011f96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011f9a:	f84c 3b04 	str.w	r3, [ip], #4
 8011f9e:	f859 3b04 	ldr.w	r3, [r9], #4
 8011fa2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8011fa6:	0c1b      	lsrs	r3, r3, #16
 8011fa8:	fb0a b303 	mla	r3, sl, r3, fp
 8011fac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8011fb0:	454f      	cmp	r7, r9
 8011fb2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8011fb6:	d805      	bhi.n	8011fc4 <__multiply+0x124>
 8011fb8:	f8c8 3004 	str.w	r3, [r8, #4]
 8011fbc:	3504      	adds	r5, #4
 8011fbe:	e79b      	b.n	8011ef8 <__multiply+0x58>
 8011fc0:	46d4      	mov	ip, sl
 8011fc2:	e7b3      	b.n	8011f2c <__multiply+0x8c>
 8011fc4:	46e0      	mov	r8, ip
 8011fc6:	e7dd      	b.n	8011f84 <__multiply+0xe4>
 8011fc8:	3e01      	subs	r6, #1
 8011fca:	e799      	b.n	8011f00 <__multiply+0x60>

08011fcc <__pow5mult>:
 8011fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fd0:	4615      	mov	r5, r2
 8011fd2:	f012 0203 	ands.w	r2, r2, #3
 8011fd6:	4606      	mov	r6, r0
 8011fd8:	460f      	mov	r7, r1
 8011fda:	d007      	beq.n	8011fec <__pow5mult+0x20>
 8011fdc:	3a01      	subs	r2, #1
 8011fde:	4c21      	ldr	r4, [pc, #132]	; (8012064 <__pow5mult+0x98>)
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011fe6:	f7ff fec9 	bl	8011d7c <__multadd>
 8011fea:	4607      	mov	r7, r0
 8011fec:	10ad      	asrs	r5, r5, #2
 8011fee:	d035      	beq.n	801205c <__pow5mult+0x90>
 8011ff0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011ff2:	b93c      	cbnz	r4, 8012004 <__pow5mult+0x38>
 8011ff4:	2010      	movs	r0, #16
 8011ff6:	f7ff fe63 	bl	8011cc0 <malloc>
 8011ffa:	6270      	str	r0, [r6, #36]	; 0x24
 8011ffc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012000:	6004      	str	r4, [r0, #0]
 8012002:	60c4      	str	r4, [r0, #12]
 8012004:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012008:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801200c:	b94c      	cbnz	r4, 8012022 <__pow5mult+0x56>
 801200e:	f240 2171 	movw	r1, #625	; 0x271
 8012012:	4630      	mov	r0, r6
 8012014:	f7ff ff3b 	bl	8011e8e <__i2b>
 8012018:	2300      	movs	r3, #0
 801201a:	f8c8 0008 	str.w	r0, [r8, #8]
 801201e:	4604      	mov	r4, r0
 8012020:	6003      	str	r3, [r0, #0]
 8012022:	f04f 0800 	mov.w	r8, #0
 8012026:	07eb      	lsls	r3, r5, #31
 8012028:	d50a      	bpl.n	8012040 <__pow5mult+0x74>
 801202a:	4639      	mov	r1, r7
 801202c:	4622      	mov	r2, r4
 801202e:	4630      	mov	r0, r6
 8012030:	f7ff ff36 	bl	8011ea0 <__multiply>
 8012034:	4639      	mov	r1, r7
 8012036:	4681      	mov	r9, r0
 8012038:	4630      	mov	r0, r6
 801203a:	f7ff fe88 	bl	8011d4e <_Bfree>
 801203e:	464f      	mov	r7, r9
 8012040:	106d      	asrs	r5, r5, #1
 8012042:	d00b      	beq.n	801205c <__pow5mult+0x90>
 8012044:	6820      	ldr	r0, [r4, #0]
 8012046:	b938      	cbnz	r0, 8012058 <__pow5mult+0x8c>
 8012048:	4622      	mov	r2, r4
 801204a:	4621      	mov	r1, r4
 801204c:	4630      	mov	r0, r6
 801204e:	f7ff ff27 	bl	8011ea0 <__multiply>
 8012052:	6020      	str	r0, [r4, #0]
 8012054:	f8c0 8000 	str.w	r8, [r0]
 8012058:	4604      	mov	r4, r0
 801205a:	e7e4      	b.n	8012026 <__pow5mult+0x5a>
 801205c:	4638      	mov	r0, r7
 801205e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012062:	bf00      	nop
 8012064:	08015418 	.word	0x08015418

08012068 <__lshift>:
 8012068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801206c:	460c      	mov	r4, r1
 801206e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012072:	6923      	ldr	r3, [r4, #16]
 8012074:	6849      	ldr	r1, [r1, #4]
 8012076:	eb0a 0903 	add.w	r9, sl, r3
 801207a:	68a3      	ldr	r3, [r4, #8]
 801207c:	4607      	mov	r7, r0
 801207e:	4616      	mov	r6, r2
 8012080:	f109 0501 	add.w	r5, r9, #1
 8012084:	42ab      	cmp	r3, r5
 8012086:	db32      	blt.n	80120ee <__lshift+0x86>
 8012088:	4638      	mov	r0, r7
 801208a:	f7ff fe2c 	bl	8011ce6 <_Balloc>
 801208e:	2300      	movs	r3, #0
 8012090:	4680      	mov	r8, r0
 8012092:	f100 0114 	add.w	r1, r0, #20
 8012096:	461a      	mov	r2, r3
 8012098:	4553      	cmp	r3, sl
 801209a:	db2b      	blt.n	80120f4 <__lshift+0x8c>
 801209c:	6920      	ldr	r0, [r4, #16]
 801209e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80120a2:	f104 0314 	add.w	r3, r4, #20
 80120a6:	f016 021f 	ands.w	r2, r6, #31
 80120aa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80120ae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80120b2:	d025      	beq.n	8012100 <__lshift+0x98>
 80120b4:	f1c2 0e20 	rsb	lr, r2, #32
 80120b8:	2000      	movs	r0, #0
 80120ba:	681e      	ldr	r6, [r3, #0]
 80120bc:	468a      	mov	sl, r1
 80120be:	4096      	lsls	r6, r2
 80120c0:	4330      	orrs	r0, r6
 80120c2:	f84a 0b04 	str.w	r0, [sl], #4
 80120c6:	f853 0b04 	ldr.w	r0, [r3], #4
 80120ca:	459c      	cmp	ip, r3
 80120cc:	fa20 f00e 	lsr.w	r0, r0, lr
 80120d0:	d814      	bhi.n	80120fc <__lshift+0x94>
 80120d2:	6048      	str	r0, [r1, #4]
 80120d4:	b108      	cbz	r0, 80120da <__lshift+0x72>
 80120d6:	f109 0502 	add.w	r5, r9, #2
 80120da:	3d01      	subs	r5, #1
 80120dc:	4638      	mov	r0, r7
 80120de:	f8c8 5010 	str.w	r5, [r8, #16]
 80120e2:	4621      	mov	r1, r4
 80120e4:	f7ff fe33 	bl	8011d4e <_Bfree>
 80120e8:	4640      	mov	r0, r8
 80120ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120ee:	3101      	adds	r1, #1
 80120f0:	005b      	lsls	r3, r3, #1
 80120f2:	e7c7      	b.n	8012084 <__lshift+0x1c>
 80120f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80120f8:	3301      	adds	r3, #1
 80120fa:	e7cd      	b.n	8012098 <__lshift+0x30>
 80120fc:	4651      	mov	r1, sl
 80120fe:	e7dc      	b.n	80120ba <__lshift+0x52>
 8012100:	3904      	subs	r1, #4
 8012102:	f853 2b04 	ldr.w	r2, [r3], #4
 8012106:	f841 2f04 	str.w	r2, [r1, #4]!
 801210a:	459c      	cmp	ip, r3
 801210c:	d8f9      	bhi.n	8012102 <__lshift+0x9a>
 801210e:	e7e4      	b.n	80120da <__lshift+0x72>

08012110 <__mcmp>:
 8012110:	6903      	ldr	r3, [r0, #16]
 8012112:	690a      	ldr	r2, [r1, #16]
 8012114:	1a9b      	subs	r3, r3, r2
 8012116:	b530      	push	{r4, r5, lr}
 8012118:	d10c      	bne.n	8012134 <__mcmp+0x24>
 801211a:	0092      	lsls	r2, r2, #2
 801211c:	3014      	adds	r0, #20
 801211e:	3114      	adds	r1, #20
 8012120:	1884      	adds	r4, r0, r2
 8012122:	4411      	add	r1, r2
 8012124:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012128:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801212c:	4295      	cmp	r5, r2
 801212e:	d003      	beq.n	8012138 <__mcmp+0x28>
 8012130:	d305      	bcc.n	801213e <__mcmp+0x2e>
 8012132:	2301      	movs	r3, #1
 8012134:	4618      	mov	r0, r3
 8012136:	bd30      	pop	{r4, r5, pc}
 8012138:	42a0      	cmp	r0, r4
 801213a:	d3f3      	bcc.n	8012124 <__mcmp+0x14>
 801213c:	e7fa      	b.n	8012134 <__mcmp+0x24>
 801213e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012142:	e7f7      	b.n	8012134 <__mcmp+0x24>

08012144 <__mdiff>:
 8012144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012148:	460d      	mov	r5, r1
 801214a:	4607      	mov	r7, r0
 801214c:	4611      	mov	r1, r2
 801214e:	4628      	mov	r0, r5
 8012150:	4614      	mov	r4, r2
 8012152:	f7ff ffdd 	bl	8012110 <__mcmp>
 8012156:	1e06      	subs	r6, r0, #0
 8012158:	d108      	bne.n	801216c <__mdiff+0x28>
 801215a:	4631      	mov	r1, r6
 801215c:	4638      	mov	r0, r7
 801215e:	f7ff fdc2 	bl	8011ce6 <_Balloc>
 8012162:	2301      	movs	r3, #1
 8012164:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8012168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801216c:	bfa4      	itt	ge
 801216e:	4623      	movge	r3, r4
 8012170:	462c      	movge	r4, r5
 8012172:	4638      	mov	r0, r7
 8012174:	6861      	ldr	r1, [r4, #4]
 8012176:	bfa6      	itte	ge
 8012178:	461d      	movge	r5, r3
 801217a:	2600      	movge	r6, #0
 801217c:	2601      	movlt	r6, #1
 801217e:	f7ff fdb2 	bl	8011ce6 <_Balloc>
 8012182:	692b      	ldr	r3, [r5, #16]
 8012184:	60c6      	str	r6, [r0, #12]
 8012186:	6926      	ldr	r6, [r4, #16]
 8012188:	f105 0914 	add.w	r9, r5, #20
 801218c:	f104 0214 	add.w	r2, r4, #20
 8012190:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8012194:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8012198:	f100 0514 	add.w	r5, r0, #20
 801219c:	f04f 0e00 	mov.w	lr, #0
 80121a0:	f852 ab04 	ldr.w	sl, [r2], #4
 80121a4:	f859 4b04 	ldr.w	r4, [r9], #4
 80121a8:	fa1e f18a 	uxtah	r1, lr, sl
 80121ac:	b2a3      	uxth	r3, r4
 80121ae:	1ac9      	subs	r1, r1, r3
 80121b0:	0c23      	lsrs	r3, r4, #16
 80121b2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80121b6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80121ba:	b289      	uxth	r1, r1
 80121bc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80121c0:	45c8      	cmp	r8, r9
 80121c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80121c6:	4694      	mov	ip, r2
 80121c8:	f845 3b04 	str.w	r3, [r5], #4
 80121cc:	d8e8      	bhi.n	80121a0 <__mdiff+0x5c>
 80121ce:	45bc      	cmp	ip, r7
 80121d0:	d304      	bcc.n	80121dc <__mdiff+0x98>
 80121d2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80121d6:	b183      	cbz	r3, 80121fa <__mdiff+0xb6>
 80121d8:	6106      	str	r6, [r0, #16]
 80121da:	e7c5      	b.n	8012168 <__mdiff+0x24>
 80121dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80121e0:	fa1e f381 	uxtah	r3, lr, r1
 80121e4:	141a      	asrs	r2, r3, #16
 80121e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80121ea:	b29b      	uxth	r3, r3
 80121ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80121f0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80121f4:	f845 3b04 	str.w	r3, [r5], #4
 80121f8:	e7e9      	b.n	80121ce <__mdiff+0x8a>
 80121fa:	3e01      	subs	r6, #1
 80121fc:	e7e9      	b.n	80121d2 <__mdiff+0x8e>

080121fe <__d2b>:
 80121fe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012202:	460e      	mov	r6, r1
 8012204:	2101      	movs	r1, #1
 8012206:	ec59 8b10 	vmov	r8, r9, d0
 801220a:	4615      	mov	r5, r2
 801220c:	f7ff fd6b 	bl	8011ce6 <_Balloc>
 8012210:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8012214:	4607      	mov	r7, r0
 8012216:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801221a:	bb34      	cbnz	r4, 801226a <__d2b+0x6c>
 801221c:	9301      	str	r3, [sp, #4]
 801221e:	f1b8 0300 	subs.w	r3, r8, #0
 8012222:	d027      	beq.n	8012274 <__d2b+0x76>
 8012224:	a802      	add	r0, sp, #8
 8012226:	f840 3d08 	str.w	r3, [r0, #-8]!
 801222a:	f7ff fe01 	bl	8011e30 <__lo0bits>
 801222e:	9900      	ldr	r1, [sp, #0]
 8012230:	b1f0      	cbz	r0, 8012270 <__d2b+0x72>
 8012232:	9a01      	ldr	r2, [sp, #4]
 8012234:	f1c0 0320 	rsb	r3, r0, #32
 8012238:	fa02 f303 	lsl.w	r3, r2, r3
 801223c:	430b      	orrs	r3, r1
 801223e:	40c2      	lsrs	r2, r0
 8012240:	617b      	str	r3, [r7, #20]
 8012242:	9201      	str	r2, [sp, #4]
 8012244:	9b01      	ldr	r3, [sp, #4]
 8012246:	61bb      	str	r3, [r7, #24]
 8012248:	2b00      	cmp	r3, #0
 801224a:	bf14      	ite	ne
 801224c:	2102      	movne	r1, #2
 801224e:	2101      	moveq	r1, #1
 8012250:	6139      	str	r1, [r7, #16]
 8012252:	b1c4      	cbz	r4, 8012286 <__d2b+0x88>
 8012254:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8012258:	4404      	add	r4, r0
 801225a:	6034      	str	r4, [r6, #0]
 801225c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012260:	6028      	str	r0, [r5, #0]
 8012262:	4638      	mov	r0, r7
 8012264:	b003      	add	sp, #12
 8012266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801226a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801226e:	e7d5      	b.n	801221c <__d2b+0x1e>
 8012270:	6179      	str	r1, [r7, #20]
 8012272:	e7e7      	b.n	8012244 <__d2b+0x46>
 8012274:	a801      	add	r0, sp, #4
 8012276:	f7ff fddb 	bl	8011e30 <__lo0bits>
 801227a:	9b01      	ldr	r3, [sp, #4]
 801227c:	617b      	str	r3, [r7, #20]
 801227e:	2101      	movs	r1, #1
 8012280:	6139      	str	r1, [r7, #16]
 8012282:	3020      	adds	r0, #32
 8012284:	e7e5      	b.n	8012252 <__d2b+0x54>
 8012286:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801228a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801228e:	6030      	str	r0, [r6, #0]
 8012290:	6918      	ldr	r0, [r3, #16]
 8012292:	f7ff fdae 	bl	8011df2 <__hi0bits>
 8012296:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801229a:	e7e1      	b.n	8012260 <__d2b+0x62>

0801229c <_calloc_r>:
 801229c:	b538      	push	{r3, r4, r5, lr}
 801229e:	fb02 f401 	mul.w	r4, r2, r1
 80122a2:	4621      	mov	r1, r4
 80122a4:	f000 f856 	bl	8012354 <_malloc_r>
 80122a8:	4605      	mov	r5, r0
 80122aa:	b118      	cbz	r0, 80122b4 <_calloc_r+0x18>
 80122ac:	4622      	mov	r2, r4
 80122ae:	2100      	movs	r1, #0
 80122b0:	f7fd fef0 	bl	8010094 <memset>
 80122b4:	4628      	mov	r0, r5
 80122b6:	bd38      	pop	{r3, r4, r5, pc}

080122b8 <_free_r>:
 80122b8:	b538      	push	{r3, r4, r5, lr}
 80122ba:	4605      	mov	r5, r0
 80122bc:	2900      	cmp	r1, #0
 80122be:	d045      	beq.n	801234c <_free_r+0x94>
 80122c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122c4:	1f0c      	subs	r4, r1, #4
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	bfb8      	it	lt
 80122ca:	18e4      	addlt	r4, r4, r3
 80122cc:	f000 fc03 	bl	8012ad6 <__malloc_lock>
 80122d0:	4a1f      	ldr	r2, [pc, #124]	; (8012350 <_free_r+0x98>)
 80122d2:	6813      	ldr	r3, [r2, #0]
 80122d4:	4610      	mov	r0, r2
 80122d6:	b933      	cbnz	r3, 80122e6 <_free_r+0x2e>
 80122d8:	6063      	str	r3, [r4, #4]
 80122da:	6014      	str	r4, [r2, #0]
 80122dc:	4628      	mov	r0, r5
 80122de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122e2:	f000 bbf9 	b.w	8012ad8 <__malloc_unlock>
 80122e6:	42a3      	cmp	r3, r4
 80122e8:	d90c      	bls.n	8012304 <_free_r+0x4c>
 80122ea:	6821      	ldr	r1, [r4, #0]
 80122ec:	1862      	adds	r2, r4, r1
 80122ee:	4293      	cmp	r3, r2
 80122f0:	bf04      	itt	eq
 80122f2:	681a      	ldreq	r2, [r3, #0]
 80122f4:	685b      	ldreq	r3, [r3, #4]
 80122f6:	6063      	str	r3, [r4, #4]
 80122f8:	bf04      	itt	eq
 80122fa:	1852      	addeq	r2, r2, r1
 80122fc:	6022      	streq	r2, [r4, #0]
 80122fe:	6004      	str	r4, [r0, #0]
 8012300:	e7ec      	b.n	80122dc <_free_r+0x24>
 8012302:	4613      	mov	r3, r2
 8012304:	685a      	ldr	r2, [r3, #4]
 8012306:	b10a      	cbz	r2, 801230c <_free_r+0x54>
 8012308:	42a2      	cmp	r2, r4
 801230a:	d9fa      	bls.n	8012302 <_free_r+0x4a>
 801230c:	6819      	ldr	r1, [r3, #0]
 801230e:	1858      	adds	r0, r3, r1
 8012310:	42a0      	cmp	r0, r4
 8012312:	d10b      	bne.n	801232c <_free_r+0x74>
 8012314:	6820      	ldr	r0, [r4, #0]
 8012316:	4401      	add	r1, r0
 8012318:	1858      	adds	r0, r3, r1
 801231a:	4282      	cmp	r2, r0
 801231c:	6019      	str	r1, [r3, #0]
 801231e:	d1dd      	bne.n	80122dc <_free_r+0x24>
 8012320:	6810      	ldr	r0, [r2, #0]
 8012322:	6852      	ldr	r2, [r2, #4]
 8012324:	605a      	str	r2, [r3, #4]
 8012326:	4401      	add	r1, r0
 8012328:	6019      	str	r1, [r3, #0]
 801232a:	e7d7      	b.n	80122dc <_free_r+0x24>
 801232c:	d902      	bls.n	8012334 <_free_r+0x7c>
 801232e:	230c      	movs	r3, #12
 8012330:	602b      	str	r3, [r5, #0]
 8012332:	e7d3      	b.n	80122dc <_free_r+0x24>
 8012334:	6820      	ldr	r0, [r4, #0]
 8012336:	1821      	adds	r1, r4, r0
 8012338:	428a      	cmp	r2, r1
 801233a:	bf04      	itt	eq
 801233c:	6811      	ldreq	r1, [r2, #0]
 801233e:	6852      	ldreq	r2, [r2, #4]
 8012340:	6062      	str	r2, [r4, #4]
 8012342:	bf04      	itt	eq
 8012344:	1809      	addeq	r1, r1, r0
 8012346:	6021      	streq	r1, [r4, #0]
 8012348:	605c      	str	r4, [r3, #4]
 801234a:	e7c7      	b.n	80122dc <_free_r+0x24>
 801234c:	bd38      	pop	{r3, r4, r5, pc}
 801234e:	bf00      	nop
 8012350:	20002080 	.word	0x20002080

08012354 <_malloc_r>:
 8012354:	b570      	push	{r4, r5, r6, lr}
 8012356:	1ccd      	adds	r5, r1, #3
 8012358:	f025 0503 	bic.w	r5, r5, #3
 801235c:	3508      	adds	r5, #8
 801235e:	2d0c      	cmp	r5, #12
 8012360:	bf38      	it	cc
 8012362:	250c      	movcc	r5, #12
 8012364:	2d00      	cmp	r5, #0
 8012366:	4606      	mov	r6, r0
 8012368:	db01      	blt.n	801236e <_malloc_r+0x1a>
 801236a:	42a9      	cmp	r1, r5
 801236c:	d903      	bls.n	8012376 <_malloc_r+0x22>
 801236e:	230c      	movs	r3, #12
 8012370:	6033      	str	r3, [r6, #0]
 8012372:	2000      	movs	r0, #0
 8012374:	bd70      	pop	{r4, r5, r6, pc}
 8012376:	f000 fbae 	bl	8012ad6 <__malloc_lock>
 801237a:	4a21      	ldr	r2, [pc, #132]	; (8012400 <_malloc_r+0xac>)
 801237c:	6814      	ldr	r4, [r2, #0]
 801237e:	4621      	mov	r1, r4
 8012380:	b991      	cbnz	r1, 80123a8 <_malloc_r+0x54>
 8012382:	4c20      	ldr	r4, [pc, #128]	; (8012404 <_malloc_r+0xb0>)
 8012384:	6823      	ldr	r3, [r4, #0]
 8012386:	b91b      	cbnz	r3, 8012390 <_malloc_r+0x3c>
 8012388:	4630      	mov	r0, r6
 801238a:	f000 facf 	bl	801292c <_sbrk_r>
 801238e:	6020      	str	r0, [r4, #0]
 8012390:	4629      	mov	r1, r5
 8012392:	4630      	mov	r0, r6
 8012394:	f000 faca 	bl	801292c <_sbrk_r>
 8012398:	1c43      	adds	r3, r0, #1
 801239a:	d124      	bne.n	80123e6 <_malloc_r+0x92>
 801239c:	230c      	movs	r3, #12
 801239e:	6033      	str	r3, [r6, #0]
 80123a0:	4630      	mov	r0, r6
 80123a2:	f000 fb99 	bl	8012ad8 <__malloc_unlock>
 80123a6:	e7e4      	b.n	8012372 <_malloc_r+0x1e>
 80123a8:	680b      	ldr	r3, [r1, #0]
 80123aa:	1b5b      	subs	r3, r3, r5
 80123ac:	d418      	bmi.n	80123e0 <_malloc_r+0x8c>
 80123ae:	2b0b      	cmp	r3, #11
 80123b0:	d90f      	bls.n	80123d2 <_malloc_r+0x7e>
 80123b2:	600b      	str	r3, [r1, #0]
 80123b4:	50cd      	str	r5, [r1, r3]
 80123b6:	18cc      	adds	r4, r1, r3
 80123b8:	4630      	mov	r0, r6
 80123ba:	f000 fb8d 	bl	8012ad8 <__malloc_unlock>
 80123be:	f104 000b 	add.w	r0, r4, #11
 80123c2:	1d23      	adds	r3, r4, #4
 80123c4:	f020 0007 	bic.w	r0, r0, #7
 80123c8:	1ac3      	subs	r3, r0, r3
 80123ca:	d0d3      	beq.n	8012374 <_malloc_r+0x20>
 80123cc:	425a      	negs	r2, r3
 80123ce:	50e2      	str	r2, [r4, r3]
 80123d0:	e7d0      	b.n	8012374 <_malloc_r+0x20>
 80123d2:	428c      	cmp	r4, r1
 80123d4:	684b      	ldr	r3, [r1, #4]
 80123d6:	bf16      	itet	ne
 80123d8:	6063      	strne	r3, [r4, #4]
 80123da:	6013      	streq	r3, [r2, #0]
 80123dc:	460c      	movne	r4, r1
 80123de:	e7eb      	b.n	80123b8 <_malloc_r+0x64>
 80123e0:	460c      	mov	r4, r1
 80123e2:	6849      	ldr	r1, [r1, #4]
 80123e4:	e7cc      	b.n	8012380 <_malloc_r+0x2c>
 80123e6:	1cc4      	adds	r4, r0, #3
 80123e8:	f024 0403 	bic.w	r4, r4, #3
 80123ec:	42a0      	cmp	r0, r4
 80123ee:	d005      	beq.n	80123fc <_malloc_r+0xa8>
 80123f0:	1a21      	subs	r1, r4, r0
 80123f2:	4630      	mov	r0, r6
 80123f4:	f000 fa9a 	bl	801292c <_sbrk_r>
 80123f8:	3001      	adds	r0, #1
 80123fa:	d0cf      	beq.n	801239c <_malloc_r+0x48>
 80123fc:	6025      	str	r5, [r4, #0]
 80123fe:	e7db      	b.n	80123b8 <_malloc_r+0x64>
 8012400:	20002080 	.word	0x20002080
 8012404:	20002084 	.word	0x20002084

08012408 <__ssputs_r>:
 8012408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801240c:	688e      	ldr	r6, [r1, #8]
 801240e:	429e      	cmp	r6, r3
 8012410:	4682      	mov	sl, r0
 8012412:	460c      	mov	r4, r1
 8012414:	4690      	mov	r8, r2
 8012416:	4699      	mov	r9, r3
 8012418:	d837      	bhi.n	801248a <__ssputs_r+0x82>
 801241a:	898a      	ldrh	r2, [r1, #12]
 801241c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012420:	d031      	beq.n	8012486 <__ssputs_r+0x7e>
 8012422:	6825      	ldr	r5, [r4, #0]
 8012424:	6909      	ldr	r1, [r1, #16]
 8012426:	1a6f      	subs	r7, r5, r1
 8012428:	6965      	ldr	r5, [r4, #20]
 801242a:	2302      	movs	r3, #2
 801242c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012430:	fb95 f5f3 	sdiv	r5, r5, r3
 8012434:	f109 0301 	add.w	r3, r9, #1
 8012438:	443b      	add	r3, r7
 801243a:	429d      	cmp	r5, r3
 801243c:	bf38      	it	cc
 801243e:	461d      	movcc	r5, r3
 8012440:	0553      	lsls	r3, r2, #21
 8012442:	d530      	bpl.n	80124a6 <__ssputs_r+0x9e>
 8012444:	4629      	mov	r1, r5
 8012446:	f7ff ff85 	bl	8012354 <_malloc_r>
 801244a:	4606      	mov	r6, r0
 801244c:	b950      	cbnz	r0, 8012464 <__ssputs_r+0x5c>
 801244e:	230c      	movs	r3, #12
 8012450:	f8ca 3000 	str.w	r3, [sl]
 8012454:	89a3      	ldrh	r3, [r4, #12]
 8012456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801245a:	81a3      	strh	r3, [r4, #12]
 801245c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012464:	463a      	mov	r2, r7
 8012466:	6921      	ldr	r1, [r4, #16]
 8012468:	f7ff fc32 	bl	8011cd0 <memcpy>
 801246c:	89a3      	ldrh	r3, [r4, #12]
 801246e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012476:	81a3      	strh	r3, [r4, #12]
 8012478:	6126      	str	r6, [r4, #16]
 801247a:	6165      	str	r5, [r4, #20]
 801247c:	443e      	add	r6, r7
 801247e:	1bed      	subs	r5, r5, r7
 8012480:	6026      	str	r6, [r4, #0]
 8012482:	60a5      	str	r5, [r4, #8]
 8012484:	464e      	mov	r6, r9
 8012486:	454e      	cmp	r6, r9
 8012488:	d900      	bls.n	801248c <__ssputs_r+0x84>
 801248a:	464e      	mov	r6, r9
 801248c:	4632      	mov	r2, r6
 801248e:	4641      	mov	r1, r8
 8012490:	6820      	ldr	r0, [r4, #0]
 8012492:	f000 fb07 	bl	8012aa4 <memmove>
 8012496:	68a3      	ldr	r3, [r4, #8]
 8012498:	1b9b      	subs	r3, r3, r6
 801249a:	60a3      	str	r3, [r4, #8]
 801249c:	6823      	ldr	r3, [r4, #0]
 801249e:	441e      	add	r6, r3
 80124a0:	6026      	str	r6, [r4, #0]
 80124a2:	2000      	movs	r0, #0
 80124a4:	e7dc      	b.n	8012460 <__ssputs_r+0x58>
 80124a6:	462a      	mov	r2, r5
 80124a8:	f000 fb17 	bl	8012ada <_realloc_r>
 80124ac:	4606      	mov	r6, r0
 80124ae:	2800      	cmp	r0, #0
 80124b0:	d1e2      	bne.n	8012478 <__ssputs_r+0x70>
 80124b2:	6921      	ldr	r1, [r4, #16]
 80124b4:	4650      	mov	r0, sl
 80124b6:	f7ff feff 	bl	80122b8 <_free_r>
 80124ba:	e7c8      	b.n	801244e <__ssputs_r+0x46>

080124bc <_svfiprintf_r>:
 80124bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124c0:	461d      	mov	r5, r3
 80124c2:	898b      	ldrh	r3, [r1, #12]
 80124c4:	061f      	lsls	r7, r3, #24
 80124c6:	b09d      	sub	sp, #116	; 0x74
 80124c8:	4680      	mov	r8, r0
 80124ca:	460c      	mov	r4, r1
 80124cc:	4616      	mov	r6, r2
 80124ce:	d50f      	bpl.n	80124f0 <_svfiprintf_r+0x34>
 80124d0:	690b      	ldr	r3, [r1, #16]
 80124d2:	b96b      	cbnz	r3, 80124f0 <_svfiprintf_r+0x34>
 80124d4:	2140      	movs	r1, #64	; 0x40
 80124d6:	f7ff ff3d 	bl	8012354 <_malloc_r>
 80124da:	6020      	str	r0, [r4, #0]
 80124dc:	6120      	str	r0, [r4, #16]
 80124de:	b928      	cbnz	r0, 80124ec <_svfiprintf_r+0x30>
 80124e0:	230c      	movs	r3, #12
 80124e2:	f8c8 3000 	str.w	r3, [r8]
 80124e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80124ea:	e0c8      	b.n	801267e <_svfiprintf_r+0x1c2>
 80124ec:	2340      	movs	r3, #64	; 0x40
 80124ee:	6163      	str	r3, [r4, #20]
 80124f0:	2300      	movs	r3, #0
 80124f2:	9309      	str	r3, [sp, #36]	; 0x24
 80124f4:	2320      	movs	r3, #32
 80124f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80124fa:	2330      	movs	r3, #48	; 0x30
 80124fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012500:	9503      	str	r5, [sp, #12]
 8012502:	f04f 0b01 	mov.w	fp, #1
 8012506:	4637      	mov	r7, r6
 8012508:	463d      	mov	r5, r7
 801250a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801250e:	b10b      	cbz	r3, 8012514 <_svfiprintf_r+0x58>
 8012510:	2b25      	cmp	r3, #37	; 0x25
 8012512:	d13e      	bne.n	8012592 <_svfiprintf_r+0xd6>
 8012514:	ebb7 0a06 	subs.w	sl, r7, r6
 8012518:	d00b      	beq.n	8012532 <_svfiprintf_r+0x76>
 801251a:	4653      	mov	r3, sl
 801251c:	4632      	mov	r2, r6
 801251e:	4621      	mov	r1, r4
 8012520:	4640      	mov	r0, r8
 8012522:	f7ff ff71 	bl	8012408 <__ssputs_r>
 8012526:	3001      	adds	r0, #1
 8012528:	f000 80a4 	beq.w	8012674 <_svfiprintf_r+0x1b8>
 801252c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801252e:	4453      	add	r3, sl
 8012530:	9309      	str	r3, [sp, #36]	; 0x24
 8012532:	783b      	ldrb	r3, [r7, #0]
 8012534:	2b00      	cmp	r3, #0
 8012536:	f000 809d 	beq.w	8012674 <_svfiprintf_r+0x1b8>
 801253a:	2300      	movs	r3, #0
 801253c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012544:	9304      	str	r3, [sp, #16]
 8012546:	9307      	str	r3, [sp, #28]
 8012548:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801254c:	931a      	str	r3, [sp, #104]	; 0x68
 801254e:	462f      	mov	r7, r5
 8012550:	2205      	movs	r2, #5
 8012552:	f817 1b01 	ldrb.w	r1, [r7], #1
 8012556:	4850      	ldr	r0, [pc, #320]	; (8012698 <_svfiprintf_r+0x1dc>)
 8012558:	f7ed fe6a 	bl	8000230 <memchr>
 801255c:	9b04      	ldr	r3, [sp, #16]
 801255e:	b9d0      	cbnz	r0, 8012596 <_svfiprintf_r+0xda>
 8012560:	06d9      	lsls	r1, r3, #27
 8012562:	bf44      	itt	mi
 8012564:	2220      	movmi	r2, #32
 8012566:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801256a:	071a      	lsls	r2, r3, #28
 801256c:	bf44      	itt	mi
 801256e:	222b      	movmi	r2, #43	; 0x2b
 8012570:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012574:	782a      	ldrb	r2, [r5, #0]
 8012576:	2a2a      	cmp	r2, #42	; 0x2a
 8012578:	d015      	beq.n	80125a6 <_svfiprintf_r+0xea>
 801257a:	9a07      	ldr	r2, [sp, #28]
 801257c:	462f      	mov	r7, r5
 801257e:	2000      	movs	r0, #0
 8012580:	250a      	movs	r5, #10
 8012582:	4639      	mov	r1, r7
 8012584:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012588:	3b30      	subs	r3, #48	; 0x30
 801258a:	2b09      	cmp	r3, #9
 801258c:	d94d      	bls.n	801262a <_svfiprintf_r+0x16e>
 801258e:	b1b8      	cbz	r0, 80125c0 <_svfiprintf_r+0x104>
 8012590:	e00f      	b.n	80125b2 <_svfiprintf_r+0xf6>
 8012592:	462f      	mov	r7, r5
 8012594:	e7b8      	b.n	8012508 <_svfiprintf_r+0x4c>
 8012596:	4a40      	ldr	r2, [pc, #256]	; (8012698 <_svfiprintf_r+0x1dc>)
 8012598:	1a80      	subs	r0, r0, r2
 801259a:	fa0b f000 	lsl.w	r0, fp, r0
 801259e:	4318      	orrs	r0, r3
 80125a0:	9004      	str	r0, [sp, #16]
 80125a2:	463d      	mov	r5, r7
 80125a4:	e7d3      	b.n	801254e <_svfiprintf_r+0x92>
 80125a6:	9a03      	ldr	r2, [sp, #12]
 80125a8:	1d11      	adds	r1, r2, #4
 80125aa:	6812      	ldr	r2, [r2, #0]
 80125ac:	9103      	str	r1, [sp, #12]
 80125ae:	2a00      	cmp	r2, #0
 80125b0:	db01      	blt.n	80125b6 <_svfiprintf_r+0xfa>
 80125b2:	9207      	str	r2, [sp, #28]
 80125b4:	e004      	b.n	80125c0 <_svfiprintf_r+0x104>
 80125b6:	4252      	negs	r2, r2
 80125b8:	f043 0302 	orr.w	r3, r3, #2
 80125bc:	9207      	str	r2, [sp, #28]
 80125be:	9304      	str	r3, [sp, #16]
 80125c0:	783b      	ldrb	r3, [r7, #0]
 80125c2:	2b2e      	cmp	r3, #46	; 0x2e
 80125c4:	d10c      	bne.n	80125e0 <_svfiprintf_r+0x124>
 80125c6:	787b      	ldrb	r3, [r7, #1]
 80125c8:	2b2a      	cmp	r3, #42	; 0x2a
 80125ca:	d133      	bne.n	8012634 <_svfiprintf_r+0x178>
 80125cc:	9b03      	ldr	r3, [sp, #12]
 80125ce:	1d1a      	adds	r2, r3, #4
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	9203      	str	r2, [sp, #12]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	bfb8      	it	lt
 80125d8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80125dc:	3702      	adds	r7, #2
 80125de:	9305      	str	r3, [sp, #20]
 80125e0:	4d2e      	ldr	r5, [pc, #184]	; (801269c <_svfiprintf_r+0x1e0>)
 80125e2:	7839      	ldrb	r1, [r7, #0]
 80125e4:	2203      	movs	r2, #3
 80125e6:	4628      	mov	r0, r5
 80125e8:	f7ed fe22 	bl	8000230 <memchr>
 80125ec:	b138      	cbz	r0, 80125fe <_svfiprintf_r+0x142>
 80125ee:	2340      	movs	r3, #64	; 0x40
 80125f0:	1b40      	subs	r0, r0, r5
 80125f2:	fa03 f000 	lsl.w	r0, r3, r0
 80125f6:	9b04      	ldr	r3, [sp, #16]
 80125f8:	4303      	orrs	r3, r0
 80125fa:	3701      	adds	r7, #1
 80125fc:	9304      	str	r3, [sp, #16]
 80125fe:	7839      	ldrb	r1, [r7, #0]
 8012600:	4827      	ldr	r0, [pc, #156]	; (80126a0 <_svfiprintf_r+0x1e4>)
 8012602:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012606:	2206      	movs	r2, #6
 8012608:	1c7e      	adds	r6, r7, #1
 801260a:	f7ed fe11 	bl	8000230 <memchr>
 801260e:	2800      	cmp	r0, #0
 8012610:	d038      	beq.n	8012684 <_svfiprintf_r+0x1c8>
 8012612:	4b24      	ldr	r3, [pc, #144]	; (80126a4 <_svfiprintf_r+0x1e8>)
 8012614:	bb13      	cbnz	r3, 801265c <_svfiprintf_r+0x1a0>
 8012616:	9b03      	ldr	r3, [sp, #12]
 8012618:	3307      	adds	r3, #7
 801261a:	f023 0307 	bic.w	r3, r3, #7
 801261e:	3308      	adds	r3, #8
 8012620:	9303      	str	r3, [sp, #12]
 8012622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012624:	444b      	add	r3, r9
 8012626:	9309      	str	r3, [sp, #36]	; 0x24
 8012628:	e76d      	b.n	8012506 <_svfiprintf_r+0x4a>
 801262a:	fb05 3202 	mla	r2, r5, r2, r3
 801262e:	2001      	movs	r0, #1
 8012630:	460f      	mov	r7, r1
 8012632:	e7a6      	b.n	8012582 <_svfiprintf_r+0xc6>
 8012634:	2300      	movs	r3, #0
 8012636:	3701      	adds	r7, #1
 8012638:	9305      	str	r3, [sp, #20]
 801263a:	4619      	mov	r1, r3
 801263c:	250a      	movs	r5, #10
 801263e:	4638      	mov	r0, r7
 8012640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012644:	3a30      	subs	r2, #48	; 0x30
 8012646:	2a09      	cmp	r2, #9
 8012648:	d903      	bls.n	8012652 <_svfiprintf_r+0x196>
 801264a:	2b00      	cmp	r3, #0
 801264c:	d0c8      	beq.n	80125e0 <_svfiprintf_r+0x124>
 801264e:	9105      	str	r1, [sp, #20]
 8012650:	e7c6      	b.n	80125e0 <_svfiprintf_r+0x124>
 8012652:	fb05 2101 	mla	r1, r5, r1, r2
 8012656:	2301      	movs	r3, #1
 8012658:	4607      	mov	r7, r0
 801265a:	e7f0      	b.n	801263e <_svfiprintf_r+0x182>
 801265c:	ab03      	add	r3, sp, #12
 801265e:	9300      	str	r3, [sp, #0]
 8012660:	4622      	mov	r2, r4
 8012662:	4b11      	ldr	r3, [pc, #68]	; (80126a8 <_svfiprintf_r+0x1ec>)
 8012664:	a904      	add	r1, sp, #16
 8012666:	4640      	mov	r0, r8
 8012668:	f7fd fdb0 	bl	80101cc <_printf_float>
 801266c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8012670:	4681      	mov	r9, r0
 8012672:	d1d6      	bne.n	8012622 <_svfiprintf_r+0x166>
 8012674:	89a3      	ldrh	r3, [r4, #12]
 8012676:	065b      	lsls	r3, r3, #25
 8012678:	f53f af35 	bmi.w	80124e6 <_svfiprintf_r+0x2a>
 801267c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801267e:	b01d      	add	sp, #116	; 0x74
 8012680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012684:	ab03      	add	r3, sp, #12
 8012686:	9300      	str	r3, [sp, #0]
 8012688:	4622      	mov	r2, r4
 801268a:	4b07      	ldr	r3, [pc, #28]	; (80126a8 <_svfiprintf_r+0x1ec>)
 801268c:	a904      	add	r1, sp, #16
 801268e:	4640      	mov	r0, r8
 8012690:	f7fe f852 	bl	8010738 <_printf_i>
 8012694:	e7ea      	b.n	801266c <_svfiprintf_r+0x1b0>
 8012696:	bf00      	nop
 8012698:	08015424 	.word	0x08015424
 801269c:	0801542a 	.word	0x0801542a
 80126a0:	0801542e 	.word	0x0801542e
 80126a4:	080101cd 	.word	0x080101cd
 80126a8:	08012409 	.word	0x08012409

080126ac <__sfputc_r>:
 80126ac:	6893      	ldr	r3, [r2, #8]
 80126ae:	3b01      	subs	r3, #1
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	b410      	push	{r4}
 80126b4:	6093      	str	r3, [r2, #8]
 80126b6:	da08      	bge.n	80126ca <__sfputc_r+0x1e>
 80126b8:	6994      	ldr	r4, [r2, #24]
 80126ba:	42a3      	cmp	r3, r4
 80126bc:	db01      	blt.n	80126c2 <__sfputc_r+0x16>
 80126be:	290a      	cmp	r1, #10
 80126c0:	d103      	bne.n	80126ca <__sfputc_r+0x1e>
 80126c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80126c6:	f7fe ba09 	b.w	8010adc <__swbuf_r>
 80126ca:	6813      	ldr	r3, [r2, #0]
 80126cc:	1c58      	adds	r0, r3, #1
 80126ce:	6010      	str	r0, [r2, #0]
 80126d0:	7019      	strb	r1, [r3, #0]
 80126d2:	4608      	mov	r0, r1
 80126d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80126d8:	4770      	bx	lr

080126da <__sfputs_r>:
 80126da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126dc:	4606      	mov	r6, r0
 80126de:	460f      	mov	r7, r1
 80126e0:	4614      	mov	r4, r2
 80126e2:	18d5      	adds	r5, r2, r3
 80126e4:	42ac      	cmp	r4, r5
 80126e6:	d101      	bne.n	80126ec <__sfputs_r+0x12>
 80126e8:	2000      	movs	r0, #0
 80126ea:	e007      	b.n	80126fc <__sfputs_r+0x22>
 80126ec:	463a      	mov	r2, r7
 80126ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126f2:	4630      	mov	r0, r6
 80126f4:	f7ff ffda 	bl	80126ac <__sfputc_r>
 80126f8:	1c43      	adds	r3, r0, #1
 80126fa:	d1f3      	bne.n	80126e4 <__sfputs_r+0xa>
 80126fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012700 <_vfiprintf_r>:
 8012700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012704:	460c      	mov	r4, r1
 8012706:	b09d      	sub	sp, #116	; 0x74
 8012708:	4617      	mov	r7, r2
 801270a:	461d      	mov	r5, r3
 801270c:	4606      	mov	r6, r0
 801270e:	b118      	cbz	r0, 8012718 <_vfiprintf_r+0x18>
 8012710:	6983      	ldr	r3, [r0, #24]
 8012712:	b90b      	cbnz	r3, 8012718 <_vfiprintf_r+0x18>
 8012714:	f7ff f9d8 	bl	8011ac8 <__sinit>
 8012718:	4b7c      	ldr	r3, [pc, #496]	; (801290c <_vfiprintf_r+0x20c>)
 801271a:	429c      	cmp	r4, r3
 801271c:	d158      	bne.n	80127d0 <_vfiprintf_r+0xd0>
 801271e:	6874      	ldr	r4, [r6, #4]
 8012720:	89a3      	ldrh	r3, [r4, #12]
 8012722:	0718      	lsls	r0, r3, #28
 8012724:	d55e      	bpl.n	80127e4 <_vfiprintf_r+0xe4>
 8012726:	6923      	ldr	r3, [r4, #16]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d05b      	beq.n	80127e4 <_vfiprintf_r+0xe4>
 801272c:	2300      	movs	r3, #0
 801272e:	9309      	str	r3, [sp, #36]	; 0x24
 8012730:	2320      	movs	r3, #32
 8012732:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012736:	2330      	movs	r3, #48	; 0x30
 8012738:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801273c:	9503      	str	r5, [sp, #12]
 801273e:	f04f 0b01 	mov.w	fp, #1
 8012742:	46b8      	mov	r8, r7
 8012744:	4645      	mov	r5, r8
 8012746:	f815 3b01 	ldrb.w	r3, [r5], #1
 801274a:	b10b      	cbz	r3, 8012750 <_vfiprintf_r+0x50>
 801274c:	2b25      	cmp	r3, #37	; 0x25
 801274e:	d154      	bne.n	80127fa <_vfiprintf_r+0xfa>
 8012750:	ebb8 0a07 	subs.w	sl, r8, r7
 8012754:	d00b      	beq.n	801276e <_vfiprintf_r+0x6e>
 8012756:	4653      	mov	r3, sl
 8012758:	463a      	mov	r2, r7
 801275a:	4621      	mov	r1, r4
 801275c:	4630      	mov	r0, r6
 801275e:	f7ff ffbc 	bl	80126da <__sfputs_r>
 8012762:	3001      	adds	r0, #1
 8012764:	f000 80c2 	beq.w	80128ec <_vfiprintf_r+0x1ec>
 8012768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801276a:	4453      	add	r3, sl
 801276c:	9309      	str	r3, [sp, #36]	; 0x24
 801276e:	f898 3000 	ldrb.w	r3, [r8]
 8012772:	2b00      	cmp	r3, #0
 8012774:	f000 80ba 	beq.w	80128ec <_vfiprintf_r+0x1ec>
 8012778:	2300      	movs	r3, #0
 801277a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801277e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012782:	9304      	str	r3, [sp, #16]
 8012784:	9307      	str	r3, [sp, #28]
 8012786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801278a:	931a      	str	r3, [sp, #104]	; 0x68
 801278c:	46a8      	mov	r8, r5
 801278e:	2205      	movs	r2, #5
 8012790:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012794:	485e      	ldr	r0, [pc, #376]	; (8012910 <_vfiprintf_r+0x210>)
 8012796:	f7ed fd4b 	bl	8000230 <memchr>
 801279a:	9b04      	ldr	r3, [sp, #16]
 801279c:	bb78      	cbnz	r0, 80127fe <_vfiprintf_r+0xfe>
 801279e:	06d9      	lsls	r1, r3, #27
 80127a0:	bf44      	itt	mi
 80127a2:	2220      	movmi	r2, #32
 80127a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80127a8:	071a      	lsls	r2, r3, #28
 80127aa:	bf44      	itt	mi
 80127ac:	222b      	movmi	r2, #43	; 0x2b
 80127ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80127b2:	782a      	ldrb	r2, [r5, #0]
 80127b4:	2a2a      	cmp	r2, #42	; 0x2a
 80127b6:	d02a      	beq.n	801280e <_vfiprintf_r+0x10e>
 80127b8:	9a07      	ldr	r2, [sp, #28]
 80127ba:	46a8      	mov	r8, r5
 80127bc:	2000      	movs	r0, #0
 80127be:	250a      	movs	r5, #10
 80127c0:	4641      	mov	r1, r8
 80127c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80127c6:	3b30      	subs	r3, #48	; 0x30
 80127c8:	2b09      	cmp	r3, #9
 80127ca:	d969      	bls.n	80128a0 <_vfiprintf_r+0x1a0>
 80127cc:	b360      	cbz	r0, 8012828 <_vfiprintf_r+0x128>
 80127ce:	e024      	b.n	801281a <_vfiprintf_r+0x11a>
 80127d0:	4b50      	ldr	r3, [pc, #320]	; (8012914 <_vfiprintf_r+0x214>)
 80127d2:	429c      	cmp	r4, r3
 80127d4:	d101      	bne.n	80127da <_vfiprintf_r+0xda>
 80127d6:	68b4      	ldr	r4, [r6, #8]
 80127d8:	e7a2      	b.n	8012720 <_vfiprintf_r+0x20>
 80127da:	4b4f      	ldr	r3, [pc, #316]	; (8012918 <_vfiprintf_r+0x218>)
 80127dc:	429c      	cmp	r4, r3
 80127de:	bf08      	it	eq
 80127e0:	68f4      	ldreq	r4, [r6, #12]
 80127e2:	e79d      	b.n	8012720 <_vfiprintf_r+0x20>
 80127e4:	4621      	mov	r1, r4
 80127e6:	4630      	mov	r0, r6
 80127e8:	f7fe f9ca 	bl	8010b80 <__swsetup_r>
 80127ec:	2800      	cmp	r0, #0
 80127ee:	d09d      	beq.n	801272c <_vfiprintf_r+0x2c>
 80127f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80127f4:	b01d      	add	sp, #116	; 0x74
 80127f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127fa:	46a8      	mov	r8, r5
 80127fc:	e7a2      	b.n	8012744 <_vfiprintf_r+0x44>
 80127fe:	4a44      	ldr	r2, [pc, #272]	; (8012910 <_vfiprintf_r+0x210>)
 8012800:	1a80      	subs	r0, r0, r2
 8012802:	fa0b f000 	lsl.w	r0, fp, r0
 8012806:	4318      	orrs	r0, r3
 8012808:	9004      	str	r0, [sp, #16]
 801280a:	4645      	mov	r5, r8
 801280c:	e7be      	b.n	801278c <_vfiprintf_r+0x8c>
 801280e:	9a03      	ldr	r2, [sp, #12]
 8012810:	1d11      	adds	r1, r2, #4
 8012812:	6812      	ldr	r2, [r2, #0]
 8012814:	9103      	str	r1, [sp, #12]
 8012816:	2a00      	cmp	r2, #0
 8012818:	db01      	blt.n	801281e <_vfiprintf_r+0x11e>
 801281a:	9207      	str	r2, [sp, #28]
 801281c:	e004      	b.n	8012828 <_vfiprintf_r+0x128>
 801281e:	4252      	negs	r2, r2
 8012820:	f043 0302 	orr.w	r3, r3, #2
 8012824:	9207      	str	r2, [sp, #28]
 8012826:	9304      	str	r3, [sp, #16]
 8012828:	f898 3000 	ldrb.w	r3, [r8]
 801282c:	2b2e      	cmp	r3, #46	; 0x2e
 801282e:	d10e      	bne.n	801284e <_vfiprintf_r+0x14e>
 8012830:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012834:	2b2a      	cmp	r3, #42	; 0x2a
 8012836:	d138      	bne.n	80128aa <_vfiprintf_r+0x1aa>
 8012838:	9b03      	ldr	r3, [sp, #12]
 801283a:	1d1a      	adds	r2, r3, #4
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	9203      	str	r2, [sp, #12]
 8012840:	2b00      	cmp	r3, #0
 8012842:	bfb8      	it	lt
 8012844:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8012848:	f108 0802 	add.w	r8, r8, #2
 801284c:	9305      	str	r3, [sp, #20]
 801284e:	4d33      	ldr	r5, [pc, #204]	; (801291c <_vfiprintf_r+0x21c>)
 8012850:	f898 1000 	ldrb.w	r1, [r8]
 8012854:	2203      	movs	r2, #3
 8012856:	4628      	mov	r0, r5
 8012858:	f7ed fcea 	bl	8000230 <memchr>
 801285c:	b140      	cbz	r0, 8012870 <_vfiprintf_r+0x170>
 801285e:	2340      	movs	r3, #64	; 0x40
 8012860:	1b40      	subs	r0, r0, r5
 8012862:	fa03 f000 	lsl.w	r0, r3, r0
 8012866:	9b04      	ldr	r3, [sp, #16]
 8012868:	4303      	orrs	r3, r0
 801286a:	f108 0801 	add.w	r8, r8, #1
 801286e:	9304      	str	r3, [sp, #16]
 8012870:	f898 1000 	ldrb.w	r1, [r8]
 8012874:	482a      	ldr	r0, [pc, #168]	; (8012920 <_vfiprintf_r+0x220>)
 8012876:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801287a:	2206      	movs	r2, #6
 801287c:	f108 0701 	add.w	r7, r8, #1
 8012880:	f7ed fcd6 	bl	8000230 <memchr>
 8012884:	2800      	cmp	r0, #0
 8012886:	d037      	beq.n	80128f8 <_vfiprintf_r+0x1f8>
 8012888:	4b26      	ldr	r3, [pc, #152]	; (8012924 <_vfiprintf_r+0x224>)
 801288a:	bb1b      	cbnz	r3, 80128d4 <_vfiprintf_r+0x1d4>
 801288c:	9b03      	ldr	r3, [sp, #12]
 801288e:	3307      	adds	r3, #7
 8012890:	f023 0307 	bic.w	r3, r3, #7
 8012894:	3308      	adds	r3, #8
 8012896:	9303      	str	r3, [sp, #12]
 8012898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801289a:	444b      	add	r3, r9
 801289c:	9309      	str	r3, [sp, #36]	; 0x24
 801289e:	e750      	b.n	8012742 <_vfiprintf_r+0x42>
 80128a0:	fb05 3202 	mla	r2, r5, r2, r3
 80128a4:	2001      	movs	r0, #1
 80128a6:	4688      	mov	r8, r1
 80128a8:	e78a      	b.n	80127c0 <_vfiprintf_r+0xc0>
 80128aa:	2300      	movs	r3, #0
 80128ac:	f108 0801 	add.w	r8, r8, #1
 80128b0:	9305      	str	r3, [sp, #20]
 80128b2:	4619      	mov	r1, r3
 80128b4:	250a      	movs	r5, #10
 80128b6:	4640      	mov	r0, r8
 80128b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80128bc:	3a30      	subs	r2, #48	; 0x30
 80128be:	2a09      	cmp	r2, #9
 80128c0:	d903      	bls.n	80128ca <_vfiprintf_r+0x1ca>
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d0c3      	beq.n	801284e <_vfiprintf_r+0x14e>
 80128c6:	9105      	str	r1, [sp, #20]
 80128c8:	e7c1      	b.n	801284e <_vfiprintf_r+0x14e>
 80128ca:	fb05 2101 	mla	r1, r5, r1, r2
 80128ce:	2301      	movs	r3, #1
 80128d0:	4680      	mov	r8, r0
 80128d2:	e7f0      	b.n	80128b6 <_vfiprintf_r+0x1b6>
 80128d4:	ab03      	add	r3, sp, #12
 80128d6:	9300      	str	r3, [sp, #0]
 80128d8:	4622      	mov	r2, r4
 80128da:	4b13      	ldr	r3, [pc, #76]	; (8012928 <_vfiprintf_r+0x228>)
 80128dc:	a904      	add	r1, sp, #16
 80128de:	4630      	mov	r0, r6
 80128e0:	f7fd fc74 	bl	80101cc <_printf_float>
 80128e4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80128e8:	4681      	mov	r9, r0
 80128ea:	d1d5      	bne.n	8012898 <_vfiprintf_r+0x198>
 80128ec:	89a3      	ldrh	r3, [r4, #12]
 80128ee:	065b      	lsls	r3, r3, #25
 80128f0:	f53f af7e 	bmi.w	80127f0 <_vfiprintf_r+0xf0>
 80128f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80128f6:	e77d      	b.n	80127f4 <_vfiprintf_r+0xf4>
 80128f8:	ab03      	add	r3, sp, #12
 80128fa:	9300      	str	r3, [sp, #0]
 80128fc:	4622      	mov	r2, r4
 80128fe:	4b0a      	ldr	r3, [pc, #40]	; (8012928 <_vfiprintf_r+0x228>)
 8012900:	a904      	add	r1, sp, #16
 8012902:	4630      	mov	r0, r6
 8012904:	f7fd ff18 	bl	8010738 <_printf_i>
 8012908:	e7ec      	b.n	80128e4 <_vfiprintf_r+0x1e4>
 801290a:	bf00      	nop
 801290c:	080152e4 	.word	0x080152e4
 8012910:	08015424 	.word	0x08015424
 8012914:	08015304 	.word	0x08015304
 8012918:	080152c4 	.word	0x080152c4
 801291c:	0801542a 	.word	0x0801542a
 8012920:	0801542e 	.word	0x0801542e
 8012924:	080101cd 	.word	0x080101cd
 8012928:	080126db 	.word	0x080126db

0801292c <_sbrk_r>:
 801292c:	b538      	push	{r3, r4, r5, lr}
 801292e:	4c06      	ldr	r4, [pc, #24]	; (8012948 <_sbrk_r+0x1c>)
 8012930:	2300      	movs	r3, #0
 8012932:	4605      	mov	r5, r0
 8012934:	4608      	mov	r0, r1
 8012936:	6023      	str	r3, [r4, #0]
 8012938:	f7f5 fa9c 	bl	8007e74 <_sbrk>
 801293c:	1c43      	adds	r3, r0, #1
 801293e:	d102      	bne.n	8012946 <_sbrk_r+0x1a>
 8012940:	6823      	ldr	r3, [r4, #0]
 8012942:	b103      	cbz	r3, 8012946 <_sbrk_r+0x1a>
 8012944:	602b      	str	r3, [r5, #0]
 8012946:	bd38      	pop	{r3, r4, r5, pc}
 8012948:	20002b0c 	.word	0x20002b0c

0801294c <__sread>:
 801294c:	b510      	push	{r4, lr}
 801294e:	460c      	mov	r4, r1
 8012950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012954:	f000 f8e8 	bl	8012b28 <_read_r>
 8012958:	2800      	cmp	r0, #0
 801295a:	bfab      	itete	ge
 801295c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801295e:	89a3      	ldrhlt	r3, [r4, #12]
 8012960:	181b      	addge	r3, r3, r0
 8012962:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012966:	bfac      	ite	ge
 8012968:	6563      	strge	r3, [r4, #84]	; 0x54
 801296a:	81a3      	strhlt	r3, [r4, #12]
 801296c:	bd10      	pop	{r4, pc}

0801296e <__swrite>:
 801296e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012972:	461f      	mov	r7, r3
 8012974:	898b      	ldrh	r3, [r1, #12]
 8012976:	05db      	lsls	r3, r3, #23
 8012978:	4605      	mov	r5, r0
 801297a:	460c      	mov	r4, r1
 801297c:	4616      	mov	r6, r2
 801297e:	d505      	bpl.n	801298c <__swrite+0x1e>
 8012980:	2302      	movs	r3, #2
 8012982:	2200      	movs	r2, #0
 8012984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012988:	f000 f868 	bl	8012a5c <_lseek_r>
 801298c:	89a3      	ldrh	r3, [r4, #12]
 801298e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012992:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012996:	81a3      	strh	r3, [r4, #12]
 8012998:	4632      	mov	r2, r6
 801299a:	463b      	mov	r3, r7
 801299c:	4628      	mov	r0, r5
 801299e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80129a2:	f000 b817 	b.w	80129d4 <_write_r>

080129a6 <__sseek>:
 80129a6:	b510      	push	{r4, lr}
 80129a8:	460c      	mov	r4, r1
 80129aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129ae:	f000 f855 	bl	8012a5c <_lseek_r>
 80129b2:	1c43      	adds	r3, r0, #1
 80129b4:	89a3      	ldrh	r3, [r4, #12]
 80129b6:	bf15      	itete	ne
 80129b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80129ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80129be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80129c2:	81a3      	strheq	r3, [r4, #12]
 80129c4:	bf18      	it	ne
 80129c6:	81a3      	strhne	r3, [r4, #12]
 80129c8:	bd10      	pop	{r4, pc}

080129ca <__sclose>:
 80129ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129ce:	f000 b813 	b.w	80129f8 <_close_r>
	...

080129d4 <_write_r>:
 80129d4:	b538      	push	{r3, r4, r5, lr}
 80129d6:	4c07      	ldr	r4, [pc, #28]	; (80129f4 <_write_r+0x20>)
 80129d8:	4605      	mov	r5, r0
 80129da:	4608      	mov	r0, r1
 80129dc:	4611      	mov	r1, r2
 80129de:	2200      	movs	r2, #0
 80129e0:	6022      	str	r2, [r4, #0]
 80129e2:	461a      	mov	r2, r3
 80129e4:	f7f4 fef3 	bl	80077ce <_write>
 80129e8:	1c43      	adds	r3, r0, #1
 80129ea:	d102      	bne.n	80129f2 <_write_r+0x1e>
 80129ec:	6823      	ldr	r3, [r4, #0]
 80129ee:	b103      	cbz	r3, 80129f2 <_write_r+0x1e>
 80129f0:	602b      	str	r3, [r5, #0]
 80129f2:	bd38      	pop	{r3, r4, r5, pc}
 80129f4:	20002b0c 	.word	0x20002b0c

080129f8 <_close_r>:
 80129f8:	b538      	push	{r3, r4, r5, lr}
 80129fa:	4c06      	ldr	r4, [pc, #24]	; (8012a14 <_close_r+0x1c>)
 80129fc:	2300      	movs	r3, #0
 80129fe:	4605      	mov	r5, r0
 8012a00:	4608      	mov	r0, r1
 8012a02:	6023      	str	r3, [r4, #0]
 8012a04:	f7f5 fa01 	bl	8007e0a <_close>
 8012a08:	1c43      	adds	r3, r0, #1
 8012a0a:	d102      	bne.n	8012a12 <_close_r+0x1a>
 8012a0c:	6823      	ldr	r3, [r4, #0]
 8012a0e:	b103      	cbz	r3, 8012a12 <_close_r+0x1a>
 8012a10:	602b      	str	r3, [r5, #0]
 8012a12:	bd38      	pop	{r3, r4, r5, pc}
 8012a14:	20002b0c 	.word	0x20002b0c

08012a18 <_fstat_r>:
 8012a18:	b538      	push	{r3, r4, r5, lr}
 8012a1a:	4c07      	ldr	r4, [pc, #28]	; (8012a38 <_fstat_r+0x20>)
 8012a1c:	2300      	movs	r3, #0
 8012a1e:	4605      	mov	r5, r0
 8012a20:	4608      	mov	r0, r1
 8012a22:	4611      	mov	r1, r2
 8012a24:	6023      	str	r3, [r4, #0]
 8012a26:	f7f5 f9fc 	bl	8007e22 <_fstat>
 8012a2a:	1c43      	adds	r3, r0, #1
 8012a2c:	d102      	bne.n	8012a34 <_fstat_r+0x1c>
 8012a2e:	6823      	ldr	r3, [r4, #0]
 8012a30:	b103      	cbz	r3, 8012a34 <_fstat_r+0x1c>
 8012a32:	602b      	str	r3, [r5, #0]
 8012a34:	bd38      	pop	{r3, r4, r5, pc}
 8012a36:	bf00      	nop
 8012a38:	20002b0c 	.word	0x20002b0c

08012a3c <_isatty_r>:
 8012a3c:	b538      	push	{r3, r4, r5, lr}
 8012a3e:	4c06      	ldr	r4, [pc, #24]	; (8012a58 <_isatty_r+0x1c>)
 8012a40:	2300      	movs	r3, #0
 8012a42:	4605      	mov	r5, r0
 8012a44:	4608      	mov	r0, r1
 8012a46:	6023      	str	r3, [r4, #0]
 8012a48:	f7f5 f9fb 	bl	8007e42 <_isatty>
 8012a4c:	1c43      	adds	r3, r0, #1
 8012a4e:	d102      	bne.n	8012a56 <_isatty_r+0x1a>
 8012a50:	6823      	ldr	r3, [r4, #0]
 8012a52:	b103      	cbz	r3, 8012a56 <_isatty_r+0x1a>
 8012a54:	602b      	str	r3, [r5, #0]
 8012a56:	bd38      	pop	{r3, r4, r5, pc}
 8012a58:	20002b0c 	.word	0x20002b0c

08012a5c <_lseek_r>:
 8012a5c:	b538      	push	{r3, r4, r5, lr}
 8012a5e:	4c07      	ldr	r4, [pc, #28]	; (8012a7c <_lseek_r+0x20>)
 8012a60:	4605      	mov	r5, r0
 8012a62:	4608      	mov	r0, r1
 8012a64:	4611      	mov	r1, r2
 8012a66:	2200      	movs	r2, #0
 8012a68:	6022      	str	r2, [r4, #0]
 8012a6a:	461a      	mov	r2, r3
 8012a6c:	f7f5 f9f4 	bl	8007e58 <_lseek>
 8012a70:	1c43      	adds	r3, r0, #1
 8012a72:	d102      	bne.n	8012a7a <_lseek_r+0x1e>
 8012a74:	6823      	ldr	r3, [r4, #0]
 8012a76:	b103      	cbz	r3, 8012a7a <_lseek_r+0x1e>
 8012a78:	602b      	str	r3, [r5, #0]
 8012a7a:	bd38      	pop	{r3, r4, r5, pc}
 8012a7c:	20002b0c 	.word	0x20002b0c

08012a80 <__ascii_mbtowc>:
 8012a80:	b082      	sub	sp, #8
 8012a82:	b901      	cbnz	r1, 8012a86 <__ascii_mbtowc+0x6>
 8012a84:	a901      	add	r1, sp, #4
 8012a86:	b142      	cbz	r2, 8012a9a <__ascii_mbtowc+0x1a>
 8012a88:	b14b      	cbz	r3, 8012a9e <__ascii_mbtowc+0x1e>
 8012a8a:	7813      	ldrb	r3, [r2, #0]
 8012a8c:	600b      	str	r3, [r1, #0]
 8012a8e:	7812      	ldrb	r2, [r2, #0]
 8012a90:	1c10      	adds	r0, r2, #0
 8012a92:	bf18      	it	ne
 8012a94:	2001      	movne	r0, #1
 8012a96:	b002      	add	sp, #8
 8012a98:	4770      	bx	lr
 8012a9a:	4610      	mov	r0, r2
 8012a9c:	e7fb      	b.n	8012a96 <__ascii_mbtowc+0x16>
 8012a9e:	f06f 0001 	mvn.w	r0, #1
 8012aa2:	e7f8      	b.n	8012a96 <__ascii_mbtowc+0x16>

08012aa4 <memmove>:
 8012aa4:	4288      	cmp	r0, r1
 8012aa6:	b510      	push	{r4, lr}
 8012aa8:	eb01 0302 	add.w	r3, r1, r2
 8012aac:	d807      	bhi.n	8012abe <memmove+0x1a>
 8012aae:	1e42      	subs	r2, r0, #1
 8012ab0:	4299      	cmp	r1, r3
 8012ab2:	d00a      	beq.n	8012aca <memmove+0x26>
 8012ab4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012ab8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012abc:	e7f8      	b.n	8012ab0 <memmove+0xc>
 8012abe:	4283      	cmp	r3, r0
 8012ac0:	d9f5      	bls.n	8012aae <memmove+0xa>
 8012ac2:	1881      	adds	r1, r0, r2
 8012ac4:	1ad2      	subs	r2, r2, r3
 8012ac6:	42d3      	cmn	r3, r2
 8012ac8:	d100      	bne.n	8012acc <memmove+0x28>
 8012aca:	bd10      	pop	{r4, pc}
 8012acc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012ad0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012ad4:	e7f7      	b.n	8012ac6 <memmove+0x22>

08012ad6 <__malloc_lock>:
 8012ad6:	4770      	bx	lr

08012ad8 <__malloc_unlock>:
 8012ad8:	4770      	bx	lr

08012ada <_realloc_r>:
 8012ada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012adc:	4607      	mov	r7, r0
 8012ade:	4614      	mov	r4, r2
 8012ae0:	460e      	mov	r6, r1
 8012ae2:	b921      	cbnz	r1, 8012aee <_realloc_r+0x14>
 8012ae4:	4611      	mov	r1, r2
 8012ae6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012aea:	f7ff bc33 	b.w	8012354 <_malloc_r>
 8012aee:	b922      	cbnz	r2, 8012afa <_realloc_r+0x20>
 8012af0:	f7ff fbe2 	bl	80122b8 <_free_r>
 8012af4:	4625      	mov	r5, r4
 8012af6:	4628      	mov	r0, r5
 8012af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012afa:	f000 f834 	bl	8012b66 <_malloc_usable_size_r>
 8012afe:	42a0      	cmp	r0, r4
 8012b00:	d20f      	bcs.n	8012b22 <_realloc_r+0x48>
 8012b02:	4621      	mov	r1, r4
 8012b04:	4638      	mov	r0, r7
 8012b06:	f7ff fc25 	bl	8012354 <_malloc_r>
 8012b0a:	4605      	mov	r5, r0
 8012b0c:	2800      	cmp	r0, #0
 8012b0e:	d0f2      	beq.n	8012af6 <_realloc_r+0x1c>
 8012b10:	4631      	mov	r1, r6
 8012b12:	4622      	mov	r2, r4
 8012b14:	f7ff f8dc 	bl	8011cd0 <memcpy>
 8012b18:	4631      	mov	r1, r6
 8012b1a:	4638      	mov	r0, r7
 8012b1c:	f7ff fbcc 	bl	80122b8 <_free_r>
 8012b20:	e7e9      	b.n	8012af6 <_realloc_r+0x1c>
 8012b22:	4635      	mov	r5, r6
 8012b24:	e7e7      	b.n	8012af6 <_realloc_r+0x1c>
	...

08012b28 <_read_r>:
 8012b28:	b538      	push	{r3, r4, r5, lr}
 8012b2a:	4c07      	ldr	r4, [pc, #28]	; (8012b48 <_read_r+0x20>)
 8012b2c:	4605      	mov	r5, r0
 8012b2e:	4608      	mov	r0, r1
 8012b30:	4611      	mov	r1, r2
 8012b32:	2200      	movs	r2, #0
 8012b34:	6022      	str	r2, [r4, #0]
 8012b36:	461a      	mov	r2, r3
 8012b38:	f7f5 f94a 	bl	8007dd0 <_read>
 8012b3c:	1c43      	adds	r3, r0, #1
 8012b3e:	d102      	bne.n	8012b46 <_read_r+0x1e>
 8012b40:	6823      	ldr	r3, [r4, #0]
 8012b42:	b103      	cbz	r3, 8012b46 <_read_r+0x1e>
 8012b44:	602b      	str	r3, [r5, #0]
 8012b46:	bd38      	pop	{r3, r4, r5, pc}
 8012b48:	20002b0c 	.word	0x20002b0c

08012b4c <__ascii_wctomb>:
 8012b4c:	b149      	cbz	r1, 8012b62 <__ascii_wctomb+0x16>
 8012b4e:	2aff      	cmp	r2, #255	; 0xff
 8012b50:	bf85      	ittet	hi
 8012b52:	238a      	movhi	r3, #138	; 0x8a
 8012b54:	6003      	strhi	r3, [r0, #0]
 8012b56:	700a      	strbls	r2, [r1, #0]
 8012b58:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8012b5c:	bf98      	it	ls
 8012b5e:	2001      	movls	r0, #1
 8012b60:	4770      	bx	lr
 8012b62:	4608      	mov	r0, r1
 8012b64:	4770      	bx	lr

08012b66 <_malloc_usable_size_r>:
 8012b66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b6a:	1f18      	subs	r0, r3, #4
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	bfbc      	itt	lt
 8012b70:	580b      	ldrlt	r3, [r1, r0]
 8012b72:	18c0      	addlt	r0, r0, r3
 8012b74:	4770      	bx	lr
	...

08012b78 <log10>:
 8012b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012b7a:	ed2d 8b02 	vpush	{d8}
 8012b7e:	b08b      	sub	sp, #44	; 0x2c
 8012b80:	ec55 4b10 	vmov	r4, r5, d0
 8012b84:	f000 f9e8 	bl	8012f58 <__ieee754_log10>
 8012b88:	4b36      	ldr	r3, [pc, #216]	; (8012c64 <log10+0xec>)
 8012b8a:	eeb0 8a40 	vmov.f32	s16, s0
 8012b8e:	eef0 8a60 	vmov.f32	s17, s1
 8012b92:	f993 6000 	ldrsb.w	r6, [r3]
 8012b96:	1c73      	adds	r3, r6, #1
 8012b98:	d05c      	beq.n	8012c54 <log10+0xdc>
 8012b9a:	4622      	mov	r2, r4
 8012b9c:	462b      	mov	r3, r5
 8012b9e:	4620      	mov	r0, r4
 8012ba0:	4629      	mov	r1, r5
 8012ba2:	f7ed ffeb 	bl	8000b7c <__aeabi_dcmpun>
 8012ba6:	4607      	mov	r7, r0
 8012ba8:	2800      	cmp	r0, #0
 8012baa:	d153      	bne.n	8012c54 <log10+0xdc>
 8012bac:	2200      	movs	r2, #0
 8012bae:	2300      	movs	r3, #0
 8012bb0:	4620      	mov	r0, r4
 8012bb2:	4629      	mov	r1, r5
 8012bb4:	f7ed ffc4 	bl	8000b40 <__aeabi_dcmple>
 8012bb8:	2800      	cmp	r0, #0
 8012bba:	d04b      	beq.n	8012c54 <log10+0xdc>
 8012bbc:	4b2a      	ldr	r3, [pc, #168]	; (8012c68 <log10+0xf0>)
 8012bbe:	9301      	str	r3, [sp, #4]
 8012bc0:	9708      	str	r7, [sp, #32]
 8012bc2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8012bc6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012bca:	b9a6      	cbnz	r6, 8012bf6 <log10+0x7e>
 8012bcc:	4b27      	ldr	r3, [pc, #156]	; (8012c6c <log10+0xf4>)
 8012bce:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8012bd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012bd6:	4620      	mov	r0, r4
 8012bd8:	2200      	movs	r2, #0
 8012bda:	2300      	movs	r3, #0
 8012bdc:	4629      	mov	r1, r5
 8012bde:	f7ed ff9b 	bl	8000b18 <__aeabi_dcmpeq>
 8012be2:	bb40      	cbnz	r0, 8012c36 <log10+0xbe>
 8012be4:	2301      	movs	r3, #1
 8012be6:	2e02      	cmp	r6, #2
 8012be8:	9300      	str	r3, [sp, #0]
 8012bea:	d119      	bne.n	8012c20 <log10+0xa8>
 8012bec:	f7fd fa28 	bl	8010040 <__errno>
 8012bf0:	2321      	movs	r3, #33	; 0x21
 8012bf2:	6003      	str	r3, [r0, #0]
 8012bf4:	e019      	b.n	8012c2a <log10+0xb2>
 8012bf6:	4b1e      	ldr	r3, [pc, #120]	; (8012c70 <log10+0xf8>)
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012bfe:	4620      	mov	r0, r4
 8012c00:	2200      	movs	r2, #0
 8012c02:	2300      	movs	r3, #0
 8012c04:	4629      	mov	r1, r5
 8012c06:	f7ed ff87 	bl	8000b18 <__aeabi_dcmpeq>
 8012c0a:	2800      	cmp	r0, #0
 8012c0c:	d0ea      	beq.n	8012be4 <log10+0x6c>
 8012c0e:	2302      	movs	r3, #2
 8012c10:	429e      	cmp	r6, r3
 8012c12:	9300      	str	r3, [sp, #0]
 8012c14:	d111      	bne.n	8012c3a <log10+0xc2>
 8012c16:	f7fd fa13 	bl	8010040 <__errno>
 8012c1a:	2322      	movs	r3, #34	; 0x22
 8012c1c:	6003      	str	r3, [r0, #0]
 8012c1e:	e011      	b.n	8012c44 <log10+0xcc>
 8012c20:	4668      	mov	r0, sp
 8012c22:	f000 fff4 	bl	8013c0e <matherr>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	d0e0      	beq.n	8012bec <log10+0x74>
 8012c2a:	4812      	ldr	r0, [pc, #72]	; (8012c74 <log10+0xfc>)
 8012c2c:	f000 fff4 	bl	8013c18 <nan>
 8012c30:	ed8d 0b06 	vstr	d0, [sp, #24]
 8012c34:	e006      	b.n	8012c44 <log10+0xcc>
 8012c36:	2302      	movs	r3, #2
 8012c38:	9300      	str	r3, [sp, #0]
 8012c3a:	4668      	mov	r0, sp
 8012c3c:	f000 ffe7 	bl	8013c0e <matherr>
 8012c40:	2800      	cmp	r0, #0
 8012c42:	d0e8      	beq.n	8012c16 <log10+0x9e>
 8012c44:	9b08      	ldr	r3, [sp, #32]
 8012c46:	b11b      	cbz	r3, 8012c50 <log10+0xd8>
 8012c48:	f7fd f9fa 	bl	8010040 <__errno>
 8012c4c:	9b08      	ldr	r3, [sp, #32]
 8012c4e:	6003      	str	r3, [r0, #0]
 8012c50:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012c54:	eeb0 0a48 	vmov.f32	s0, s16
 8012c58:	eef0 0a68 	vmov.f32	s1, s17
 8012c5c:	b00b      	add	sp, #44	; 0x2c
 8012c5e:	ecbd 8b02 	vpop	{d8}
 8012c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c64:	20001e04 	.word	0x20001e04
 8012c68:	08015540 	.word	0x08015540
 8012c6c:	c7efffff 	.word	0xc7efffff
 8012c70:	fff00000 	.word	0xfff00000
 8012c74:	08015429 	.word	0x08015429

08012c78 <pow>:
 8012c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c7c:	ed2d 8b04 	vpush	{d8-d9}
 8012c80:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8012f54 <pow+0x2dc>
 8012c84:	b08d      	sub	sp, #52	; 0x34
 8012c86:	ec57 6b10 	vmov	r6, r7, d0
 8012c8a:	ec55 4b11 	vmov	r4, r5, d1
 8012c8e:	f000 f9ef 	bl	8013070 <__ieee754_pow>
 8012c92:	f999 3000 	ldrsb.w	r3, [r9]
 8012c96:	9300      	str	r3, [sp, #0]
 8012c98:	3301      	adds	r3, #1
 8012c9a:	eeb0 8a40 	vmov.f32	s16, s0
 8012c9e:	eef0 8a60 	vmov.f32	s17, s1
 8012ca2:	46c8      	mov	r8, r9
 8012ca4:	d05f      	beq.n	8012d66 <pow+0xee>
 8012ca6:	4622      	mov	r2, r4
 8012ca8:	462b      	mov	r3, r5
 8012caa:	4620      	mov	r0, r4
 8012cac:	4629      	mov	r1, r5
 8012cae:	f7ed ff65 	bl	8000b7c <__aeabi_dcmpun>
 8012cb2:	4683      	mov	fp, r0
 8012cb4:	2800      	cmp	r0, #0
 8012cb6:	d156      	bne.n	8012d66 <pow+0xee>
 8012cb8:	4632      	mov	r2, r6
 8012cba:	463b      	mov	r3, r7
 8012cbc:	4630      	mov	r0, r6
 8012cbe:	4639      	mov	r1, r7
 8012cc0:	f7ed ff5c 	bl	8000b7c <__aeabi_dcmpun>
 8012cc4:	9001      	str	r0, [sp, #4]
 8012cc6:	b1e8      	cbz	r0, 8012d04 <pow+0x8c>
 8012cc8:	2200      	movs	r2, #0
 8012cca:	2300      	movs	r3, #0
 8012ccc:	4620      	mov	r0, r4
 8012cce:	4629      	mov	r1, r5
 8012cd0:	f7ed ff22 	bl	8000b18 <__aeabi_dcmpeq>
 8012cd4:	2800      	cmp	r0, #0
 8012cd6:	d046      	beq.n	8012d66 <pow+0xee>
 8012cd8:	2301      	movs	r3, #1
 8012cda:	9302      	str	r3, [sp, #8]
 8012cdc:	4b96      	ldr	r3, [pc, #600]	; (8012f38 <pow+0x2c0>)
 8012cde:	9303      	str	r3, [sp, #12]
 8012ce0:	4b96      	ldr	r3, [pc, #600]	; (8012f3c <pow+0x2c4>)
 8012ce2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8012ce6:	2200      	movs	r2, #0
 8012ce8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012cec:	9b00      	ldr	r3, [sp, #0]
 8012cee:	2b02      	cmp	r3, #2
 8012cf0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012cf4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012cf8:	d033      	beq.n	8012d62 <pow+0xea>
 8012cfa:	a802      	add	r0, sp, #8
 8012cfc:	f000 ff87 	bl	8013c0e <matherr>
 8012d00:	bb48      	cbnz	r0, 8012d56 <pow+0xde>
 8012d02:	e05d      	b.n	8012dc0 <pow+0x148>
 8012d04:	f04f 0a00 	mov.w	sl, #0
 8012d08:	f04f 0b00 	mov.w	fp, #0
 8012d0c:	4652      	mov	r2, sl
 8012d0e:	465b      	mov	r3, fp
 8012d10:	4630      	mov	r0, r6
 8012d12:	4639      	mov	r1, r7
 8012d14:	f7ed ff00 	bl	8000b18 <__aeabi_dcmpeq>
 8012d18:	ec4b ab19 	vmov	d9, sl, fp
 8012d1c:	2800      	cmp	r0, #0
 8012d1e:	d054      	beq.n	8012dca <pow+0x152>
 8012d20:	4652      	mov	r2, sl
 8012d22:	465b      	mov	r3, fp
 8012d24:	4620      	mov	r0, r4
 8012d26:	4629      	mov	r1, r5
 8012d28:	f7ed fef6 	bl	8000b18 <__aeabi_dcmpeq>
 8012d2c:	4680      	mov	r8, r0
 8012d2e:	b318      	cbz	r0, 8012d78 <pow+0x100>
 8012d30:	2301      	movs	r3, #1
 8012d32:	9302      	str	r3, [sp, #8]
 8012d34:	4b80      	ldr	r3, [pc, #512]	; (8012f38 <pow+0x2c0>)
 8012d36:	9303      	str	r3, [sp, #12]
 8012d38:	9b01      	ldr	r3, [sp, #4]
 8012d3a:	930a      	str	r3, [sp, #40]	; 0x28
 8012d3c:	9b00      	ldr	r3, [sp, #0]
 8012d3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012d42:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012d46:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d0d5      	beq.n	8012cfa <pow+0x82>
 8012d4e:	4b7b      	ldr	r3, [pc, #492]	; (8012f3c <pow+0x2c4>)
 8012d50:	2200      	movs	r2, #0
 8012d52:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012d56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d58:	b11b      	cbz	r3, 8012d62 <pow+0xea>
 8012d5a:	f7fd f971 	bl	8010040 <__errno>
 8012d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d60:	6003      	str	r3, [r0, #0]
 8012d62:	ed9d 8b08 	vldr	d8, [sp, #32]
 8012d66:	eeb0 0a48 	vmov.f32	s0, s16
 8012d6a:	eef0 0a68 	vmov.f32	s1, s17
 8012d6e:	b00d      	add	sp, #52	; 0x34
 8012d70:	ecbd 8b04 	vpop	{d8-d9}
 8012d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d78:	ec45 4b10 	vmov	d0, r4, r5
 8012d7c:	f000 ff3f 	bl	8013bfe <finite>
 8012d80:	2800      	cmp	r0, #0
 8012d82:	d0f0      	beq.n	8012d66 <pow+0xee>
 8012d84:	4652      	mov	r2, sl
 8012d86:	465b      	mov	r3, fp
 8012d88:	4620      	mov	r0, r4
 8012d8a:	4629      	mov	r1, r5
 8012d8c:	f7ed fece 	bl	8000b2c <__aeabi_dcmplt>
 8012d90:	2800      	cmp	r0, #0
 8012d92:	d0e8      	beq.n	8012d66 <pow+0xee>
 8012d94:	2301      	movs	r3, #1
 8012d96:	9302      	str	r3, [sp, #8]
 8012d98:	4b67      	ldr	r3, [pc, #412]	; (8012f38 <pow+0x2c0>)
 8012d9a:	9303      	str	r3, [sp, #12]
 8012d9c:	f999 3000 	ldrsb.w	r3, [r9]
 8012da0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8012da4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012da8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012dac:	b913      	cbnz	r3, 8012db4 <pow+0x13c>
 8012dae:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8012db2:	e7a2      	b.n	8012cfa <pow+0x82>
 8012db4:	4962      	ldr	r1, [pc, #392]	; (8012f40 <pow+0x2c8>)
 8012db6:	2000      	movs	r0, #0
 8012db8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012dbc:	2b02      	cmp	r3, #2
 8012dbe:	d19c      	bne.n	8012cfa <pow+0x82>
 8012dc0:	f7fd f93e 	bl	8010040 <__errno>
 8012dc4:	2321      	movs	r3, #33	; 0x21
 8012dc6:	6003      	str	r3, [r0, #0]
 8012dc8:	e7c5      	b.n	8012d56 <pow+0xde>
 8012dca:	eeb0 0a48 	vmov.f32	s0, s16
 8012dce:	eef0 0a68 	vmov.f32	s1, s17
 8012dd2:	f000 ff14 	bl	8013bfe <finite>
 8012dd6:	9000      	str	r0, [sp, #0]
 8012dd8:	2800      	cmp	r0, #0
 8012dda:	f040 8081 	bne.w	8012ee0 <pow+0x268>
 8012dde:	ec47 6b10 	vmov	d0, r6, r7
 8012de2:	f000 ff0c 	bl	8013bfe <finite>
 8012de6:	2800      	cmp	r0, #0
 8012de8:	d07a      	beq.n	8012ee0 <pow+0x268>
 8012dea:	ec45 4b10 	vmov	d0, r4, r5
 8012dee:	f000 ff06 	bl	8013bfe <finite>
 8012df2:	2800      	cmp	r0, #0
 8012df4:	d074      	beq.n	8012ee0 <pow+0x268>
 8012df6:	ec53 2b18 	vmov	r2, r3, d8
 8012dfa:	ee18 0a10 	vmov	r0, s16
 8012dfe:	4619      	mov	r1, r3
 8012e00:	f7ed febc 	bl	8000b7c <__aeabi_dcmpun>
 8012e04:	f999 9000 	ldrsb.w	r9, [r9]
 8012e08:	4b4b      	ldr	r3, [pc, #300]	; (8012f38 <pow+0x2c0>)
 8012e0a:	b1b0      	cbz	r0, 8012e3a <pow+0x1c2>
 8012e0c:	2201      	movs	r2, #1
 8012e0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012e12:	9b00      	ldr	r3, [sp, #0]
 8012e14:	930a      	str	r3, [sp, #40]	; 0x28
 8012e16:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012e1a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012e1e:	f1b9 0f00 	cmp.w	r9, #0
 8012e22:	d0c4      	beq.n	8012dae <pow+0x136>
 8012e24:	4652      	mov	r2, sl
 8012e26:	465b      	mov	r3, fp
 8012e28:	4650      	mov	r0, sl
 8012e2a:	4659      	mov	r1, fp
 8012e2c:	f7ed fd36 	bl	800089c <__aeabi_ddiv>
 8012e30:	f1b9 0f02 	cmp.w	r9, #2
 8012e34:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012e38:	e7c1      	b.n	8012dbe <pow+0x146>
 8012e3a:	2203      	movs	r2, #3
 8012e3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012e40:	900a      	str	r0, [sp, #40]	; 0x28
 8012e42:	4629      	mov	r1, r5
 8012e44:	4620      	mov	r0, r4
 8012e46:	2200      	movs	r2, #0
 8012e48:	4b3e      	ldr	r3, [pc, #248]	; (8012f44 <pow+0x2cc>)
 8012e4a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012e4e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012e52:	f7ed fbf9 	bl	8000648 <__aeabi_dmul>
 8012e56:	4604      	mov	r4, r0
 8012e58:	460d      	mov	r5, r1
 8012e5a:	f1b9 0f00 	cmp.w	r9, #0
 8012e5e:	d124      	bne.n	8012eaa <pow+0x232>
 8012e60:	4b39      	ldr	r3, [pc, #228]	; (8012f48 <pow+0x2d0>)
 8012e62:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8012e66:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012e6a:	4630      	mov	r0, r6
 8012e6c:	4652      	mov	r2, sl
 8012e6e:	465b      	mov	r3, fp
 8012e70:	4639      	mov	r1, r7
 8012e72:	f7ed fe5b 	bl	8000b2c <__aeabi_dcmplt>
 8012e76:	2800      	cmp	r0, #0
 8012e78:	d056      	beq.n	8012f28 <pow+0x2b0>
 8012e7a:	ec45 4b10 	vmov	d0, r4, r5
 8012e7e:	f000 fed3 	bl	8013c28 <rint>
 8012e82:	4622      	mov	r2, r4
 8012e84:	462b      	mov	r3, r5
 8012e86:	ec51 0b10 	vmov	r0, r1, d0
 8012e8a:	f7ed fe45 	bl	8000b18 <__aeabi_dcmpeq>
 8012e8e:	b920      	cbnz	r0, 8012e9a <pow+0x222>
 8012e90:	4b2e      	ldr	r3, [pc, #184]	; (8012f4c <pow+0x2d4>)
 8012e92:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8012e96:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012e9a:	f998 3000 	ldrsb.w	r3, [r8]
 8012e9e:	2b02      	cmp	r3, #2
 8012ea0:	d142      	bne.n	8012f28 <pow+0x2b0>
 8012ea2:	f7fd f8cd 	bl	8010040 <__errno>
 8012ea6:	2322      	movs	r3, #34	; 0x22
 8012ea8:	e78d      	b.n	8012dc6 <pow+0x14e>
 8012eaa:	4b29      	ldr	r3, [pc, #164]	; (8012f50 <pow+0x2d8>)
 8012eac:	2200      	movs	r2, #0
 8012eae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012eb2:	4630      	mov	r0, r6
 8012eb4:	4652      	mov	r2, sl
 8012eb6:	465b      	mov	r3, fp
 8012eb8:	4639      	mov	r1, r7
 8012eba:	f7ed fe37 	bl	8000b2c <__aeabi_dcmplt>
 8012ebe:	2800      	cmp	r0, #0
 8012ec0:	d0eb      	beq.n	8012e9a <pow+0x222>
 8012ec2:	ec45 4b10 	vmov	d0, r4, r5
 8012ec6:	f000 feaf 	bl	8013c28 <rint>
 8012eca:	4622      	mov	r2, r4
 8012ecc:	462b      	mov	r3, r5
 8012ece:	ec51 0b10 	vmov	r0, r1, d0
 8012ed2:	f7ed fe21 	bl	8000b18 <__aeabi_dcmpeq>
 8012ed6:	2800      	cmp	r0, #0
 8012ed8:	d1df      	bne.n	8012e9a <pow+0x222>
 8012eda:	2200      	movs	r2, #0
 8012edc:	4b18      	ldr	r3, [pc, #96]	; (8012f40 <pow+0x2c8>)
 8012ede:	e7da      	b.n	8012e96 <pow+0x21e>
 8012ee0:	2200      	movs	r2, #0
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	ec51 0b18 	vmov	r0, r1, d8
 8012ee8:	f7ed fe16 	bl	8000b18 <__aeabi_dcmpeq>
 8012eec:	2800      	cmp	r0, #0
 8012eee:	f43f af3a 	beq.w	8012d66 <pow+0xee>
 8012ef2:	ec47 6b10 	vmov	d0, r6, r7
 8012ef6:	f000 fe82 	bl	8013bfe <finite>
 8012efa:	2800      	cmp	r0, #0
 8012efc:	f43f af33 	beq.w	8012d66 <pow+0xee>
 8012f00:	ec45 4b10 	vmov	d0, r4, r5
 8012f04:	f000 fe7b 	bl	8013bfe <finite>
 8012f08:	2800      	cmp	r0, #0
 8012f0a:	f43f af2c 	beq.w	8012d66 <pow+0xee>
 8012f0e:	2304      	movs	r3, #4
 8012f10:	9302      	str	r3, [sp, #8]
 8012f12:	4b09      	ldr	r3, [pc, #36]	; (8012f38 <pow+0x2c0>)
 8012f14:	9303      	str	r3, [sp, #12]
 8012f16:	2300      	movs	r3, #0
 8012f18:	930a      	str	r3, [sp, #40]	; 0x28
 8012f1a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012f1e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012f22:	ed8d 9b08 	vstr	d9, [sp, #32]
 8012f26:	e7b8      	b.n	8012e9a <pow+0x222>
 8012f28:	a802      	add	r0, sp, #8
 8012f2a:	f000 fe70 	bl	8013c0e <matherr>
 8012f2e:	2800      	cmp	r0, #0
 8012f30:	f47f af11 	bne.w	8012d56 <pow+0xde>
 8012f34:	e7b5      	b.n	8012ea2 <pow+0x22a>
 8012f36:	bf00      	nop
 8012f38:	08015546 	.word	0x08015546
 8012f3c:	3ff00000 	.word	0x3ff00000
 8012f40:	fff00000 	.word	0xfff00000
 8012f44:	3fe00000 	.word	0x3fe00000
 8012f48:	47efffff 	.word	0x47efffff
 8012f4c:	c7efffff 	.word	0xc7efffff
 8012f50:	7ff00000 	.word	0x7ff00000
 8012f54:	20001e04 	.word	0x20001e04

08012f58 <__ieee754_log10>:
 8012f58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012f5c:	ec55 4b10 	vmov	r4, r5, d0
 8012f60:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8012f64:	462b      	mov	r3, r5
 8012f66:	da2f      	bge.n	8012fc8 <__ieee754_log10+0x70>
 8012f68:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8012f6c:	4322      	orrs	r2, r4
 8012f6e:	d10a      	bne.n	8012f86 <__ieee754_log10+0x2e>
 8012f70:	493b      	ldr	r1, [pc, #236]	; (8013060 <__ieee754_log10+0x108>)
 8012f72:	2200      	movs	r2, #0
 8012f74:	2300      	movs	r3, #0
 8012f76:	2000      	movs	r0, #0
 8012f78:	f7ed fc90 	bl	800089c <__aeabi_ddiv>
 8012f7c:	ec41 0b10 	vmov	d0, r0, r1
 8012f80:	b003      	add	sp, #12
 8012f82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012f86:	2d00      	cmp	r5, #0
 8012f88:	da08      	bge.n	8012f9c <__ieee754_log10+0x44>
 8012f8a:	ee10 2a10 	vmov	r2, s0
 8012f8e:	4620      	mov	r0, r4
 8012f90:	4629      	mov	r1, r5
 8012f92:	f7ed f9a1 	bl	80002d8 <__aeabi_dsub>
 8012f96:	2200      	movs	r2, #0
 8012f98:	2300      	movs	r3, #0
 8012f9a:	e7ed      	b.n	8012f78 <__ieee754_log10+0x20>
 8012f9c:	2200      	movs	r2, #0
 8012f9e:	4b31      	ldr	r3, [pc, #196]	; (8013064 <__ieee754_log10+0x10c>)
 8012fa0:	4629      	mov	r1, r5
 8012fa2:	ee10 0a10 	vmov	r0, s0
 8012fa6:	f7ed fb4f 	bl	8000648 <__aeabi_dmul>
 8012faa:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8012fae:	4604      	mov	r4, r0
 8012fb0:	460d      	mov	r5, r1
 8012fb2:	460b      	mov	r3, r1
 8012fb4:	492c      	ldr	r1, [pc, #176]	; (8013068 <__ieee754_log10+0x110>)
 8012fb6:	428b      	cmp	r3, r1
 8012fb8:	dd08      	ble.n	8012fcc <__ieee754_log10+0x74>
 8012fba:	4622      	mov	r2, r4
 8012fbc:	462b      	mov	r3, r5
 8012fbe:	4620      	mov	r0, r4
 8012fc0:	4629      	mov	r1, r5
 8012fc2:	f7ed f98b 	bl	80002dc <__adddf3>
 8012fc6:	e7d9      	b.n	8012f7c <__ieee754_log10+0x24>
 8012fc8:	2200      	movs	r2, #0
 8012fca:	e7f3      	b.n	8012fb4 <__ieee754_log10+0x5c>
 8012fcc:	1518      	asrs	r0, r3, #20
 8012fce:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8012fd2:	4410      	add	r0, r2
 8012fd4:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8012fd8:	4448      	add	r0, r9
 8012fda:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8012fde:	f7ed fac9 	bl	8000574 <__aeabi_i2d>
 8012fe2:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8012fe6:	3303      	adds	r3, #3
 8012fe8:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8012fec:	ec45 4b10 	vmov	d0, r4, r5
 8012ff0:	4606      	mov	r6, r0
 8012ff2:	460f      	mov	r7, r1
 8012ff4:	f000 ff14 	bl	8013e20 <__ieee754_log>
 8012ff8:	a313      	add	r3, pc, #76	; (adr r3, 8013048 <__ieee754_log10+0xf0>)
 8012ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ffe:	4630      	mov	r0, r6
 8013000:	4639      	mov	r1, r7
 8013002:	ed8d 0b00 	vstr	d0, [sp]
 8013006:	f7ed fb1f 	bl	8000648 <__aeabi_dmul>
 801300a:	ed9d 0b00 	vldr	d0, [sp]
 801300e:	4604      	mov	r4, r0
 8013010:	460d      	mov	r5, r1
 8013012:	a30f      	add	r3, pc, #60	; (adr r3, 8013050 <__ieee754_log10+0xf8>)
 8013014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013018:	ec51 0b10 	vmov	r0, r1, d0
 801301c:	f7ed fb14 	bl	8000648 <__aeabi_dmul>
 8013020:	4602      	mov	r2, r0
 8013022:	460b      	mov	r3, r1
 8013024:	4620      	mov	r0, r4
 8013026:	4629      	mov	r1, r5
 8013028:	f7ed f958 	bl	80002dc <__adddf3>
 801302c:	a30a      	add	r3, pc, #40	; (adr r3, 8013058 <__ieee754_log10+0x100>)
 801302e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013032:	4604      	mov	r4, r0
 8013034:	460d      	mov	r5, r1
 8013036:	4630      	mov	r0, r6
 8013038:	4639      	mov	r1, r7
 801303a:	f7ed fb05 	bl	8000648 <__aeabi_dmul>
 801303e:	4602      	mov	r2, r0
 8013040:	460b      	mov	r3, r1
 8013042:	4620      	mov	r0, r4
 8013044:	4629      	mov	r1, r5
 8013046:	e7bc      	b.n	8012fc2 <__ieee754_log10+0x6a>
 8013048:	11f12b36 	.word	0x11f12b36
 801304c:	3d59fef3 	.word	0x3d59fef3
 8013050:	1526e50e 	.word	0x1526e50e
 8013054:	3fdbcb7b 	.word	0x3fdbcb7b
 8013058:	509f6000 	.word	0x509f6000
 801305c:	3fd34413 	.word	0x3fd34413
 8013060:	c3500000 	.word	0xc3500000
 8013064:	43500000 	.word	0x43500000
 8013068:	7fefffff 	.word	0x7fefffff
 801306c:	00000000 	.word	0x00000000

08013070 <__ieee754_pow>:
 8013070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013074:	b091      	sub	sp, #68	; 0x44
 8013076:	ed8d 1b00 	vstr	d1, [sp]
 801307a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801307e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8013082:	ea58 0302 	orrs.w	r3, r8, r2
 8013086:	ec57 6b10 	vmov	r6, r7, d0
 801308a:	f000 84be 	beq.w	8013a0a <__ieee754_pow+0x99a>
 801308e:	4b7a      	ldr	r3, [pc, #488]	; (8013278 <__ieee754_pow+0x208>)
 8013090:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8013094:	429c      	cmp	r4, r3
 8013096:	463d      	mov	r5, r7
 8013098:	ee10 aa10 	vmov	sl, s0
 801309c:	dc09      	bgt.n	80130b2 <__ieee754_pow+0x42>
 801309e:	d103      	bne.n	80130a8 <__ieee754_pow+0x38>
 80130a0:	b93e      	cbnz	r6, 80130b2 <__ieee754_pow+0x42>
 80130a2:	45a0      	cmp	r8, r4
 80130a4:	dc0d      	bgt.n	80130c2 <__ieee754_pow+0x52>
 80130a6:	e001      	b.n	80130ac <__ieee754_pow+0x3c>
 80130a8:	4598      	cmp	r8, r3
 80130aa:	dc02      	bgt.n	80130b2 <__ieee754_pow+0x42>
 80130ac:	4598      	cmp	r8, r3
 80130ae:	d10e      	bne.n	80130ce <__ieee754_pow+0x5e>
 80130b0:	b16a      	cbz	r2, 80130ce <__ieee754_pow+0x5e>
 80130b2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80130b6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80130ba:	ea54 030a 	orrs.w	r3, r4, sl
 80130be:	f000 84a4 	beq.w	8013a0a <__ieee754_pow+0x99a>
 80130c2:	486e      	ldr	r0, [pc, #440]	; (801327c <__ieee754_pow+0x20c>)
 80130c4:	b011      	add	sp, #68	; 0x44
 80130c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130ca:	f000 bda5 	b.w	8013c18 <nan>
 80130ce:	2d00      	cmp	r5, #0
 80130d0:	da53      	bge.n	801317a <__ieee754_pow+0x10a>
 80130d2:	4b6b      	ldr	r3, [pc, #428]	; (8013280 <__ieee754_pow+0x210>)
 80130d4:	4598      	cmp	r8, r3
 80130d6:	dc4d      	bgt.n	8013174 <__ieee754_pow+0x104>
 80130d8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80130dc:	4598      	cmp	r8, r3
 80130de:	dd4c      	ble.n	801317a <__ieee754_pow+0x10a>
 80130e0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80130e4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80130e8:	2b14      	cmp	r3, #20
 80130ea:	dd26      	ble.n	801313a <__ieee754_pow+0xca>
 80130ec:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80130f0:	fa22 f103 	lsr.w	r1, r2, r3
 80130f4:	fa01 f303 	lsl.w	r3, r1, r3
 80130f8:	4293      	cmp	r3, r2
 80130fa:	d13e      	bne.n	801317a <__ieee754_pow+0x10a>
 80130fc:	f001 0101 	and.w	r1, r1, #1
 8013100:	f1c1 0b02 	rsb	fp, r1, #2
 8013104:	2a00      	cmp	r2, #0
 8013106:	d15b      	bne.n	80131c0 <__ieee754_pow+0x150>
 8013108:	4b5b      	ldr	r3, [pc, #364]	; (8013278 <__ieee754_pow+0x208>)
 801310a:	4598      	cmp	r8, r3
 801310c:	d124      	bne.n	8013158 <__ieee754_pow+0xe8>
 801310e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8013112:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8013116:	ea53 030a 	orrs.w	r3, r3, sl
 801311a:	f000 8476 	beq.w	8013a0a <__ieee754_pow+0x99a>
 801311e:	4b59      	ldr	r3, [pc, #356]	; (8013284 <__ieee754_pow+0x214>)
 8013120:	429c      	cmp	r4, r3
 8013122:	dd2d      	ble.n	8013180 <__ieee754_pow+0x110>
 8013124:	f1b9 0f00 	cmp.w	r9, #0
 8013128:	f280 8473 	bge.w	8013a12 <__ieee754_pow+0x9a2>
 801312c:	2000      	movs	r0, #0
 801312e:	2100      	movs	r1, #0
 8013130:	ec41 0b10 	vmov	d0, r0, r1
 8013134:	b011      	add	sp, #68	; 0x44
 8013136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801313a:	2a00      	cmp	r2, #0
 801313c:	d13e      	bne.n	80131bc <__ieee754_pow+0x14c>
 801313e:	f1c3 0314 	rsb	r3, r3, #20
 8013142:	fa48 f103 	asr.w	r1, r8, r3
 8013146:	fa01 f303 	lsl.w	r3, r1, r3
 801314a:	4543      	cmp	r3, r8
 801314c:	f040 8469 	bne.w	8013a22 <__ieee754_pow+0x9b2>
 8013150:	f001 0101 	and.w	r1, r1, #1
 8013154:	f1c1 0b02 	rsb	fp, r1, #2
 8013158:	4b4b      	ldr	r3, [pc, #300]	; (8013288 <__ieee754_pow+0x218>)
 801315a:	4598      	cmp	r8, r3
 801315c:	d118      	bne.n	8013190 <__ieee754_pow+0x120>
 801315e:	f1b9 0f00 	cmp.w	r9, #0
 8013162:	f280 845a 	bge.w	8013a1a <__ieee754_pow+0x9aa>
 8013166:	4948      	ldr	r1, [pc, #288]	; (8013288 <__ieee754_pow+0x218>)
 8013168:	4632      	mov	r2, r6
 801316a:	463b      	mov	r3, r7
 801316c:	2000      	movs	r0, #0
 801316e:	f7ed fb95 	bl	800089c <__aeabi_ddiv>
 8013172:	e7dd      	b.n	8013130 <__ieee754_pow+0xc0>
 8013174:	f04f 0b02 	mov.w	fp, #2
 8013178:	e7c4      	b.n	8013104 <__ieee754_pow+0x94>
 801317a:	f04f 0b00 	mov.w	fp, #0
 801317e:	e7c1      	b.n	8013104 <__ieee754_pow+0x94>
 8013180:	f1b9 0f00 	cmp.w	r9, #0
 8013184:	dad2      	bge.n	801312c <__ieee754_pow+0xbc>
 8013186:	e9dd 0300 	ldrd	r0, r3, [sp]
 801318a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801318e:	e7cf      	b.n	8013130 <__ieee754_pow+0xc0>
 8013190:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8013194:	d106      	bne.n	80131a4 <__ieee754_pow+0x134>
 8013196:	4632      	mov	r2, r6
 8013198:	463b      	mov	r3, r7
 801319a:	4610      	mov	r0, r2
 801319c:	4619      	mov	r1, r3
 801319e:	f7ed fa53 	bl	8000648 <__aeabi_dmul>
 80131a2:	e7c5      	b.n	8013130 <__ieee754_pow+0xc0>
 80131a4:	4b39      	ldr	r3, [pc, #228]	; (801328c <__ieee754_pow+0x21c>)
 80131a6:	4599      	cmp	r9, r3
 80131a8:	d10a      	bne.n	80131c0 <__ieee754_pow+0x150>
 80131aa:	2d00      	cmp	r5, #0
 80131ac:	db08      	blt.n	80131c0 <__ieee754_pow+0x150>
 80131ae:	ec47 6b10 	vmov	d0, r6, r7
 80131b2:	b011      	add	sp, #68	; 0x44
 80131b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131b8:	f000 bc68 	b.w	8013a8c <__ieee754_sqrt>
 80131bc:	f04f 0b00 	mov.w	fp, #0
 80131c0:	ec47 6b10 	vmov	d0, r6, r7
 80131c4:	f000 fd12 	bl	8013bec <fabs>
 80131c8:	ec51 0b10 	vmov	r0, r1, d0
 80131cc:	f1ba 0f00 	cmp.w	sl, #0
 80131d0:	d127      	bne.n	8013222 <__ieee754_pow+0x1b2>
 80131d2:	b124      	cbz	r4, 80131de <__ieee754_pow+0x16e>
 80131d4:	4b2c      	ldr	r3, [pc, #176]	; (8013288 <__ieee754_pow+0x218>)
 80131d6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80131da:	429a      	cmp	r2, r3
 80131dc:	d121      	bne.n	8013222 <__ieee754_pow+0x1b2>
 80131de:	f1b9 0f00 	cmp.w	r9, #0
 80131e2:	da05      	bge.n	80131f0 <__ieee754_pow+0x180>
 80131e4:	4602      	mov	r2, r0
 80131e6:	460b      	mov	r3, r1
 80131e8:	2000      	movs	r0, #0
 80131ea:	4927      	ldr	r1, [pc, #156]	; (8013288 <__ieee754_pow+0x218>)
 80131ec:	f7ed fb56 	bl	800089c <__aeabi_ddiv>
 80131f0:	2d00      	cmp	r5, #0
 80131f2:	da9d      	bge.n	8013130 <__ieee754_pow+0xc0>
 80131f4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80131f8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80131fc:	ea54 030b 	orrs.w	r3, r4, fp
 8013200:	d108      	bne.n	8013214 <__ieee754_pow+0x1a4>
 8013202:	4602      	mov	r2, r0
 8013204:	460b      	mov	r3, r1
 8013206:	4610      	mov	r0, r2
 8013208:	4619      	mov	r1, r3
 801320a:	f7ed f865 	bl	80002d8 <__aeabi_dsub>
 801320e:	4602      	mov	r2, r0
 8013210:	460b      	mov	r3, r1
 8013212:	e7ac      	b.n	801316e <__ieee754_pow+0xfe>
 8013214:	f1bb 0f01 	cmp.w	fp, #1
 8013218:	d18a      	bne.n	8013130 <__ieee754_pow+0xc0>
 801321a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801321e:	4619      	mov	r1, r3
 8013220:	e786      	b.n	8013130 <__ieee754_pow+0xc0>
 8013222:	0fed      	lsrs	r5, r5, #31
 8013224:	1e6b      	subs	r3, r5, #1
 8013226:	930d      	str	r3, [sp, #52]	; 0x34
 8013228:	ea5b 0303 	orrs.w	r3, fp, r3
 801322c:	d102      	bne.n	8013234 <__ieee754_pow+0x1c4>
 801322e:	4632      	mov	r2, r6
 8013230:	463b      	mov	r3, r7
 8013232:	e7e8      	b.n	8013206 <__ieee754_pow+0x196>
 8013234:	4b16      	ldr	r3, [pc, #88]	; (8013290 <__ieee754_pow+0x220>)
 8013236:	4598      	cmp	r8, r3
 8013238:	f340 80fe 	ble.w	8013438 <__ieee754_pow+0x3c8>
 801323c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8013240:	4598      	cmp	r8, r3
 8013242:	dd0a      	ble.n	801325a <__ieee754_pow+0x1ea>
 8013244:	4b0f      	ldr	r3, [pc, #60]	; (8013284 <__ieee754_pow+0x214>)
 8013246:	429c      	cmp	r4, r3
 8013248:	dc0d      	bgt.n	8013266 <__ieee754_pow+0x1f6>
 801324a:	f1b9 0f00 	cmp.w	r9, #0
 801324e:	f6bf af6d 	bge.w	801312c <__ieee754_pow+0xbc>
 8013252:	a307      	add	r3, pc, #28	; (adr r3, 8013270 <__ieee754_pow+0x200>)
 8013254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013258:	e79f      	b.n	801319a <__ieee754_pow+0x12a>
 801325a:	4b0e      	ldr	r3, [pc, #56]	; (8013294 <__ieee754_pow+0x224>)
 801325c:	429c      	cmp	r4, r3
 801325e:	ddf4      	ble.n	801324a <__ieee754_pow+0x1da>
 8013260:	4b09      	ldr	r3, [pc, #36]	; (8013288 <__ieee754_pow+0x218>)
 8013262:	429c      	cmp	r4, r3
 8013264:	dd18      	ble.n	8013298 <__ieee754_pow+0x228>
 8013266:	f1b9 0f00 	cmp.w	r9, #0
 801326a:	dcf2      	bgt.n	8013252 <__ieee754_pow+0x1e2>
 801326c:	e75e      	b.n	801312c <__ieee754_pow+0xbc>
 801326e:	bf00      	nop
 8013270:	8800759c 	.word	0x8800759c
 8013274:	7e37e43c 	.word	0x7e37e43c
 8013278:	7ff00000 	.word	0x7ff00000
 801327c:	08015429 	.word	0x08015429
 8013280:	433fffff 	.word	0x433fffff
 8013284:	3fefffff 	.word	0x3fefffff
 8013288:	3ff00000 	.word	0x3ff00000
 801328c:	3fe00000 	.word	0x3fe00000
 8013290:	41e00000 	.word	0x41e00000
 8013294:	3feffffe 	.word	0x3feffffe
 8013298:	2200      	movs	r2, #0
 801329a:	4b63      	ldr	r3, [pc, #396]	; (8013428 <__ieee754_pow+0x3b8>)
 801329c:	f7ed f81c 	bl	80002d8 <__aeabi_dsub>
 80132a0:	a355      	add	r3, pc, #340	; (adr r3, 80133f8 <__ieee754_pow+0x388>)
 80132a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132a6:	4604      	mov	r4, r0
 80132a8:	460d      	mov	r5, r1
 80132aa:	f7ed f9cd 	bl	8000648 <__aeabi_dmul>
 80132ae:	a354      	add	r3, pc, #336	; (adr r3, 8013400 <__ieee754_pow+0x390>)
 80132b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132b4:	4606      	mov	r6, r0
 80132b6:	460f      	mov	r7, r1
 80132b8:	4620      	mov	r0, r4
 80132ba:	4629      	mov	r1, r5
 80132bc:	f7ed f9c4 	bl	8000648 <__aeabi_dmul>
 80132c0:	2200      	movs	r2, #0
 80132c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80132c6:	4b59      	ldr	r3, [pc, #356]	; (801342c <__ieee754_pow+0x3bc>)
 80132c8:	4620      	mov	r0, r4
 80132ca:	4629      	mov	r1, r5
 80132cc:	f7ed f9bc 	bl	8000648 <__aeabi_dmul>
 80132d0:	4602      	mov	r2, r0
 80132d2:	460b      	mov	r3, r1
 80132d4:	a14c      	add	r1, pc, #304	; (adr r1, 8013408 <__ieee754_pow+0x398>)
 80132d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132da:	f7ec fffd 	bl	80002d8 <__aeabi_dsub>
 80132de:	4622      	mov	r2, r4
 80132e0:	462b      	mov	r3, r5
 80132e2:	f7ed f9b1 	bl	8000648 <__aeabi_dmul>
 80132e6:	4602      	mov	r2, r0
 80132e8:	460b      	mov	r3, r1
 80132ea:	2000      	movs	r0, #0
 80132ec:	4950      	ldr	r1, [pc, #320]	; (8013430 <__ieee754_pow+0x3c0>)
 80132ee:	f7ec fff3 	bl	80002d8 <__aeabi_dsub>
 80132f2:	4622      	mov	r2, r4
 80132f4:	462b      	mov	r3, r5
 80132f6:	4680      	mov	r8, r0
 80132f8:	4689      	mov	r9, r1
 80132fa:	4620      	mov	r0, r4
 80132fc:	4629      	mov	r1, r5
 80132fe:	f7ed f9a3 	bl	8000648 <__aeabi_dmul>
 8013302:	4602      	mov	r2, r0
 8013304:	460b      	mov	r3, r1
 8013306:	4640      	mov	r0, r8
 8013308:	4649      	mov	r1, r9
 801330a:	f7ed f99d 	bl	8000648 <__aeabi_dmul>
 801330e:	a340      	add	r3, pc, #256	; (adr r3, 8013410 <__ieee754_pow+0x3a0>)
 8013310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013314:	f7ed f998 	bl	8000648 <__aeabi_dmul>
 8013318:	4602      	mov	r2, r0
 801331a:	460b      	mov	r3, r1
 801331c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013320:	f7ec ffda 	bl	80002d8 <__aeabi_dsub>
 8013324:	4602      	mov	r2, r0
 8013326:	460b      	mov	r3, r1
 8013328:	4604      	mov	r4, r0
 801332a:	460d      	mov	r5, r1
 801332c:	4630      	mov	r0, r6
 801332e:	4639      	mov	r1, r7
 8013330:	f7ec ffd4 	bl	80002dc <__adddf3>
 8013334:	2000      	movs	r0, #0
 8013336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801333a:	4632      	mov	r2, r6
 801333c:	463b      	mov	r3, r7
 801333e:	f7ec ffcb 	bl	80002d8 <__aeabi_dsub>
 8013342:	4602      	mov	r2, r0
 8013344:	460b      	mov	r3, r1
 8013346:	4620      	mov	r0, r4
 8013348:	4629      	mov	r1, r5
 801334a:	f7ec ffc5 	bl	80002d8 <__aeabi_dsub>
 801334e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013350:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8013354:	4313      	orrs	r3, r2
 8013356:	4606      	mov	r6, r0
 8013358:	460f      	mov	r7, r1
 801335a:	f040 81eb 	bne.w	8013734 <__ieee754_pow+0x6c4>
 801335e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8013418 <__ieee754_pow+0x3a8>
 8013362:	e9dd 4500 	ldrd	r4, r5, [sp]
 8013366:	2400      	movs	r4, #0
 8013368:	4622      	mov	r2, r4
 801336a:	462b      	mov	r3, r5
 801336c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013370:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013374:	f7ec ffb0 	bl	80002d8 <__aeabi_dsub>
 8013378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801337c:	f7ed f964 	bl	8000648 <__aeabi_dmul>
 8013380:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013384:	4680      	mov	r8, r0
 8013386:	4689      	mov	r9, r1
 8013388:	4630      	mov	r0, r6
 801338a:	4639      	mov	r1, r7
 801338c:	f7ed f95c 	bl	8000648 <__aeabi_dmul>
 8013390:	4602      	mov	r2, r0
 8013392:	460b      	mov	r3, r1
 8013394:	4640      	mov	r0, r8
 8013396:	4649      	mov	r1, r9
 8013398:	f7ec ffa0 	bl	80002dc <__adddf3>
 801339c:	4622      	mov	r2, r4
 801339e:	462b      	mov	r3, r5
 80133a0:	4680      	mov	r8, r0
 80133a2:	4689      	mov	r9, r1
 80133a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80133a8:	f7ed f94e 	bl	8000648 <__aeabi_dmul>
 80133ac:	460b      	mov	r3, r1
 80133ae:	4604      	mov	r4, r0
 80133b0:	460d      	mov	r5, r1
 80133b2:	4602      	mov	r2, r0
 80133b4:	4649      	mov	r1, r9
 80133b6:	4640      	mov	r0, r8
 80133b8:	e9cd 4500 	strd	r4, r5, [sp]
 80133bc:	f7ec ff8e 	bl	80002dc <__adddf3>
 80133c0:	4b1c      	ldr	r3, [pc, #112]	; (8013434 <__ieee754_pow+0x3c4>)
 80133c2:	4299      	cmp	r1, r3
 80133c4:	4606      	mov	r6, r0
 80133c6:	460f      	mov	r7, r1
 80133c8:	468b      	mov	fp, r1
 80133ca:	f340 82f7 	ble.w	80139bc <__ieee754_pow+0x94c>
 80133ce:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80133d2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80133d6:	4303      	orrs	r3, r0
 80133d8:	f000 81ea 	beq.w	80137b0 <__ieee754_pow+0x740>
 80133dc:	a310      	add	r3, pc, #64	; (adr r3, 8013420 <__ieee754_pow+0x3b0>)
 80133de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80133e6:	f7ed f92f 	bl	8000648 <__aeabi_dmul>
 80133ea:	a30d      	add	r3, pc, #52	; (adr r3, 8013420 <__ieee754_pow+0x3b0>)
 80133ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133f0:	e6d5      	b.n	801319e <__ieee754_pow+0x12e>
 80133f2:	bf00      	nop
 80133f4:	f3af 8000 	nop.w
 80133f8:	60000000 	.word	0x60000000
 80133fc:	3ff71547 	.word	0x3ff71547
 8013400:	f85ddf44 	.word	0xf85ddf44
 8013404:	3e54ae0b 	.word	0x3e54ae0b
 8013408:	55555555 	.word	0x55555555
 801340c:	3fd55555 	.word	0x3fd55555
 8013410:	652b82fe 	.word	0x652b82fe
 8013414:	3ff71547 	.word	0x3ff71547
 8013418:	00000000 	.word	0x00000000
 801341c:	bff00000 	.word	0xbff00000
 8013420:	8800759c 	.word	0x8800759c
 8013424:	7e37e43c 	.word	0x7e37e43c
 8013428:	3ff00000 	.word	0x3ff00000
 801342c:	3fd00000 	.word	0x3fd00000
 8013430:	3fe00000 	.word	0x3fe00000
 8013434:	408fffff 	.word	0x408fffff
 8013438:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801343c:	f04f 0200 	mov.w	r2, #0
 8013440:	da05      	bge.n	801344e <__ieee754_pow+0x3de>
 8013442:	4bd3      	ldr	r3, [pc, #844]	; (8013790 <__ieee754_pow+0x720>)
 8013444:	f7ed f900 	bl	8000648 <__aeabi_dmul>
 8013448:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801344c:	460c      	mov	r4, r1
 801344e:	1523      	asrs	r3, r4, #20
 8013450:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013454:	4413      	add	r3, r2
 8013456:	9309      	str	r3, [sp, #36]	; 0x24
 8013458:	4bce      	ldr	r3, [pc, #824]	; (8013794 <__ieee754_pow+0x724>)
 801345a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801345e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8013462:	429c      	cmp	r4, r3
 8013464:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013468:	dd08      	ble.n	801347c <__ieee754_pow+0x40c>
 801346a:	4bcb      	ldr	r3, [pc, #812]	; (8013798 <__ieee754_pow+0x728>)
 801346c:	429c      	cmp	r4, r3
 801346e:	f340 815e 	ble.w	801372e <__ieee754_pow+0x6be>
 8013472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013474:	3301      	adds	r3, #1
 8013476:	9309      	str	r3, [sp, #36]	; 0x24
 8013478:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801347c:	f04f 0a00 	mov.w	sl, #0
 8013480:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8013484:	930c      	str	r3, [sp, #48]	; 0x30
 8013486:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013488:	4bc4      	ldr	r3, [pc, #784]	; (801379c <__ieee754_pow+0x72c>)
 801348a:	4413      	add	r3, r2
 801348c:	ed93 7b00 	vldr	d7, [r3]
 8013490:	4629      	mov	r1, r5
 8013492:	ec53 2b17 	vmov	r2, r3, d7
 8013496:	ed8d 7b06 	vstr	d7, [sp, #24]
 801349a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801349e:	f7ec ff1b 	bl	80002d8 <__aeabi_dsub>
 80134a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80134a6:	4606      	mov	r6, r0
 80134a8:	460f      	mov	r7, r1
 80134aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80134ae:	f7ec ff15 	bl	80002dc <__adddf3>
 80134b2:	4602      	mov	r2, r0
 80134b4:	460b      	mov	r3, r1
 80134b6:	2000      	movs	r0, #0
 80134b8:	49b9      	ldr	r1, [pc, #740]	; (80137a0 <__ieee754_pow+0x730>)
 80134ba:	f7ed f9ef 	bl	800089c <__aeabi_ddiv>
 80134be:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80134c2:	4602      	mov	r2, r0
 80134c4:	460b      	mov	r3, r1
 80134c6:	4630      	mov	r0, r6
 80134c8:	4639      	mov	r1, r7
 80134ca:	f7ed f8bd 	bl	8000648 <__aeabi_dmul>
 80134ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134d2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80134d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80134da:	2300      	movs	r3, #0
 80134dc:	9302      	str	r3, [sp, #8]
 80134de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80134e2:	106d      	asrs	r5, r5, #1
 80134e4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80134e8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80134ec:	2200      	movs	r2, #0
 80134ee:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80134f2:	4640      	mov	r0, r8
 80134f4:	4649      	mov	r1, r9
 80134f6:	4614      	mov	r4, r2
 80134f8:	461d      	mov	r5, r3
 80134fa:	f7ed f8a5 	bl	8000648 <__aeabi_dmul>
 80134fe:	4602      	mov	r2, r0
 8013500:	460b      	mov	r3, r1
 8013502:	4630      	mov	r0, r6
 8013504:	4639      	mov	r1, r7
 8013506:	f7ec fee7 	bl	80002d8 <__aeabi_dsub>
 801350a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801350e:	4606      	mov	r6, r0
 8013510:	460f      	mov	r7, r1
 8013512:	4620      	mov	r0, r4
 8013514:	4629      	mov	r1, r5
 8013516:	f7ec fedf 	bl	80002d8 <__aeabi_dsub>
 801351a:	4602      	mov	r2, r0
 801351c:	460b      	mov	r3, r1
 801351e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013522:	f7ec fed9 	bl	80002d8 <__aeabi_dsub>
 8013526:	4642      	mov	r2, r8
 8013528:	464b      	mov	r3, r9
 801352a:	f7ed f88d 	bl	8000648 <__aeabi_dmul>
 801352e:	4602      	mov	r2, r0
 8013530:	460b      	mov	r3, r1
 8013532:	4630      	mov	r0, r6
 8013534:	4639      	mov	r1, r7
 8013536:	f7ec fecf 	bl	80002d8 <__aeabi_dsub>
 801353a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801353e:	f7ed f883 	bl	8000648 <__aeabi_dmul>
 8013542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013546:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801354a:	4610      	mov	r0, r2
 801354c:	4619      	mov	r1, r3
 801354e:	f7ed f87b 	bl	8000648 <__aeabi_dmul>
 8013552:	a37b      	add	r3, pc, #492	; (adr r3, 8013740 <__ieee754_pow+0x6d0>)
 8013554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013558:	4604      	mov	r4, r0
 801355a:	460d      	mov	r5, r1
 801355c:	f7ed f874 	bl	8000648 <__aeabi_dmul>
 8013560:	a379      	add	r3, pc, #484	; (adr r3, 8013748 <__ieee754_pow+0x6d8>)
 8013562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013566:	f7ec feb9 	bl	80002dc <__adddf3>
 801356a:	4622      	mov	r2, r4
 801356c:	462b      	mov	r3, r5
 801356e:	f7ed f86b 	bl	8000648 <__aeabi_dmul>
 8013572:	a377      	add	r3, pc, #476	; (adr r3, 8013750 <__ieee754_pow+0x6e0>)
 8013574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013578:	f7ec feb0 	bl	80002dc <__adddf3>
 801357c:	4622      	mov	r2, r4
 801357e:	462b      	mov	r3, r5
 8013580:	f7ed f862 	bl	8000648 <__aeabi_dmul>
 8013584:	a374      	add	r3, pc, #464	; (adr r3, 8013758 <__ieee754_pow+0x6e8>)
 8013586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801358a:	f7ec fea7 	bl	80002dc <__adddf3>
 801358e:	4622      	mov	r2, r4
 8013590:	462b      	mov	r3, r5
 8013592:	f7ed f859 	bl	8000648 <__aeabi_dmul>
 8013596:	a372      	add	r3, pc, #456	; (adr r3, 8013760 <__ieee754_pow+0x6f0>)
 8013598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801359c:	f7ec fe9e 	bl	80002dc <__adddf3>
 80135a0:	4622      	mov	r2, r4
 80135a2:	462b      	mov	r3, r5
 80135a4:	f7ed f850 	bl	8000648 <__aeabi_dmul>
 80135a8:	a36f      	add	r3, pc, #444	; (adr r3, 8013768 <__ieee754_pow+0x6f8>)
 80135aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135ae:	f7ec fe95 	bl	80002dc <__adddf3>
 80135b2:	4622      	mov	r2, r4
 80135b4:	4606      	mov	r6, r0
 80135b6:	460f      	mov	r7, r1
 80135b8:	462b      	mov	r3, r5
 80135ba:	4620      	mov	r0, r4
 80135bc:	4629      	mov	r1, r5
 80135be:	f7ed f843 	bl	8000648 <__aeabi_dmul>
 80135c2:	4602      	mov	r2, r0
 80135c4:	460b      	mov	r3, r1
 80135c6:	4630      	mov	r0, r6
 80135c8:	4639      	mov	r1, r7
 80135ca:	f7ed f83d 	bl	8000648 <__aeabi_dmul>
 80135ce:	4642      	mov	r2, r8
 80135d0:	4604      	mov	r4, r0
 80135d2:	460d      	mov	r5, r1
 80135d4:	464b      	mov	r3, r9
 80135d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80135da:	f7ec fe7f 	bl	80002dc <__adddf3>
 80135de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80135e2:	f7ed f831 	bl	8000648 <__aeabi_dmul>
 80135e6:	4622      	mov	r2, r4
 80135e8:	462b      	mov	r3, r5
 80135ea:	f7ec fe77 	bl	80002dc <__adddf3>
 80135ee:	4642      	mov	r2, r8
 80135f0:	4606      	mov	r6, r0
 80135f2:	460f      	mov	r7, r1
 80135f4:	464b      	mov	r3, r9
 80135f6:	4640      	mov	r0, r8
 80135f8:	4649      	mov	r1, r9
 80135fa:	f7ed f825 	bl	8000648 <__aeabi_dmul>
 80135fe:	2200      	movs	r2, #0
 8013600:	4b68      	ldr	r3, [pc, #416]	; (80137a4 <__ieee754_pow+0x734>)
 8013602:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013606:	f7ec fe69 	bl	80002dc <__adddf3>
 801360a:	4632      	mov	r2, r6
 801360c:	463b      	mov	r3, r7
 801360e:	f7ec fe65 	bl	80002dc <__adddf3>
 8013612:	9802      	ldr	r0, [sp, #8]
 8013614:	460d      	mov	r5, r1
 8013616:	4604      	mov	r4, r0
 8013618:	4602      	mov	r2, r0
 801361a:	460b      	mov	r3, r1
 801361c:	4640      	mov	r0, r8
 801361e:	4649      	mov	r1, r9
 8013620:	f7ed f812 	bl	8000648 <__aeabi_dmul>
 8013624:	2200      	movs	r2, #0
 8013626:	4680      	mov	r8, r0
 8013628:	4689      	mov	r9, r1
 801362a:	4b5e      	ldr	r3, [pc, #376]	; (80137a4 <__ieee754_pow+0x734>)
 801362c:	4620      	mov	r0, r4
 801362e:	4629      	mov	r1, r5
 8013630:	f7ec fe52 	bl	80002d8 <__aeabi_dsub>
 8013634:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013638:	f7ec fe4e 	bl	80002d8 <__aeabi_dsub>
 801363c:	4602      	mov	r2, r0
 801363e:	460b      	mov	r3, r1
 8013640:	4630      	mov	r0, r6
 8013642:	4639      	mov	r1, r7
 8013644:	f7ec fe48 	bl	80002d8 <__aeabi_dsub>
 8013648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801364c:	f7ec fffc 	bl	8000648 <__aeabi_dmul>
 8013650:	4622      	mov	r2, r4
 8013652:	4606      	mov	r6, r0
 8013654:	460f      	mov	r7, r1
 8013656:	462b      	mov	r3, r5
 8013658:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801365c:	f7ec fff4 	bl	8000648 <__aeabi_dmul>
 8013660:	4602      	mov	r2, r0
 8013662:	460b      	mov	r3, r1
 8013664:	4630      	mov	r0, r6
 8013666:	4639      	mov	r1, r7
 8013668:	f7ec fe38 	bl	80002dc <__adddf3>
 801366c:	4606      	mov	r6, r0
 801366e:	460f      	mov	r7, r1
 8013670:	4602      	mov	r2, r0
 8013672:	460b      	mov	r3, r1
 8013674:	4640      	mov	r0, r8
 8013676:	4649      	mov	r1, r9
 8013678:	f7ec fe30 	bl	80002dc <__adddf3>
 801367c:	9802      	ldr	r0, [sp, #8]
 801367e:	a33c      	add	r3, pc, #240	; (adr r3, 8013770 <__ieee754_pow+0x700>)
 8013680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013684:	4604      	mov	r4, r0
 8013686:	460d      	mov	r5, r1
 8013688:	f7ec ffde 	bl	8000648 <__aeabi_dmul>
 801368c:	4642      	mov	r2, r8
 801368e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013692:	464b      	mov	r3, r9
 8013694:	4620      	mov	r0, r4
 8013696:	4629      	mov	r1, r5
 8013698:	f7ec fe1e 	bl	80002d8 <__aeabi_dsub>
 801369c:	4602      	mov	r2, r0
 801369e:	460b      	mov	r3, r1
 80136a0:	4630      	mov	r0, r6
 80136a2:	4639      	mov	r1, r7
 80136a4:	f7ec fe18 	bl	80002d8 <__aeabi_dsub>
 80136a8:	a333      	add	r3, pc, #204	; (adr r3, 8013778 <__ieee754_pow+0x708>)
 80136aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ae:	f7ec ffcb 	bl	8000648 <__aeabi_dmul>
 80136b2:	a333      	add	r3, pc, #204	; (adr r3, 8013780 <__ieee754_pow+0x710>)
 80136b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136b8:	4606      	mov	r6, r0
 80136ba:	460f      	mov	r7, r1
 80136bc:	4620      	mov	r0, r4
 80136be:	4629      	mov	r1, r5
 80136c0:	f7ec ffc2 	bl	8000648 <__aeabi_dmul>
 80136c4:	4602      	mov	r2, r0
 80136c6:	460b      	mov	r3, r1
 80136c8:	4630      	mov	r0, r6
 80136ca:	4639      	mov	r1, r7
 80136cc:	f7ec fe06 	bl	80002dc <__adddf3>
 80136d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80136d2:	4b35      	ldr	r3, [pc, #212]	; (80137a8 <__ieee754_pow+0x738>)
 80136d4:	4413      	add	r3, r2
 80136d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136da:	f7ec fdff 	bl	80002dc <__adddf3>
 80136de:	4604      	mov	r4, r0
 80136e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80136e2:	460d      	mov	r5, r1
 80136e4:	f7ec ff46 	bl	8000574 <__aeabi_i2d>
 80136e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80136ea:	4b30      	ldr	r3, [pc, #192]	; (80137ac <__ieee754_pow+0x73c>)
 80136ec:	4413      	add	r3, r2
 80136ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80136f2:	4606      	mov	r6, r0
 80136f4:	460f      	mov	r7, r1
 80136f6:	4622      	mov	r2, r4
 80136f8:	462b      	mov	r3, r5
 80136fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80136fe:	f7ec fded 	bl	80002dc <__adddf3>
 8013702:	4642      	mov	r2, r8
 8013704:	464b      	mov	r3, r9
 8013706:	f7ec fde9 	bl	80002dc <__adddf3>
 801370a:	4632      	mov	r2, r6
 801370c:	463b      	mov	r3, r7
 801370e:	f7ec fde5 	bl	80002dc <__adddf3>
 8013712:	9802      	ldr	r0, [sp, #8]
 8013714:	4632      	mov	r2, r6
 8013716:	463b      	mov	r3, r7
 8013718:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801371c:	f7ec fddc 	bl	80002d8 <__aeabi_dsub>
 8013720:	4642      	mov	r2, r8
 8013722:	464b      	mov	r3, r9
 8013724:	f7ec fdd8 	bl	80002d8 <__aeabi_dsub>
 8013728:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801372c:	e607      	b.n	801333e <__ieee754_pow+0x2ce>
 801372e:	f04f 0a01 	mov.w	sl, #1
 8013732:	e6a5      	b.n	8013480 <__ieee754_pow+0x410>
 8013734:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8013788 <__ieee754_pow+0x718>
 8013738:	e613      	b.n	8013362 <__ieee754_pow+0x2f2>
 801373a:	bf00      	nop
 801373c:	f3af 8000 	nop.w
 8013740:	4a454eef 	.word	0x4a454eef
 8013744:	3fca7e28 	.word	0x3fca7e28
 8013748:	93c9db65 	.word	0x93c9db65
 801374c:	3fcd864a 	.word	0x3fcd864a
 8013750:	a91d4101 	.word	0xa91d4101
 8013754:	3fd17460 	.word	0x3fd17460
 8013758:	518f264d 	.word	0x518f264d
 801375c:	3fd55555 	.word	0x3fd55555
 8013760:	db6fabff 	.word	0xdb6fabff
 8013764:	3fdb6db6 	.word	0x3fdb6db6
 8013768:	33333303 	.word	0x33333303
 801376c:	3fe33333 	.word	0x3fe33333
 8013770:	e0000000 	.word	0xe0000000
 8013774:	3feec709 	.word	0x3feec709
 8013778:	dc3a03fd 	.word	0xdc3a03fd
 801377c:	3feec709 	.word	0x3feec709
 8013780:	145b01f5 	.word	0x145b01f5
 8013784:	be3e2fe0 	.word	0xbe3e2fe0
 8013788:	00000000 	.word	0x00000000
 801378c:	3ff00000 	.word	0x3ff00000
 8013790:	43400000 	.word	0x43400000
 8013794:	0003988e 	.word	0x0003988e
 8013798:	000bb679 	.word	0x000bb679
 801379c:	08015550 	.word	0x08015550
 80137a0:	3ff00000 	.word	0x3ff00000
 80137a4:	40080000 	.word	0x40080000
 80137a8:	08015570 	.word	0x08015570
 80137ac:	08015560 	.word	0x08015560
 80137b0:	a3b4      	add	r3, pc, #720	; (adr r3, 8013a84 <__ieee754_pow+0xa14>)
 80137b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b6:	4640      	mov	r0, r8
 80137b8:	4649      	mov	r1, r9
 80137ba:	f7ec fd8f 	bl	80002dc <__adddf3>
 80137be:	4622      	mov	r2, r4
 80137c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80137c4:	462b      	mov	r3, r5
 80137c6:	4630      	mov	r0, r6
 80137c8:	4639      	mov	r1, r7
 80137ca:	f7ec fd85 	bl	80002d8 <__aeabi_dsub>
 80137ce:	4602      	mov	r2, r0
 80137d0:	460b      	mov	r3, r1
 80137d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80137d6:	f7ed f9c7 	bl	8000b68 <__aeabi_dcmpgt>
 80137da:	2800      	cmp	r0, #0
 80137dc:	f47f adfe 	bne.w	80133dc <__ieee754_pow+0x36c>
 80137e0:	4aa3      	ldr	r2, [pc, #652]	; (8013a70 <__ieee754_pow+0xa00>)
 80137e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80137e6:	4293      	cmp	r3, r2
 80137e8:	f340 810a 	ble.w	8013a00 <__ieee754_pow+0x990>
 80137ec:	151b      	asrs	r3, r3, #20
 80137ee:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80137f2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80137f6:	fa4a f303 	asr.w	r3, sl, r3
 80137fa:	445b      	add	r3, fp
 80137fc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8013800:	4e9c      	ldr	r6, [pc, #624]	; (8013a74 <__ieee754_pow+0xa04>)
 8013802:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8013806:	4116      	asrs	r6, r2
 8013808:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801380c:	2000      	movs	r0, #0
 801380e:	ea23 0106 	bic.w	r1, r3, r6
 8013812:	f1c2 0214 	rsb	r2, r2, #20
 8013816:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801381a:	fa4a fa02 	asr.w	sl, sl, r2
 801381e:	f1bb 0f00 	cmp.w	fp, #0
 8013822:	4602      	mov	r2, r0
 8013824:	460b      	mov	r3, r1
 8013826:	4620      	mov	r0, r4
 8013828:	4629      	mov	r1, r5
 801382a:	bfb8      	it	lt
 801382c:	f1ca 0a00 	rsblt	sl, sl, #0
 8013830:	f7ec fd52 	bl	80002d8 <__aeabi_dsub>
 8013834:	e9cd 0100 	strd	r0, r1, [sp]
 8013838:	4642      	mov	r2, r8
 801383a:	464b      	mov	r3, r9
 801383c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013840:	f7ec fd4c 	bl	80002dc <__adddf3>
 8013844:	2000      	movs	r0, #0
 8013846:	a378      	add	r3, pc, #480	; (adr r3, 8013a28 <__ieee754_pow+0x9b8>)
 8013848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801384c:	4604      	mov	r4, r0
 801384e:	460d      	mov	r5, r1
 8013850:	f7ec fefa 	bl	8000648 <__aeabi_dmul>
 8013854:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013858:	4606      	mov	r6, r0
 801385a:	460f      	mov	r7, r1
 801385c:	4620      	mov	r0, r4
 801385e:	4629      	mov	r1, r5
 8013860:	f7ec fd3a 	bl	80002d8 <__aeabi_dsub>
 8013864:	4602      	mov	r2, r0
 8013866:	460b      	mov	r3, r1
 8013868:	4640      	mov	r0, r8
 801386a:	4649      	mov	r1, r9
 801386c:	f7ec fd34 	bl	80002d8 <__aeabi_dsub>
 8013870:	a36f      	add	r3, pc, #444	; (adr r3, 8013a30 <__ieee754_pow+0x9c0>)
 8013872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013876:	f7ec fee7 	bl	8000648 <__aeabi_dmul>
 801387a:	a36f      	add	r3, pc, #444	; (adr r3, 8013a38 <__ieee754_pow+0x9c8>)
 801387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013880:	4680      	mov	r8, r0
 8013882:	4689      	mov	r9, r1
 8013884:	4620      	mov	r0, r4
 8013886:	4629      	mov	r1, r5
 8013888:	f7ec fede 	bl	8000648 <__aeabi_dmul>
 801388c:	4602      	mov	r2, r0
 801388e:	460b      	mov	r3, r1
 8013890:	4640      	mov	r0, r8
 8013892:	4649      	mov	r1, r9
 8013894:	f7ec fd22 	bl	80002dc <__adddf3>
 8013898:	4604      	mov	r4, r0
 801389a:	460d      	mov	r5, r1
 801389c:	4602      	mov	r2, r0
 801389e:	460b      	mov	r3, r1
 80138a0:	4630      	mov	r0, r6
 80138a2:	4639      	mov	r1, r7
 80138a4:	f7ec fd1a 	bl	80002dc <__adddf3>
 80138a8:	4632      	mov	r2, r6
 80138aa:	463b      	mov	r3, r7
 80138ac:	4680      	mov	r8, r0
 80138ae:	4689      	mov	r9, r1
 80138b0:	f7ec fd12 	bl	80002d8 <__aeabi_dsub>
 80138b4:	4602      	mov	r2, r0
 80138b6:	460b      	mov	r3, r1
 80138b8:	4620      	mov	r0, r4
 80138ba:	4629      	mov	r1, r5
 80138bc:	f7ec fd0c 	bl	80002d8 <__aeabi_dsub>
 80138c0:	4642      	mov	r2, r8
 80138c2:	4606      	mov	r6, r0
 80138c4:	460f      	mov	r7, r1
 80138c6:	464b      	mov	r3, r9
 80138c8:	4640      	mov	r0, r8
 80138ca:	4649      	mov	r1, r9
 80138cc:	f7ec febc 	bl	8000648 <__aeabi_dmul>
 80138d0:	a35b      	add	r3, pc, #364	; (adr r3, 8013a40 <__ieee754_pow+0x9d0>)
 80138d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138d6:	4604      	mov	r4, r0
 80138d8:	460d      	mov	r5, r1
 80138da:	f7ec feb5 	bl	8000648 <__aeabi_dmul>
 80138de:	a35a      	add	r3, pc, #360	; (adr r3, 8013a48 <__ieee754_pow+0x9d8>)
 80138e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138e4:	f7ec fcf8 	bl	80002d8 <__aeabi_dsub>
 80138e8:	4622      	mov	r2, r4
 80138ea:	462b      	mov	r3, r5
 80138ec:	f7ec feac 	bl	8000648 <__aeabi_dmul>
 80138f0:	a357      	add	r3, pc, #348	; (adr r3, 8013a50 <__ieee754_pow+0x9e0>)
 80138f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138f6:	f7ec fcf1 	bl	80002dc <__adddf3>
 80138fa:	4622      	mov	r2, r4
 80138fc:	462b      	mov	r3, r5
 80138fe:	f7ec fea3 	bl	8000648 <__aeabi_dmul>
 8013902:	a355      	add	r3, pc, #340	; (adr r3, 8013a58 <__ieee754_pow+0x9e8>)
 8013904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013908:	f7ec fce6 	bl	80002d8 <__aeabi_dsub>
 801390c:	4622      	mov	r2, r4
 801390e:	462b      	mov	r3, r5
 8013910:	f7ec fe9a 	bl	8000648 <__aeabi_dmul>
 8013914:	a352      	add	r3, pc, #328	; (adr r3, 8013a60 <__ieee754_pow+0x9f0>)
 8013916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801391a:	f7ec fcdf 	bl	80002dc <__adddf3>
 801391e:	4622      	mov	r2, r4
 8013920:	462b      	mov	r3, r5
 8013922:	f7ec fe91 	bl	8000648 <__aeabi_dmul>
 8013926:	4602      	mov	r2, r0
 8013928:	460b      	mov	r3, r1
 801392a:	4640      	mov	r0, r8
 801392c:	4649      	mov	r1, r9
 801392e:	f7ec fcd3 	bl	80002d8 <__aeabi_dsub>
 8013932:	4604      	mov	r4, r0
 8013934:	460d      	mov	r5, r1
 8013936:	4602      	mov	r2, r0
 8013938:	460b      	mov	r3, r1
 801393a:	4640      	mov	r0, r8
 801393c:	4649      	mov	r1, r9
 801393e:	f7ec fe83 	bl	8000648 <__aeabi_dmul>
 8013942:	2200      	movs	r2, #0
 8013944:	e9cd 0100 	strd	r0, r1, [sp]
 8013948:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801394c:	4620      	mov	r0, r4
 801394e:	4629      	mov	r1, r5
 8013950:	f7ec fcc2 	bl	80002d8 <__aeabi_dsub>
 8013954:	4602      	mov	r2, r0
 8013956:	460b      	mov	r3, r1
 8013958:	e9dd 0100 	ldrd	r0, r1, [sp]
 801395c:	f7ec ff9e 	bl	800089c <__aeabi_ddiv>
 8013960:	4632      	mov	r2, r6
 8013962:	4604      	mov	r4, r0
 8013964:	460d      	mov	r5, r1
 8013966:	463b      	mov	r3, r7
 8013968:	4640      	mov	r0, r8
 801396a:	4649      	mov	r1, r9
 801396c:	f7ec fe6c 	bl	8000648 <__aeabi_dmul>
 8013970:	4632      	mov	r2, r6
 8013972:	463b      	mov	r3, r7
 8013974:	f7ec fcb2 	bl	80002dc <__adddf3>
 8013978:	4602      	mov	r2, r0
 801397a:	460b      	mov	r3, r1
 801397c:	4620      	mov	r0, r4
 801397e:	4629      	mov	r1, r5
 8013980:	f7ec fcaa 	bl	80002d8 <__aeabi_dsub>
 8013984:	4642      	mov	r2, r8
 8013986:	464b      	mov	r3, r9
 8013988:	f7ec fca6 	bl	80002d8 <__aeabi_dsub>
 801398c:	4602      	mov	r2, r0
 801398e:	460b      	mov	r3, r1
 8013990:	2000      	movs	r0, #0
 8013992:	4939      	ldr	r1, [pc, #228]	; (8013a78 <__ieee754_pow+0xa08>)
 8013994:	f7ec fca0 	bl	80002d8 <__aeabi_dsub>
 8013998:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801399c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80139a0:	4602      	mov	r2, r0
 80139a2:	460b      	mov	r3, r1
 80139a4:	da2f      	bge.n	8013a06 <__ieee754_pow+0x996>
 80139a6:	4650      	mov	r0, sl
 80139a8:	ec43 2b10 	vmov	d0, r2, r3
 80139ac:	f000 f9c0 	bl	8013d30 <scalbn>
 80139b0:	ec51 0b10 	vmov	r0, r1, d0
 80139b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80139b8:	f7ff bbf1 	b.w	801319e <__ieee754_pow+0x12e>
 80139bc:	4b2f      	ldr	r3, [pc, #188]	; (8013a7c <__ieee754_pow+0xa0c>)
 80139be:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80139c2:	429e      	cmp	r6, r3
 80139c4:	f77f af0c 	ble.w	80137e0 <__ieee754_pow+0x770>
 80139c8:	4b2d      	ldr	r3, [pc, #180]	; (8013a80 <__ieee754_pow+0xa10>)
 80139ca:	440b      	add	r3, r1
 80139cc:	4303      	orrs	r3, r0
 80139ce:	d00b      	beq.n	80139e8 <__ieee754_pow+0x978>
 80139d0:	a325      	add	r3, pc, #148	; (adr r3, 8013a68 <__ieee754_pow+0x9f8>)
 80139d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139da:	f7ec fe35 	bl	8000648 <__aeabi_dmul>
 80139de:	a322      	add	r3, pc, #136	; (adr r3, 8013a68 <__ieee754_pow+0x9f8>)
 80139e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139e4:	f7ff bbdb 	b.w	801319e <__ieee754_pow+0x12e>
 80139e8:	4622      	mov	r2, r4
 80139ea:	462b      	mov	r3, r5
 80139ec:	f7ec fc74 	bl	80002d8 <__aeabi_dsub>
 80139f0:	4642      	mov	r2, r8
 80139f2:	464b      	mov	r3, r9
 80139f4:	f7ed f8ae 	bl	8000b54 <__aeabi_dcmpge>
 80139f8:	2800      	cmp	r0, #0
 80139fa:	f43f aef1 	beq.w	80137e0 <__ieee754_pow+0x770>
 80139fe:	e7e7      	b.n	80139d0 <__ieee754_pow+0x960>
 8013a00:	f04f 0a00 	mov.w	sl, #0
 8013a04:	e718      	b.n	8013838 <__ieee754_pow+0x7c8>
 8013a06:	4621      	mov	r1, r4
 8013a08:	e7d4      	b.n	80139b4 <__ieee754_pow+0x944>
 8013a0a:	2000      	movs	r0, #0
 8013a0c:	491a      	ldr	r1, [pc, #104]	; (8013a78 <__ieee754_pow+0xa08>)
 8013a0e:	f7ff bb8f 	b.w	8013130 <__ieee754_pow+0xc0>
 8013a12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013a16:	f7ff bb8b 	b.w	8013130 <__ieee754_pow+0xc0>
 8013a1a:	4630      	mov	r0, r6
 8013a1c:	4639      	mov	r1, r7
 8013a1e:	f7ff bb87 	b.w	8013130 <__ieee754_pow+0xc0>
 8013a22:	4693      	mov	fp, r2
 8013a24:	f7ff bb98 	b.w	8013158 <__ieee754_pow+0xe8>
 8013a28:	00000000 	.word	0x00000000
 8013a2c:	3fe62e43 	.word	0x3fe62e43
 8013a30:	fefa39ef 	.word	0xfefa39ef
 8013a34:	3fe62e42 	.word	0x3fe62e42
 8013a38:	0ca86c39 	.word	0x0ca86c39
 8013a3c:	be205c61 	.word	0xbe205c61
 8013a40:	72bea4d0 	.word	0x72bea4d0
 8013a44:	3e663769 	.word	0x3e663769
 8013a48:	c5d26bf1 	.word	0xc5d26bf1
 8013a4c:	3ebbbd41 	.word	0x3ebbbd41
 8013a50:	af25de2c 	.word	0xaf25de2c
 8013a54:	3f11566a 	.word	0x3f11566a
 8013a58:	16bebd93 	.word	0x16bebd93
 8013a5c:	3f66c16c 	.word	0x3f66c16c
 8013a60:	5555553e 	.word	0x5555553e
 8013a64:	3fc55555 	.word	0x3fc55555
 8013a68:	c2f8f359 	.word	0xc2f8f359
 8013a6c:	01a56e1f 	.word	0x01a56e1f
 8013a70:	3fe00000 	.word	0x3fe00000
 8013a74:	000fffff 	.word	0x000fffff
 8013a78:	3ff00000 	.word	0x3ff00000
 8013a7c:	4090cbff 	.word	0x4090cbff
 8013a80:	3f6f3400 	.word	0x3f6f3400
 8013a84:	652b82fe 	.word	0x652b82fe
 8013a88:	3c971547 	.word	0x3c971547

08013a8c <__ieee754_sqrt>:
 8013a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a90:	4955      	ldr	r1, [pc, #340]	; (8013be8 <__ieee754_sqrt+0x15c>)
 8013a92:	ec55 4b10 	vmov	r4, r5, d0
 8013a96:	43a9      	bics	r1, r5
 8013a98:	462b      	mov	r3, r5
 8013a9a:	462a      	mov	r2, r5
 8013a9c:	d112      	bne.n	8013ac4 <__ieee754_sqrt+0x38>
 8013a9e:	ee10 2a10 	vmov	r2, s0
 8013aa2:	ee10 0a10 	vmov	r0, s0
 8013aa6:	4629      	mov	r1, r5
 8013aa8:	f7ec fdce 	bl	8000648 <__aeabi_dmul>
 8013aac:	4602      	mov	r2, r0
 8013aae:	460b      	mov	r3, r1
 8013ab0:	4620      	mov	r0, r4
 8013ab2:	4629      	mov	r1, r5
 8013ab4:	f7ec fc12 	bl	80002dc <__adddf3>
 8013ab8:	4604      	mov	r4, r0
 8013aba:	460d      	mov	r5, r1
 8013abc:	ec45 4b10 	vmov	d0, r4, r5
 8013ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ac4:	2d00      	cmp	r5, #0
 8013ac6:	ee10 0a10 	vmov	r0, s0
 8013aca:	4621      	mov	r1, r4
 8013acc:	dc0f      	bgt.n	8013aee <__ieee754_sqrt+0x62>
 8013ace:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013ad2:	4330      	orrs	r0, r6
 8013ad4:	d0f2      	beq.n	8013abc <__ieee754_sqrt+0x30>
 8013ad6:	b155      	cbz	r5, 8013aee <__ieee754_sqrt+0x62>
 8013ad8:	ee10 2a10 	vmov	r2, s0
 8013adc:	4620      	mov	r0, r4
 8013ade:	4629      	mov	r1, r5
 8013ae0:	f7ec fbfa 	bl	80002d8 <__aeabi_dsub>
 8013ae4:	4602      	mov	r2, r0
 8013ae6:	460b      	mov	r3, r1
 8013ae8:	f7ec fed8 	bl	800089c <__aeabi_ddiv>
 8013aec:	e7e4      	b.n	8013ab8 <__ieee754_sqrt+0x2c>
 8013aee:	151b      	asrs	r3, r3, #20
 8013af0:	d073      	beq.n	8013bda <__ieee754_sqrt+0x14e>
 8013af2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013af6:	07dd      	lsls	r5, r3, #31
 8013af8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8013afc:	bf48      	it	mi
 8013afe:	0fc8      	lsrmi	r0, r1, #31
 8013b00:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8013b04:	bf44      	itt	mi
 8013b06:	0049      	lslmi	r1, r1, #1
 8013b08:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8013b0c:	2500      	movs	r5, #0
 8013b0e:	1058      	asrs	r0, r3, #1
 8013b10:	0fcb      	lsrs	r3, r1, #31
 8013b12:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8013b16:	0049      	lsls	r1, r1, #1
 8013b18:	2316      	movs	r3, #22
 8013b1a:	462c      	mov	r4, r5
 8013b1c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8013b20:	19a7      	adds	r7, r4, r6
 8013b22:	4297      	cmp	r7, r2
 8013b24:	bfde      	ittt	le
 8013b26:	19bc      	addle	r4, r7, r6
 8013b28:	1bd2      	suble	r2, r2, r7
 8013b2a:	19ad      	addle	r5, r5, r6
 8013b2c:	0fcf      	lsrs	r7, r1, #31
 8013b2e:	3b01      	subs	r3, #1
 8013b30:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8013b34:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013b38:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013b3c:	d1f0      	bne.n	8013b20 <__ieee754_sqrt+0x94>
 8013b3e:	f04f 0c20 	mov.w	ip, #32
 8013b42:	469e      	mov	lr, r3
 8013b44:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013b48:	42a2      	cmp	r2, r4
 8013b4a:	eb06 070e 	add.w	r7, r6, lr
 8013b4e:	dc02      	bgt.n	8013b56 <__ieee754_sqrt+0xca>
 8013b50:	d112      	bne.n	8013b78 <__ieee754_sqrt+0xec>
 8013b52:	428f      	cmp	r7, r1
 8013b54:	d810      	bhi.n	8013b78 <__ieee754_sqrt+0xec>
 8013b56:	2f00      	cmp	r7, #0
 8013b58:	eb07 0e06 	add.w	lr, r7, r6
 8013b5c:	da42      	bge.n	8013be4 <__ieee754_sqrt+0x158>
 8013b5e:	f1be 0f00 	cmp.w	lr, #0
 8013b62:	db3f      	blt.n	8013be4 <__ieee754_sqrt+0x158>
 8013b64:	f104 0801 	add.w	r8, r4, #1
 8013b68:	1b12      	subs	r2, r2, r4
 8013b6a:	428f      	cmp	r7, r1
 8013b6c:	bf88      	it	hi
 8013b6e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8013b72:	1bc9      	subs	r1, r1, r7
 8013b74:	4433      	add	r3, r6
 8013b76:	4644      	mov	r4, r8
 8013b78:	0052      	lsls	r2, r2, #1
 8013b7a:	f1bc 0c01 	subs.w	ip, ip, #1
 8013b7e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8013b82:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013b86:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013b8a:	d1dd      	bne.n	8013b48 <__ieee754_sqrt+0xbc>
 8013b8c:	430a      	orrs	r2, r1
 8013b8e:	d006      	beq.n	8013b9e <__ieee754_sqrt+0x112>
 8013b90:	1c5c      	adds	r4, r3, #1
 8013b92:	bf13      	iteet	ne
 8013b94:	3301      	addne	r3, #1
 8013b96:	3501      	addeq	r5, #1
 8013b98:	4663      	moveq	r3, ip
 8013b9a:	f023 0301 	bicne.w	r3, r3, #1
 8013b9e:	106a      	asrs	r2, r5, #1
 8013ba0:	085b      	lsrs	r3, r3, #1
 8013ba2:	07e9      	lsls	r1, r5, #31
 8013ba4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8013ba8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8013bac:	bf48      	it	mi
 8013bae:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8013bb2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8013bb6:	461c      	mov	r4, r3
 8013bb8:	e780      	b.n	8013abc <__ieee754_sqrt+0x30>
 8013bba:	0aca      	lsrs	r2, r1, #11
 8013bbc:	3815      	subs	r0, #21
 8013bbe:	0549      	lsls	r1, r1, #21
 8013bc0:	2a00      	cmp	r2, #0
 8013bc2:	d0fa      	beq.n	8013bba <__ieee754_sqrt+0x12e>
 8013bc4:	02d6      	lsls	r6, r2, #11
 8013bc6:	d50a      	bpl.n	8013bde <__ieee754_sqrt+0x152>
 8013bc8:	f1c3 0420 	rsb	r4, r3, #32
 8013bcc:	fa21 f404 	lsr.w	r4, r1, r4
 8013bd0:	1e5d      	subs	r5, r3, #1
 8013bd2:	4099      	lsls	r1, r3
 8013bd4:	4322      	orrs	r2, r4
 8013bd6:	1b43      	subs	r3, r0, r5
 8013bd8:	e78b      	b.n	8013af2 <__ieee754_sqrt+0x66>
 8013bda:	4618      	mov	r0, r3
 8013bdc:	e7f0      	b.n	8013bc0 <__ieee754_sqrt+0x134>
 8013bde:	0052      	lsls	r2, r2, #1
 8013be0:	3301      	adds	r3, #1
 8013be2:	e7ef      	b.n	8013bc4 <__ieee754_sqrt+0x138>
 8013be4:	46a0      	mov	r8, r4
 8013be6:	e7bf      	b.n	8013b68 <__ieee754_sqrt+0xdc>
 8013be8:	7ff00000 	.word	0x7ff00000

08013bec <fabs>:
 8013bec:	ec51 0b10 	vmov	r0, r1, d0
 8013bf0:	ee10 2a10 	vmov	r2, s0
 8013bf4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013bf8:	ec43 2b10 	vmov	d0, r2, r3
 8013bfc:	4770      	bx	lr

08013bfe <finite>:
 8013bfe:	ee10 3a90 	vmov	r3, s1
 8013c02:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8013c06:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013c0a:	0fc0      	lsrs	r0, r0, #31
 8013c0c:	4770      	bx	lr

08013c0e <matherr>:
 8013c0e:	2000      	movs	r0, #0
 8013c10:	4770      	bx	lr
 8013c12:	0000      	movs	r0, r0
 8013c14:	0000      	movs	r0, r0
	...

08013c18 <nan>:
 8013c18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013c20 <nan+0x8>
 8013c1c:	4770      	bx	lr
 8013c1e:	bf00      	nop
 8013c20:	00000000 	.word	0x00000000
 8013c24:	7ff80000 	.word	0x7ff80000

08013c28 <rint>:
 8013c28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013c2a:	ec51 0b10 	vmov	r0, r1, d0
 8013c2e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013c32:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8013c36:	2e13      	cmp	r6, #19
 8013c38:	460b      	mov	r3, r1
 8013c3a:	ee10 4a10 	vmov	r4, s0
 8013c3e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8013c42:	dc56      	bgt.n	8013cf2 <rint+0xca>
 8013c44:	2e00      	cmp	r6, #0
 8013c46:	da2b      	bge.n	8013ca0 <rint+0x78>
 8013c48:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8013c4c:	4302      	orrs	r2, r0
 8013c4e:	d023      	beq.n	8013c98 <rint+0x70>
 8013c50:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8013c54:	4302      	orrs	r2, r0
 8013c56:	4254      	negs	r4, r2
 8013c58:	4314      	orrs	r4, r2
 8013c5a:	0c4b      	lsrs	r3, r1, #17
 8013c5c:	0b24      	lsrs	r4, r4, #12
 8013c5e:	045b      	lsls	r3, r3, #17
 8013c60:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8013c64:	ea44 0103 	orr.w	r1, r4, r3
 8013c68:	460b      	mov	r3, r1
 8013c6a:	492f      	ldr	r1, [pc, #188]	; (8013d28 <rint+0x100>)
 8013c6c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8013c70:	e9d1 6700 	ldrd	r6, r7, [r1]
 8013c74:	4602      	mov	r2, r0
 8013c76:	4639      	mov	r1, r7
 8013c78:	4630      	mov	r0, r6
 8013c7a:	f7ec fb2f 	bl	80002dc <__adddf3>
 8013c7e:	e9cd 0100 	strd	r0, r1, [sp]
 8013c82:	463b      	mov	r3, r7
 8013c84:	4632      	mov	r2, r6
 8013c86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013c8a:	f7ec fb25 	bl	80002d8 <__aeabi_dsub>
 8013c8e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013c92:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8013c96:	4639      	mov	r1, r7
 8013c98:	ec41 0b10 	vmov	d0, r0, r1
 8013c9c:	b003      	add	sp, #12
 8013c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ca0:	4a22      	ldr	r2, [pc, #136]	; (8013d2c <rint+0x104>)
 8013ca2:	4132      	asrs	r2, r6
 8013ca4:	ea01 0702 	and.w	r7, r1, r2
 8013ca8:	4307      	orrs	r7, r0
 8013caa:	d0f5      	beq.n	8013c98 <rint+0x70>
 8013cac:	0852      	lsrs	r2, r2, #1
 8013cae:	4011      	ands	r1, r2
 8013cb0:	430c      	orrs	r4, r1
 8013cb2:	d00b      	beq.n	8013ccc <rint+0xa4>
 8013cb4:	ea23 0202 	bic.w	r2, r3, r2
 8013cb8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8013cbc:	2e13      	cmp	r6, #19
 8013cbe:	fa43 f306 	asr.w	r3, r3, r6
 8013cc2:	bf0c      	ite	eq
 8013cc4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8013cc8:	2400      	movne	r4, #0
 8013cca:	4313      	orrs	r3, r2
 8013ccc:	4916      	ldr	r1, [pc, #88]	; (8013d28 <rint+0x100>)
 8013cce:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8013cd2:	4622      	mov	r2, r4
 8013cd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013cd8:	4620      	mov	r0, r4
 8013cda:	4629      	mov	r1, r5
 8013cdc:	f7ec fafe 	bl	80002dc <__adddf3>
 8013ce0:	e9cd 0100 	strd	r0, r1, [sp]
 8013ce4:	4622      	mov	r2, r4
 8013ce6:	462b      	mov	r3, r5
 8013ce8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013cec:	f7ec faf4 	bl	80002d8 <__aeabi_dsub>
 8013cf0:	e7d2      	b.n	8013c98 <rint+0x70>
 8013cf2:	2e33      	cmp	r6, #51	; 0x33
 8013cf4:	dd07      	ble.n	8013d06 <rint+0xde>
 8013cf6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013cfa:	d1cd      	bne.n	8013c98 <rint+0x70>
 8013cfc:	ee10 2a10 	vmov	r2, s0
 8013d00:	f7ec faec 	bl	80002dc <__adddf3>
 8013d04:	e7c8      	b.n	8013c98 <rint+0x70>
 8013d06:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8013d0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013d0e:	40f2      	lsrs	r2, r6
 8013d10:	4210      	tst	r0, r2
 8013d12:	d0c1      	beq.n	8013c98 <rint+0x70>
 8013d14:	0852      	lsrs	r2, r2, #1
 8013d16:	4210      	tst	r0, r2
 8013d18:	bf1f      	itttt	ne
 8013d1a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8013d1e:	ea20 0202 	bicne.w	r2, r0, r2
 8013d22:	4134      	asrne	r4, r6
 8013d24:	4314      	orrne	r4, r2
 8013d26:	e7d1      	b.n	8013ccc <rint+0xa4>
 8013d28:	08015580 	.word	0x08015580
 8013d2c:	000fffff 	.word	0x000fffff

08013d30 <scalbn>:
 8013d30:	b570      	push	{r4, r5, r6, lr}
 8013d32:	ec55 4b10 	vmov	r4, r5, d0
 8013d36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013d3a:	4606      	mov	r6, r0
 8013d3c:	462b      	mov	r3, r5
 8013d3e:	b9aa      	cbnz	r2, 8013d6c <scalbn+0x3c>
 8013d40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013d44:	4323      	orrs	r3, r4
 8013d46:	d03b      	beq.n	8013dc0 <scalbn+0x90>
 8013d48:	4b31      	ldr	r3, [pc, #196]	; (8013e10 <scalbn+0xe0>)
 8013d4a:	4629      	mov	r1, r5
 8013d4c:	2200      	movs	r2, #0
 8013d4e:	ee10 0a10 	vmov	r0, s0
 8013d52:	f7ec fc79 	bl	8000648 <__aeabi_dmul>
 8013d56:	4b2f      	ldr	r3, [pc, #188]	; (8013e14 <scalbn+0xe4>)
 8013d58:	429e      	cmp	r6, r3
 8013d5a:	4604      	mov	r4, r0
 8013d5c:	460d      	mov	r5, r1
 8013d5e:	da12      	bge.n	8013d86 <scalbn+0x56>
 8013d60:	a327      	add	r3, pc, #156	; (adr r3, 8013e00 <scalbn+0xd0>)
 8013d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d66:	f7ec fc6f 	bl	8000648 <__aeabi_dmul>
 8013d6a:	e009      	b.n	8013d80 <scalbn+0x50>
 8013d6c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013d70:	428a      	cmp	r2, r1
 8013d72:	d10c      	bne.n	8013d8e <scalbn+0x5e>
 8013d74:	ee10 2a10 	vmov	r2, s0
 8013d78:	4620      	mov	r0, r4
 8013d7a:	4629      	mov	r1, r5
 8013d7c:	f7ec faae 	bl	80002dc <__adddf3>
 8013d80:	4604      	mov	r4, r0
 8013d82:	460d      	mov	r5, r1
 8013d84:	e01c      	b.n	8013dc0 <scalbn+0x90>
 8013d86:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013d8a:	460b      	mov	r3, r1
 8013d8c:	3a36      	subs	r2, #54	; 0x36
 8013d8e:	4432      	add	r2, r6
 8013d90:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013d94:	428a      	cmp	r2, r1
 8013d96:	dd0b      	ble.n	8013db0 <scalbn+0x80>
 8013d98:	ec45 4b11 	vmov	d1, r4, r5
 8013d9c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013e08 <scalbn+0xd8>
 8013da0:	f000 f9f0 	bl	8014184 <copysign>
 8013da4:	a318      	add	r3, pc, #96	; (adr r3, 8013e08 <scalbn+0xd8>)
 8013da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013daa:	ec51 0b10 	vmov	r0, r1, d0
 8013dae:	e7da      	b.n	8013d66 <scalbn+0x36>
 8013db0:	2a00      	cmp	r2, #0
 8013db2:	dd08      	ble.n	8013dc6 <scalbn+0x96>
 8013db4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013db8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013dbc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013dc0:	ec45 4b10 	vmov	d0, r4, r5
 8013dc4:	bd70      	pop	{r4, r5, r6, pc}
 8013dc6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013dca:	da0d      	bge.n	8013de8 <scalbn+0xb8>
 8013dcc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013dd0:	429e      	cmp	r6, r3
 8013dd2:	ec45 4b11 	vmov	d1, r4, r5
 8013dd6:	dce1      	bgt.n	8013d9c <scalbn+0x6c>
 8013dd8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013e00 <scalbn+0xd0>
 8013ddc:	f000 f9d2 	bl	8014184 <copysign>
 8013de0:	a307      	add	r3, pc, #28	; (adr r3, 8013e00 <scalbn+0xd0>)
 8013de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013de6:	e7e0      	b.n	8013daa <scalbn+0x7a>
 8013de8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013dec:	3236      	adds	r2, #54	; 0x36
 8013dee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013df2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013df6:	4620      	mov	r0, r4
 8013df8:	4629      	mov	r1, r5
 8013dfa:	2200      	movs	r2, #0
 8013dfc:	4b06      	ldr	r3, [pc, #24]	; (8013e18 <scalbn+0xe8>)
 8013dfe:	e7b2      	b.n	8013d66 <scalbn+0x36>
 8013e00:	c2f8f359 	.word	0xc2f8f359
 8013e04:	01a56e1f 	.word	0x01a56e1f
 8013e08:	8800759c 	.word	0x8800759c
 8013e0c:	7e37e43c 	.word	0x7e37e43c
 8013e10:	43500000 	.word	0x43500000
 8013e14:	ffff3cb0 	.word	0xffff3cb0
 8013e18:	3c900000 	.word	0x3c900000
 8013e1c:	00000000 	.word	0x00000000

08013e20 <__ieee754_log>:
 8013e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e24:	ec51 0b10 	vmov	r0, r1, d0
 8013e28:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8013e2c:	b087      	sub	sp, #28
 8013e2e:	460d      	mov	r5, r1
 8013e30:	da27      	bge.n	8013e82 <__ieee754_log+0x62>
 8013e32:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013e36:	4303      	orrs	r3, r0
 8013e38:	ee10 2a10 	vmov	r2, s0
 8013e3c:	d10a      	bne.n	8013e54 <__ieee754_log+0x34>
 8013e3e:	49cc      	ldr	r1, [pc, #816]	; (8014170 <__ieee754_log+0x350>)
 8013e40:	2200      	movs	r2, #0
 8013e42:	2300      	movs	r3, #0
 8013e44:	2000      	movs	r0, #0
 8013e46:	f7ec fd29 	bl	800089c <__aeabi_ddiv>
 8013e4a:	ec41 0b10 	vmov	d0, r0, r1
 8013e4e:	b007      	add	sp, #28
 8013e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e54:	2900      	cmp	r1, #0
 8013e56:	da05      	bge.n	8013e64 <__ieee754_log+0x44>
 8013e58:	460b      	mov	r3, r1
 8013e5a:	f7ec fa3d 	bl	80002d8 <__aeabi_dsub>
 8013e5e:	2200      	movs	r2, #0
 8013e60:	2300      	movs	r3, #0
 8013e62:	e7f0      	b.n	8013e46 <__ieee754_log+0x26>
 8013e64:	4bc3      	ldr	r3, [pc, #780]	; (8014174 <__ieee754_log+0x354>)
 8013e66:	2200      	movs	r2, #0
 8013e68:	f7ec fbee 	bl	8000648 <__aeabi_dmul>
 8013e6c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8013e70:	460d      	mov	r5, r1
 8013e72:	4ac1      	ldr	r2, [pc, #772]	; (8014178 <__ieee754_log+0x358>)
 8013e74:	4295      	cmp	r5, r2
 8013e76:	dd06      	ble.n	8013e86 <__ieee754_log+0x66>
 8013e78:	4602      	mov	r2, r0
 8013e7a:	460b      	mov	r3, r1
 8013e7c:	f7ec fa2e 	bl	80002dc <__adddf3>
 8013e80:	e7e3      	b.n	8013e4a <__ieee754_log+0x2a>
 8013e82:	2300      	movs	r3, #0
 8013e84:	e7f5      	b.n	8013e72 <__ieee754_log+0x52>
 8013e86:	152c      	asrs	r4, r5, #20
 8013e88:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8013e8c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8013e90:	441c      	add	r4, r3
 8013e92:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8013e96:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8013e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013e9e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8013ea2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8013ea6:	ea42 0105 	orr.w	r1, r2, r5
 8013eaa:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8013eae:	2200      	movs	r2, #0
 8013eb0:	4bb2      	ldr	r3, [pc, #712]	; (801417c <__ieee754_log+0x35c>)
 8013eb2:	f7ec fa11 	bl	80002d8 <__aeabi_dsub>
 8013eb6:	1cab      	adds	r3, r5, #2
 8013eb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013ebc:	2b02      	cmp	r3, #2
 8013ebe:	4682      	mov	sl, r0
 8013ec0:	468b      	mov	fp, r1
 8013ec2:	f04f 0200 	mov.w	r2, #0
 8013ec6:	dc53      	bgt.n	8013f70 <__ieee754_log+0x150>
 8013ec8:	2300      	movs	r3, #0
 8013eca:	f7ec fe25 	bl	8000b18 <__aeabi_dcmpeq>
 8013ece:	b1d0      	cbz	r0, 8013f06 <__ieee754_log+0xe6>
 8013ed0:	2c00      	cmp	r4, #0
 8013ed2:	f000 8120 	beq.w	8014116 <__ieee754_log+0x2f6>
 8013ed6:	4620      	mov	r0, r4
 8013ed8:	f7ec fb4c 	bl	8000574 <__aeabi_i2d>
 8013edc:	a390      	add	r3, pc, #576	; (adr r3, 8014120 <__ieee754_log+0x300>)
 8013ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ee2:	4606      	mov	r6, r0
 8013ee4:	460f      	mov	r7, r1
 8013ee6:	f7ec fbaf 	bl	8000648 <__aeabi_dmul>
 8013eea:	a38f      	add	r3, pc, #572	; (adr r3, 8014128 <__ieee754_log+0x308>)
 8013eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ef0:	4604      	mov	r4, r0
 8013ef2:	460d      	mov	r5, r1
 8013ef4:	4630      	mov	r0, r6
 8013ef6:	4639      	mov	r1, r7
 8013ef8:	f7ec fba6 	bl	8000648 <__aeabi_dmul>
 8013efc:	4602      	mov	r2, r0
 8013efe:	460b      	mov	r3, r1
 8013f00:	4620      	mov	r0, r4
 8013f02:	4629      	mov	r1, r5
 8013f04:	e7ba      	b.n	8013e7c <__ieee754_log+0x5c>
 8013f06:	a38a      	add	r3, pc, #552	; (adr r3, 8014130 <__ieee754_log+0x310>)
 8013f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f0c:	4650      	mov	r0, sl
 8013f0e:	4659      	mov	r1, fp
 8013f10:	f7ec fb9a 	bl	8000648 <__aeabi_dmul>
 8013f14:	4602      	mov	r2, r0
 8013f16:	460b      	mov	r3, r1
 8013f18:	2000      	movs	r0, #0
 8013f1a:	4999      	ldr	r1, [pc, #612]	; (8014180 <__ieee754_log+0x360>)
 8013f1c:	f7ec f9dc 	bl	80002d8 <__aeabi_dsub>
 8013f20:	4652      	mov	r2, sl
 8013f22:	4606      	mov	r6, r0
 8013f24:	460f      	mov	r7, r1
 8013f26:	465b      	mov	r3, fp
 8013f28:	4650      	mov	r0, sl
 8013f2a:	4659      	mov	r1, fp
 8013f2c:	f7ec fb8c 	bl	8000648 <__aeabi_dmul>
 8013f30:	4602      	mov	r2, r0
 8013f32:	460b      	mov	r3, r1
 8013f34:	4630      	mov	r0, r6
 8013f36:	4639      	mov	r1, r7
 8013f38:	f7ec fb86 	bl	8000648 <__aeabi_dmul>
 8013f3c:	4606      	mov	r6, r0
 8013f3e:	460f      	mov	r7, r1
 8013f40:	b914      	cbnz	r4, 8013f48 <__ieee754_log+0x128>
 8013f42:	4632      	mov	r2, r6
 8013f44:	463b      	mov	r3, r7
 8013f46:	e0a0      	b.n	801408a <__ieee754_log+0x26a>
 8013f48:	4620      	mov	r0, r4
 8013f4a:	f7ec fb13 	bl	8000574 <__aeabi_i2d>
 8013f4e:	a374      	add	r3, pc, #464	; (adr r3, 8014120 <__ieee754_log+0x300>)
 8013f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f54:	4680      	mov	r8, r0
 8013f56:	4689      	mov	r9, r1
 8013f58:	f7ec fb76 	bl	8000648 <__aeabi_dmul>
 8013f5c:	a372      	add	r3, pc, #456	; (adr r3, 8014128 <__ieee754_log+0x308>)
 8013f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f62:	4604      	mov	r4, r0
 8013f64:	460d      	mov	r5, r1
 8013f66:	4640      	mov	r0, r8
 8013f68:	4649      	mov	r1, r9
 8013f6a:	f7ec fb6d 	bl	8000648 <__aeabi_dmul>
 8013f6e:	e0a5      	b.n	80140bc <__ieee754_log+0x29c>
 8013f70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013f74:	f7ec f9b2 	bl	80002dc <__adddf3>
 8013f78:	4602      	mov	r2, r0
 8013f7a:	460b      	mov	r3, r1
 8013f7c:	4650      	mov	r0, sl
 8013f7e:	4659      	mov	r1, fp
 8013f80:	f7ec fc8c 	bl	800089c <__aeabi_ddiv>
 8013f84:	e9cd 0100 	strd	r0, r1, [sp]
 8013f88:	4620      	mov	r0, r4
 8013f8a:	f7ec faf3 	bl	8000574 <__aeabi_i2d>
 8013f8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013f96:	4610      	mov	r0, r2
 8013f98:	4619      	mov	r1, r3
 8013f9a:	f7ec fb55 	bl	8000648 <__aeabi_dmul>
 8013f9e:	4602      	mov	r2, r0
 8013fa0:	460b      	mov	r3, r1
 8013fa2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013fa6:	f7ec fb4f 	bl	8000648 <__aeabi_dmul>
 8013faa:	a363      	add	r3, pc, #396	; (adr r3, 8014138 <__ieee754_log+0x318>)
 8013fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fb0:	4680      	mov	r8, r0
 8013fb2:	4689      	mov	r9, r1
 8013fb4:	f7ec fb48 	bl	8000648 <__aeabi_dmul>
 8013fb8:	a361      	add	r3, pc, #388	; (adr r3, 8014140 <__ieee754_log+0x320>)
 8013fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fbe:	f7ec f98d 	bl	80002dc <__adddf3>
 8013fc2:	4642      	mov	r2, r8
 8013fc4:	464b      	mov	r3, r9
 8013fc6:	f7ec fb3f 	bl	8000648 <__aeabi_dmul>
 8013fca:	a35f      	add	r3, pc, #380	; (adr r3, 8014148 <__ieee754_log+0x328>)
 8013fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fd0:	f7ec f984 	bl	80002dc <__adddf3>
 8013fd4:	4642      	mov	r2, r8
 8013fd6:	464b      	mov	r3, r9
 8013fd8:	f7ec fb36 	bl	8000648 <__aeabi_dmul>
 8013fdc:	a35c      	add	r3, pc, #368	; (adr r3, 8014150 <__ieee754_log+0x330>)
 8013fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fe2:	f7ec f97b 	bl	80002dc <__adddf3>
 8013fe6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013fea:	f7ec fb2d 	bl	8000648 <__aeabi_dmul>
 8013fee:	a35a      	add	r3, pc, #360	; (adr r3, 8014158 <__ieee754_log+0x338>)
 8013ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013ff8:	4640      	mov	r0, r8
 8013ffa:	4649      	mov	r1, r9
 8013ffc:	f7ec fb24 	bl	8000648 <__aeabi_dmul>
 8014000:	a357      	add	r3, pc, #348	; (adr r3, 8014160 <__ieee754_log+0x340>)
 8014002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014006:	f7ec f969 	bl	80002dc <__adddf3>
 801400a:	4642      	mov	r2, r8
 801400c:	464b      	mov	r3, r9
 801400e:	f7ec fb1b 	bl	8000648 <__aeabi_dmul>
 8014012:	a355      	add	r3, pc, #340	; (adr r3, 8014168 <__ieee754_log+0x348>)
 8014014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014018:	f7ec f960 	bl	80002dc <__adddf3>
 801401c:	4642      	mov	r2, r8
 801401e:	464b      	mov	r3, r9
 8014020:	f7ec fb12 	bl	8000648 <__aeabi_dmul>
 8014024:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8014028:	4602      	mov	r2, r0
 801402a:	460b      	mov	r3, r1
 801402c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8014030:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014034:	f7ec f952 	bl	80002dc <__adddf3>
 8014038:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 801403c:	3551      	adds	r5, #81	; 0x51
 801403e:	4335      	orrs	r5, r6
 8014040:	2d00      	cmp	r5, #0
 8014042:	4680      	mov	r8, r0
 8014044:	4689      	mov	r9, r1
 8014046:	dd48      	ble.n	80140da <__ieee754_log+0x2ba>
 8014048:	2200      	movs	r2, #0
 801404a:	4b4d      	ldr	r3, [pc, #308]	; (8014180 <__ieee754_log+0x360>)
 801404c:	4650      	mov	r0, sl
 801404e:	4659      	mov	r1, fp
 8014050:	f7ec fafa 	bl	8000648 <__aeabi_dmul>
 8014054:	4652      	mov	r2, sl
 8014056:	465b      	mov	r3, fp
 8014058:	f7ec faf6 	bl	8000648 <__aeabi_dmul>
 801405c:	4602      	mov	r2, r0
 801405e:	460b      	mov	r3, r1
 8014060:	4606      	mov	r6, r0
 8014062:	460f      	mov	r7, r1
 8014064:	4640      	mov	r0, r8
 8014066:	4649      	mov	r1, r9
 8014068:	f7ec f938 	bl	80002dc <__adddf3>
 801406c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014070:	f7ec faea 	bl	8000648 <__aeabi_dmul>
 8014074:	4680      	mov	r8, r0
 8014076:	4689      	mov	r9, r1
 8014078:	b964      	cbnz	r4, 8014094 <__ieee754_log+0x274>
 801407a:	4602      	mov	r2, r0
 801407c:	460b      	mov	r3, r1
 801407e:	4630      	mov	r0, r6
 8014080:	4639      	mov	r1, r7
 8014082:	f7ec f929 	bl	80002d8 <__aeabi_dsub>
 8014086:	4602      	mov	r2, r0
 8014088:	460b      	mov	r3, r1
 801408a:	4650      	mov	r0, sl
 801408c:	4659      	mov	r1, fp
 801408e:	f7ec f923 	bl	80002d8 <__aeabi_dsub>
 8014092:	e6da      	b.n	8013e4a <__ieee754_log+0x2a>
 8014094:	a322      	add	r3, pc, #136	; (adr r3, 8014120 <__ieee754_log+0x300>)
 8014096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801409a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801409e:	f7ec fad3 	bl	8000648 <__aeabi_dmul>
 80140a2:	a321      	add	r3, pc, #132	; (adr r3, 8014128 <__ieee754_log+0x308>)
 80140a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140a8:	4604      	mov	r4, r0
 80140aa:	460d      	mov	r5, r1
 80140ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80140b0:	f7ec faca 	bl	8000648 <__aeabi_dmul>
 80140b4:	4642      	mov	r2, r8
 80140b6:	464b      	mov	r3, r9
 80140b8:	f7ec f910 	bl	80002dc <__adddf3>
 80140bc:	4602      	mov	r2, r0
 80140be:	460b      	mov	r3, r1
 80140c0:	4630      	mov	r0, r6
 80140c2:	4639      	mov	r1, r7
 80140c4:	f7ec f908 	bl	80002d8 <__aeabi_dsub>
 80140c8:	4652      	mov	r2, sl
 80140ca:	465b      	mov	r3, fp
 80140cc:	f7ec f904 	bl	80002d8 <__aeabi_dsub>
 80140d0:	4602      	mov	r2, r0
 80140d2:	460b      	mov	r3, r1
 80140d4:	4620      	mov	r0, r4
 80140d6:	4629      	mov	r1, r5
 80140d8:	e7d9      	b.n	801408e <__ieee754_log+0x26e>
 80140da:	4602      	mov	r2, r0
 80140dc:	460b      	mov	r3, r1
 80140de:	4650      	mov	r0, sl
 80140e0:	4659      	mov	r1, fp
 80140e2:	f7ec f8f9 	bl	80002d8 <__aeabi_dsub>
 80140e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80140ea:	f7ec faad 	bl	8000648 <__aeabi_dmul>
 80140ee:	4606      	mov	r6, r0
 80140f0:	460f      	mov	r7, r1
 80140f2:	2c00      	cmp	r4, #0
 80140f4:	f43f af25 	beq.w	8013f42 <__ieee754_log+0x122>
 80140f8:	a309      	add	r3, pc, #36	; (adr r3, 8014120 <__ieee754_log+0x300>)
 80140fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014102:	f7ec faa1 	bl	8000648 <__aeabi_dmul>
 8014106:	a308      	add	r3, pc, #32	; (adr r3, 8014128 <__ieee754_log+0x308>)
 8014108:	e9d3 2300 	ldrd	r2, r3, [r3]
 801410c:	4604      	mov	r4, r0
 801410e:	460d      	mov	r5, r1
 8014110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014114:	e729      	b.n	8013f6a <__ieee754_log+0x14a>
 8014116:	2000      	movs	r0, #0
 8014118:	2100      	movs	r1, #0
 801411a:	e696      	b.n	8013e4a <__ieee754_log+0x2a>
 801411c:	f3af 8000 	nop.w
 8014120:	fee00000 	.word	0xfee00000
 8014124:	3fe62e42 	.word	0x3fe62e42
 8014128:	35793c76 	.word	0x35793c76
 801412c:	3dea39ef 	.word	0x3dea39ef
 8014130:	55555555 	.word	0x55555555
 8014134:	3fd55555 	.word	0x3fd55555
 8014138:	df3e5244 	.word	0xdf3e5244
 801413c:	3fc2f112 	.word	0x3fc2f112
 8014140:	96cb03de 	.word	0x96cb03de
 8014144:	3fc74664 	.word	0x3fc74664
 8014148:	94229359 	.word	0x94229359
 801414c:	3fd24924 	.word	0x3fd24924
 8014150:	55555593 	.word	0x55555593
 8014154:	3fe55555 	.word	0x3fe55555
 8014158:	d078c69f 	.word	0xd078c69f
 801415c:	3fc39a09 	.word	0x3fc39a09
 8014160:	1d8e78af 	.word	0x1d8e78af
 8014164:	3fcc71c5 	.word	0x3fcc71c5
 8014168:	9997fa04 	.word	0x9997fa04
 801416c:	3fd99999 	.word	0x3fd99999
 8014170:	c3500000 	.word	0xc3500000
 8014174:	43500000 	.word	0x43500000
 8014178:	7fefffff 	.word	0x7fefffff
 801417c:	3ff00000 	.word	0x3ff00000
 8014180:	3fe00000 	.word	0x3fe00000

08014184 <copysign>:
 8014184:	ec51 0b10 	vmov	r0, r1, d0
 8014188:	ee11 0a90 	vmov	r0, s3
 801418c:	ee10 2a10 	vmov	r2, s0
 8014190:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014194:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8014198:	ea41 0300 	orr.w	r3, r1, r0
 801419c:	ec43 2b10 	vmov	d0, r2, r3
 80141a0:	4770      	bx	lr
	...

080141a4 <_init>:
 80141a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141a6:	bf00      	nop
 80141a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80141aa:	bc08      	pop	{r3}
 80141ac:	469e      	mov	lr, r3
 80141ae:	4770      	bx	lr

080141b0 <_fini>:
 80141b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141b2:	bf00      	nop
 80141b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80141b6:	bc08      	pop	{r3}
 80141b8:	469e      	mov	lr, r3
 80141ba:	4770      	bx	lr
