(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "DIV32")
  (DATE "Tue Jun  6 09:25:49 2023")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_10_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_11_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_12_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_20_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_13_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_21_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_5)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_5)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_14_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_6)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_6)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_22_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_7)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_7)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_30_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_8)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_8)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_15_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_9)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_9)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_23_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_10)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_10)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_31_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_11)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_11)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_16_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_12)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_12)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_24_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_13)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_13)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_17_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_14)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_14)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_25_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_15)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_15)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_18_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_16)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_16)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_26_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_17)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_17)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_19_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_18)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_18)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_27_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_19)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_19)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_28_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_20)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_20)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_29_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_21)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_21)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE CLK_BUFGP_IBUFG)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE RST_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE STR_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_10_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_11_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_12_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_5)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_20_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_6)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_13_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_7)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_21_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_8)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_14_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_9)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_22_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_10)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_30_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_11)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_15_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_12)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_23_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_13)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_31_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_14)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_16_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_15)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_24_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_16)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_17_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_17)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_25_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_18)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_18_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_19)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_26_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_20)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_19_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_21)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_27_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_22)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_28_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_23)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_29_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_24)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE READY_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_20_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_21_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_22_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_30_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_23_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_31_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_16_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_24_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_17_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_25_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_18_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_26_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_19_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_27_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_28_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Qout_29_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_20_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_21_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_22_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_30_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_23_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_31_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_16_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_24_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_17_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_25_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_18_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_26_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_19_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_27_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_28_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE Rout_29_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ERROR_DIV_ZERO_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2001 )( 2001 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_0_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_22)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_22)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_1_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_23)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_23)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_2_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_24)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_24)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_3_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_25)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_25)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_4_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_26)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_26)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_5_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_27)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_27)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_6_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_28)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_28)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_7_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_29)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_29)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_8_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_30)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_30)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Din_9_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp20_IMUX_31)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE ProtoComp20_IINV_31)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 27 )( 27 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_0_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_25)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_1_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_26)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_2_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_27)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_3_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_28)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_4_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_29)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_5_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_30)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_6_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_31)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_7_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_32)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_8_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_33)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Nin_9_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 648 )( 648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp21_IMUX_34)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 115 )( 115 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE CLK_BUFGP_BUFG)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 209 )( 209 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N49_N49_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 896 )( 896 ))
          (IOPATH IA O ( 66 )( 66 ))
          (IOPATH IB O ( 71 )( 71 ))
          (IOPATH SEL O ( 96 )( 96 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW0_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 452 )( 452 ))
          (PORT ADR0 ( 819 )( 819 ))
          (PORT ADR2 ( 490 )( 490 ))
          (PORT ADR5 ( 359 )( 359 ))
          (PORT ADR4 ( 426 )( 426 ))
          (PORT ADR1 ( 837 )( 837 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE N0_2_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_18_UCORE_DIV_CQout_18_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_18_UCORE_DIV_CQout_18_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_18_UCORE_DIV_CQout_18_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_18_UCORE_DIV_CQout_18_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6070 )( 6070 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_17_GND_12_o_MUX_85_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2535 )( 2535 ))
          (PORT ADR2 ( 310 )( 310 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_15_GND_12_o_MUX_87_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 455 )( 455 ))
          (PORT ADR4 ( 2535 )( 2535 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6045 )( 6045 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6084 )( 6084 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_14_GND_12_o_MUX_88_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2843 )( 2843 ))
          (PORT ADR0 ( 635 )( 635 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_16_GND_12_o_MUX_86_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 379 )( 379 ))
          (PORT ADR1 ( 2843 )( 2843 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6076 )( 6076 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6118 )( 6118 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_11_GND_12_o_MUX_91_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2609 )( 2609 ))
          (PORT ADR1 ( 458 )( 458 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_12_GND_12_o_MUX_90_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2609 )( 2609 ))
          (PORT ADR4 ( 198 )( 198 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6053 )( 6053 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6107 )( 6107 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_10_GND_12_o_MUX_92_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2500 )( 2500 ))
          (PORT ADR1 ( 1019 )( 1019 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_13_GND_12_o_MUX_89_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 331 )( 331 ))
          (PORT ADR4 ( 2500 )( 2500 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6017 )( 6017 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_25_UCORE_DIV_CQout_25_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_25_UCORE_DIV_CQout_25_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_25_UCORE_DIV_CQout_25_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_25_UCORE_DIV_CQout_25_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 5711 )( 5711 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_24_GND_12_o_MUX_78_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2149 )( 2149 ))
          (PORT ADR1 ( 646 )( 646 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_26_GND_12_o_MUX_76_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 680 )( 680 ))
          (PORT ADR3 ( 2149 )( 2149 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 5686 )( 5686 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 5725 )( 5725 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_21_GND_12_o_MUX_81_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2234 )( 2234 ))
          (PORT ADR1 ( 585 )( 585 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_22_GND_12_o_MUX_80_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2234 )( 2234 ))
          (PORT ADR4 ( 195 )( 195 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 5717 )( 5717 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 5759 )( 5759 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_20_GND_12_o_MUX_82_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2368 )( 2368 ))
          (PORT ADR3 ( 315 )( 315 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_23_GND_12_o_MUX_79_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 392 )( 392 ))
          (PORT ADR1 ( 2368 )( 2368 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 5694 )( 5694 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 5748 )( 5748 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_18_GND_12_o_MUX_84_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2320 )( 2320 ))
          (PORT ADR2 ( 698 )( 698 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_19_GND_12_o_MUX_83_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2320 )( 2320 ))
          (PORT ADR4 ( 346 )( 346 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 5658 )( 5658 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_29_UCORE_DIV_CQout_29_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_29_UCORE_DIV_CQout_29_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 5528 )( 5528 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_28_GND_12_o_MUX_74_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2192 )( 2192 ))
          (PORT ADR0 ( 430 )( 430 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_29_GND_12_o_MUX_73_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2192 )( 2192 ))
          (PORT ADR4 ( 201 )( 201 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 5462 )( 5462 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 5526 )( 5526 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_27_GND_12_o_MUX_75_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1875 )( 1875 ))
          (PORT ADR0 ( 868 )( 868 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_25_GND_12_o_MUX_77_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 697 )( 697 ))
          (PORT ADR4 ( 1875 )( 1875 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 5457 )( 5457 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCOUNTER_UREGREADY_CQ_0_UCOUNTER_UREGREADY_CQ_0_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCOUNTER_UREGREADY_CQ_0_UCOUNTER_UREGREADY_CQ_0_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCOUNTER_UREGREADY_CQ_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 4310 )( 4310 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCOUNTER_Cout1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2491 )( 2491 ))
          (PORT ADR2 ( 935 )( 935 ))
          (PORT ADR0 ( 469 )( 469 ))
          (PORT ADR1 ( 606 )( 606 ))
          (PORT ADR4 ( 236 )( 236 ))
          (PORT ADR5 ( 286 )( 286 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCOUNTER_UREGSUM_CQ_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 4286 )( 4286 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCOUNTER_SUM_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2551 )( 2551 ))
          (PORT ADR5 ( 140 )( 140 ))
          (PORT ADR2 ( 303 )( 303 ))
          (PORT ADR4 ( 171 )( 171 ))
          (PORT ADR1 ( 621 )( 621 ))
          (PORT ADR0 ( 587 )( 587 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCOUNTER_UREGSUM_CQ_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 4266 )( 4266 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCOUNTER_USUM_GEN_2_U_Mxor_S_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2447 )( 2447 ))
          (PORT ADR0 ( 433 )( 433 ))
          (PORT ADR2 ( 467 )( 467 ))
          (PORT ADR3 ( 354 )( 354 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCOUNTER_SUM_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 460 )( 460 ))
          (PORT ADR4 ( 2447 )( 2447 ))
          (PORT ADR0 ( 433 )( 433 ))
          (PORT ADR2 ( 467 )( 467 ))
          (PORT ADR3 ( 354 )( 354 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCOUNTER_UREGSUM_CQ_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 4200 )( 4200 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCOUNTER_UREGSUM_CQ_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 4264 )( 4264 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCOUNTER_USUM_GEN_0_U_Mxor_S_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 453 )( 453 ))
          (PORT ADR4 ( 2443 )( 2443 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCOUNTER_USUM_GEN_1_U_Mxor_S_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 464 )( 464 ))
          (PORT ADR3 ( 453 )( 453 ))
          (PORT ADR4 ( 2443 )( 2443 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCOUNTER_UREGSUM_CQ_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 4195 )( 4195 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_9_UCORE_DIV_CQout_9_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_9_UCORE_DIV_CQout_9_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_9_UCORE_DIV_CQout_9_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_9_UCORE_DIV_CQout_9_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6708 )( 6708 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_8_GND_12_o_MUX_94_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2874 )( 2874 ))
          (PORT ADR1 ( 451 )( 451 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_9_GND_12_o_MUX_93_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2874 )( 2874 ))
          (PORT ADR4 ( 377 )( 377 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6683 )( 6683 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6722 )( 6722 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_7_GND_12_o_MUX_95_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2959 )( 2959 ))
          (PORT ADR4 ( 388 )( 388 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_5_GND_12_o_MUX_97_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 582 )( 582 ))
          (PORT ADR2 ( 2959 )( 2959 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6714 )( 6714 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6756 )( 6756 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_4_GND_12_o_MUX_98_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3093 )( 3093 ))
          (PORT ADR0 ( 769 )( 769 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_6_GND_12_o_MUX_96_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 395 )( 395 ))
          (PORT ADR1 ( 3093 )( 3093 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6691 )( 6691 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6745 )( 6745 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_3_GND_12_o_MUX_99_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 3045 )( 3045 ))
          (PORT ADR2 ( 2176 )( 2176 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_30_GND_12_o_MUX_72_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1381 )( 1381 ))
          (PORT ADR1 ( 3045 )( 3045 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6655 )( 6655 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1029 )( 1029 ))
          (PORT ADR1 ( 953 )( 953 ))
          (PORT ADR2 ( 851 )( 851 ))
          (PORT ADR0 ( 981 )( 981 ))
          (PORT ADR5 ( 1025 )( 1025 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1618 )( 1618 ))
          (PORT ADR3 ( 823 )( 823 ))
          (PORT ADR2 ( 846 )( 846 ))
          (PORT ADR5 ( 658 )( 658 ))
          (PORT ADR4 ( 893 )( 893 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1056 )( 1056 ))
          (PORT ADR5 ( 1371 )( 1371 ))
          (PORT ADR2 ( 857 )( 857 ))
          (PORT ADR0 ( 451 )( 451 ))
          (PORT ADR3 ( 406 )( 406 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8120 )( 8120 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8112 )( 8112 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8123 )( 8123 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8106 )( 8106 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_7_6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 473 )( 473 ))
          (PORT ADR1 ( 822 )( 822 ))
          (PORT ADR5 ( 372 )( 372 ))
          (PORT ADR0 ( 1303 )( 1303 ))
          (PORT ADR3 ( 723 )( 723 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6110 )( 6110 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 267 )( 267 ))
          (PORT ADR2 ( 457 )( 457 ))
          (PORT ADR0 ( 1057 )( 1057 ))
          (PORT ADR4 ( 362 )( 362 ))
          (PORT ADR5 ( 290 )( 290 ))
          (PORT ADR1 ( 1058 )( 1058 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6102 )( 6102 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout71)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 329 )( 329 ))
          (PORT ADR3 ( 624 )( 624 ))
          (PORT ADR1 ( 1035 )( 1035 ))
          (PORT ADR0 ( 1088 )( 1088 ))
          (PORT ADR4 ( 357 )( 357 ))
          (PORT ADR5 ( 547 )( 547 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6113 )( 6113 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1338 )( 1338 ))
          (PORT ADR5 ( 727 )( 727 ))
          (PORT ADR1 ( 891 )( 891 ))
          (PORT ADR2 ( 625 )( 625 ))
          (PORT ADR4 ( 949 )( 949 ))
          (PORT ADR3 ( 377 )( 377 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW9)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 933 )( 933 ))
          (PORT ADR1 ( 723 )( 723 ))
          (PORT ADR5 ( 637 )( 637 ))
          (PORT ADR4 ( 465 )( 465 ))
          (PORT ADR2 ( 801 )( 801 ))
          (PORT ADR3 ( 771 )( 771 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N73_N73_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1286 )( 1286 ))
          (PORT ADR0 ( 662 )( 662 ))
          (PORT ADR3 ( 453 )( 453 ))
          (PORT ADR2 ( 570 )( 570 ))
          (PORT ADR1 ( 641 )( 641 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1241)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1327 )( 1327 ))
          (PORT ADR4 ( 372 )( 372 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 478 )( 478 ))
          (PORT ADR3 ( 397 )( 397 ))
          (PORT ADR1 ( 1342 )( 1342 ))
          (PORT ADR2 ( 1327 )( 1327 ))
          (PORT ADR4 ( 372 )( 372 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR3 O ( 187 )( 187 ))
          (IOPATH ADR1 O ( 187 )( 187 ))
          (IOPATH ADR2 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 473 )( 473 ))
          (PORT ADR4 ( 680 )( 680 ))
          (PORT ADR3 ( 965 )( 965 ))
          (PORT ADR0 ( 656 )( 656 ))
          (PORT ADR5 ( 506 )( 506 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_3_UCORE_DIV_CQout_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 41 )( 41 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CQout_3_UCORE_DIV_CQout_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 41 )( 41 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6069 )( 6069 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_2_GND_12_o_MUX_100_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1169 )( 1169 ))
          (PORT ADR1 ( 471 )( 471 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_CQout_0_GND_12_o_MUX_102_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 658 )( 658 ))
          (PORT ADR3 ( 1169 )( 1169 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR3 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6017 )( 6017 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6061 )( 6061 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_CQout_1_GND_12_o_MUX_101_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1208 )( 1208 ))
          (PORT ADR3 ( 303 )( 303 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout251)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 924 )( 924 ))
          (PORT ADR4 ( 1058 )( 1058 ))
          (PORT ADR0 ( 943 )( 943 ))
          (PORT ADR2 ( 1208 )( 1208 ))
          (IOPATH ADR1 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR2 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 6078 )( 6078 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6072 )( 6072 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 436 )( 436 ))
          (PORT ADR1 ( 1266 )( 1266 ))
          (PORT ADR2 ( 930 )( 930 ))
          (PORT ADR0 ( 680 )( 680 ))
          (PORT ADR4 ( 1006 )( 1006 ))
          (PORT ADR5 ( 124 )( 124 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CQout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6055 )( 6055 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1278 )( 1278 ))
          (PORT ADR5 ( 843 )( 843 ))
          (PORT ADR0 ( 709 )( 709 ))
          (PORT ADR3 ( 714 )( 714 ))
          (PORT ADR4 ( 692 )( 692 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_R_preloop_20_UCORE_DIV_R_preloop_20_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1221)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 996 )( 996 ))
          (PORT ADR3 ( 457 )( 457 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1231)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 400 )( 400 ))
          (PORT ADR2 ( 996 )( 996 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
          (IOPATH ADR2 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW7)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 491 )( 491 ))
          (PORT ADR1 ( 639 )( 639 ))
          (PORT ADR0 ( 1332 )( 1332 ))
          (PORT ADR4 ( 1043 )( 1043 ))
          (PORT ADR2 ( 680 )( 680 ))
          (PORT ADR5 ( 483 )( 483 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N98_N98_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_Cout_7_1_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 445 )( 445 ))
          (PORT ADR0 ( 1190 )( 1190 ))
          (PORT ADR2 ( 339 )( 339 ))
          (PORT ADR5 ( 642 )( 642 ))
          (PORT ADR1 ( 875 )( 875 ))
          (PORT ADR4 ( 1169 )( 1169 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_Cout_7_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 693 )( 693 ))
          (PORT ADR4 ( 892 )( 892 ))
          (PORT ADR1 ( 450 )( 450 ))
          (PORT ADR2 ( 511 )( 511 ))
          (PORT ADR3 ( 744 )( 744 ))
          (PORT ADR5 ( 1078 )( 1078 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_Cout_7_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 349 )( 349 ))
          (PORT ADR4 ( 919 )( 919 ))
          (PORT ADR5 ( 141 )( 141 ))
          (PORT ADR0 ( 641 )( 641 ))
          (PORT ADR2 ( 859 )( 859 ))
          (PORT ADR1 ( 1398 )( 1398 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 896 )( 896 ))
          (PORT ADR4 ( 211 )( 211 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1161)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 473 )( 473 ))
          (PORT ADR0 ( 896 )( 896 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_7_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1253 )( 1253 ))
          (PORT ADR2 ( 573 )( 573 ))
          (PORT ADR0 ( 1144 )( 1144 ))
          (PORT ADR3 ( 769 )( 769 ))
          (PORT ADR4 ( 377 )( 377 ))
          (PORT ADR5 ( 383 )( 383 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout91_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 576 )( 576 ))
          (PORT ADR1 ( 634 )( 634 ))
          (PORT ADR2 ( 565 )( 565 ))
          (PORT ADR3 ( 987 )( 987 ))
          (PORT ADR0 ( 839 )( 839 ))
          (PORT ADR4 ( 192 )( 192 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6569 )( 6569 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop161)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 131 )( 131 ))
          (PORT ADR3 ( 1326 )( 1326 ))
          (PORT ADR4 ( 588 )( 588 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 564 )( 564 ))
          (PORT ADR1 ( 617 )( 617 ))
          (PORT ADR0 ( 884 )( 884 ))
          (PORT ADR4 ( 292 )( 292 ))
          (PORT ADR3 ( 481 )( 481 ))
          (PORT ADR5 ( 140 )( 140 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6525 )( 6525 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop141)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 467 )( 467 ))
          (PORT ADR4 ( 1072 )( 1072 ))
          (PORT ADR5 ( 354 )( 354 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1731 )( 1731 ))
          (PORT ADR3 ( 898 )( 898 ))
          (PORT ADR5 ( 300 )( 300 ))
          (PORT ADR1 ( 1127 )( 1127 ))
          (PORT ADR2 ( 533 )( 533 ))
          (PORT ADR4 ( 203 )( 203 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6123 )( 6123 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 729 )( 729 ))
          (PORT ADR2 ( 1145 )( 1145 ))
          (PORT ADR5 ( 602 )( 602 ))
          (PORT ADR3 ( 705 )( 705 ))
          (PORT ADR1 ( 636 )( 636 ))
          (PORT ADR4 ( 209 )( 209 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout161_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 301 )( 301 ))
          (PORT ADR0 ( 623 )( 623 ))
          (PORT ADR3 ( 580 )( 580 ))
          (PORT ADR2 ( 794 )( 794 ))
          (PORT ADR1 ( 659 )( 659 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6079 )( 6079 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout15)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 516 )( 516 ))
          (PORT ADR5 ( 738 )( 738 ))
          (PORT ADR2 ( 485 )( 485 ))
          (PORT ADR4 ( 358 )( 358 ))
          (PORT ADR1 ( 1252 )( 1252 ))
          (PORT ADR0 ( 426 )( 426 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6077 )( 6077 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout131)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 856 )( 856 ))
          (PORT ADR3 ( 1093 )( 1093 ))
          (PORT ADR1 ( 1201 )( 1201 ))
          (PORT ADR4 ( 670 )( 670 ))
          (PORT ADR0 ( 629 )( 629 ))
          (PORT ADR5 ( 605 )( 605 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8476 )( 8476 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8490 )( 8490 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8524 )( 8524 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8513 )( 8513 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_30_UCORE_DIV_CNout_30_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_Cout_7_1_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 864 )( 864 ))
          (PORT ADR4 ( 1121 )( 1121 ))
          (PORT ADR5 ( 676 )( 676 ))
          (PORT ADR3 ( 445 )( 445 ))
          (PORT ADR0 ( 483 )( 483 ))
          (PORT ADR2 ( 950 )( 950 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout121_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 386 )( 386 ))
          (PORT ADR1 ( 720 )( 720 ))
          (PORT ADR2 ( 343 )( 343 ))
          (PORT ADR4 ( 823 )( 823 ))
          (PORT ADR0 ( 928 )( 928 ))
          (PORT ADR5 ( 651 )( 651 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1331)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1026 )( 1026 ))
          (PORT ADR4 ( 643 )( 643 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7154 )( 7154 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1023 )( 1023 ))
          (PORT ADR2 ( 913 )( 913 ))
          (PORT ADR3 ( 615 )( 615 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 840 )( 840 ))
          (PORT ADR1 ( 1023 )( 1023 ))
          (PORT ADR4 ( 365 )( 365 ))
          (IOPATH ADR0 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_14_UCORE_DIV_CDout_14_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW5)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 449 )( 449 ))
          (IOPATH IA O ( 66 )( 66 ))
          (IOPATH IB O ( 71 )( 71 ))
          (IOPATH SEL O ( 96 )( 96 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW5_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 395 )( 395 ))
          (PORT ADR2 ( 466 )( 466 ))
          (PORT ADR5 ( 517 )( 517 ))
          (PORT ADR0 ( 465 )( 465 ))
          (PORT ADR3 ( 647 )( 647 ))
          (PORT ADR1 ( 1096 )( 1096 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW5_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 309 )( 309 ))
          (PORT ADR0 ( 630 )( 630 ))
          (PORT ADR4 ( 587 )( 587 ))
          (PORT ADR3 ( 368 )( 368 ))
          (PORT ADR1 ( 917 )( 917 ))
          (PORT ADR2 ( 852 )( 852 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6942 )( 6942 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop61)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 457 )( 457 ))
          (PORT ADR4 ( 1098 )( 1098 ))
          (PORT ADR5 ( 317 )( 317 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6931 )( 6931 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop71)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 119 )( 119 ))
          (PORT ADR4 ( 1067 )( 1067 ))
          (PORT ADR3 ( 637 )( 637 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 994 )( 994 ))
          (PORT ADR1 ( 885 )( 885 ))
          (PORT ADR5 ( 755 )( 755 ))
          (PORT ADR3 ( 581 )( 581 ))
          (PORT ADR4 ( 391 )( 391 ))
          (PORT ADR0 ( 500 )( 500 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1031 )( 1031 ))
          (PORT ADR4 ( 628 )( 628 ))
          (PORT ADR1 ( 1045 )( 1045 ))
          (PORT ADR0 ( 1015 )( 1015 ))
          (PORT ADR5 ( 305 )( 305 ))
          (PORT ADR3 ( 403 )( 403 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_7_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 666 )( 666 ))
          (PORT ADR2 ( 1082 )( 1082 ))
          (PORT ADR3 ( 596 )( 596 ))
          (PORT ADR4 ( 887 )( 887 ))
          (PORT ADR5 ( 118 )( 118 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_7_6_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1624 )( 1624 ))
          (PORT ADR3 ( 626 )( 626 ))
          (PORT ADR4 ( 392 )( 392 ))
          (PORT ADR0 ( 1073 )( 1073 ))
          (PORT ADR2 ( 680 )( 680 ))
          (PORT ADR5 ( 470 )( 470 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_STRout_UREGISTERINPUT_STRout_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 667 )( 667 ))
          (IOPATH IA O ( 66 )( 66 ))
          (IOPATH IB O ( 71 )( 71 ))
          (IOPATH SEL O ( 96 )( 96 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 874 )( 874 ))
          (PORT ADR5 ( 572 )( 572 ))
          (PORT ADR4 ( 696 )( 696 ))
          (PORT ADR2 ( 750 )( 750 ))
          (PORT ADR3 ( 997 )( 997 ))
          (PORT ADR0 ( 1043 )( 1043 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 681 )( 681 ))
          (PORT ADR1 ( 862 )( 862 ))
          (PORT ADR4 ( 680 )( 680 ))
          (PORT ADR2 ( 384 )( 384 ))
          (PORT ADR0 ( 1041 )( 1041 ))
          (PORT ADR3 ( 1114 )( 1114 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1362 )( 1362 ))
          (PORT ADR5 ( 550 )( 550 ))
          (PORT ADR1 ( 518 )( 518 ))
          (PORT ADR4 ( 593 )( 593 ))
          (PORT ADR2 ( 729 )( 729 ))
          (PORT ADR3 ( 691 )( 691 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_STRout)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6599 )( 6599 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_4_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1275 )( 1275 ))
          (PORT ADR2 ( 489 )( 489 ))
          (PORT ADR5 ( 287 )( 287 ))
          (PORT ADR0 ( 620 )( 620 ))
          (PORT ADR4 ( 177 )( 177 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 480 )( 480 ))
          (PORT ADR0 ( 1086 )( 1086 ))
          (PORT ADR1 ( 662 )( 662 ))
          (PORT ADR5 ( 498 )( 498 ))
          (PORT ADR2 ( 1104 )( 1104 ))
          (PORT ADR4 ( 437 )( 437 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_ERROR_DIV_ZERO)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6293 )( 6293 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_7)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1418 )( 1418 ))
          (PORT ADR1 ( 1061 )( 1061 ))
          (PORT ADR3 ( 633 )( 633 ))
          (PORT ADR4 ( 721 )( 721 ))
          (PORT ADR5 ( 547 )( 547 ))
          (PORT ADR2 ( 399 )( 399 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_STRout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6236 )( 6236 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_STRout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6250 )( 6250 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_STRout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6284 )( 6284 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 869 )( 869 ))
          (PORT ADR2 ( 782 )( 782 ))
          (PORT ADR1 ( 742 )( 742 ))
          (PORT ADR5 ( 598 )( 598 ))
          (PORT ADR4 ( 876 )( 876 ))
          (PORT ADR3 ( 497 )( 497 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_STRout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6273 )( 6273 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_4_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 813 )( 813 ))
          (PORT ADR2 ( 1084 )( 1084 ))
          (PORT ADR5 ( 727 )( 727 ))
          (PORT ADR0 ( 612 )( 612 ))
          (PORT ADR4 ( 169 )( 169 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_R_preloop_23_UCORE_DIV_R_preloop_23_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1251)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 957 )( 957 ))
          (PORT ADR0 ( 853 )( 853 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1261)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 198 )( 198 ))
          (PORT ADR2 ( 957 )( 957 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_29_UCORE_DIV_CNout_29_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_29_UCORE_DIV_CNout_29_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_29_UCORE_DIV_CNout_29_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_29_UCORE_DIV_CNout_29_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8602 )( 8602 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop221)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1549 )( 1549 ))
          (PORT ADR2 ( 317 )( 317 ))
          (PORT ADR1 ( 1067 )( 1067 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop231)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 649 )( 649 ))
          (PORT ADR0 ( 1117 )( 1117 ))
          (PORT ADR3 ( 1549 )( 1549 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8512 )( 8512 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8578 )( 8578 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1900 )( 1900 ))
          (PORT ADR3 ( 463 )( 463 ))
          (PORT ADR1 ( 613 )( 613 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 919 )( 919 ))
          (PORT ADR0 ( 1900 )( 1900 ))
          (PORT ADR4 ( 165 )( 165 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8508 )( 8508 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8558 )( 8558 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1901 )( 1901 ))
          (PORT ADR3 ( 328 )( 328 ))
          (PORT ADR1 ( 624 )( 624 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop191)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 485 )( 485 ))
          (PORT ADR0 ( 1901 )( 1901 ))
          (PORT ADR4 ( 192 )( 192 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8492 )( 8492 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8556 )( 8556 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop161)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1501 )( 1501 ))
          (PORT ADR1 ( 597 )( 597 ))
          (PORT ADR2 ( 292 )( 292 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 621 )( 621 ))
          (PORT ADR4 ( 1501 )( 1501 ))
          (PORT ADR3 ( 441 )( 441 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8487 )( 8487 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_21_UCORE_DIV_CNout_21_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_21_UCORE_DIV_CNout_21_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_21_UCORE_DIV_CNout_21_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_21_UCORE_DIV_CNout_21_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8191 )( 8191 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop142)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1696 )( 1696 ))
          (PORT ADR0 ( 463 )( 463 ))
          (PORT ADR3 ( 396 )( 396 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop151)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 477 )( 477 ))
          (PORT ADR1 ( 1696 )( 1696 ))
          (PORT ADR4 ( 377 )( 377 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8101 )( 8101 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8167 )( 8167 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1310)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1613 )( 1613 ))
          (PORT ADR0 ( 580 )( 580 ))
          (PORT ADR2 ( 451 )( 451 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1381)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1202 )( 1202 ))
          (PORT ADR4 ( 1613 )( 1613 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8147 )( 8147 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1110)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1609 )( 1609 ))
          (PORT ADR0 ( 421 )( 421 ))
          (PORT ADR1 ( 649 )( 649 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1141)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1137 )( 1137 ))
          (PORT ADR3 ( 1609 )( 1609 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8145 )( 8145 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop101)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1573 )( 1573 ))
          (PORT ADR4 ( 616 )( 616 ))
          (PORT ADR0 ( 646 )( 646 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1401)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1175 )( 1175 ))
          (PORT ADR2 ( 1573 )( 1573 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout321_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 573 )( 573 ))
          (PORT ADR0 ( 639 )( 639 ))
          (PORT ADR4 ( 609 )( 609 ))
          (PORT ADR1 ( 905 )( 905 ))
          (PORT ADR2 ( 734 )( 734 ))
          (PORT ADR3 ( 545 )( 545 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW6_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 678 )( 678 ))
          (PORT ADR4 ( 1083 )( 1083 ))
          (PORT ADR5 ( 1026 )( 1026 ))
          (PORT ADR0 ( 642 )( 642 ))
          (PORT ADR1 ( 1239 )( 1239 ))
          (PORT ADR2 ( 503 )( 503 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_7_6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 673 )( 673 ))
          (PORT ADR3 ( 408 )( 408 ))
          (PORT ADR0 ( 492 )( 492 ))
          (PORT ADR5 ( 524 )( 524 ))
          (PORT ADR1 ( 1045 )( 1045 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6729 )( 6729 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout51)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 530 )( 530 ))
          (PORT ADR2 ( 880 )( 880 ))
          (PORT ADR0 ( 856 )( 856 ))
          (PORT ADR3 ( 509 )( 509 ))
          (PORT ADR1 ( 1129 )( 1129 ))
          (PORT ADR4 ( 331 )( 331 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 534 )( 534 ))
          (PORT ADR4 ( 442 )( 442 ))
          (PORT ADR0 ( 837 )( 837 ))
          (PORT ADR3 ( 743 )( 743 ))
          (PORT ADR5 ( 713 )( 713 ))
          (PORT ADR1 ( 876 )( 876 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6707 )( 6707 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 662 )( 662 ))
          (PORT ADR1 ( 1021 )( 1021 ))
          (PORT ADR4 ( 577 )( 577 ))
          (PORT ADR3 ( 719 )( 719 ))
          (PORT ADR2 ( 729 )( 729 ))
          (PORT ADR5 ( 355 )( 355 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 856 )( 856 ))
          (PORT ADR1 ( 611 )( 611 ))
          (PORT ADR0 ( 1498 )( 1498 ))
          (PORT ADR5 ( 442 )( 442 ))
          (PORT ADR4 ( 235 )( 235 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_7_6_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 815 )( 815 ))
          (PORT ADR3 ( 799 )( 799 ))
          (PORT ADR2 ( 506 )( 506 ))
          (PORT ADR1 ( 497 )( 497 ))
          (PORT ADR4 ( 565 )( 565 ))
          (PORT ADR5 ( 816 )( 816 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 650 )( 650 ))
          (PORT ADR1 ( 1017 )( 1017 ))
          (PORT ADR5 ( 886 )( 886 ))
          (PORT ADR3 ( 781 )( 781 ))
          (PORT ADR2 ( 997 )( 997 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_STRout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6642 )( 6642 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_7_6_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1353 )( 1353 ))
          (PORT ADR0 ( 1003 )( 1003 ))
          (PORT ADR4 ( 748 )( 748 ))
          (PORT ADR1 ( 1730 )( 1730 ))
          (PORT ADR2 ( 723 )( 723 ))
          (PORT ADR5 ( 367 )( 367 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW10)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 699 )( 699 ))
          (PORT ADR0 ( 1301 )( 1301 ))
          (PORT ADR2 ( 565 )( 565 ))
          (PORT ADR4 ( 708 )( 708 ))
          (PORT ADR3 ( 705 )( 705 ))
          (PORT ADR1 ( 445 )( 445 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW8)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 891 )( 891 ))
          (PORT ADR1 ( 676 )( 676 ))
          (PORT ADR5 ( 284 )( 284 ))
          (PORT ADR0 ( 1053 )( 1053 ))
          (PORT ADR4 ( 330 )( 330 ))
          (PORT ADR3 ( 314 )( 314 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_7_6_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 941 )( 941 ))
          (PORT ADR4 ( 881 )( 881 ))
          (PORT ADR3 ( 522 )( 522 ))
          (PORT ADR2 ( 960 )( 960 ))
          (PORT ADR0 ( 669 )( 669 ))
          (PORT ADR5 ( 126 )( 126 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_Cout_7_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1559 )( 1559 ))
          (PORT ADR1 ( 1064 )( 1064 ))
          (PORT ADR3 ( 670 )( 670 ))
          (PORT ADR2 ( 747 )( 747 ))
          (PORT ADR4 ( 383 )( 383 ))
          (PORT ADR5 ( 613 )( 613 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_4_3_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 877 )( 877 ))
          (PORT ADR0 ( 1031 )( 1031 ))
          (PORT ADR5 ( 535 )( 535 ))
          (PORT ADR4 ( 666 )( 666 ))
          (PORT ADR2 ( 610 )( 610 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_4_3_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1498 )( 1498 ))
          (PORT ADR4 ( 733 )( 733 ))
          (PORT ADR2 ( 871 )( 871 ))
          (PORT ADR1 ( 1073 )( 1073 ))
          (PORT ADR5 ( 590 )( 590 ))
          (PORT ADR3 ( 756 )( 756 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_2_1_1_SW9)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 696 )( 696 ))
          (PORT ADR0 ( 714 )( 714 ))
          (PORT ADR1 ( 443 )( 443 ))
          (PORT ADR3 ( 794 )( 794 ))
          (PORT ADR5 ( 290 )( 290 ))
          (PORT ADR4 ( 410 )( 410 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout15_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 954 )( 954 ))
          (PORT ADR2 ( 1077 )( 1077 ))
          (PORT ADR0 ( 1416 )( 1416 ))
          (PORT ADR3 ( 434 )( 434 ))
          (PORT ADR4 ( 187 )( 187 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout181_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1178 )( 1178 ))
          (PORT ADR3 ( 610 )( 610 ))
          (PORT ADR1 ( 853 )( 853 ))
          (PORT ADR0 ( 1118 )( 1118 ))
          (PORT ADR2 ( 341 )( 341 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout171_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1048 )( 1048 ))
          (PORT ADR5 ( 516 )( 516 ))
          (PORT ADR3 ( 722 )( 722 ))
          (PORT ADR2 ( 779 )( 779 ))
          (PORT ADR1 ( 452 )( 452 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout161_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 697 )( 697 ))
          (PORT ADR4 ( 591 )( 591 ))
          (PORT ADR1 ( 1032 )( 1032 ))
          (PORT ADR0 ( 909 )( 909 ))
          (PORT ADR5 ( 143 )( 143 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW2_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1166 )( 1166 ))
          (PORT ADR5 ( 590 )( 590 ))
          (PORT ADR0 ( 904 )( 904 ))
          (PORT ADR4 ( 804 )( 804 ))
          (PORT ADR2 ( 736 )( 736 ))
          (PORT ADR3 ( 491 )( 491 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 5983 )( 5983 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout181)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 621 )( 621 ))
          (PORT ADR3 ( 696 )( 696 ))
          (PORT ADR2 ( 972 )( 972 ))
          (PORT ADR5 ( 561 )( 561 ))
          (PORT ADR0 ( 623 )( 623 ))
          (PORT ADR4 ( 209 )( 209 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout181_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 936 )( 936 ))
          (PORT ADR0 ( 629 )( 629 ))
          (PORT ADR4 ( 875 )( 875 ))
          (PORT ADR5 ( 818 )( 818 ))
          (PORT ADR2 ( 482 )( 482 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 5939 )( 5939 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 420 )( 420 ))
          (PORT ADR2 ( 771 )( 771 ))
          (PORT ADR4 ( 680 )( 680 ))
          (PORT ADR1 ( 881 )( 881 ))
          (PORT ADR3 ( 488 )( 488 ))
          (PORT ADR5 ( 118 )( 118 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout171_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 822 )( 822 ))
          (PORT ADR2 ( 736 )( 736 ))
          (PORT ADR3 ( 984 )( 984 ))
          (PORT ADR1 ( 1137 )( 1137 ))
          (PORT ADR5 ( 310 )( 310 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8377 )( 8377 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8369 )( 8369 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8380 )( 8380 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 8363 )( 8363 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Nout_31_UREGISTERINPUT_Nout_31_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_2_1_1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 1117 )( 1117 ))
          (IOPATH IA O ( 91 )( 91 ))
          (IOPATH IB O ( 84 )( 84 ))
          (IOPATH SEL O ( 90 )( 90 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7531 )( 7531 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_2_1_1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 823 )( 823 ))
          (PORT ADR5 ( 328 )( 328 ))
          (PORT ADR1 ( 877 )( 877 ))
          (PORT ADR4 ( 597 )( 597 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7523 )( 7523 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_2_1_1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 517 )( 517 ))
          (PORT ADR3 ( 488 )( 488 ))
          (PORT ADR1 ( 437 )( 437 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Nin_30_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2726 )( 2726 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7534 )( 7534 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout121_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 329 )( 329 ))
          (PORT ADR2 ( 383 )( 383 ))
          (PORT ADR0 ( 686 )( 686 ))
          (PORT ADR3 ( 956 )( 956 ))
          (PORT ADR1 ( 1079 )( 1079 ))
          (PORT ADR4 ( 1059 )( 1059 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7517 )( 7517 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout261_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1095 )( 1095 ))
          (PORT ADR3 ( 501 )( 501 ))
          (PORT ADR5 ( 337 )( 337 ))
          (PORT ADR1 ( 633 )( 633 ))
          (PORT ADR0 ( 681 )( 681 ))
          (PORT ADR2 ( 679 )( 679 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6769 )( 6769 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout261)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 462 )( 462 ))
          (PORT ADR0 ( 1058 )( 1058 ))
          (PORT ADR2 ( 528 )( 528 ))
          (PORT ADR5 ( 606 )( 606 ))
          (PORT ADR4 ( 723 )( 723 ))
          (PORT ADR3 ( 697 )( 697 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6761 )( 6761 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout231)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 279 )( 279 ))
          (PORT ADR1 ( 445 )( 445 ))
          (PORT ADR0 ( 688 )( 688 ))
          (PORT ADR3 ( 922 )( 922 ))
          (PORT ADR4 ( 544 )( 544 ))
          (PORT ADR2 ( 736 )( 736 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6772 )( 6772 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout121)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 874 )( 874 ))
          (PORT ADR0 ( 763 )( 763 ))
          (PORT ADR2 ( 551 )( 551 ))
          (PORT ADR1 ( 924 )( 924 ))
          (PORT ADR3 ( 829 )( 829 ))
          (PORT ADR5 ( 548 )( 548 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6755 )( 6755 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout110)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 717 )( 717 ))
          (PORT ADR2 ( 1157 )( 1157 ))
          (PORT ADR4 ( 852 )( 852 ))
          (PORT ADR1 ( 829 )( 829 ))
          (PORT ADR0 ( 919 )( 919 ))
          (PORT ADR5 ( 576 )( 576 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 448 )( 448 ))
          (PORT ADR1 ( 1022 )( 1022 ))
          (PORT ADR5 ( 306 )( 306 ))
          (PORT ADR2 ( 482 )( 482 ))
          (PORT ADR0 ( 939 )( 939 ))
          (PORT ADR4 ( 401 )( 401 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout281_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1126 )( 1126 ))
          (PORT ADR5 ( 302 )( 302 ))
          (PORT ADR3 ( 686 )( 686 ))
          (PORT ADR2 ( 971 )( 971 ))
          (PORT ADR4 ( 618 )( 618 ))
          (PORT ADR1 ( 768 )( 768 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 519 )( 519 ))
          (PORT ADR5 ( 287 )( 287 ))
          (PORT ADR0 ( 1065 )( 1065 ))
          (PORT ADR1 ( 667 )( 667 ))
          (PORT ADR2 ( 1022 )( 1022 ))
          (PORT ADR3 ( 396 )( 396 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1094 )( 1094 ))
          (PORT ADR4 ( 330 )( 330 ))
          (PORT ADR3 ( 651 )( 651 ))
          (PORT ADR0 ( 1107 )( 1107 ))
          (PORT ADR2 ( 861 )( 861 ))
          (PORT ADR5 ( 653 )( 653 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7185 )( 7185 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout29)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 651 )( 651 ))
          (PORT ADR0 ( 880 )( 880 ))
          (PORT ADR4 ( 618 )( 618 ))
          (PORT ADR3 ( 692 )( 692 ))
          (PORT ADR5 ( 387 )( 387 ))
          (PORT ADR2 ( 404 )( 404 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW7)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 518 )( 518 ))
          (PORT ADR1 ( 737 )( 737 ))
          (PORT ADR3 ( 489 )( 489 ))
          (PORT ADR5 ( 312 )( 312 ))
          (PORT ADR2 ( 737 )( 737 ))
          (PORT ADR0 ( 625 )( 625 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7188 )( 7188 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout281)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 478 )( 478 ))
          (PORT ADR3 ( 499 )( 499 ))
          (PORT ADR2 ( 858 )( 858 ))
          (PORT ADR4 ( 602 )( 602 ))
          (PORT ADR0 ( 861 )( 861 ))
          (PORT ADR5 ( 349 )( 349 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 7171 )( 7171 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 807 )( 807 ))
          (PORT ADR1 ( 651 )( 651 ))
          (PORT ADR4 ( 643 )( 643 ))
          (PORT ADR3 ( 717 )( 717 ))
          (PORT ADR2 ( 500 )( 500 ))
          (PORT ADR5 ( 349 )( 349 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_R_preloop_10_UCORE_DIV_R_preloop_10_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 789 )( 789 ))
          (PORT ADR1 ( 642 )( 642 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1361)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 441 )( 441 ))
          (PORT ADR2 ( 789 )( 789 ))
          (IOPATH ADR3 O ( 187 )( 187 ))
          (IOPATH ADR2 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout24)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 824 )( 824 ))
          (IOPATH IA O ( 91 )( 91 ))
          (IOPATH IB O ( 84 )( 84 ))
          (IOPATH SEL O ( 90 )( 90 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout24_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 740 )( 740 ))
          (PORT ADR1 ( 654 )( 654 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6845 )( 6845 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout24_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 900 )( 900 ))
          (PORT ADR3 ( 459 )( 459 ))
          (PORT ADR4 ( 380 )( 380 ))
          (PORT ADR2 ( 685 )( 685 ))
          (PORT ADR1 ( 1010 )( 1010 ))
          (PORT ADR5 ( 226 )( 226 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout24_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 419 )( 419 ))
          (PORT ADR0 ( 626 )( 626 ))
          (PORT ADR5 ( 416 )( 416 ))
          (PORT ADR2 ( 586 )( 586 ))
          (PORT ADR3 ( 490 )( 490 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6839 )( 6839 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout221)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1030 )( 1030 ))
          (PORT ADR5 ( 304 )( 304 ))
          (PORT ADR4 ( 626 )( 626 ))
          (PORT ADR0 ( 898 )( 898 ))
          (PORT ADR2 ( 515 )( 515 ))
          (PORT ADR3 ( 856 )( 856 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 859 )( 859 ))
          (PORT ADR4 ( 587 )( 587 ))
          (PORT ADR1 ( 920 )( 920 ))
          (PORT ADR3 ( 462 )( 462 ))
          (PORT ADR5 ( 321 )( 321 ))
          (PORT ADR0 ( 520 )( 520 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1019 )( 1019 ))
          (PORT ADR1 ( 877 )( 877 ))
          (PORT ADR2 ( 312 )( 312 ))
          (PORT ADR4 ( 388 )( 388 ))
          (PORT ADR5 ( 284 )( 284 ))
          (PORT ADR3 ( 305 )( 305 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1083 )( 1083 ))
          (PORT ADR3 ( 484 )( 484 ))
          (PORT ADR1 ( 951 )( 951 ))
          (PORT ADR4 ( 586 )( 586 ))
          (PORT ADR2 ( 823 )( 823 ))
          (PORT ADR5 ( 123 )( 123 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_Cout_7_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1457 )( 1457 ))
          (PORT ADR0 ( 666 )( 666 ))
          (PORT ADR4 ( 648 )( 648 ))
          (PORT ADR3 ( 836 )( 836 ))
          (PORT ADR2 ( 573 )( 573 ))
          (PORT ADR5 ( 308 )( 308 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 591 )( 591 ))
          (PORT ADR3 ( 725 )( 725 ))
          (PORT ADR1 ( 648 )( 648 ))
          (PORT ADR5 ( 316 )( 316 ))
          (PORT ADR2 ( 341 )( 341 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW7)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 697 )( 697 ))
          (PORT ADR1 ( 905 )( 905 ))
          (PORT ADR3 ( 805 )( 805 ))
          (PORT ADR5 ( 315 )( 315 ))
          (PORT ADR4 ( 190 )( 190 ))
          (PORT ADR0 ( 501 )( 501 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 471 )( 471 ))
          (PORT ADR2 ( 563 )( 563 ))
          (PORT ADR3 ( 738 )( 738 ))
          (PORT ADR4 ( 393 )( 393 ))
          (PORT ADR5 ( 163 )( 163 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_7_6_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 468 )( 468 ))
          (PORT ADR0 ( 668 )( 668 ))
          (PORT ADR2 ( 760 )( 760 ))
          (PORT ADR1 ( 1082 )( 1082 ))
          (PORT ADR3 ( 441 )( 441 ))
          (PORT ADR5 ( 562 )( 562 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6179 )( 6179 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 378 )( 378 ))
          (PORT ADR0 ( 1375 )( 1375 ))
          (PORT ADR1 ( 1035 )( 1035 ))
          (PORT ADR5 ( 582 )( 582 ))
          (PORT ADR3 ( 681 )( 681 ))
          (PORT ADR2 ( 404 )( 404 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout211_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 570 )( 570 ))
          (PORT ADR0 ( 964 )( 964 ))
          (PORT ADR3 ( 743 )( 743 ))
          (PORT ADR1 ( 1033 )( 1033 ))
          (PORT ADR5 ( 727 )( 727 ))
          (PORT ADR2 ( 536 )( 536 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6182 )( 6182 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 728 )( 728 ))
          (PORT ADR3 ( 464 )( 464 ))
          (PORT ADR1 ( 629 )( 629 ))
          (PORT ADR5 ( 619 )( 619 ))
          (PORT ADR2 ( 735 )( 735 ))
          (PORT ADR4 ( 705 )( 705 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 6165 )( 6165 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 639 )( 639 ))
          (PORT ADR2 ( 946 )( 946 ))
          (PORT ADR4 ( 795 )( 795 ))
          (PORT ADR5 ( 779 )( 779 ))
          (PORT ADR1 ( 806 )( 806 ))
          (PORT ADR3 ( 739 )( 739 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1271)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 317 )( 317 ))
          (PORT ADR4 ( 622 )( 622 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_4_UCORE_DIV_CDout_4_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_4_UCORE_DIV_CDout_4_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_4_UCORE_DIV_CDout_4_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1341)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 923 )( 923 ))
          (PORT ADR1 ( 617 )( 617 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 477 )( 477 ))
          (PORT ADR4 ( 881 )( 881 ))
          (PORT ADR3 ( 923 )( 923 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6799 )( 6799 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1321)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 983 )( 983 ))
          (PORT ADR2 ( 490 )( 490 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1140 )( 1140 ))
          (PORT ADR4 ( 591 )( 591 ))
          (PORT ADR3 ( 983 )( 983 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6779 )( 6779 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 879 )( 879 ))
          (PORT ADR1 ( 620 )( 620 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 447 )( 447 ))
          (PORT ADR3 ( 721 )( 721 ))
          (PORT ADR4 ( 879 )( 879 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6777 )( 6777 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 476 )( 476 ))
          (PORT ADR2 ( 699 )( 699 ))
          (PORT ADR4 ( 636 )( 636 ))
          (PORT ADR5 ( 145 )( 145 ))
          (PORT ADR3 ( 455 )( 455 ))
          (PORT ADR0 ( 450 )( 450 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_6_UCORE_DIV_CDout_6_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7215 )( 7215 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 912 )( 912 ))
          (PORT ADR4 ( 179 )( 179 ))
          (PORT ADR2 ( 962 )( 962 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 453 )( 453 ))
          (PORT ADR3 ( 488 )( 488 ))
          (PORT ADR0 ( 912 )( 912 ))
          (PORT ADR4 ( 179 )( 179 ))
          (PORT ADR2 ( 962 )( 962 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 624 )( 624 ))
          (PORT ADR1 ( 651 )( 651 ))
          (PORT ADR5 ( 123 )( 123 ))
          (PORT ADR2 ( 911 )( 911 ))
          (PORT ADR4 ( 408 )( 408 ))
          (PORT ADR3 ( 327 )( 327 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7193 )( 7193 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop281)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 144 )( 144 ))
          (PORT ADR2 ( 1166 )( 1166 ))
          (PORT ADR4 ( 622 )( 622 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 515 )( 515 ))
          (PORT ADR0 ( 913 )( 913 ))
          (PORT ADR4 ( 573 )( 573 ))
          (PORT ADR1 ( 837 )( 837 ))
          (PORT ADR5 ( 361 )( 361 ))
          (PORT ADR3 ( 570 )( 570 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 793 )( 793 ))
          (PORT ADR0 ( 866 )( 866 ))
          (PORT ADR3 ( 504 )( 504 ))
          (PORT ADR5 ( 325 )( 325 ))
          (PORT ADR2 ( 752 )( 752 ))
          (PORT ADR4 ( 195 )( 195 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6907 )( 6907 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout33)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 279 )( 279 ))
          (PORT ADR1 ( 637 )( 637 ))
          (PORT ADR3 ( 756 )( 756 ))
          (PORT ADR2 ( 555 )( 555 ))
          (PORT ADR0 ( 1286 )( 1286 ))
          (PORT ADR4 ( 209 )( 209 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 888 )( 888 ))
          (PORT ADR5 ( 401 )( 401 ))
          (PORT ADR2 ( 861 )( 861 ))
          (PORT ADR3 ( 929 )( 929 ))
          (PORT ADR0 ( 663 )( 663 ))
          (PORT ADR4 ( 623 )( 623 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6863 )( 6863 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout210)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1492 )( 1492 ))
          (PORT ADR3 ( 794 )( 794 ))
          (PORT ADR2 ( 1071 )( 1071 ))
          (PORT ADR0 ( 675 )( 675 ))
          (PORT ADR4 ( 650 )( 650 ))
          (PORT ADR5 ( 142 )( 142 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 420 )( 420 ))
          (PORT ADR0 ( 888 )( 888 ))
          (PORT ADR3 ( 494 )( 494 ))
          (PORT ADR2 ( 512 )( 512 ))
          (PORT ADR1 ( 799 )( 799 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_4_3_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 458 )( 458 ))
          (PORT ADR3 ( 714 )( 714 ))
          (PORT ADR4 ( 399 )( 399 ))
          (PORT ADR5 ( 343 )( 343 ))
          (PORT ADR1 ( 1062 )( 1062 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6445 )( 6445 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop201)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 124 )( 124 ))
          (PORT ADR0 ( 1326 )( 1326 ))
          (PORT ADR4 ( 434 )( 434 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_4_3_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1056 )( 1056 ))
          (PORT ADR1 ( 1090 )( 1090 ))
          (PORT ADR3 ( 481 )( 481 ))
          (PORT ADR2 ( 474 )( 474 ))
          (PORT ADR5 ( 152 )( 152 ))
          (PORT ADR0 ( 927 )( 927 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6401 )( 6401 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop191)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 192 )( 192 ))
          (PORT ADR5 ( 982 )( 982 ))
          (PORT ADR3 ( 552 )( 552 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_4_3_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 445 )( 445 ))
          (PORT ADR1 ( 781 )( 781 ))
          (PORT ADR0 ( 773 )( 773 ))
          (PORT ADR5 ( 575 )( 575 ))
          (PORT ADR2 ( 325 )( 325 ))
          (PORT ADR4 ( 223 )( 223 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1291)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 451 )( 451 ))
          (PORT ADR4 ( 438 )( 438 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1281)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 451 )( 451 ))
          (PORT ADR2 ( 498 )( 498 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_4_3_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 338 )( 338 ))
          (PORT ADR1 ( 454 )( 454 ))
          (PORT ADR0 ( 597 )( 597 ))
          (PORT ADR5 ( 594 )( 594 ))
          (PORT ADR2 ( 494 )( 494 ))
          (PORT ADR4 ( 394 )( 394 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW4_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 666 )( 666 ))
          (PORT ADR5 ( 575 )( 575 ))
          (PORT ADR3 ( 751 )( 751 ))
          (PORT ADR4 ( 219 )( 219 ))
          (PORT ADR2 ( 1075 )( 1075 ))
          (PORT ADR0 ( 1049 )( 1049 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_17_UCORE_DIV_CNout_17_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_17_UCORE_DIV_CNout_17_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_17_UCORE_DIV_CNout_17_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_17_UCORE_DIV_CNout_17_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 47 )( 47 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8860 )( 8860 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1777 )( 1777 ))
          (PORT ADR4 ( 399 )( 399 ))
          (PORT ADR2 ( 463 )( 463 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop301)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 443 )( 443 ))
          (PORT ADR1 ( 1042 )( 1042 ))
          (PORT ADR0 ( 1777 )( 1777 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR0 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8835 )( 8835 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8874 )( 8874 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1680 )( 1680 ))
          (PORT ADR4 ( 383 )( 383 ))
          (PORT ADR1 ( 569 )( 569 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 729 )( 729 ))
          (PORT ADR3 ( 1680 )( 1680 ))
          (PORT ADR0 ( 602 )( 602 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR0 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8866 )( 8866 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8908 )( 8908 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1525 )( 1525 ))
          (PORT ADR3 ( 306 )( 306 ))
          (PORT ADR0 ( 719 )( 719 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 609 )( 609 ))
          (PORT ADR4 ( 1525 )( 1525 ))
          (PORT ADR2 ( 493 )( 493 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8843 )( 8843 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 8897 )( 8897 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop33)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1785 )( 1785 ))
          (PORT ADR1 ( 991 )( 991 ))
          (PORT ADR3 ( 425 )( 425 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 488 )( 488 ))
          (PORT ADR0 ( 1785 )( 1785 ))
          (PORT ADR4 ( 337 )( 337 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
          (IOPATH ADR0 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8807 )( 8807 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_3_UREGISTERINPUT_Dout_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 1069 )( 1069 ))
          (IOPATH IA O ( 66 )( 66 ))
          (IOPATH IB O ( 71 )( 71 ))
          (IOPATH SEL O ( 96 )( 96 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7887 )( 7887 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 514 )( 514 ))
          (PORT ADR3 ( 625 )( 625 ))
          (PORT ADR4 ( 655 )( 655 ))
          (PORT ADR1 ( 838 )( 838 ))
          (PORT ADR0 ( 848 )( 848 ))
          (PORT ADR2 ( 828 )( 828 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7901 )( 7901 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 424 )( 424 ))
          (PORT ADR4 ( 209 )( 209 ))
          (PORT ADR2 ( 732 )( 732 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 3882 )( 3882 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7935 )( 7935 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7924 )( 7924 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout121_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 419 )( 419 ))
          (PORT ADR0 ( 661 )( 661 ))
          (PORT ADR3 ( 1124 )( 1124 ))
          (PORT ADR5 ( 153 )( 153 ))
          (PORT ADR4 ( 1043 )( 1043 ))
          (PORT ADR2 ( 1204 )( 1204 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_R_preloop_6_UCORE_DIV_R_preloop_6_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1371)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1302 )( 1302 ))
          (PORT ADR1 ( 807 )( 807 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_Cout_7_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 810 )( 810 ))
          (PORT ADR3 ( 406 )( 406 ))
          (PORT ADR2 ( 791 )( 791 ))
          (PORT ADR0 ( 1302 )( 1302 ))
          (PORT ADR1 ( 807 )( 807 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
          (IOPATH ADR2 O ( 184 )( 184 ))
          (IOPATH ADR0 O ( 184 )( 184 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7179 )( 7179 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop311)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 133 )( 133 ))
          (PORT ADR1 ( 823 )( 823 ))
          (PORT ADR3 ( 691 )( 691 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_Cout_7_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 572 )( 572 ))
          (PORT ADR1 ( 627 )( 627 ))
          (PORT ADR3 ( 364 )( 364 ))
          (PORT ADR0 ( 490 )( 490 ))
          (PORT ADR2 ( 785 )( 785 ))
          (PORT ADR5 ( 137 )( 137 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7227 )( 7227 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop301)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 498 )( 498 ))
          (PORT ADR3 ( 1080 )( 1080 ))
          (PORT ADR4 ( 661 )( 661 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 630 )( 630 ))
          (PORT ADR2 ( 508 )( 508 ))
          (PORT ADR0 ( 628 )( 628 ))
          (PORT ADR4 ( 200 )( 200 ))
          (PORT ADR1 ( 622 )( 622 ))
          (PORT ADR5 ( 377 )( 377 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_13_UCORE_DIV_CDout_13_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7018 )( 7018 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop51)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 133 )( 133 ))
          (PORT ADR3 ( 874 )( 874 ))
          (PORT ADR2 ( 726 )( 726 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout6_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1164 )( 1164 ))
          (PORT ADR2 ( 335 )( 335 ))
          (PORT ADR0 ( 697 )( 697 ))
          (PORT ADR1 ( 663 )( 663 ))
          (PORT ADR5 ( 133 )( 133 ))
          (PORT ADR3 ( 1194 )( 1194 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1118 )( 1118 ))
          (PORT ADR2 ( 580 )( 580 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 469 )( 469 ))
          (PORT ADR4 ( 1169 )( 1169 ))
          (PORT ADR3 ( 1118 )( 1118 ))
          (IOPATH ADR1 O ( 184 )( 184 ))
          (IOPATH ADR4 O ( 184 )( 184 ))
          (IOPATH ADR3 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 7055 )( 7055 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 468 )( 468 ))
          (PORT ADR0 ( 631 )( 631 ))
          (PORT ADR1 ( 930 )( 930 ))
          (PORT ADR4 ( 389 )( 389 ))
          (PORT ADR2 ( 313 )( 313 ))
          (PORT ADR5 ( 486 )( 486 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_Mmux_D_preloop251_UCORE_DIV_Mmux_D_preloop251_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW3)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 446 )( 446 ))
          (IOPATH IA O ( 66 )( 66 ))
          (IOPATH IB O ( 71 )( 71 ))
          (IOPATH SEL O ( 96 )( 96 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW3_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 750 )( 750 ))
          (PORT ADR1 ( 662 )( 662 ))
          (PORT ADR3 ( 737 )( 737 ))
          (PORT ADR2 ( 304 )( 304 ))
          (PORT ADR4 ( 775 )( 775 ))
          (PORT ADR0 ( 457 )( 457 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW3_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 516 )( 516 ))
          (PORT ADR1 ( 1040 )( 1040 ))
          (PORT ADR5 ( 335 )( 335 ))
          (PORT ADR0 ( 468 )( 468 ))
          (PORT ADR2 ( 961 )( 961 ))
          (PORT ADR3 ( 360 )( 360 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop251_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 827 )( 827 ))
          (PORT ADR0 ( 478 )( 478 ))
          (PORT ADR2 ( 836 )( 836 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 769 )( 769 ))
          (PORT ADR2 ( 696 )( 696 ))
          (PORT ADR3 ( 642 )( 642 ))
          (PORT ADR1 ( 954 )( 954 ))
          (PORT ADR5 ( 372 )( 372 ))
          (PORT ADR4 ( 1020 )( 1020 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 299 )( 299 ))
          (PORT ADR5 ( 506 )( 506 ))
          (PORT ADR3 ( 690 )( 690 ))
          (PORT ADR4 ( 415 )( 415 ))
          (PORT ADR1 ( 669 )( 669 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout211_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 445 )( 445 ))
          (PORT ADR0 ( 1367 )( 1367 ))
          (PORT ADR1 ( 611 )( 611 ))
          (PORT ADR3 ( 585 )( 585 ))
          (PORT ADR2 ( 505 )( 505 ))
          (PORT ADR5 ( 118 )( 118 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW2_SW8)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1323 )( 1323 ))
          (PORT ADR4 ( 1206 )( 1206 ))
          (PORT ADR1 ( 872 )( 872 ))
          (PORT ADR2 ( 821 )( 821 ))
          (PORT ADR3 ( 517 )( 517 ))
          (PORT ADR5 ( 140 )( 140 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 431 )( 431 ))
          (PORT ADR1 ( 832 )( 832 ))
          (PORT ADR2 ( 698 )( 698 ))
          (PORT ADR5 ( 1007 )( 1007 ))
          (PORT ADR4 ( 822 )( 822 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 622 )( 622 ))
          (PORT ADR4 ( 485 )( 485 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1201)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 287 )( 287 ))
          (PORT ADR4 ( 469 )( 469 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_4_3_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 385 )( 385 ))
          (PORT ADR4 ( 366 )( 366 ))
          (PORT ADR0 ( 474 )( 474 ))
          (PORT ADR5 ( 313 )( 313 ))
          (PORT ADR2 ( 536 )( 536 ))
          (PORT ADR1 ( 660 )( 660 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1191)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 349 )( 349 ))
          (PORT ADR3 ( 520 )( 520 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6494 )( 6494 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 248 )( 248 ))
          (PORT ADR2 ( 1008 )( 1008 ))
          (PORT ADR5 ( 582 )( 582 ))
          (PORT ADR1 ( 612 )( 612 ))
          (PORT ADR4 ( 204 )( 204 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 692 )( 692 ))
          (PORT ADR3 ( 763 )( 763 ))
          (PORT ADR2 ( 572 )( 572 ))
          (PORT ADR5 ( 304 )( 304 ))
          (PORT ADR4 ( 639 )( 639 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6542 )( 6542 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 874 )( 874 ))
          (PORT ADR4 ( 441 )( 441 ))
          (PORT ADR0 ( 1432 )( 1432 ))
          (PORT ADR3 ( 710 )( 710 ))
          (PORT ADR2 ( 789 )( 789 ))
          (PORT ADR5 ( 811 )( 811 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6531 )( 6531 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout91)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 975 )( 975 ))
          (PORT ADR2 ( 874 )( 874 ))
          (PORT ADR3 ( 1219 )( 1219 ))
          (PORT ADR0 ( 883 )( 883 ))
          (PORT ADR4 ( 763 )( 763 ))
          (PORT ADR5 ( 811 )( 811 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9141 )( 9141 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9117 )( 9117 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9097 )( 9097 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9095 )( 9095 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_1_UCORE_DIV_CDout_1_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_1_UCORE_DIV_CDout_1_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7989 )( 7989 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1460 )( 1460 ))
          (PORT ADR4 ( 188 )( 188 ))
          (PORT ADR3 ( 314 )( 314 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 306 )( 306 ))
          (PORT ADR1 ( 462 )( 462 ))
          (PORT ADR0 ( 1460 )( 1460 ))
          (PORT ADR4 ( 188 )( 188 ))
          (PORT ADR3 ( 314 )( 314 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7969 )( 7969 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop210)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1340 )( 1340 ))
          (PORT ADR3 ( 1119 )( 1119 ))
          (PORT ADR1 ( 1194 )( 1194 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop110)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 780 )( 780 ))
          (PORT ADR0 ( 436 )( 436 ))
          (PORT ADR2 ( 1340 )( 1340 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7967 )( 7967 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_0_U_C_4_3_1_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 307 )( 307 ))
          (PORT ADR1 ( 458 )( 458 ))
          (PORT ADR3 ( 483 )( 483 ))
          (PORT ADR4 ( 206 )( 206 ))
          (PORT ADR5 ( 453 )( 453 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1125 )( 1125 ))
          (PORT ADR5 ( 337 )( 337 ))
          (PORT ADR4 ( 792 )( 792 ))
          (PORT ADR0 ( 678 )( 678 ))
          (PORT ADR3 ( 705 )( 705 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7281 )( 7281 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout321)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 481 )( 481 ))
          (PORT ADR2 ( 497 )( 497 ))
          (PORT ADR1 ( 895 )( 895 ))
          (PORT ADR0 ( 675 )( 675 ))
          (PORT ADR5 ( 489 )( 489 ))
          (PORT ADR4 ( 593 )( 593 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7261 )( 7261 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1417 )( 1417 ))
          (PORT ADR2 ( 318 )( 318 ))
          (PORT ADR3 ( 962 )( 962 ))
          (PORT ADR0 ( 805 )( 805 ))
          (PORT ADR5 ( 307 )( 307 ))
          (PORT ADR4 ( 620 )( 620 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CRout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7259 )( 7259 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout301)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 279 )( 279 ))
          (PORT ADR0 ( 466 )( 466 ))
          (PORT ADR1 ( 1072 )( 1072 ))
          (PORT ADR2 ( 547 )( 547 ))
          (PORT ADR3 ( 766 )( 766 ))
          (PORT ADR4 ( 616 )( 616 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout110_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 885 )( 885 ))
          (PORT ADR5 ( 561 )( 561 ))
          (PORT ADR0 ( 716 )( 716 ))
          (PORT ADR2 ( 630 )( 630 ))
          (PORT ADR3 ( 773 )( 773 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW2_SW9)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1011 )( 1011 ))
          (PORT ADR2 ( 986 )( 986 ))
          (PORT ADR0 ( 836 )( 836 ))
          (PORT ADR4 ( 1039 )( 1039 ))
          (PORT ADR5 ( 342 )( 342 ))
          (PORT ADR1 ( 831 )( 831 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout110_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1156 )( 1156 ))
          (PORT ADR3 ( 716 )( 716 ))
          (PORT ADR2 ( 588 )( 588 ))
          (PORT ADR5 ( 796 )( 796 ))
          (PORT ADR4 ( 193 )( 193 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_31_UCORE_DIV_CDout_31_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6978 )( 6978 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop251)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 144 )( 144 ))
          (PORT ADR3 ( 871 )( 871 ))
          (PORT ADR2 ( 974 )( 974 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout121_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 803 )( 803 ))
          (PORT ADR5 ( 176 )( 176 ))
          (PORT ADR0 ( 877 )( 877 ))
          (PORT ADR1 ( 913 )( 913 ))
          (PORT ADR4 ( 595 )( 595 ))
          (PORT ADR2 ( 977 )( 977 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1301)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 762 )( 762 ))
          (PORT ADR1 ( 1070 )( 1070 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop241)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 959 )( 959 ))
          (PORT ADR0 ( 447 )( 447 ))
          (PORT ADR1 ( 1070 )( 1070 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6932 )( 6932 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 682 )( 682 ))
          (PORT ADR0 ( 888 )( 888 ))
          (PORT ADR1 ( 669 )( 669 ))
          (PORT ADR5 ( 342 )( 342 ))
          (PORT ADR2 ( 349 )( 349 ))
          (PORT ADR4 ( 363 )( 363 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_22_UCORE_DIV_CDout_22_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_ERROR_DIV_ZERO_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 751 )( 751 ))
          (PORT ADR0 ( 1001 )( 1001 ))
          (PORT ADR5 ( 895 )( 895 ))
          (PORT ADR3 ( 675 )( 675 ))
          (PORT ADR4 ( 446 )( 446 ))
          (PORT ADR1 ( 668 )( 668 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6788 )( 6788 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop151)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1216 )( 1216 ))
          (PORT ADR3 ( 467 )( 467 ))
          (PORT ADR4 ( 820 )( 820 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 592 )( 592 ))
          (PORT ADR1 ( 1386 )( 1386 ))
          (PORT ADR2 ( 1216 )( 1216 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6768 )( 6768 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6766 )( 6766 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop171)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 446 )( 446 ))
          (PORT ADR5 ( 989 )( 989 ))
          (PORT ADR4 ( 642 )( 642 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_Cout_7_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 457 )( 457 ))
          (PORT ADR4 ( 504 )( 504 ))
          (PORT ADR0 ( 874 )( 874 ))
          (PORT ADR1 ( 897 )( 897 ))
          (PORT ADR3 ( 556 )( 556 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout191_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 644 )( 644 ))
          (PORT ADR2 ( 716 )( 716 ))
          (PORT ADR3 ( 543 )( 543 ))
          (PORT ADR1 ( 864 )( 864 ))
          (PORT ADR5 ( 368 )( 368 ))
          (PORT ADR0 ( 676 )( 676 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout191_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 495 )( 495 ))
          (PORT ADR0 ( 685 )( 685 ))
          (PORT ADR2 ( 507 )( 507 ))
          (PORT ADR1 ( 863 )( 863 ))
          (PORT ADR5 ( 374 )( 374 ))
          (PORT ADR4 ( 418 )( 418 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW5_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 716 )( 716 ))
          (PORT ADR0 ( 824 )( 824 ))
          (PORT ADR3 ( 545 )( 545 ))
          (PORT ADR5 ( 336 )( 336 ))
          (PORT ADR4 ( 762 )( 762 ))
          (PORT ADR1 ( 855 )( 855 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW5_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 846 )( 846 ))
          (PORT ADR3 ( 732 )( 732 ))
          (PORT ADR1 ( 855 )( 855 ))
          (PORT ADR2 ( 851 )( 851 ))
          (PORT ADR4 ( 789 )( 789 ))
          (PORT ADR5 ( 546 )( 546 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 638 )( 638 ))
          (PORT ADR0 ( 852 )( 852 ))
          (PORT ADR5 ( 376 )( 376 ))
          (PORT ADR1 ( 437 )( 437 ))
          (PORT ADR4 ( 187 )( 187 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_8_UCORE_DIV_CNout_8_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 41 )( 41 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_8_UCORE_DIV_CNout_8_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 41 )( 41 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_8_UCORE_DIV_CNout_8_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 41 )( 41 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CNout_8_UCORE_DIV_CNout_8_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 41 )( 41 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 9307 )( 9307 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 2000 )( 2000 ))
          (PORT ADR3 ( 709 )( 709 ))
          (PORT ADR2 ( 297 )( 297 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop321)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 483 )( 483 ))
          (PORT ADR1 ( 2000 )( 2000 ))
          (PORT ADR4 ( 363 )( 363 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR1 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9255 )( 9255 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 9299 )( 9299 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop281)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 1723 )( 1723 ))
          (PORT ADR3 ( 462 )( 462 ))
          (PORT ADR1 ( 631 )( 631 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 668 )( 668 ))
          (PORT ADR4 ( 1723 )( 1723 ))
          (PORT ADR2 ( 474 )( 474 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
          (IOPATH ADR2 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9316 )( 9316 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 9310 )( 9310 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop261)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1807 )( 1807 ))
          (PORT ADR1 ( 864 )( 864 ))
          (PORT ADR2 ( 711 )( 711 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 929 )( 929 ))
          (PORT ADR3 ( 1807 )( 1807 ))
          (PORT ADR4 ( 187 )( 187 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR3 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9284 )( 9284 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 119 )( 119 ))
          (PORT SRST ( 9293 )( 9293 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1813 )( 1813 ))
          (PORT ADR4 ( 390 )( 390 ))
          (PORT ADR1 ( 775 )( 775 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1210)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 820 )( 820 ))
          (PORT ADR3 ( 1813 )( 1813 ))
          (PORT ADR4 ( 390 )( 390 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR3 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CNout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 154 )( 154 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9228 )( 9228 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (220)(160))
        (SETUPHOLD(posedge CE) (posedge CLK) (61)(490))
        (SETUPHOLD(negedge CE) (posedge CLK) (61)(490))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 899 )( 899 ))
          (IOPATH IA O ( 91 )( 91 ))
          (IOPATH IB O ( 84 )( 84 ))
          (IOPATH SEL O ( 90 )( 90 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW0_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 499 )( 499 ))
          (PORT ADR1 ( 923 )( 923 ))
          (PORT ADR4 ( 216 )( 216 ))
          (PORT ADR5 ( 617 )( 617 ))
          (PORT ADR2 ( 530 )( 530 ))
          (PORT ADR3 ( 746 )( 746 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE N0_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 875 )( 875 ))
          (PORT ADR1 ( 1365 )( 1365 ))
          (PORT ADR5 ( 313 )( 313 ))
          (PORT ADR3 ( 887 )( 887 ))
          (PORT ADR2 ( 656 )( 656 ))
          (PORT ADR4 ( 731 )( 731 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 665 )( 665 ))
          (PORT ADR2 ( 1065 )( 1065 ))
          (PORT ADR0 ( 792 )( 792 ))
          (PORT ADR3 ( 287 )( 287 ))
          (PORT ADR5 ( 382 )( 382 ))
          (PORT ADR4 ( 226 )( 226 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_R_preloop_12_UCORE_DIV_R_preloop_12_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1131)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1056 )( 1056 ))
          (PORT ADR1 ( 937 )( 937 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_UITERATION_Mmux_Rout6_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 683 )( 683 ))
          (PORT ADR4 ( 402 )( 402 ))
          (PORT ADR3 ( 741 )( 741 ))
          (PORT ADR2 ( 1056 )( 1056 ))
          (PORT ADR1 ( 937 )( 937 ))
          (IOPATH ADR0 O ( 187 )( 187 ))
          (IOPATH ADR4 O ( 187 )( 187 ))
          (IOPATH ADR3 O ( 187 )( 187 ))
          (IOPATH ADR2 O ( 187 )( 187 ))
          (IOPATH ADR1 O ( 187 )( 187 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 466 )( 466 ))
          (PORT ADR3 ( 734 )( 734 ))
          (PORT ADR5 ( 323 )( 323 ))
          (PORT ADR4 ( 385 )( 385 ))
          (PORT ADR2 ( 577 )( 577 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW2_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 374 )( 374 ))
          (PORT ADR0 ( 702 )( 702 ))
          (PORT ADR1 ( 640 )( 640 ))
          (PORT ADR2 ( 769 )( 769 ))
          (PORT ADR3 ( 532 )( 532 ))
          (PORT ADR5 ( 380 )( 380 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 613 )( 613 ))
          (PORT ADR3 ( 735 )( 735 ))
          (PORT ADR4 ( 222 )( 222 ))
          (PORT ADR2 ( 1051 )( 1051 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N220_N220_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 74 )( 74 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 970 )( 970 ))
          (IOPATH IA O ( 91 )( 91 ))
          (IOPATH IB O ( 84 )( 84 ))
          (IOPATH SEL O ( 90 )( 90 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 799 )( 799 ))
          (PORT ADR0 ( 908 )( 908 ))
          (PORT ADR4 ( 375 )( 375 ))
          (PORT ADR3 ( 905 )( 905 ))
          (PORT ADR2 ( 555 )( 555 ))
          (PORT ADR1 ( 930 )( 930 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1100 )( 1100 ))
          (PORT ADR4 ( 365 )( 365 ))
          (PORT ADR5 ( 736 )( 736 ))
          (PORT ADR2 ( 565 )( 565 ))
          (PORT ADR3 ( 480 )( 480 ))
          (PORT ADR0 ( 700 )( 700 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 536 )( 536 ))
          (PORT ADR1 ( 899 )( 899 ))
          (PORT ADR3 ( 490 )( 490 ))
          (PORT ADR4 ( 553 )( 553 ))
          (PORT ADR5 ( 186 )( 186 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_Cout_7_1_SW8)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 1083 )( 1083 ))
          (PORT ADR5 ( 772 )( 772 ))
          (PORT ADR1 ( 1067 )( 1067 ))
          (PORT ADR2 ( 782 )( 782 ))
          (PORT ADR3 ( 436 )( 436 ))
          (PORT ADR4 ( 222 )( 222 ))
          (IOPATH ADR0 O ( 203 )( 203 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 698 )( 698 ))
          (PORT ADR3 ( 922 )( 922 ))
          (PORT ADR2 ( 650 )( 650 ))
          (PORT ADR1 ( 703 )( 703 ))
          (PORT ADR4 ( 701 )( 701 ))
          (IOPATH ADR5 O ( 203 )( 203 ))
          (IOPATH ADR3 O ( 203 )( 203 ))
          (IOPATH ADR2 O ( 203 )( 203 ))
          (IOPATH ADR1 O ( 203 )( 203 ))
          (IOPATH ADR4 O ( 203 )( 203 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9361 )( 9361 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9337 )( 9337 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9317 )( 9317 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9315 )( 9315 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_10_UCORE_DIV_CDout_10_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_10_UCORE_DIV_CDout_10_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6814 )( 6814 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop210)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1208 )( 1208 ))
          (PORT ADR4 ( 185 )( 185 ))
          (PORT ADR1 ( 946 )( 946 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop33)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 597 )( 597 ))
          (PORT ADR2 ( 491 )( 491 ))
          (PORT ADR3 ( 1208 )( 1208 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6794 )( 6794 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1391)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1059 )( 1059 ))
          (PORT ADR1 ( 897 )( 897 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop321)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 447 )( 447 ))
          (PORT ADR4 ( 389 )( 389 ))
          (PORT ADR2 ( 1059 )( 1059 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6792 )( 6792 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 638 )( 638 ))
          (PORT ADR2 ( 750 )( 750 ))
          (PORT ADR5 ( 145 )( 145 ))
          (PORT ADR4 ( 422 )( 422 ))
          (PORT ADR3 ( 1179 )( 1179 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 798 )( 798 ))
          (PORT ADR3 ( 702 )( 702 ))
          (PORT ADR5 ( 323 )( 323 ))
          (PORT ADR4 ( 409 )( 409 ))
          (PORT ADR2 ( 587 )( 587 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 793 )( 793 ))
          (PORT ADR3 ( 762 )( 762 ))
          (PORT ADR1 ( 626 )( 626 ))
          (PORT ADR0 ( 619 )( 619 ))
          (PORT ADR4 ( 393 )( 393 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW3_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 306 )( 306 ))
          (PORT ADR3 ( 564 )( 564 ))
          (PORT ADR2 ( 513 )( 513 ))
          (PORT ADR1 ( 842 )( 842 ))
          (PORT ADR0 ( 682 )( 682 ))
          (PORT ADR4 ( 454 )( 454 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 514 )( 514 ))
          (PORT ADR0 ( 619 )( 619 ))
          (PORT ADR3 ( 733 )( 733 ))
          (PORT ADR5 ( 328 )( 328 ))
          (PORT ADR4 ( 187 )( 187 ))
          (PORT ADR1 ( 1350 )( 1350 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UCORE_DIV_CDout_17_UCORE_DIV_CDout_17_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 95 )( 95 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 949 )( 949 ))
          (PORT ADR2 ( 963 )( 963 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE UCORE_DIV_Mmux_D_preloop91)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 664 )( 664 ))
          (PORT ADR4 ( 801 )( 801 ))
          (PORT ADR0 ( 949 )( 949 ))
          (IOPATH ADR1 O ( 218 )( 218 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7160 )( 7160 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7158 )( 7158 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop81)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 125 )( 125 ))
          (PORT ADR4 ( 816 )( 816 ))
          (PORT ADR2 ( 754 )( 754 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_2_1_1_SW2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 678 )( 678 ))
          (PORT ADR0 ( 1150 )( 1150 ))
          (PORT ADR5 ( 383 )( 383 ))
          (PORT ADR4 ( 690 )( 690 ))
          (PORT ADR1 ( 451 )( 451 ))
          (PORT ADR2 ( 896 )( 896 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 7019 )( 7019 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop221)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 171 )( 171 ))
          (PORT ADR2 ( 920 )( 920 ))
          (PORT ADR5 ( 657 )( 657 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_3_U_C_7_6_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 1278 )( 1278 ))
          (PORT ADR0 ( 666 )( 666 ))
          (PORT ADR2 ( 776 )( 776 ))
          (PORT ADR5 ( 538 )( 538 ))
          (PORT ADR3 ( 340 )( 340 ))
          (PORT ADR4 ( 879 )( 879 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6997 )( 6997 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 364 )( 364 ))
          (PORT ADR5 ( 916 )( 916 ))
          (PORT ADR3 ( 801 )( 801 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6833 )( 6833 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop131)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 377 )( 377 ))
          (PORT ADR5 ( 942 )( 942 ))
          (PORT ADR3 ( 741 )( 741 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6809 )( 6809 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 171 )( 171 ))
          (PORT ADR5 ( 951 )( 951 ))
          (PORT ADR3 ( 801 )( 801 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UCORE_DIV_CDout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 6789 )( 6789 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_D_preloop101)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 201 )( 201 ))
          (PORT ADR5 ( 942 )( 942 ))
          (PORT ADR2 ( 799 )( 799 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_2_U_C_4_3_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 729 )( 729 ))
          (PORT ADR0 ( 1059 )( 1059 ))
          (PORT ADR3 ( 481 )( 481 ))
          (PORT ADR2 ( 301 )( 301 ))
          (PORT ADR5 ( 304 )( 304 ))
          (PORT ADR4 ( 213 )( 213 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR0 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_11_UREGISTERINPUT_Dout_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 67 )( 67 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 1096 )( 1096 ))
          (IOPATH IA O ( 66 )( 66 ))
          (IOPATH IB O ( 71 )( 71 ))
          (IOPATH SEL O ( 96 )( 96 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6940 )( 6940 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 321 )( 321 ))
          (PORT ADR3 ( 947 )( 947 ))
          (PORT ADR2 ( 975 )( 975 ))
          (PORT ADR4 ( 482 )( 482 ))
          (PORT ADR1 ( 878 )( 878 ))
          (PORT ADR0 ( 896 )( 896 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR0 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6954 )( 6954 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_4_3_1_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 423 )( 423 ))
          (PORT ADR4 ( 200 )( 200 ))
          (PORT ADR2 ( 896 )( 896 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR4 O ( 205 )( 205 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3730 )( 3730 ))
          (IOPATH ADR0 O ( 184 )( 184 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6988 )( 6988 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 115 )( 115 ))
          (PORT I ( 107 )( 107 ))
          (PORT SRST ( 6977 )( 6977 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(negedge I) (posedge CLK) (137)(-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (223)(235))
        (SETUPHOLD(posedge CE) (posedge CLK) (42)(415))
        (SETUPHOLD(negedge CE) (posedge CLK) (42)(415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_C_2_1_1_SW3_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 125 )( 125 ))
          (PORT ADR1 ( 412 )( 412 ))
          (PORT ADR3 ( 251 )( 251 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
          (IOPATH ADR1 O ( 205 )( 205 ))
          (IOPATH ADR3 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_Mmux_N_preloop1331_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 1080 )( 1080 ))
          (PORT ADR5 ( 602 )( 602 ))
          (IOPATH ADR2 O ( 205 )( 205 ))
          (IOPATH ADR5 O ( 205 )( 205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Nout_3_UREGISTERINPUT_Nout_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Nout_3_UREGISTERINPUT_Nout_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Nout_3_UREGISTERINPUT_Nout_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Nout_3_UREGISTERINPUT_Nout_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9526 )( 9526 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Nin_7_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 1991 )( 1991 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9436 )( 9436 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9502 )( 9502 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Nin_6_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2021 )( 2021 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9432 )( 9432 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9482 )( 9482 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Nin_5_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2073 )( 2073 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9416 )( 9416 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 9480 )( 9480 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Nin_4_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2111 )( 2111 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Nout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 9411 )( 9411 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_15_UREGISTERINPUT_Dout_15_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_15_UREGISTERINPUT_Dout_15_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_15_UREGISTERINPUT_Dout_15_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_15_UREGISTERINPUT_Dout_15_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8589 )( 8589 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 3294 )( 3294 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8499 )( 8499 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8565 )( 8565 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3577 )( 3577 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8495 )( 8495 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8545 )( 8545 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 3595 )( 3595 ))
          (IOPATH ADR0 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8479 )( 8479 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8543 )( 8543 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 3664 )( 3664 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8474 )( 8474 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_19_UREGISTERINPUT_Dout_19_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_19_UREGISTERINPUT_Dout_19_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_19_UREGISTERINPUT_Dout_19_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_19_UREGISTERINPUT_Dout_19_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8370 )( 8370 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_27_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2534 )( 2534 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8280 )( 8280 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8346 )( 8346 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_26_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2776 )( 2776 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8276 )( 8276 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8326 )( 8326 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 2744 )( 2744 ))
          (IOPATH ADR3 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8260 )( 8260 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8324 )( 8324 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 2668 )( 2668 ))
          (IOPATH ADR4 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8255 )( 8255 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_23_UREGISTERINPUT_Dout_23_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_23_UREGISTERINPUT_Dout_23_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_23_UREGISTERINPUT_Dout_23_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE UREGISTERINPUT_Dout_23_UREGISTERINPUT_Dout_23_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 70 )( 70 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8218 )( 8218 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_31_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2548 )( 2548 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8128 )( 8128 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8194 )( 8194 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_30_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2532 )( 2532 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8124 )( 8124 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8174 )( 8174 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_29_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2603 )( 2603 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8108 )( 8108 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 54 )( 54 ))
          (PORT SRST ( 8172 )( 8172 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE NOTDin_28_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 2610 )( 2610 ))
          (IOPATH ADR2 O ( 218 )( 218 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE UREGISTERINPUT_Dout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 98 )( 98 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 8103 )( 8103 ))
          (IOPATH CLK O ( 293 )( 293 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(negedge I) (posedge CLK) (101)(-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (120)(300))
        (SETUPHOLD(posedge CE) (posedge CLK) (50)(320))
        (SETUPHOLD(negedge CE) (posedge CLK) (50)(320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE UCORE_DIV_UITERATION_SUM_GEN_1_U_Cout_7_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 483 )( 483 ))
          (PORT ADR1 ( 638 )( 638 ))
          (PORT ADR5 ( 747 )( 747 ))
          (PORT ADR3 ( 767 )( 767 ))
          (PORT ADR4 ( 704 )( 704 ))
          (IOPATH ADR2 O ( 259 )( 259 ))
          (IOPATH ADR1 O ( 259 )( 259 ))
          (IOPATH ADR5 O ( 259 )( 259 ))
          (IOPATH ADR3 O ( 259 )( 259 ))
          (IOPATH ADR4 O ( 259 )( 259 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_0_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2896 )( 2896 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_1_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2923 )( 2923 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_2_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3175 )( 3175 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_3_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3539 )( 3539 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_4_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1692 )( 1692 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_5_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1692 )( 1692 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_6_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1922 )( 1922 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_7_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1643 )( 1643 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_8_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1506 )( 1506 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_9_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1506 )( 1506 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_0_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3721 )( 3721 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_1_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4168 )( 4168 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_2_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3895 )( 3895 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_3_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3843 )( 3843 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_4_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3637 )( 3637 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_5_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3677 )( 3677 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_6_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5506 )( 5506 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_7_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5440 )( 5440 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_8_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3835 )( 3835 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_9_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5190 )( 5190 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_READY_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1626 )( 1626 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_10_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2054 )( 2054 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_11_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1710 )( 1710 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_12_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1531 )( 1531 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_20_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1615 )( 1615 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_13_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1719 )( 1719 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_21_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1593 )( 1593 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_14_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1644 )( 1644 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_22_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1570 )( 1570 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_30_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2646 )( 2646 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_15_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1652 )( 1652 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_23_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1431 )( 1431 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_31_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3251 )( 3251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_16_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1700 )( 1700 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_24_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1778 )( 1778 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_17_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1533 )( 1533 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_25_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1753 )( 1753 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_18_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1595 )( 1595 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_26_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1576 )( 1576 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_19_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1777 )( 1777 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_27_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1997 )( 1997 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_28_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1792 )( 1792 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Qout_29_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1648 )( 1648 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_10_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3686 )( 3686 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_11_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5235 )( 5235 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_12_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3993 )( 3993 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_20_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4082 )( 4082 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_13_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4119 )( 4119 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_21_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4382 )( 4382 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_14_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3745 )( 3745 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_22_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4265 )( 4265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_30_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5473 )( 5473 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_15_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4244 )( 4244 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_23_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4525 )( 4525 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_31_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4926 )( 4926 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_16_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3865 )( 3865 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_24_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4383 )( 4383 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_17_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4133 )( 4133 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_25_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4579 )( 4579 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_18_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4089 )( 4089 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_26_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4951 )( 4951 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_19_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4587 )( 4587 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_27_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4937 )( 4937 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_28_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5214 )( 5214 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Rout_29_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 5415 )( 5415 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ERROR_DIV_ZERO_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 4910 )( 4910 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_CLK_BUFGP_BUFG_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 835 )( 835 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1265 )( 1265 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCOUNTER_UREGREADY_CQ_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1246 )( 1246 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCOUNTER_UREGSUM_CQ_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1246 )( 1246 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCOUNTER_UREGSUM_CQ_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1246 )( 1246 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCOUNTER_UREGSUM_CQ_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1246 )( 1246 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCOUNTER_UREGSUM_CQ_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1246 )( 1246 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCOUNTER_UREGSUM_CQ_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1246 )( 1246 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1274 )( 1274 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_27_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2023 )( 2023 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_26_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2160 )( 2160 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_25_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2163 )( 2163 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_24_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1861 )( 1861 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CQout_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_23_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1765 )( 1765 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_22_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1820 )( 1820 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_21_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1997 )( 1997 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_20_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1922 )( 1922 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3335 )( 3335 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_ERROR_DIV_ZERO_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3544 )( 3544 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3320 )( 3320 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3388 )( 3388 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3163 )( 3163 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_STRout_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3323 )( 3323 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1240 )( 1240 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1240 )( 1240 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_19_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1799 )( 1799 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_18_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1849 )( 1849 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_17_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1918 )( 1918 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_16_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1951 )( 1951 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_31_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2692 )( 2692 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_29_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2592 )( 2592 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_28_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2482 )( 2482 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1242 )( 1242 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1242 )( 1242 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1242 )( 1242 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 843 )( 843 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 796 )( 796 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1277 )( 1277 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 836 )( 836 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3672 )( 3672 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3922 )( 3922 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3992 )( 3992 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_12_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 593 )( 593 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1242 )( 1242 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1242 )( 1242 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1242 )( 1242 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_15_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1775 )( 1775 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_14_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1906 )( 1906 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_13_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1844 )( 1844 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_12_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1905 )( 1905 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1275 )( 1275 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 548 )( 548 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CRout_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1251 )( 1251 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_30_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 556 )( 556 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_25_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 407 )( 407 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CNout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_11_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1700 )( 1700 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_10_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1979 )( 1979 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_9_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2025 )( 2025 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_8_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1950 )( 1950 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_11_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 395 )( 395 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1250 )( 1250 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_9_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 568 )( 568 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_17_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 400 )( 400 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1247 )( 1247 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UCORE_DIV_CDout_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1245 )( 1245 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_11_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3815 )( 3815 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_9_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3709 )( 3709 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1249 )( 1249 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_8_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3775 )( 3775 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1816 )( 1816 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2270 )( 2270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2124 )( 2124 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1917 )( 1917 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Nout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1272 )( 1272 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_15_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3180 )( 3180 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_14_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3179 )( 3179 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_13_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3104 )( 3104 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_12_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3205 )( 3205 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1268 )( 1268 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_19_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2905 )( 2905 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_18_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3007 )( 3007 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_17_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3120 )( 3120 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_16_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 3012 )( 3012 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1270 )( 1270 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_23_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2895 )( 2895 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_22_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2961 )( 2961 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_21_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2843 )( 2843 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_20_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 2786 )( 2786 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_UREGISTERINPUT_Dout_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 1273 )( 1273 ))
        )
      )
  )
)
