module AMI_code(
//global
input 				sys_clk,
input 				sys_rst_n,
input               en,
//
input 			[15:0] 	data_i,
output reg signed[1:0]	data_o_liner//	éœ?è¦å°†0å’?1è½¬åŒ–ä¸?1å’?-1
);
reg  [15:0]data_i_reg;
wire  data_i_liner;//å¹¶è¡Œæ•°æ®è½¬åŒ–ä¸ºä¸²è¡Œæ•°æ?
reg  cnt_oddoreven;

//å¹?->ä¸?
always @(posedge sys_clk or negedge sys_rst_n) begin
	if (!sys_rst_n) begin
		data_i_reg <= 15'b0;
	end
	else if(!en)begin
		data_i_reg <= data_i;	
	end
	else if(en)
	   data_i_reg <= data_i_reg>>1;
end
assign  data_i_liner = data_i_reg[0];
//å› ä¸ºç¼–ç åéœ€è¦æ­£è´Ÿäº¤æ›¿å‡ºç?1ï¼?-1ï¼Œæ‰€ä»¥éœ€è¦ä¸€ä½è®¡æ•°å™¨

always @(posedge sys_clk or negedge sys_rst_n) begin
	if (!sys_rst_n) begin
		cnt_oddoreven <= 1'b0;
	end
	else if (data_i_liner == 1'b1)
		cnt_oddoreven <= cnt_oddoreven + 1'b1;
end



//
always @(posedge sys_clk or negedge sys_rst_n) begin
	if (!sys_rst_n) begin
		data_o_liner <= 1'b0;
	end
	else if(data_i_liner == 1'b0) 
		data_o_liner <= 2'b00;
	else if(data_o_liner == 1'b1 && cnt_oddoreven == 1'b0)
		data_o_liner <= 2'b01;
	else if(data_o_liner == 1'b1 && cnt_oddoreven == 1'b1)
		data_o_liner <= 2'b11;
	else 
		data_o_liner <= 2'b00;
end




endmodule