#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 16 15:54:36 2021
# Process ID: 13716
# Current directory: D:/vivado/02_Shift
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10752 D:\vivado\02_Shift\02_Shift.xpr
# Log file: D:/vivado/02_Shift/vivado.log
# Journal file: D:/vivado/02_Shift\vivado.jou
#-----------------------------------------------------------
start_guopopen_project D:/vivado/02_Shift/02_Shift.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/02_Shift/02_Shift.srcs/sim_1/new/Shift_test.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 680.012 ; gain = 78.617
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 15:56:58 2021...
files D:/vivado/02_Shift/02_Shift.srcs/sim_1/new/Shift_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivado/02_Shift/02_Shift.srcs/sim_1/new/Shift_test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/vivado/02_Shift/Shift_test.v
update_compile_order -fileset sim_1
set_property top Shift_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/02_Shift/02_Shift.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Shift_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/02_Shift/02_Shift.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Shift_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/02_Shift/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/02_Shift/Shift_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/02_Shift/02_Shift.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74b6932983cd4735a84530f075c4a659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Shift_Test_behav xil_defaultlib.Shift_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Shift_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Shift_Test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado/02_Shift/02_Shift.sim/sim_1/behav/xsim/xsim.dir/Shift_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 16 15:56:48 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 706.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/02_Shift/02_Shift.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Shift_Test_behav -key {Behavioral:sim_1:Functional:Shift_Test} -tclbatch {Shift_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Shift_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Shift_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 752.090 ; gain = 45.984
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 15:57:39 2021...
