// tb_mealy_fsm.v
`timescale 1ns/1ps
module tb_mealy_fsm;

    reg clk, reset, in;
    wire out;

    mealy_fsm uut (.clk(clk), .reset(reset), .in(in), .out(out));

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        reset = 1; in = 0;
        #10 reset = 0;
        #10 in = 1; #10 in = 0; #10 in = 1; #10 in = 1; // 1011
        #50 $finish;
    end

    initial begin
        $dumpfile("sim/mealy_waveform.vcd");
        $dumpvars(0, tb_mealy_fsm);
    end

endmodule
