Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_if_loop_1_top glbl -Oenable_linking_all_libraries -prj if_loop_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s if_loop_1 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_a'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/if_loop_1.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_if_loop_1_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/if_loop_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_loop_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/if_loop_1/solution1/sim/vhdl/if_loop_1_flow_control_loop_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_loop_1_flow_control_loop_pipe'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.if_loop_1_flow_control_loop_pipe [if_loop_1_flow_control_loop_pipe...]
Compiling architecture behav of entity xil_defaultlib.if_loop_1 [if_loop_1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.apatb_if_loop_1_top
Built simulation snapshot if_loop_1
