

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Nov 24 16:19:12 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 12.50 ns | 10.627 ns |   1.56 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 62.500 ns | 62.500 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                        |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance                |         Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret5_dense_latency_0_0_0_s_fu_112  |dense_latency_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret3_dense_latency_0_0_0_1_fu_148  |dense_latency_0_0_0_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret1_dense_latency_0_0_0_3_fu_168  |dense_latency_0_0_0_3  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret4_relu_fu_184                   |relu                   |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret7_dense_latency_0_0_0_2_fu_220  |dense_latency_0_0_0_2  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret2_relu_1_fu_240                 |relu_1                 |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret6_relu_2_fu_260                 |relu_2                 |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret_normalize_0_0_0_0_0_s_fu_280   |normalize_0_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret8_linear_fu_286                 |linear                 |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       6|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|    157|        0|   56547|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      36|    -|
|Register             |        -|      -|      771|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|    157|      771|   56589|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      5|    ~0   |      17|  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      2|    ~0   |       8|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------+---------+-------+---+-------+-----+
    |                Instance                |         Module        | BRAM_18K| DSP48E| FF|  LUT  | URAM|
    +----------------------------------------+-----------------------+---------+-------+---+-------+-----+
    |call_ret3_dense_latency_0_0_0_1_fu_148  |dense_latency_0_0_0_1  |        0|      0|  0|  21203|    0|
    |call_ret7_dense_latency_0_0_0_2_fu_220  |dense_latency_0_0_0_2  |        0|      0|  0|   2821|    0|
    |call_ret1_dense_latency_0_0_0_3_fu_168  |dense_latency_0_0_0_3  |        0|    157|  0|   3273|    0|
    |call_ret5_dense_latency_0_0_0_s_fu_112  |dense_latency_0_0_0_s  |        0|      0|  0|  22794|    0|
    |call_ret8_linear_fu_286                 |linear                 |        0|      0|  0|    400|    0|
    |call_ret_normalize_0_0_0_0_0_s_fu_280   |normalize_0_0_0_0_0_s  |        0|      0|  0|    488|    0|
    |call_ret4_relu_fu_184                   |relu                   |        0|      0|  0|   2784|    0|
    |call_ret2_relu_1_fu_240                 |relu_1                 |        0|      0|  0|   1392|    0|
    |call_ret6_relu_2_fu_260                 |relu_2                 |        0|      0|  0|   1392|    0|
    +----------------------------------------+-----------------------+---------+-------+---+-------+-----+
    |Total                                   |                       |        0|    157|  0|  56547|    0|
    +----------------------------------------+-----------------------+---------+-------+---+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_V_ap_vld_preg    |   9|          2|    1|          2|
    |input_V_blk_n          |   9|          2|    1|          2|
    |input_V_in_sig         |   9|          2|   60|        120|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   63|        126|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |input_V_ap_vld_preg        |   1|   0|    1|          0|
    |input_V_preg               |  60|   0|   60|          0|
    |layer11_out_0_V_reg_1254   |   7|   0|    7|          0|
    |layer11_out_10_V_reg_1304  |   7|   0|    7|          0|
    |layer11_out_11_V_reg_1309  |   7|   0|    7|          0|
    |layer11_out_12_V_reg_1314  |   7|   0|    7|          0|
    |layer11_out_13_V_reg_1319  |   7|   0|    7|          0|
    |layer11_out_14_V_reg_1324  |   7|   0|    7|          0|
    |layer11_out_15_V_reg_1329  |   7|   0|    7|          0|
    |layer11_out_1_V_reg_1259   |   7|   0|    7|          0|
    |layer11_out_2_V_reg_1264   |   7|   0|    7|          0|
    |layer11_out_3_V_reg_1269   |   7|   0|    7|          0|
    |layer11_out_4_V_reg_1274   |   7|   0|    7|          0|
    |layer11_out_5_V_reg_1279   |   7|   0|    7|          0|
    |layer11_out_6_V_reg_1284   |   7|   0|    7|          0|
    |layer11_out_7_V_reg_1289   |   7|   0|    7|          0|
    |layer11_out_8_V_reg_1294   |   7|   0|    7|          0|
    |layer11_out_9_V_reg_1299   |   7|   0|    7|          0|
    |layer12_out_0_V_reg_1334   |  16|   0|   16|          0|
    |layer12_out_1_V_reg_1339   |  16|   0|   16|          0|
    |layer12_out_2_V_reg_1344   |  16|   0|   16|          0|
    |layer12_out_3_V_reg_1349   |  16|   0|   16|          0|
    |layer2_out_0_V_reg_954     |  16|   0|   16|          0|
    |layer2_out_10_V_reg_1004   |  16|   0|   16|          0|
    |layer2_out_11_V_reg_1009   |  16|   0|   16|          0|
    |layer2_out_1_V_reg_959     |  16|   0|   16|          0|
    |layer2_out_2_V_reg_964     |  16|   0|   16|          0|
    |layer2_out_3_V_reg_969     |  16|   0|   16|          0|
    |layer2_out_4_V_reg_974     |  16|   0|   16|          0|
    |layer2_out_5_V_reg_979     |  16|   0|   16|          0|
    |layer2_out_6_V_reg_984     |  16|   0|   16|          0|
    |layer2_out_7_V_reg_989     |  16|   0|   16|          0|
    |layer2_out_8_V_reg_994     |  16|   0|   16|          0|
    |layer2_out_9_V_reg_999     |  16|   0|   16|          0|
    |layer5_out_0_V_reg_1014    |   7|   0|    7|          0|
    |layer5_out_10_V_reg_1064   |   7|   0|    7|          0|
    |layer5_out_11_V_reg_1069   |   7|   0|    7|          0|
    |layer5_out_12_V_reg_1074   |   7|   0|    7|          0|
    |layer5_out_13_V_reg_1079   |   7|   0|    7|          0|
    |layer5_out_14_V_reg_1084   |   7|   0|    7|          0|
    |layer5_out_15_V_reg_1089   |   7|   0|    7|          0|
    |layer5_out_1_V_reg_1019    |   7|   0|    7|          0|
    |layer5_out_2_V_reg_1024    |   7|   0|    7|          0|
    |layer5_out_3_V_reg_1029    |   7|   0|    7|          0|
    |layer5_out_4_V_reg_1034    |   7|   0|    7|          0|
    |layer5_out_5_V_reg_1039    |   7|   0|    7|          0|
    |layer5_out_6_V_reg_1044    |   7|   0|    7|          0|
    |layer5_out_7_V_reg_1049    |   7|   0|    7|          0|
    |layer5_out_8_V_reg_1054    |   7|   0|    7|          0|
    |layer5_out_9_V_reg_1059    |   7|   0|    7|          0|
    |layer8_out_0_V_reg_1094    |   7|   0|    7|          0|
    |layer8_out_10_V_reg_1144   |   7|   0|    7|          0|
    |layer8_out_11_V_reg_1149   |   7|   0|    7|          0|
    |layer8_out_12_V_reg_1154   |   7|   0|    7|          0|
    |layer8_out_13_V_reg_1159   |   7|   0|    7|          0|
    |layer8_out_14_V_reg_1164   |   7|   0|    7|          0|
    |layer8_out_15_V_reg_1169   |   7|   0|    7|          0|
    |layer8_out_16_V_reg_1174   |   7|   0|    7|          0|
    |layer8_out_17_V_reg_1179   |   7|   0|    7|          0|
    |layer8_out_18_V_reg_1184   |   7|   0|    7|          0|
    |layer8_out_19_V_reg_1189   |   7|   0|    7|          0|
    |layer8_out_1_V_reg_1099    |   7|   0|    7|          0|
    |layer8_out_20_V_reg_1194   |   7|   0|    7|          0|
    |layer8_out_21_V_reg_1199   |   7|   0|    7|          0|
    |layer8_out_22_V_reg_1204   |   7|   0|    7|          0|
    |layer8_out_23_V_reg_1209   |   7|   0|    7|          0|
    |layer8_out_24_V_reg_1214   |   7|   0|    7|          0|
    |layer8_out_25_V_reg_1219   |   7|   0|    7|          0|
    |layer8_out_26_V_reg_1224   |   7|   0|    7|          0|
    |layer8_out_27_V_reg_1229   |   7|   0|    7|          0|
    |layer8_out_28_V_reg_1234   |   7|   0|    7|          0|
    |layer8_out_29_V_reg_1239   |   7|   0|    7|          0|
    |layer8_out_2_V_reg_1104    |   7|   0|    7|          0|
    |layer8_out_30_V_reg_1244   |   7|   0|    7|          0|
    |layer8_out_31_V_reg_1249   |   7|   0|    7|          0|
    |layer8_out_3_V_reg_1109    |   7|   0|    7|          0|
    |layer8_out_4_V_reg_1114    |   7|   0|    7|          0|
    |layer8_out_5_V_reg_1119    |   7|   0|    7|          0|
    |layer8_out_6_V_reg_1124    |   7|   0|    7|          0|
    |layer8_out_7_V_reg_1129    |   7|   0|    7|          0|
    |layer8_out_8_V_reg_1134    |   7|   0|    7|          0|
    |layer8_out_9_V_reg_1139    |   7|   0|    7|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 771|   0|  771|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|input_V_ap_vld           |  in |    1|   ap_vld   |      input_V     |    pointer   |
|input_V                  |  in |   60|   ap_vld   |      input_V     |    pointer   |
|layer14_out_0_V          | out |    7|   ap_vld   |  layer14_out_0_V |    pointer   |
|layer14_out_0_V_ap_vld   | out |    1|   ap_vld   |  layer14_out_0_V |    pointer   |
|layer14_out_1_V          | out |    7|   ap_vld   |  layer14_out_1_V |    pointer   |
|layer14_out_1_V_ap_vld   | out |    1|   ap_vld   |  layer14_out_1_V |    pointer   |
|layer14_out_2_V          | out |    7|   ap_vld   |  layer14_out_2_V |    pointer   |
|layer14_out_2_V_ap_vld   | out |    1|   ap_vld   |  layer14_out_2_V |    pointer   |
|layer14_out_3_V          | out |    7|   ap_vld   |  layer14_out_3_V |    pointer   |
|layer14_out_3_V_ap_vld   | out |    1|   ap_vld   |  layer14_out_3_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

