library ieee;
use ieee.std_logic_1164.all;
entity demux_1to4 is
	port(F : in bit;
	S0,S1: in bit;
A,B,C,D: out bit);
end demux_1to4;
architecture bhv of demux_1to4 is
begin
process (F,S0,S1) is
begin
if (S1 ='0' and S0 = '0') then
A <= F;
elsif (S1 ='0' and S0 = '1') then
B <= F;
elsif (S1 ='1' and S1 = '0') then
C <= F;
else
D <= F;
end if;
end process;
end bhv;
