vsim -gui q4_tb
# vsim -gui q4_tb 
# Start time: 07:45:02 on Oct 26,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q4_tb_sv_unit
# Loading work.q4_tb
# Loading work.q4
run -all
# term | 3 2 1 0 | 0 
#    0 | 0 0 0 0 | 1 
#    1 | 0 0 0 1 | 0 
#    2 | 0 0 1 0 | 1 
#    3 | 0 0 1 1 | 0 
#    4 | 0 1 0 0 | 0 
#    5 | 0 1 0 1 | 0 
#    6 | 0 1 1 0 | 0 
#    7 | 0 1 1 1 | 0 
#    8 | 1 0 0 0 | 1 
#    9 | 1 0 0 1 | 0 
#   10 | 1 0 1 0 | 1 
#   11 | 1 0 1 1 | 1 
#   12 | 1 1 0 0 | 0 
#   13 | 1 1 0 1 | 0 
#   14 | 1 1 1 0 | 1 
#   15 | 1 1 1 1 | 1 
quit -sim
# End time: 07:45:39 on Oct 26,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q6
# 
# Top level modules:
# 	q6
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q6
# 
# Top level modules:
# 	q6
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q6
# 
# Top level modules:
# 	q6
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q6
# 
# Top level modules:
# 	q6
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q6_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q6_tb
# 
# Top level modules:
# 	q6_tb
# 
# 
vsim -gui q6_tb
# vsim -gui q6_tb 
# Start time: 07:53:58 on Oct 26,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q6_tb_sv_unit
# Loading work.q6_tb
# Loading work.q6
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u1'.  Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /q6_tb/u1 File: C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv Line: 8
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'A'. The port definition is at: C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /q6_tb/u1 File: C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv Line: 8
# ** Warning: (vsim-3722) C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv(8): [TFMPC] - Missing connection for port 'B'.
# ** Warning: (vsim-3722) C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv(8): [TFMPC] - Missing connection for port 'C'.
run -all
# term | 2 1 0 | 0 
#    0 | 0 0 0 | x 
#    1 | 0 0 1 | x 
#    2 | 0 1 0 | x 
#    3 | 0 1 1 | x 
#    4 | 1 0 0 | x 
#    5 | 1 0 1 | x 
#    6 | 1 1 0 | x 
#    7 | 1 1 1 | x 
quit -sim
# End time: 07:54:27 on Oct 26,2021, Elapsed time: 0:00:29
# Errors: 0, Warnings: 12
vsim -gui q6
# vsim -gui q6 
# Start time: 07:55:00 on Oct 26,2021
# Loading sv_std.std
# Loading work.q6
add wave -position insertpoint  \
sim:/q6/A \
sim:/q6/B \
sim:/q6/C \
sim:/q6/Y
force -freeze sim:/q6/A 0 0
force -freeze sim:/q6/B 0 0
force -freeze sim:/q6/C 0 0
run
force B 1
run 100 ps
quit -sim
# End time: 07:56:06 on Oct 26,2021, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:01 on Oct 26,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6_tb.sv 
# -- Compiling package q6_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q6_tb
# 
# Top level modules:
# 	q6_tb
# End time: 07:57:01 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q6_tb
# vsim work.q6_tb 
# Start time: 07:57:05 on Oct 26,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q6_tb_sv_unit
# Loading work.q6_tb
# Loading work.q6
run -all
# term | 2 1 0 | 0 
#    0 | 0 0 0 | 0 
#    1 | 0 0 1 | 0 
#    2 | 0 1 0 | 0 
#    3 | 0 1 1 | 1 
#    4 | 1 0 0 | 0 
#    5 | 1 0 1 | 1 
#    6 | 1 1 0 | 0 
#    7 | 1 1 1 | 0 
quit -sim
# End time: 07:58:25 on Oct 26,2021, Elapsed time: 0:01:20
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:58:28 on Oct 26,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv 
# -- Compiling module q6
# 
# Top level modules:
# 	q6
# End time: 07:58:28 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q6_tb
# vsim work.q6_tb 
# Start time: 07:58:31 on Oct 26,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q6_tb_sv_unit
# Loading work.q6_tb
# Loading work.q6
add wave -position insertpoint  \
sim:/q6_tb/xx \
sim:/q6_tb/yy
run -all
# term | 2 1 0 | 0 
#    0 | 0 0 0 | 0 
#    1 | 0 0 1 | 0 
#    2 | 0 1 0 | 1 
#    3 | 0 1 1 | 0 
#    4 | 1 0 0 | 0 
#    5 | 1 0 1 | 1 
#    6 | 1 1 0 | 0 
#    7 | 1 1 1 | 0 
quit -sim
# End time: 07:59:27 on Oct 26,2021, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
vsim work.q6_tb
# vsim work.q6_tb 
# Start time: 08:00:27 on Oct 26,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q6_tb_sv_unit
# Loading work.q6_tb
# Loading work.q6
quit -sim
# End time: 08:00:45 on Oct 26,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
vlog -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:03:24 on Oct 26,2021
# vlog -reportprogress 300 -work work -sv C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q6.sv 
# -- Compiling module q6
# 
# Top level modules:
# 	q6
# End time: 08:03:24 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q6_tb
# vsim work.q6_tb 
# Start time: 08:03:28 on Oct 26,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q6_tb_sv_unit
# Loading work.q6_tb
# Loading work.q6
add wave -position insertpoint  \
sim:/q6_tb/xx \
sim:/q6_tb/yy
run -all
# term | 2 1 0 | 0 
#    0 | 0 0 0 | 0 
#    1 | 0 0 1 | 0 
#    2 | 0 1 0 | 1 
#    3 | 0 1 1 | 0 
#    4 | 1 0 0 | 0 
#    5 | 1 0 1 | 1 
#    6 | 1 1 0 | 0 
#    7 | 1 1 1 | 0 
