<stg><name>DCT_1D</name>


<trans_list>

<trans id="243" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %output_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %output_offset)

]]></Node>
<StgValue><ssdm name="output_offset_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %input_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:3  %input_offset_cast = zext i4 %input_offset_read to i64

]]></Node>
<StgValue><ssdm name="input_offset_cast"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_0_addr = getelementptr [8 x i16]* %input_0, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="3">
<![CDATA[
:5  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_1_addr = getelementptr [8 x i16]* %input_1, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="3">
<![CDATA[
:11  %input_1_load = load i16* %input_1_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_2_addr = getelementptr [8 x i16]* %input_2, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="3">
<![CDATA[
:17  %input_2_load = load i16* %input_2_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_3_addr = getelementptr [8 x i16]* %input_3, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="3">
<![CDATA[
:23  %input_3_load = load i16* %input_3_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %input_4_addr = getelementptr [8 x i16]* %input_4, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
:29  %input_4_load = load i16* %input_4_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_5_addr = getelementptr [8 x i16]* %input_5, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
:35  %input_5_load = load i16* %input_5_addr, align 2

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_6_addr = getelementptr [8 x i16]* %input_6, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="3">
<![CDATA[
:41  %input_6_load = load i16* %input_6_addr, align 2

]]></Node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %input_7_addr = getelementptr [8 x i16]* %input_7, i64 0, i64 %input_offset_cast

]]></Node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="3">
<![CDATA[
:47  %input_7_load = load i16* %input_7_addr, align 2

]]></Node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
:2  %output_offset_cast = zext i4 %output_offset_read to i64

]]></Node>
<StgValue><ssdm name="output_offset_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="3">
<![CDATA[
:5  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="16">
<![CDATA[
:6  %sext_ln50 = sext i16 %input_0_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="16">
<![CDATA[
:7  %sext_ln50_53 = sext i16 %input_0_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_53"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="29" op_0_bw="16">
<![CDATA[
:8  %sext_ln50_54 = sext i16 %input_0_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_54"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
:9  %sext_ln50_55 = sext i16 %input_0_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_55"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="3">
<![CDATA[
:11  %input_1_load = load i16* %input_1_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="16">
<![CDATA[
:12  %sext_ln50_56 = sext i16 %input_1_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_56"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="16">
<![CDATA[
:13  %sext_ln50_57 = sext i16 %input_1_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_57"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="29" op_0_bw="16">
<![CDATA[
:14  %sext_ln50_58 = sext i16 %input_1_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_58"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="16">
<![CDATA[
:15  %sext_ln50_59 = sext i16 %input_1_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_59"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="3">
<![CDATA[
:17  %input_2_load = load i16* %input_2_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="16">
<![CDATA[
:18  %sext_ln50_60 = sext i16 %input_2_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_60"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="16">
<![CDATA[
:19  %sext_ln50_61 = sext i16 %input_2_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_61"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="29" op_0_bw="16">
<![CDATA[
:20  %sext_ln50_62 = sext i16 %input_2_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_62"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
:21  %sext_ln50_63 = sext i16 %input_2_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_63"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="3">
<![CDATA[
:23  %input_3_load = load i16* %input_3_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="16">
<![CDATA[
:24  %sext_ln50_64 = sext i16 %input_3_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_64"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="16">
<![CDATA[
:25  %sext_ln50_65 = sext i16 %input_3_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_65"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="16">
<![CDATA[
:26  %sext_ln50_66 = sext i16 %input_3_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_66"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="16">
<![CDATA[
:27  %sext_ln50_67 = sext i16 %input_3_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_67"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
:29  %input_4_load = load i16* %input_4_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="16">
<![CDATA[
:30  %sext_ln50_68 = sext i16 %input_4_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_68"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="29" op_0_bw="16">
<![CDATA[
:31  %sext_ln50_69 = sext i16 %input_4_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_69"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="16">
<![CDATA[
:32  %sext_ln50_70 = sext i16 %input_4_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_70"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
:33  %sext_ln50_71 = sext i16 %input_4_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_71"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
:35  %input_5_load = load i16* %input_5_addr, align 2

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="16">
<![CDATA[
:36  %sext_ln50_72 = sext i16 %input_5_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_72"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="16">
<![CDATA[
:37  %sext_ln50_73 = sext i16 %input_5_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_73"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="29" op_0_bw="16">
<![CDATA[
:38  %sext_ln50_74 = sext i16 %input_5_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_74"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="16">
<![CDATA[
:39  %sext_ln50_75 = sext i16 %input_5_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_75"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="3">
<![CDATA[
:41  %input_6_load = load i16* %input_6_addr, align 2

]]></Node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="16">
<![CDATA[
:42  %sext_ln50_76 = sext i16 %input_6_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_76"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="16">
<![CDATA[
:43  %sext_ln50_77 = sext i16 %input_6_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_77"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="16">
<![CDATA[
:44  %sext_ln50_78 = sext i16 %input_6_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_78"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="16">
<![CDATA[
:45  %sext_ln50_79 = sext i16 %input_6_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_79"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="3">
<![CDATA[
:47  %input_7_load = load i16* %input_7_addr, align 2

]]></Node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="16">
<![CDATA[
:48  %sext_ln50_80 = sext i16 %input_7_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln50_80"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="16">
<![CDATA[
:49  %sext_ln50_81 = sext i16 %input_7_load to i27

]]></Node>
<StgValue><ssdm name="sext_ln50_81"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
:50  %sext_ln50_82 = sext i16 %input_7_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln50_82"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:51  %add_ln50 = add i17 %sext_ln50_59, %sext_ln50_55

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="17">
<![CDATA[
:52  %sext_ln50_83 = sext i17 %add_ln50 to i18

]]></Node>
<StgValue><ssdm name="sext_ln50_83"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:53  %add_ln50_7 = add i17 %sext_ln50_67, %sext_ln50_63

]]></Node>
<StgValue><ssdm name="add_ln50_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="17">
<![CDATA[
:54  %sext_ln50_84 = sext i17 %add_ln50_7 to i18

]]></Node>
<StgValue><ssdm name="sext_ln50_84"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:55  %add_ln50_8 = add i18 %sext_ln50_83, %sext_ln50_84

]]></Node>
<StgValue><ssdm name="add_ln50_8"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="18">
<![CDATA[
:56  %sext_ln50_85 = sext i18 %add_ln50_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln50_85"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:57  %add_ln50_9 = add i17 %sext_ln50_75, %sext_ln50_71

]]></Node>
<StgValue><ssdm name="add_ln50_9"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="17">
<![CDATA[
:58  %sext_ln50_86 = sext i17 %add_ln50_9 to i18

]]></Node>
<StgValue><ssdm name="sext_ln50_86"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:59  %add_ln50_10 = add i17 %sext_ln50_82, %sext_ln50_79

]]></Node>
<StgValue><ssdm name="add_ln50_10"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="17">
<![CDATA[
:60  %sext_ln50_87 = sext i17 %add_ln50_10 to i18

]]></Node>
<StgValue><ssdm name="sext_ln50_87"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:61  %add_ln50_11 = add i18 %sext_ln50_86, %sext_ln50_87

]]></Node>
<StgValue><ssdm name="add_ln50_11"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="19" op_0_bw="18">
<![CDATA[
:62  %sext_ln50_88 = sext i18 %add_ln50_11 to i19

]]></Node>
<StgValue><ssdm name="sext_ln50_88"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:63  %add_ln50_12 = add i19 %sext_ln50_85, %sext_ln50_88

]]></Node>
<StgValue><ssdm name="add_ln50_12"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="19">
<![CDATA[
:64  %sext_ln50_89 = sext i19 %add_ln50_12 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_89"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:65  %mul_ln50 = mul i29 %sext_ln50_89, 2896

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:66  %add_ln52 = add i29 %mul_ln50, 4096

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %DCT_1D_out_buf_col_0_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_0, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_0_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:69  store i16 %trunc_ln, i16* %DCT_1D_out_buf_col_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:70  %mul_ln50_57 = mul i29 %sext_ln50_54, 4017

]]></Node>
<StgValue><ssdm name="mul_ln50_57"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:71  %mul_ln50_58 = mul i29 %sext_ln50_58, 3406

]]></Node>
<StgValue><ssdm name="mul_ln50_58"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:72  %mul_ln50_59 = mul i28 %sext_ln50_61, 2276

]]></Node>
<StgValue><ssdm name="mul_ln50_59"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:73  %mul_ln50_60 = mul i27 %sext_ln50_66, 799

]]></Node>
<StgValue><ssdm name="mul_ln50_60"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="27">
<![CDATA[
:74  %sext_ln50_90 = sext i27 %mul_ln50_60 to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_90"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:75  %mul_ln50_61 = mul i27 %sext_ln50_70, -799

]]></Node>
<StgValue><ssdm name="mul_ln50_61"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="27">
<![CDATA[
:76  %sext_ln50_91 = sext i27 %mul_ln50_61 to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_91"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:77  %mul_ln50_62 = mul i28 %sext_ln50_73, -2276

]]></Node>
<StgValue><ssdm name="mul_ln50_62"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:78  %mul_ln50_63 = mul i29 %sext_ln50_78, -3406

]]></Node>
<StgValue><ssdm name="mul_ln50_63"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="16">
<![CDATA[
:79  %sext_ln50_92 = sext i16 %input_7_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_92"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:80  %mul_ln50_64 = mul i28 %sext_ln50_92, -4017

]]></Node>
<StgValue><ssdm name="mul_ln50_64"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:81  %add_ln52_57 = add i29 %mul_ln50_58, %mul_ln50_57

]]></Node>
<StgValue><ssdm name="add_ln52_57"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:82  %add_ln52_58 = add i28 %sext_ln50_90, %mul_ln50_59

]]></Node>
<StgValue><ssdm name="add_ln52_58"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="28">
<![CDATA[
:83  %sext_ln52 = sext i28 %add_ln52_58 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:84  %add_ln52_59 = add i29 %add_ln52_57, %sext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_59"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:85  %add_ln52_60 = add i28 %mul_ln50_62, %sext_ln50_91

]]></Node>
<StgValue><ssdm name="add_ln52_60"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="28">
<![CDATA[
:86  %sext_ln52_11 = sext i28 %add_ln52_60 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_11"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:87  %add_ln52_61 = add i28 %mul_ln50_64, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_61"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="28">
<![CDATA[
:88  %sext_ln52_12 = sext i28 %add_ln52_61 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:89  %add_ln52_62 = add i29 %mul_ln50_63, %sext_ln52_12

]]></Node>
<StgValue><ssdm name="add_ln52_62"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:90  %add_ln52_63 = add i29 %sext_ln52_11, %add_ln52_62

]]></Node>
<StgValue><ssdm name="add_ln52_63"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:91  %add_ln52_1 = add i29 %add_ln52_59, %add_ln52_63

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:92  %trunc_ln52_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_1, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %DCT_1D_out_buf_col_1_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_1, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_1_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:94  store i16 %trunc_ln52_1, i16* %DCT_1D_out_buf_col_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:95  %mul_ln50_65 = mul i29 %sext_ln50_54, 3784

]]></Node>
<StgValue><ssdm name="mul_ln50_65"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:96  %mul_ln50_66 = mul i28 %sext_ln50_57, 1567

]]></Node>
<StgValue><ssdm name="mul_ln50_66"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="28">
<![CDATA[
:97  %sext_ln50_93 = sext i28 %mul_ln50_66 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_93"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:98  %mul_ln50_67 = mul i28 %sext_ln50_61, -1567

]]></Node>
<StgValue><ssdm name="mul_ln50_67"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="28">
<![CDATA[
:99  %sext_ln50_94 = sext i28 %mul_ln50_67 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_94"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:100  %mul_ln50_68 = mul i29 %sext_ln50_65, -3784

]]></Node>
<StgValue><ssdm name="mul_ln50_68"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:101  %mul_ln50_69 = mul i29 %sext_ln50_69, -3784

]]></Node>
<StgValue><ssdm name="mul_ln50_69"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:102  %mul_ln50_70 = mul i28 %sext_ln50_73, -1567

]]></Node>
<StgValue><ssdm name="mul_ln50_70"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="28">
<![CDATA[
:103  %sext_ln50_95 = sext i28 %mul_ln50_70 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_95"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:104  %mul_ln50_71 = mul i28 %sext_ln50_77, 1567

]]></Node>
<StgValue><ssdm name="mul_ln50_71"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="28">
<![CDATA[
:105  %sext_ln50_96 = sext i28 %mul_ln50_71 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_96"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:106  %mul_ln50_72 = mul i28 %sext_ln50_92, 3784

]]></Node>
<StgValue><ssdm name="mul_ln50_72"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:107  %add_ln52_64 = add i29 %sext_ln50_93, %mul_ln50_65

]]></Node>
<StgValue><ssdm name="add_ln52_64"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:108  %add_ln52_65 = add i29 %mul_ln50_68, %sext_ln50_94

]]></Node>
<StgValue><ssdm name="add_ln52_65"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:109  %add_ln52_66 = add i29 %add_ln52_64, %add_ln52_65

]]></Node>
<StgValue><ssdm name="add_ln52_66"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:110  %add_ln52_67 = add i29 %sext_ln50_95, %mul_ln50_69

]]></Node>
<StgValue><ssdm name="add_ln52_67"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:111  %add_ln52_68 = add i28 %mul_ln50_72, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_68"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="28">
<![CDATA[
:112  %sext_ln52_13 = sext i28 %add_ln52_68 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_13"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:113  %add_ln52_69 = add i29 %sext_ln50_96, %sext_ln52_13

]]></Node>
<StgValue><ssdm name="add_ln52_69"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:114  %add_ln52_70 = add i29 %add_ln52_67, %add_ln52_69

]]></Node>
<StgValue><ssdm name="add_ln52_70"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:115  %add_ln52_2 = add i29 %add_ln52_66, %add_ln52_70

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:116  %trunc_ln52_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_2, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %DCT_1D_out_buf_col_2_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_2, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_2_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:118  store i16 %trunc_ln52_2, i16* %DCT_1D_out_buf_col_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:119  %mul_ln50_73 = mul i29 %sext_ln50_54, 3406

]]></Node>
<StgValue><ssdm name="mul_ln50_73"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:120  %mul_ln50_74 = mul i27 %sext_ln50_56, -799

]]></Node>
<StgValue><ssdm name="mul_ln50_74"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="27">
<![CDATA[
:121  %sext_ln50_97 = sext i27 %mul_ln50_74 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_97"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:122  %mul_ln50_75 = mul i29 %sext_ln50_62, -4017

]]></Node>
<StgValue><ssdm name="mul_ln50_75"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:123  %mul_ln50_76 = mul i29 %sext_ln50_65, -2276

]]></Node>
<StgValue><ssdm name="mul_ln50_76"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:124  %mul_ln50_77 = mul i29 %sext_ln50_69, 2276

]]></Node>
<StgValue><ssdm name="mul_ln50_77"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:125  %mul_ln50_78 = mul i29 %sext_ln50_74, 4017

]]></Node>
<StgValue><ssdm name="mul_ln50_78"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:126  %mul_ln50_79 = mul i27 %sext_ln50_76, 799

]]></Node>
<StgValue><ssdm name="mul_ln50_79"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="27">
<![CDATA[
:127  %sext_ln50_98 = sext i27 %mul_ln50_79 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_98"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:128  %mul_ln50_80 = mul i28 %sext_ln50_92, -3406

]]></Node>
<StgValue><ssdm name="mul_ln50_80"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:129  %add_ln52_71 = add i29 %sext_ln50_97, %mul_ln50_73

]]></Node>
<StgValue><ssdm name="add_ln52_71"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:130  %add_ln52_72 = add i29 %mul_ln50_76, %mul_ln50_75

]]></Node>
<StgValue><ssdm name="add_ln52_72"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:131  %add_ln52_73 = add i29 %add_ln52_71, %add_ln52_72

]]></Node>
<StgValue><ssdm name="add_ln52_73"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:132  %add_ln52_74 = add i29 %mul_ln50_78, %mul_ln50_77

]]></Node>
<StgValue><ssdm name="add_ln52_74"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:133  %add_ln52_75 = add i28 %mul_ln50_80, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_75"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="28">
<![CDATA[
:134  %sext_ln52_14 = sext i28 %add_ln52_75 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_14"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:135  %add_ln52_76 = add i29 %sext_ln50_98, %sext_ln52_14

]]></Node>
<StgValue><ssdm name="add_ln52_76"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:136  %add_ln52_77 = add i29 %add_ln52_74, %add_ln52_76

]]></Node>
<StgValue><ssdm name="add_ln52_77"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:137  %add_ln52_3 = add i29 %add_ln52_73, %add_ln52_77

]]></Node>
<StgValue><ssdm name="add_ln52_3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:138  %trunc_ln52_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_3, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %DCT_1D_out_buf_col_3_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_3, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_3_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:140  store i16 %trunc_ln52_3, i16* %DCT_1D_out_buf_col_3_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:141  %mul_ln50_81 = mul i29 %sext_ln50_54, 2896

]]></Node>
<StgValue><ssdm name="mul_ln50_81"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:142  %mul_ln50_82 = mul i29 %sext_ln50_58, -2896

]]></Node>
<StgValue><ssdm name="mul_ln50_82"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:143  %mul_ln50_83 = mul i29 %sext_ln50_62, -2896

]]></Node>
<StgValue><ssdm name="mul_ln50_83"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:144  %mul_ln50_84 = mul i29 %sext_ln50_65, 2896

]]></Node>
<StgValue><ssdm name="mul_ln50_84"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:145  %mul_ln50_85 = mul i29 %sext_ln50_69, 2896

]]></Node>
<StgValue><ssdm name="mul_ln50_85"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:146  %mul_ln50_86 = mul i29 %sext_ln50_74, -2896

]]></Node>
<StgValue><ssdm name="mul_ln50_86"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:147  %mul_ln50_87 = mul i29 %sext_ln50_78, -2896

]]></Node>
<StgValue><ssdm name="mul_ln50_87"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:148  %mul_ln50_88 = mul i28 %sext_ln50_92, 2896

]]></Node>
<StgValue><ssdm name="mul_ln50_88"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:149  %add_ln52_78 = add i29 %mul_ln50_82, %mul_ln50_81

]]></Node>
<StgValue><ssdm name="add_ln52_78"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:150  %add_ln52_79 = add i29 %mul_ln50_84, %mul_ln50_83

]]></Node>
<StgValue><ssdm name="add_ln52_79"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:151  %add_ln52_80 = add i29 %add_ln52_78, %add_ln52_79

]]></Node>
<StgValue><ssdm name="add_ln52_80"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:152  %add_ln52_81 = add i29 %mul_ln50_86, %mul_ln50_85

]]></Node>
<StgValue><ssdm name="add_ln52_81"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:153  %add_ln52_82 = add i28 %mul_ln50_88, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_82"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="28">
<![CDATA[
:154  %sext_ln52_15 = sext i28 %add_ln52_82 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_15"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:155  %add_ln52_83 = add i29 %mul_ln50_87, %sext_ln52_15

]]></Node>
<StgValue><ssdm name="add_ln52_83"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:156  %add_ln52_84 = add i29 %add_ln52_81, %add_ln52_83

]]></Node>
<StgValue><ssdm name="add_ln52_84"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:157  %add_ln52_4 = add i29 %add_ln52_80, %add_ln52_84

]]></Node>
<StgValue><ssdm name="add_ln52_4"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:158  %trunc_ln52_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_4, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_4"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %DCT_1D_out_buf_col_4_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_4, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_4_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:160  store i16 %trunc_ln52_4, i16* %DCT_1D_out_buf_col_4_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:161  %mul_ln50_89 = mul i29 %sext_ln50_54, 2276

]]></Node>
<StgValue><ssdm name="mul_ln50_89"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:162  %mul_ln50_90 = mul i29 %sext_ln50_58, -4017

]]></Node>
<StgValue><ssdm name="mul_ln50_90"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:163  %mul_ln50_91 = mul i27 %sext_ln50_60, 799

]]></Node>
<StgValue><ssdm name="mul_ln50_91"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="29" op_0_bw="27">
<![CDATA[
:164  %sext_ln50_99 = sext i27 %mul_ln50_91 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_99"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:165  %mul_ln50_92 = mul i29 %sext_ln50_65, 3406

]]></Node>
<StgValue><ssdm name="mul_ln50_92"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:166  %mul_ln50_93 = mul i29 %sext_ln50_69, -3406

]]></Node>
<StgValue><ssdm name="mul_ln50_93"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:167  %mul_ln50_94 = mul i27 %sext_ln50_72, -799

]]></Node>
<StgValue><ssdm name="mul_ln50_94"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="29" op_0_bw="27">
<![CDATA[
:168  %sext_ln50_100 = sext i27 %mul_ln50_94 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_100"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:169  %mul_ln50_95 = mul i29 %sext_ln50_78, 4017

]]></Node>
<StgValue><ssdm name="mul_ln50_95"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:170  %mul_ln50_96 = mul i28 %sext_ln50_92, -2276

]]></Node>
<StgValue><ssdm name="mul_ln50_96"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:171  %add_ln52_85 = add i29 %mul_ln50_90, %mul_ln50_89

]]></Node>
<StgValue><ssdm name="add_ln52_85"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:172  %add_ln52_86 = add i29 %mul_ln50_92, %sext_ln50_99

]]></Node>
<StgValue><ssdm name="add_ln52_86"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:173  %add_ln52_87 = add i29 %add_ln52_85, %add_ln52_86

]]></Node>
<StgValue><ssdm name="add_ln52_87"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:174  %add_ln52_88 = add i29 %sext_ln50_100, %mul_ln50_93

]]></Node>
<StgValue><ssdm name="add_ln52_88"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:175  %add_ln52_89 = add i28 %mul_ln50_96, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_89"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="29" op_0_bw="28">
<![CDATA[
:176  %sext_ln52_16 = sext i28 %add_ln52_89 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_16"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:177  %add_ln52_90 = add i29 %mul_ln50_95, %sext_ln52_16

]]></Node>
<StgValue><ssdm name="add_ln52_90"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:178  %add_ln52_91 = add i29 %add_ln52_88, %add_ln52_90

]]></Node>
<StgValue><ssdm name="add_ln52_91"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:179  %add_ln52_5 = add i29 %add_ln52_87, %add_ln52_91

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:180  %trunc_ln52_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_5, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_5"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %DCT_1D_out_buf_col_5_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_5, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_5_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:182  store i16 %trunc_ln52_5, i16* %DCT_1D_out_buf_col_5_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:183  %mul_ln50_97 = mul i28 %sext_ln50_53, 1567

]]></Node>
<StgValue><ssdm name="mul_ln50_97"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="29" op_0_bw="28">
<![CDATA[
:184  %sext_ln50_101 = sext i28 %mul_ln50_97 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_101"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:185  %mul_ln50_98 = mul i29 %sext_ln50_58, -3784

]]></Node>
<StgValue><ssdm name="mul_ln50_98"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:186  %mul_ln50_99 = mul i29 %sext_ln50_62, 3784

]]></Node>
<StgValue><ssdm name="mul_ln50_99"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:187  %mul_ln50_100 = mul i28 %sext_ln50_64, -1567

]]></Node>
<StgValue><ssdm name="mul_ln50_100"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="29" op_0_bw="28">
<![CDATA[
:188  %sext_ln50_102 = sext i28 %mul_ln50_100 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_102"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:189  %mul_ln50_101 = mul i28 %sext_ln50_68, -1567

]]></Node>
<StgValue><ssdm name="mul_ln50_101"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="29" op_0_bw="28">
<![CDATA[
:190  %sext_ln50_103 = sext i28 %mul_ln50_101 to i29

]]></Node>
<StgValue><ssdm name="sext_ln50_103"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:191  %mul_ln50_102 = mul i29 %sext_ln50_74, 3784

]]></Node>
<StgValue><ssdm name="mul_ln50_102"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:192  %mul_ln50_103 = mul i29 %sext_ln50_78, -3784

]]></Node>
<StgValue><ssdm name="mul_ln50_103"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:193  %mul_ln50_104 = mul i27 %sext_ln50_81, 1567

]]></Node>
<StgValue><ssdm name="mul_ln50_104"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:194  %add_ln52_92 = add i29 %mul_ln50_98, %sext_ln50_101

]]></Node>
<StgValue><ssdm name="add_ln52_92"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:195  %add_ln52_93 = add i29 %sext_ln50_102, %mul_ln50_99

]]></Node>
<StgValue><ssdm name="add_ln52_93"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:196  %add_ln52_94 = add i29 %add_ln52_92, %add_ln52_93

]]></Node>
<StgValue><ssdm name="add_ln52_94"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:197  %add_ln52_95 = add i29 %mul_ln50_102, %sext_ln50_103

]]></Node>
<StgValue><ssdm name="add_ln52_95"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:198  %add_ln52_96 = add i27 %mul_ln50_104, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_96"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="29" op_0_bw="27">
<![CDATA[
:199  %sext_ln52_17 = sext i27 %add_ln52_96 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_17"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:200  %add_ln52_97 = add i29 %mul_ln50_103, %sext_ln52_17

]]></Node>
<StgValue><ssdm name="add_ln52_97"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:201  %add_ln52_98 = add i29 %add_ln52_95, %add_ln52_97

]]></Node>
<StgValue><ssdm name="add_ln52_98"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:202  %add_ln52_6 = add i29 %add_ln52_94, %add_ln52_98

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:203  %trunc_ln52_6 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_6, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_6"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %DCT_1D_out_buf_col_6_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_6, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_6_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:205  store i16 %trunc_ln52_6, i16* %DCT_1D_out_buf_col_6_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:206  %mul_ln50_105 = mul i27 %sext_ln50, 799

]]></Node>
<StgValue><ssdm name="mul_ln50_105"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="27">
<![CDATA[
:207  %sext_ln50_104 = sext i27 %mul_ln50_105 to i28

]]></Node>
<StgValue><ssdm name="sext_ln50_104"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:208  %mul_ln50_106 = mul i28 %sext_ln50_57, -2276

]]></Node>
<StgValue><ssdm name="mul_ln50_106"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:209  %mul_ln50_107 = mul i29 %sext_ln50_62, 3406

]]></Node>
<StgValue><ssdm name="mul_ln50_107"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:210  %mul_ln50_108 = mul i29 %sext_ln50_65, -4017

]]></Node>
<StgValue><ssdm name="mul_ln50_108"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:211  %mul_ln50_109 = mul i29 %sext_ln50_69, 4017

]]></Node>
<StgValue><ssdm name="mul_ln50_109"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:212  %mul_ln50_110 = mul i29 %sext_ln50_74, -3406

]]></Node>
<StgValue><ssdm name="mul_ln50_110"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:213  %mul_ln50_111 = mul i28 %sext_ln50_77, 2276

]]></Node>
<StgValue><ssdm name="mul_ln50_111"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:214  %mul_ln50_112 = mul i26 %sext_ln50_80, -799

]]></Node>
<StgValue><ssdm name="mul_ln50_112"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:215  %add_ln52_99 = add i28 %mul_ln50_106, %sext_ln50_104

]]></Node>
<StgValue><ssdm name="add_ln52_99"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="29" op_0_bw="28">
<![CDATA[
:216  %sext_ln52_18 = sext i28 %add_ln52_99 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_18"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:217  %add_ln52_100 = add i29 %mul_ln50_108, %mul_ln50_107

]]></Node>
<StgValue><ssdm name="add_ln52_100"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:218  %add_ln52_101 = add i29 %sext_ln52_18, %add_ln52_100

]]></Node>
<StgValue><ssdm name="add_ln52_101"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:219  %add_ln52_102 = add i29 %mul_ln50_110, %mul_ln50_109

]]></Node>
<StgValue><ssdm name="add_ln52_102"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:220  %add_ln52_103 = add i26 %mul_ln50_112, 4096

]]></Node>
<StgValue><ssdm name="add_ln52_103"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="26">
<![CDATA[
:221  %sext_ln52_19 = sext i26 %add_ln52_103 to i28

]]></Node>
<StgValue><ssdm name="sext_ln52_19"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:222  %add_ln52_104 = add i28 %mul_ln50_111, %sext_ln52_19

]]></Node>
<StgValue><ssdm name="add_ln52_104"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="28">
<![CDATA[
:223  %sext_ln52_20 = sext i28 %add_ln52_104 to i29

]]></Node>
<StgValue><ssdm name="sext_ln52_20"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:224  %add_ln52_105 = add i29 %add_ln52_102, %sext_ln52_20

]]></Node>
<StgValue><ssdm name="add_ln52_105"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:225  %add_ln52_7 = add i29 %add_ln52_101, %add_ln52_105

]]></Node>
<StgValue><ssdm name="add_ln52_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:226  %trunc_ln52_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln52_7, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln52_7"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %DCT_1D_out_buf_col_7_1 = getelementptr [8 x i16]* @DCT_1D_out_buf_col_7, i64 0, i64 %output_offset_cast

]]></Node>
<StgValue><ssdm name="DCT_1D_out_buf_col_7_1"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:228  store i16 %trunc_ln52_7, i16* %DCT_1D_out_buf_col_7_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0">
<![CDATA[
:229  ret void

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
