#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1712220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17123b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x170a370 .functor NOT 1, L_0x17438b0, C4<0>, C4<0>, C4<0>;
L_0x1743610 .functor XOR 1, L_0x17434b0, L_0x1743570, C4<0>, C4<0>;
L_0x17437a0 .functor XOR 1, L_0x1743610, L_0x17436d0, C4<0>, C4<0>;
v0x17406f0_0 .net *"_ivl_10", 0 0, L_0x17436d0;  1 drivers
v0x17407f0_0 .net *"_ivl_12", 0 0, L_0x17437a0;  1 drivers
v0x17408d0_0 .net *"_ivl_2", 0 0, L_0x1742800;  1 drivers
v0x1740990_0 .net *"_ivl_4", 0 0, L_0x17434b0;  1 drivers
v0x1740a70_0 .net *"_ivl_6", 0 0, L_0x1743570;  1 drivers
v0x1740ba0_0 .net *"_ivl_8", 0 0, L_0x1743610;  1 drivers
v0x1740c80_0 .net "a", 0 0, v0x173e240_0;  1 drivers
v0x1740d20_0 .net "b", 0 0, v0x173e2e0_0;  1 drivers
v0x1740dc0_0 .net "c", 0 0, v0x173e380_0;  1 drivers
v0x1740e60_0 .var "clk", 0 0;
v0x1740f00_0 .net "d", 0 0, v0x173e4c0_0;  1 drivers
v0x1740fa0_0 .net "q_dut", 0 0, L_0x17433a0;  1 drivers
v0x1741040_0 .net "q_ref", 0 0, L_0x17417f0;  1 drivers
v0x17410e0_0 .var/2u "stats1", 159 0;
v0x1741180_0 .var/2u "strobe", 0 0;
v0x1741220_0 .net "tb_match", 0 0, L_0x17438b0;  1 drivers
v0x17412e0_0 .net "tb_mismatch", 0 0, L_0x170a370;  1 drivers
v0x17414b0_0 .net "wavedrom_enable", 0 0, v0x173e5b0_0;  1 drivers
v0x1741550_0 .net "wavedrom_title", 511 0, v0x173e650_0;  1 drivers
L_0x1742800 .concat [ 1 0 0 0], L_0x17417f0;
L_0x17434b0 .concat [ 1 0 0 0], L_0x17417f0;
L_0x1743570 .concat [ 1 0 0 0], L_0x17433a0;
L_0x17436d0 .concat [ 1 0 0 0], L_0x17417f0;
L_0x17438b0 .cmp/eeq 1, L_0x1742800, L_0x17437a0;
S_0x1712540 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17123b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16feea0 .functor NOT 1, v0x173e240_0, C4<0>, C4<0>, C4<0>;
L_0x1712ca0 .functor XOR 1, L_0x16feea0, v0x173e2e0_0, C4<0>, C4<0>;
L_0x170a3e0 .functor XOR 1, L_0x1712ca0, v0x173e380_0, C4<0>, C4<0>;
L_0x17417f0 .functor XOR 1, L_0x170a3e0, v0x173e4c0_0, C4<0>, C4<0>;
v0x170a5e0_0 .net *"_ivl_0", 0 0, L_0x16feea0;  1 drivers
v0x170a680_0 .net *"_ivl_2", 0 0, L_0x1712ca0;  1 drivers
v0x16feff0_0 .net *"_ivl_4", 0 0, L_0x170a3e0;  1 drivers
v0x16ff090_0 .net "a", 0 0, v0x173e240_0;  alias, 1 drivers
v0x173d600_0 .net "b", 0 0, v0x173e2e0_0;  alias, 1 drivers
v0x173d710_0 .net "c", 0 0, v0x173e380_0;  alias, 1 drivers
v0x173d7d0_0 .net "d", 0 0, v0x173e4c0_0;  alias, 1 drivers
v0x173d890_0 .net "q", 0 0, L_0x17417f0;  alias, 1 drivers
S_0x173d9f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17123b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x173e240_0 .var "a", 0 0;
v0x173e2e0_0 .var "b", 0 0;
v0x173e380_0 .var "c", 0 0;
v0x173e420_0 .net "clk", 0 0, v0x1740e60_0;  1 drivers
v0x173e4c0_0 .var "d", 0 0;
v0x173e5b0_0 .var "wavedrom_enable", 0 0;
v0x173e650_0 .var "wavedrom_title", 511 0;
E_0x170d180/0 .event negedge, v0x173e420_0;
E_0x170d180/1 .event posedge, v0x173e420_0;
E_0x170d180 .event/or E_0x170d180/0, E_0x170d180/1;
E_0x170d3d0 .event posedge, v0x173e420_0;
E_0x16f79f0 .event negedge, v0x173e420_0;
S_0x173dd40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x173d9f0;
 .timescale -12 -12;
v0x173df40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x173e040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x173d9f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x173e7b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17123b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1741920 .functor NOT 1, v0x173e240_0, C4<0>, C4<0>, C4<0>;
L_0x1741990 .functor AND 1, L_0x1741920, v0x173e2e0_0, C4<1>, C4<1>;
L_0x1741a20 .functor AND 1, L_0x1741990, v0x173e380_0, C4<1>, C4<1>;
L_0x1741ae0 .functor NOT 1, v0x173e4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1741b80 .functor AND 1, L_0x1741a20, L_0x1741ae0, C4<1>, C4<1>;
L_0x1741c90 .functor NOT 1, v0x173e240_0, C4<0>, C4<0>, C4<0>;
L_0x1741d40 .functor AND 1, L_0x1741c90, v0x173e2e0_0, C4<1>, C4<1>;
L_0x1741e00 .functor NOT 1, v0x173e380_0, C4<0>, C4<0>, C4<0>;
L_0x1741ec0 .functor AND 1, L_0x1741d40, L_0x1741e00, C4<1>, C4<1>;
L_0x1741fd0 .functor NOT 1, v0x173e4c0_0, C4<0>, C4<0>, C4<0>;
L_0x17420a0 .functor AND 1, L_0x1741ec0, L_0x1741fd0, C4<1>, C4<1>;
L_0x1742160 .functor OR 1, L_0x1741b80, L_0x17420a0, C4<0>, C4<0>;
L_0x17422e0 .functor NOT 1, v0x173e240_0, C4<0>, C4<0>, C4<0>;
L_0x1742350 .functor NOT 1, v0x173e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1742270 .functor AND 1, L_0x17422e0, L_0x1742350, C4<1>, C4<1>;
L_0x17424e0 .functor AND 1, L_0x1742270, v0x173e380_0, C4<1>, C4<1>;
L_0x1742630 .functor AND 1, L_0x17424e0, v0x173e4c0_0, C4<1>, C4<1>;
L_0x17426f0 .functor OR 1, L_0x1742160, L_0x1742630, C4<0>, C4<0>;
L_0x17428a0 .functor NOT 1, v0x173e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1742a20 .functor AND 1, v0x173e240_0, L_0x17428a0, C4<1>, C4<1>;
L_0x1742ca0 .functor NOT 1, v0x173e380_0, C4<0>, C4<0>, C4<0>;
L_0x1742e20 .functor AND 1, L_0x1742a20, L_0x1742ca0, C4<1>, C4<1>;
L_0x1742ff0 .functor AND 1, L_0x1742e20, v0x173e4c0_0, C4<1>, C4<1>;
L_0x17431c0 .functor OR 1, L_0x17426f0, L_0x1742ff0, C4<0>, C4<0>;
L_0x17433a0 .functor NOT 1, L_0x17431c0, C4<0>, C4<0>, C4<0>;
v0x173eaa0_0 .net *"_ivl_0", 0 0, L_0x1741920;  1 drivers
v0x173eb80_0 .net *"_ivl_10", 0 0, L_0x1741c90;  1 drivers
v0x173ec60_0 .net *"_ivl_12", 0 0, L_0x1741d40;  1 drivers
v0x173ed50_0 .net *"_ivl_14", 0 0, L_0x1741e00;  1 drivers
v0x173ee30_0 .net *"_ivl_16", 0 0, L_0x1741ec0;  1 drivers
v0x173ef60_0 .net *"_ivl_18", 0 0, L_0x1741fd0;  1 drivers
v0x173f040_0 .net *"_ivl_2", 0 0, L_0x1741990;  1 drivers
v0x173f120_0 .net *"_ivl_20", 0 0, L_0x17420a0;  1 drivers
v0x173f200_0 .net *"_ivl_22", 0 0, L_0x1742160;  1 drivers
v0x173f2e0_0 .net *"_ivl_24", 0 0, L_0x17422e0;  1 drivers
v0x173f3c0_0 .net *"_ivl_26", 0 0, L_0x1742350;  1 drivers
v0x173f4a0_0 .net *"_ivl_28", 0 0, L_0x1742270;  1 drivers
v0x173f580_0 .net *"_ivl_30", 0 0, L_0x17424e0;  1 drivers
v0x173f660_0 .net *"_ivl_32", 0 0, L_0x1742630;  1 drivers
v0x173f740_0 .net *"_ivl_34", 0 0, L_0x17426f0;  1 drivers
v0x173f820_0 .net *"_ivl_36", 0 0, L_0x17428a0;  1 drivers
v0x173f900_0 .net *"_ivl_38", 0 0, L_0x1742a20;  1 drivers
v0x173f9e0_0 .net *"_ivl_4", 0 0, L_0x1741a20;  1 drivers
v0x173fac0_0 .net *"_ivl_40", 0 0, L_0x1742ca0;  1 drivers
v0x173fba0_0 .net *"_ivl_42", 0 0, L_0x1742e20;  1 drivers
v0x173fc80_0 .net *"_ivl_44", 0 0, L_0x1742ff0;  1 drivers
v0x173fd60_0 .net *"_ivl_46", 0 0, L_0x17431c0;  1 drivers
v0x173fe40_0 .net *"_ivl_6", 0 0, L_0x1741ae0;  1 drivers
v0x173ff20_0 .net *"_ivl_8", 0 0, L_0x1741b80;  1 drivers
v0x1740000_0 .net "a", 0 0, v0x173e240_0;  alias, 1 drivers
v0x17400a0_0 .net "b", 0 0, v0x173e2e0_0;  alias, 1 drivers
v0x1740190_0 .net "c", 0 0, v0x173e380_0;  alias, 1 drivers
v0x1740280_0 .net "d", 0 0, v0x173e4c0_0;  alias, 1 drivers
v0x1740370_0 .net "q", 0 0, L_0x17433a0;  alias, 1 drivers
S_0x17404d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17123b0;
 .timescale -12 -12;
E_0x170cf20 .event anyedge, v0x1741180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1741180_0;
    %nor/r;
    %assign/vec4 v0x1741180_0, 0;
    %wait E_0x170cf20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x173d9f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e2e0_0, 0;
    %assign/vec4 v0x173e240_0, 0;
    %wait E_0x16f79f0;
    %wait E_0x170d3d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e2e0_0, 0;
    %assign/vec4 v0x173e240_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170d180;
    %load/vec4 v0x173e240_0;
    %load/vec4 v0x173e2e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x173e380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x173e4c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e2e0_0, 0;
    %assign/vec4 v0x173e240_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x173e040;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170d180;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x173e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173e2e0_0, 0;
    %assign/vec4 v0x173e240_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17123b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1741180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17123b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1740e60_0;
    %inv;
    %store/vec4 v0x1740e60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17123b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x173e420_0, v0x17412e0_0, v0x1740c80_0, v0x1740d20_0, v0x1740dc0_0, v0x1740f00_0, v0x1741040_0, v0x1740fa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17123b0;
T_7 ;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17123b0;
T_8 ;
    %wait E_0x170d180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17410e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17410e0_0, 4, 32;
    %load/vec4 v0x1741220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17410e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17410e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17410e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1741040_0;
    %load/vec4 v0x1741040_0;
    %load/vec4 v0x1740fa0_0;
    %xor;
    %load/vec4 v0x1741040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17410e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17410e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17410e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response42/top_module.sv";
