ISim log file
Running: D:\CO\P5\error_review\CPU_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/CO/P5/error_review/CPU_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  55@00003000: $ 5 <= 00000004
                  65@00003004: $ 6 <= 00000064
                  75@00003008: $ 7 <= ffff0000
                  75@0000300c: *0000000c <= ffff0000
                  85@00003010: *00000008 <= 00000064
                 105@00003014: $ 1 <= 0000ffff
                 115@00003018: $ 2 <= 7fff0000
                 125@0000301c: $ 3 <= 7fffffff
                 135@00003020: $ 0 <= 00000064
                 145@00003024: $ 3 <= 7ffeffff
                 195@00003000: $ 5 <= 00000004
                 205@00003000: $ 5 <= 00000004
                 215@00003004: $ 6 <= 00000064
                 225@00003008: $ 7 <= ffff0000
                 225@0000300c: *0000000c <= ffff0000
                 235@00003010: *00000008 <= 00000064
                 255@00003014: $ 1 <= 0000ffff
                 265@00003018: $ 2 <= 7fff0000
                 275@0000301c: $ 3 <= 7fffffff
                 285@00003020: $ 0 <= 00000064
                 295@00003024: $ 3 <= 7ffeffff
                 345@00003000: $ 5 <= 00000004
                 355@00003000: $ 5 <= 00000004
                 365@00003004: $ 6 <= 00000064
                 375@00003008: $ 7 <= ffff0000
                 375@0000300c: *0000000c <= ffff0000
                 385@00003010: *00000008 <= 00000064
                 405@00003014: $ 1 <= 0000ffff
                 415@00003018: $ 2 <= 7fff0000
                 425@0000301c: $ 3 <= 7fffffff
                 435@00003020: $ 0 <= 00000064
                 445@00003024: $ 3 <= 7ffeffff
                 495@00003000: $ 5 <= 00000004
                 505@00003000: $ 5 <= 00000004
                 515@00003004: $ 6 <= 00000064
                 525@00003008: $ 7 <= ffff0000
                 525@0000300c: *0000000c <= ffff0000
                 535@00003010: *00000008 <= 00000064
                 555@00003014: $ 1 <= 0000ffff
                 565@00003018: $ 2 <= 7fff0000
                 575@0000301c: $ 3 <= 7fffffff
                 585@00003020: $ 0 <= 00000064
                 595@00003024: $ 3 <= 7ffeffff
                 645@00003000: $ 5 <= 00000004
                 655@00003000: $ 5 <= 00000004
                 665@00003004: $ 6 <= 00000064
                 675@00003008: $ 7 <= ffff0000
                 675@0000300c: *0000000c <= ffff0000
                 685@00003010: *00000008 <= 00000064
                 705@00003014: $ 1 <= 0000ffff
                 715@00003018: $ 2 <= 7fff0000
                 725@0000301c: $ 3 <= 7fffffff
                 735@00003020: $ 0 <= 00000064
                 745@00003024: $ 3 <= 7ffeffff
                 795@00003000: $ 5 <= 00000004
                 805@00003000: $ 5 <= 00000004
                 815@00003004: $ 6 <= 00000064
                 825@00003008: $ 7 <= ffff0000
                 825@0000300c: *0000000c <= ffff0000
                 835@00003010: *00000008 <= 00000064
                 855@00003014: $ 1 <= 0000ffff
                 865@00003018: $ 2 <= 7fff0000
                 875@0000301c: $ 3 <= 7fffffff
                 885@00003020: $ 0 <= 00000064
                 895@00003024: $ 3 <= 7ffeffff
                 945@00003000: $ 5 <= 00000004
                 955@00003000: $ 5 <= 00000004
                 965@00003004: $ 6 <= 00000064
                 975@00003008: $ 7 <= ffff0000
                 975@0000300c: *0000000c <= ffff0000
                 985@00003010: *00000008 <= 00000064
