{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1521978113161 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521978113208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521978113270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521978113270 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 50.0 degrees 52.5 degrees " "Can't achieve requested value 50.0 degrees for clock output sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of 52.5 degrees" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1249 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1521978113395 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1521978113395 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 52 1458 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 52 degrees (1458 ps) for sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1249 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1521978113395 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1521978113395 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521978113473 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521978113848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521978113848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521978113848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 8829 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521978113864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 8831 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521978113864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 8833 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521978113864 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 8835 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521978113864 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521978113864 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521978113864 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521978113864 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "IOV_HIGH_C_P IOV_HIGH_C_P(n) " "Pin \"IOV_HIGH_C_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"IOV_HIGH_C_P(n)\"" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { IOV_HIGH_C_P } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOV_HIGH_C_P" } { 0 "IOV_HIGH_C_P(n)" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 60 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_HIGH_C_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 209 9224 9983 0} { 0 { 0 ""} 0 467 9224 9983 0}  }  } } { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { IOV_HIGH_C_P(n) } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_HIGH_C_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978114301 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "IOV_HIGH_P IOV_HIGH_P(n) " "Pin \"IOV_HIGH_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"IOV_HIGH_P(n)\"" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { IOV_HIGH_P } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOV_HIGH_P" } { 0 "IOV_HIGH_P(n)" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 58 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_HIGH_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 207 9224 9983 0} { 0 { 0 ""} 0 468 9224 9983 0}  }  } } { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { IOV_HIGH_P(n) } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_HIGH_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978114301 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "IOV_LOW_P IOV_LOW_P(n) " "Pin \"IOV_LOW_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"IOV_LOW_P(n)\"" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { IOV_LOW_P } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IOV_LOW_P" } { 0 "IOV_LOW_P(n)" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 59 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_LOW_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 208 9224 9983 0} { 0 { 0 ""} 0 469 9224 9983 0}  }  } } { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { IOV_LOW_P(n) } } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IOV_LOW_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978114301 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1521978114301 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 111 " "No exact pin location assignment(s) for 2 pins of 111 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FAULT_L " "Pin FAULT_L not assigned to an exact location on the device" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FAULT_L } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 80 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FAULT_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521978114364 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FAULT_H " "Pin FAULT_H not assigned to an exact location on the device" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { FAULT_H } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 81 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FAULT_H } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521978114364 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1521978114364 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114864 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114864 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1521978114864 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1521978114864 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521978114880 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK_SYS " "Node: FPGA_CLK_SYS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1521978114880 "|TOP|FPGA_CLK_SYS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_WEn " "Node: ARM_WEn was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1521978114880 "|TOP|ARM_WEn"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114911 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1521978114911 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1521978114911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1521978114911 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1521978114911 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1521978114911 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114911 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114911 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1521978114911 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1521978114911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 77 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_pll:sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521978115083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 77 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_pll:sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521978115083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_WEn~input (placed in PIN 224 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11)) " "Automatically promoted node ARM_WEn~input (placed in PIN 224 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 8 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_WEn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 8811 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521978115083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } { { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 3117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521978115083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 5910 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 3693 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 5079 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521978115083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|FIFO_ctrl:FIFO_ctrl\|always0~0  " "Automatically promoted node Electromagnetic_Acoustic:Electromagnetic_Acoustic\|FIFO_ctrl:FIFO_ctrl\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521978115083 ""}  } { { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Electromagnetic_Acoustic:Electromagnetic_Acoustic|FIFO_ctrl:FIFO_ctrl|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 1670 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521978115083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521978115614 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521978115614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521978115614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521978115630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521978115630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521978115630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521978115630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521978115645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521978116114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521978116114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521978116114 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1521978116177 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1521978116224 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521978116255 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521978116255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521978116255 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 11 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 3 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 3 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 20 2 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521978116255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521978116255 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521978116255 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[0\] FIFO_RCLK~output " "PLL \"sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FIFO_RCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/sys_pll.v" 94 0 0 } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 134 0 0 } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521978116302 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521978116349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521978117661 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1521978117724 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1521978117755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521978118599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521978118614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521978122763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521978122763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521978123357 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1521978123904 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1521978123951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521978125107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521978125107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521978125591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1521978125591 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521978125591 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.22 " "Total time spent on timing analysis during the Fitter is 1.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521978125716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521978125763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521978126326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521978126373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521978126982 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521978127842 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1521978128326 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA_ASW a permanently enabled " "Pin SDA_ASW has a permanently enabled output enable" {  } { { "e:/chou/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/chou/quartus/quartus/bin64/pin_planner.ppl" { SDA_ASW } } } { "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/chou/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_ASW" } } } } { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 67 0 0 } } { "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/chou/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDA_ASW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1521978128373 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1521978128373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/output_files/TOP.fit.smsg " "Generated suppressed messages file C:/Users/18846/Desktop/FPGA_FD_V2.020170228/output_files/TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521978128732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521978129639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 19:42:09 2018 " "Processing ended: Sun Mar 25 19:42:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521978129639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521978129639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521978129639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521978129639 ""}
