git clone --depth 1 --no-tags https://github.com/aza-atabayev/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544882532
git clone --depth 1 --no-tags https://github.com/HellRain57/FrameGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544734026
git clone --depth 1 --no-tags https://github.com/Laaaag1/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545526622
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542808384
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540653391
git clone --depth 1 --no-tags https://github.com/nishita-paul/RAM-ROM-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540797683
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/XOR_gate_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538495427
git clone --depth 1 --no-tags https://github.com/mailmesalah/AESAlgorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541856282
git clone --depth 1 --no-tags https://github.com/LeonidasxX/DSCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538835452
git clone --depth 1 --no-tags https://github.com/AK16092003/VERILOG-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541037718
git clone --depth 1 --no-tags https://github.com/sam10486/DIC_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542042040
git clone --depth 1 --no-tags https://github.com/robertoramirezdiaz/audio_visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542261609
git clone --depth 1 --no-tags https://github.com/Mishrasuyash14/Booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543943985
git clone --depth 1 --no-tags https://github.com/seokNULL/NVDLA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539892350
git clone --depth 1 --no-tags https://github.com/MMurphy98/Giraffe_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537994778
git clone --depth 1 --no-tags https://github.com/Protect-Shell/RISC-V-Half.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539853703
git clone --depth 1 --no-tags https://github.com/zilin2000/ALU-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539857992
git clone --depth 1 --no-tags https://github.com/shaolab1/DCP_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543738692
git clone --depth 1 --no-tags https://github.com/mtl2236/VLSI_auto_flow_max_frequency.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540836339
git clone --depth 1 --no-tags https://github.com/Kurazhi/simple-uart-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541011097
git clone --depth 1 --no-tags https://github.com/wulffern/sky130A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542607054
git clone --depth 1 --no-tags https://github.com/xcalcc/git_diff_tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542521842
git clone --depth 1 --no-tags https://github.com/Netam1313/Hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543613502
git clone --depth 1 --no-tags https://github.com/Arpit-Gupta-CS/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543234585
git clone --depth 1 --no-tags https://github.com/Ravi-2345/IEEE_754_FLOATING_POINT_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543307974
git clone --depth 1 --no-tags https://github.com/jonathanO1/ECE_284_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545614708
git clone --depth 1 --no-tags https://github.com/GeorgeWu1204/Formula-1-Game-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543839849
git clone --depth 1 --no-tags https://github.com/momoph46/RISC-CPU_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543634821
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Learnings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542414439
git clone --depth 1 --no-tags https://github.com/Albert-ga/modelsim_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541498717
git clone --depth 1 --no-tags https://github.com/shivpvtel/Five-Stage-Pipelined-CPU-Final-Project-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539710035
git clone --depth 1 --no-tags https://github.com/PamVoy/Vivado_Verilog_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539522731
git clone --depth 1 --no-tags https://github.com/hsa1155/DD_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540849568
git clone --depth 1 --no-tags https://github.com/akash-iitg/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541087689
git clone --depth 1 --no-tags https://github.com/0616ygh/riosclass_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541166178
git clone --depth 1 --no-tags https://github.com/poojad22/4x4-Matrix-Multiplication-using-Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541175673
git clone --depth 1 --no-tags https://github.com/replica455/Booth_Multiplier_For_IITB_Hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542252011
git clone --depth 1 --no-tags https://github.com/zouyingcao/minisys-1-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545227658
git clone --depth 1 --no-tags https://github.com/Enting-Chen/Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544330383
git clone --depth 1 --no-tags https://github.com/caiorochac/projetoSD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543092435
git clone --depth 1 --no-tags https://github.com/Mengyuan410/MIPS-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544121968
git clone --depth 1 --no-tags https://github.com/hmasarani/PongGame_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538596116
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/Sobel_Edge_Detection_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538417958
git clone --depth 1 --no-tags https://github.com/muhammadvip123/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538063144
git clone --depth 1 --no-tags https://github.com/paxcentauri/enhanced-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538763773
git clone --depth 1 --no-tags https://github.com/ngrieshop/Test_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539070419
git clone --depth 1 --no-tags https://github.com/sina-negarandeh/mlp-artificial-neural-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539619859
git clone --depth 1 --no-tags https://github.com/nahin100/17-CSE4000-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543890461
git clone --depth 1 --no-tags https://github.com/sebamas1/TP1_ARQUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539282632
git clone --depth 1 --no-tags https://github.com/Sethharrington/CircuitosDigitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539200790
git clone --depth 1 --no-tags https://github.com/yfnijm/Verilog-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538809976
git clone --depth 1 --no-tags https://github.com/Jagrathi231843/Blind-Spot-Monitoring-and-Notifying-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538536419
git clone --depth 1 --no-tags https://github.com/LucasBrazza/16_bits_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544143436
git clone --depth 1 --no-tags https://github.com/billylin14/flappybird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545299259
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542773055
git clone --depth 1 --no-tags https://github.com/lethiennamnguyen/CME433.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542668014
git clone --depth 1 --no-tags https://github.com/Niranjanprasad12/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544925488
git clone --depth 1 --no-tags https://github.com/ting9266/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542981580
git clone --depth 1 --no-tags https://github.com/ChrisZonghaoLi/sky130_ldo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543771858
git clone --depth 1 --no-tags https://github.com/skarr4616/Y86-Sequential-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545149279
git clone --depth 1 --no-tags https://github.com/Mavioux/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538496609
git clone --depth 1 --no-tags https://github.com/kuanyuchen123/MIPS-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542239783
git clone --depth 1 --no-tags https://github.com/royenheart/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542085054
git clone --depth 1 --no-tags https://github.com/yalcinalp/Accumulator-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542329645
git clone --depth 1 --no-tags https://github.com/ZarckYa/Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542183823
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/100_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542108605
git clone --depth 1 --no-tags https://github.com/Jansansnss/NCKU-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540768614
git clone --depth 1 --no-tags https://github.com/nishita-paul/Traffic-Light-Cont.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541090046
git clone --depth 1 --no-tags https://github.com/poojad22/Pipeline-Implementation-of-General-Purpose-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541175154
git clone --depth 1 --no-tags https://github.com/elecyss/A-study-project-of-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541191575
git clone --depth 1 --no-tags https://github.com/Janavind/mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539999467
git clone --depth 1 --no-tags https://github.com/WFedko/Calculator-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541244813
git clone --depth 1 --no-tags https://github.com/wang59695487/Microprogramming-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541016504
git clone --depth 1 --no-tags https://github.com/GabrielB12/Processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544617801
git clone --depth 1 --no-tags https://github.com/alerner-6502/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542158389
git clone --depth 1 --no-tags https://github.com/harshal2030/eyrc22_SB_3320.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539598620
git clone --depth 1 --no-tags https://github.com/tjcoe/ECE_3710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545743050
git clone --depth 1 --no-tags https://github.com/Shreyas-borse/Dual-core-Architecture-Design-for-Natural-Language-Processing-NLP-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545256570
git clone --depth 1 --no-tags https://github.com/Jo3Zhou/Asynchronou_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543626291
git clone --depth 1 --no-tags https://github.com/Zombieattackr/efabTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544567848
git clone --depth 1 --no-tags https://github.com/ashyuuu/EECS-31L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544092899
git clone --depth 1 --no-tags https://github.com/rajesh0208/Elevator_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544064068
git clone --depth 1 --no-tags https://github.com/eajayreddy/design-of-hdl-based-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544813314
git clone --depth 1 --no-tags https://github.com/ananyagarg22/Arithematic-Logical-Unit-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544984192
git clone --depth 1 --no-tags https://github.com/GenDiMeo/SSFPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539021644
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Pushbutton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538044797
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538150820
git clone --depth 1 --no-tags https://github.com/GouriVarma/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541589801
git clone --depth 1 --no-tags https://github.com/cfiraguston/CPUGarage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541283743
git clone --depth 1 --no-tags https://github.com/poojad22/Booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541173570
git clone --depth 1 --no-tags https://github.com/q86865511/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541175416
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/solve-ho-handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542773281
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542867891
git clone --depth 1 --no-tags https://github.com/mariov24/carvel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542935141
git clone --depth 1 --no-tags https://github.com/ushikawa93/signal_processing_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543259745
git clone --depth 1 --no-tags https://github.com/cap-oglu/theCoreburningInMyHeart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538201950
