<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN" slack="8.451" period="10.000" constraintValue="10.000" deviceLimit="1.549" freqLimit="645.578" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>13954</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1419</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.888</twMinPer></twConstHead><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14 (SLICE_X0Y75.D1), 41 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.112</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twDest><twTotPathDel>6.775</twTotPathDel><twClkSkew dest = "1.355" src = "1.331">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>6.033</twRouteDel><twTotDel>6.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.149</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twDest><twTotPathDel>6.727</twTotPathDel><twClkSkew dest = "1.355" src = "1.342">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>5.985</twRouteDel><twTotDel>6.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.208</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twDest><twTotPathDel>6.685</twTotPathDel><twClkSkew dest = "1.355" src = "1.325">-0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>5.943</twRouteDel><twTotDel>6.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13 (SLICE_X0Y75.C1), 41 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.125</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twDest><twTotPathDel>6.762</twTotPathDel><twClkSkew dest = "1.355" src = "1.331">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>6.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.162</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twDest><twTotPathDel>6.714</twTotPathDel><twClkSkew dest = "1.355" src = "1.342">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>6.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.221</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twDest><twTotPathDel>6.672</twTotPathDel><twClkSkew dest = "1.355" src = "1.325">-0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>5.931</twRouteDel><twTotDel>6.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22 (SLICE_X1Y75.D1), 41 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.136</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twDest><twTotPathDel>6.751</twTotPathDel><twClkSkew dest = "1.355" src = "1.331">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>5.991</twRouteDel><twTotDel>6.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.173</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twDest><twTotPathDel>6.703</twTotPathDel><twClkSkew dest = "1.355" src = "1.342">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>5.943</twRouteDel><twTotDel>6.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.232</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twDest><twTotPathDel>6.661</twTotPathDel><twClkSkew dest = "1.355" src = "1.325">-0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>5.901</twRouteDel><twTotDel>6.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (SLICE_X2Y76.A1), 41 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.137</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twTotPathDel>6.775</twTotPathDel><twClkSkew dest = "1.380" src = "1.331">-0.049</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>6.017</twRouteDel><twTotDel>6.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.174</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twTotPathDel>6.727</twTotPathDel><twClkSkew dest = "1.380" src = "1.342">-0.038</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.969</twRouteDel><twTotDel>6.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.233</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twTotPathDel>6.685</twTotPathDel><twClkSkew dest = "1.380" src = "1.325">-0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.927</twRouteDel><twTotDel>6.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21 (SLICE_X1Y75.C1), 41 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.138</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twDest><twTotPathDel>6.749</twTotPathDel><twClkSkew dest = "1.355" src = "1.331">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twBEL></twPathDel><twLogDel>0.761</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>6.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.175</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twDest><twTotPathDel>6.701</twTotPathDel><twClkSkew dest = "1.355" src = "1.342">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twBEL></twPathDel><twLogDel>0.761</twLogDel><twRouteDel>5.940</twRouteDel><twTotDel>6.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.234</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twDest><twTotPathDel>6.659</twTotPathDel><twClkSkew dest = "1.355" src = "1.325">-0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21</twBEL></twPathDel><twLogDel>0.761</twLogDel><twRouteDel>5.898</twRouteDel><twTotDel>6.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4 (SLICE_X2Y76.B1), 41 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.142</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twTotPathDel>6.770</twTotPathDel><twClkSkew dest = "1.380" src = "1.331">-0.049</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>6.011</twRouteDel><twTotDel>6.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.179</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twTotPathDel>6.722</twTotPathDel><twClkSkew dest = "1.380" src = "1.342">-0.038</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.963</twRouteDel><twTotDel>6.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.238</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twTotPathDel>6.680</twTotPathDel><twClkSkew dest = "1.380" src = "1.325">-0.055</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.921</twRouteDel><twTotDel>6.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35 (SLICE_X5Y76.A1), 41 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.146</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twTotPathDel>6.736</twTotPathDel><twClkSkew dest = "1.350" src = "1.331">-0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.978</twRouteDel><twTotDel>6.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.183</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twTotPathDel>6.688</twTotPathDel><twClkSkew dest = "1.350" src = "1.342">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.930</twRouteDel><twTotDel>6.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.242</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twTotPathDel>6.646</twTotPathDel><twClkSkew dest = "1.350" src = "1.325">-0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.888</twRouteDel><twTotDel>6.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36 (SLICE_X5Y76.B1), 41 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.147</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twDest><twTotPathDel>6.735</twTotPathDel><twClkSkew dest = "1.350" src = "1.331">-0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.976</twRouteDel><twTotDel>6.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.184</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twDest><twTotPathDel>6.687</twTotPathDel><twClkSkew dest = "1.350" src = "1.342">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.928</twRouteDel><twTotDel>6.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.243</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twDest><twTotPathDel>6.645</twTotPathDel><twClkSkew dest = "1.350" src = "1.325">-0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.886</twRouteDel><twTotDel>6.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27 (SLICE_X3Y76.A1), 41 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.149</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twTotPathDel>6.738</twTotPathDel><twClkSkew dest = "1.355" src = "1.331">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.980</twRouteDel><twTotDel>6.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.186</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twTotPathDel>6.690</twTotPathDel><twClkSkew dest = "1.355" src = "1.342">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.932</twRouteDel><twTotDel>6.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.245</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twTotPathDel>6.648</twTotPathDel><twClkSkew dest = "1.355" src = "1.325">-0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>5.890</twRouteDel><twTotDel>6.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28 (SLICE_X3Y76.B1), 41 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.150</twSlack><twSrc BELType="FF">count_r_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twDest><twTotPathDel>6.737</twTotPathDel><twClkSkew dest = "1.355" src = "1.331">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;3&gt;</twComp><twBEL>count_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>count_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.978</twRouteDel><twTotDel>6.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.187</twSlack><twSrc BELType="FF">count_r_23</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twDest><twTotPathDel>6.689</twTotPathDel><twClkSkew dest = "1.355" src = "1.342">-0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_23</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>count_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.930</twRouteDel><twTotDel>6.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.246</twSlack><twSrc BELType="FF">count_r_4</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twDest><twTotPathDel>6.647</twTotPathDel><twClkSkew dest = "1.355" src = "1.325">-0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>count_r_4</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>count_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst135</twComp><twBEL>rst135</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>rst135</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst171</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>5.888</twRouteDel><twTotDel>6.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRBU3), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew dest = "0.784" src = "0.616">-0.168</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y11.ADDRBU3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y11.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.380</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRBU1), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "0.784" src = "0.616">-0.168</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y11.ADDRBU1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y11.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRBL3), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew dest = "0.780" src = "0.616">-0.164</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y11.ADDRBL3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y11.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.380</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRBL1), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "0.780" src = "0.616">-0.164</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y11.ADDRBL1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y11.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X71Y57.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.153" src = "0.168">0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rst_d3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRBU14), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew dest = "0.784" src = "0.634">-0.150</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X92Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[13]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_13</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y11.ADDRBU14</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[13]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y11.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRBL14), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew dest = "0.780" src = "0.634">-0.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X92Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[13]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_13</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y11.ADDRBL14</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[13]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y11.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (SLICE_X2Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.743" src = "0.661">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X5Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (SLICE_X90Y58.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew dest = "0.667" src = "0.589">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X88Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[7]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[7]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4 (SLICE_X2Y76.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twTotPathDel>0.512</twTotPathDel><twClkSkew dest = "0.743" src = "0.661">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X5Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;36&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_10_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[10].ODDR/SR" locationPin="OLOGIC_X2Y78.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_11_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[11].ODDR/SR" locationPin="OLOGIC_X2Y79.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_0_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[0].ODDR/SR" locationPin="OLOGIC_X2Y68.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="95"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="3.444" errors="0" errorRollup="0" items="0" itemsRollup="13954"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="6.888" actualRollup="N/A" errors="0" errorRollup="0" items="13954" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="96">0</twUnmetConstCnt><twDataSheet anchorID="97" twNameLen="15"><twClk2SUList anchorID="98" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>6.888</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>13954</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1744</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>6.888</twMinPer><twFootnote number="1" /><twMaxFreq>145.180</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Apr 17 05:06:01 2013 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 613 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
