// Generated by stratus_hls 23.01-s004  (99406.080430)
// Tue Feb  4 15:07:55 2025
// from qkt_macro_handler_hub.cc

`timescale 1ps / 1ps


module qkt_macro_handler_hub_Add_32Ux32U_32U_1( in2, in1, out1 );

    input [31:0] in2;
    input [31:0] in1;
    output [31:0] out1;

    
    // rtl_process:qkt_macro_handler_hub_Add_32Ux32U_32U_1/qkt_macro_handler_hub_Add_32Ux32U_32U_1_thread_1
    assign out1 = in2 + in1;

endmodule


