INFO:sim:172 - Generating IP...
Resolving generics for 'WaveformGenerator'...
Applying external generics to 'WaveformGenerator'...
Delivering associated files for 'WaveformGenerator'...
Generating implementation netlist for 'WaveformGenerator'...
INFO:sim - Pre-processing HDL files for 'WaveformGenerator'...
Running synthesis for 'WaveformGenerator'
ERROR:sim - "D:/GitHub/VHDL_Modules/Digital Snake
   Wing/DAC_Test/ipcore_dir/tmp/./_cg/_dbg/./dds_compiler_v4_0/sin_cos.vhd" line
   228: Real operand is not supported in this context.
ERROR:sim -  Process will terminate. For technical support on this issue, please
   open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'WaveformGenerator'.  Failed executing Tcl
   generator.

Wrote CGP file for project 'WaveformGenerator'.
