[ START MERGED ]
clk_2M5_N_30 clk_2M5
POPtimers/freepcounter/freeprecess_minus_enable_1 POPtimers/freeprecess_minus_enable_6
POPtimers/freepcounter/freeprecess_minus_enable_2 POPtimers/freeprecess_minus_enable_4
POPtimers/freepcounter/freeprecess_minus_enable_3 POPtimers/freeprecess_minus_enable_5
[ END MERGED ]
[ START CLIPPED ]
POPtimers/MW2/sub_103_add_2_17/S0
POPtimers/MW2/sub_103_add_2_17/CO
POPtimers/MW2/sub_103_add_2_15/S1
POPtimers/MW2/sub_103_add_2_15/S0
POPtimers/MW2/sub_103_add_2_13/S1
POPtimers/MW2/sub_103_add_2_13/S0
POPtimers/MW2/sub_103_add_2_11/S1
POPtimers/MW2/sub_103_add_2_11/S0
POPtimers/MW2/sub_103_add_2_9/S1
POPtimers/MW2/sub_103_add_2_9/S0
POPtimers/MW2/sub_103_add_2_7/S1
POPtimers/MW2/sub_103_add_2_7/S0
POPtimers/MW2/sub_103_add_2_5/S1
POPtimers/MW2/sub_103_add_2_5/S0
POPtimers/MW2/sub_103_add_2_3/S1
POPtimers/MW2/sub_103_add_2_3/S0
POPtimers/MW2/sub_103_add_2_1/S1
POPtimers/MW2/sub_103_add_2_1/S0
POPtimers/MW2/sub_103_add_2_1/CI
POPtimers/MW3/sub_105_add_2_17/S0
POPtimers/MW3/sub_105_add_2_17/CO
POPtimers/MW3/sub_105_add_2_15/S1
POPtimers/MW3/sub_105_add_2_15/S0
POPtimers/MW3/sub_105_add_2_13/S1
POPtimers/MW3/sub_105_add_2_13/S0
POPtimers/MW3/sub_105_add_2_11/S1
POPtimers/MW3/sub_105_add_2_11/S0
POPtimers/MW3/sub_105_add_2_9/S1
POPtimers/MW3/sub_105_add_2_9/S0
POPtimers/MW3/sub_105_add_2_7/S1
POPtimers/MW3/sub_105_add_2_7/S0
POPtimers/MW3/sub_105_add_2_5/S1
POPtimers/MW3/sub_105_add_2_5/S0
POPtimers/MW3/sub_105_add_2_3/S1
POPtimers/MW3/sub_105_add_2_3/S0
POPtimers/MW3/sub_105_add_2_1/S1
POPtimers/MW3/sub_105_add_2_1/S0
POPtimers/MW3/sub_105_add_2_1/CI
POPtimers/MW4/sub_107_add_2_17/S0
POPtimers/MW4/sub_107_add_2_17/CO
POPtimers/MW4/sub_107_add_2_15/S1
POPtimers/MW4/sub_107_add_2_15/S0
POPtimers/MW4/sub_107_add_2_13/S1
POPtimers/MW4/sub_107_add_2_13/S0
POPtimers/MW4/sub_107_add_2_11/S1
POPtimers/MW4/sub_107_add_2_11/S0
POPtimers/MW4/sub_107_add_2_9/S1
POPtimers/MW4/sub_107_add_2_9/S0
POPtimers/MW4/sub_107_add_2_7/S1
POPtimers/MW4/sub_107_add_2_7/S0
POPtimers/MW4/sub_107_add_2_5/S1
POPtimers/MW4/sub_107_add_2_5/S0
POPtimers/MW4/sub_107_add_2_3/S1
POPtimers/MW4/sub_107_add_2_3/S0
POPtimers/MW4/sub_107_add_2_1/S1
POPtimers/MW4/sub_107_add_2_1/S0
POPtimers/MW4/sub_107_add_2_1/CI
POPtimers/freepcounter/add_102_13/CO
POPtimers/freepcounter/add_102_1/S0
POPtimers/freepcounter/add_102_1/CI
POPtimers/freepcounter/add_140_13/CO
POPtimers/freepcounter/add_140_1/S0
POPtimers/freepcounter/add_140_1/CI
POPtimers/loopcounter/sub_117_add_2_17/S0
POPtimers/loopcounter/sub_117_add_2_17/CO
POPtimers/loopcounter/sub_117_add_2_15/S1
POPtimers/loopcounter/sub_117_add_2_15/S0
POPtimers/loopcounter/sub_117_add_2_13/S1
POPtimers/loopcounter/sub_117_add_2_13/S0
POPtimers/loopcounter/sub_117_add_2_11/S1
POPtimers/loopcounter/sub_117_add_2_11/S0
POPtimers/loopcounter/sub_117_add_2_9/S1
POPtimers/loopcounter/sub_117_add_2_9/S0
POPtimers/loopcounter/sub_117_add_2_7/S1
POPtimers/loopcounter/sub_117_add_2_7/S0
POPtimers/loopcounter/sub_117_add_2_5/S1
POPtimers/loopcounter/sub_117_add_2_5/S0
POPtimers/loopcounter/sub_117_add_2_3/S1
POPtimers/loopcounter/sub_117_add_2_3/S0
POPtimers/loopcounter/sub_117_add_2_1/S1
POPtimers/loopcounter/sub_117_add_2_1/S0
POPtimers/loopcounter/sub_117_add_2_1/CI
POPtimers/piecounter/sub_4_add_2_17/S1
POPtimers/piecounter/sub_4_add_2_17/CO
POPtimers/piecounter/sub_4_add_2_1/S0
POPtimers/piecounter/sub_4_add_2_1/CI
POPtimers/piecounter/count_15__I_0_122_1/S0
POPtimers/piecounter/count_15__I_0_122_1/CI
POPtimers/piecounter/count_15__I_0_122_17/S1
POPtimers/piecounter/count_15__I_0_122_17/CO
POPtimers/probe1/sub_109_add_2_17/S0
POPtimers/probe1/sub_109_add_2_17/CO
POPtimers/probe1/sub_109_add_2_15/S1
POPtimers/probe1/sub_109_add_2_15/S0
POPtimers/probe1/sub_109_add_2_13/S1
POPtimers/probe1/sub_109_add_2_13/S0
POPtimers/probe1/sub_109_add_2_11/S1
POPtimers/probe1/sub_109_add_2_11/S0
POPtimers/probe1/sub_109_add_2_9/S1
POPtimers/probe1/sub_109_add_2_9/S0
POPtimers/probe1/sub_109_add_2_7/S1
POPtimers/probe1/sub_109_add_2_7/S0
POPtimers/probe1/sub_109_add_2_5/S1
POPtimers/probe1/sub_109_add_2_5/S0
POPtimers/probe1/sub_109_add_2_3/S1
POPtimers/probe1/sub_109_add_2_3/S0
POPtimers/probe1/sub_109_add_2_1/S1
POPtimers/probe1/sub_109_add_2_1/S0
POPtimers/probe1/sub_109_add_2_1/CI
POPtimers/probe2/sub_111_add_2_17/S0
POPtimers/probe2/sub_111_add_2_17/CO
POPtimers/probe2/sub_111_add_2_15/S1
POPtimers/probe2/sub_111_add_2_15/S0
POPtimers/probe2/sub_111_add_2_13/S1
POPtimers/probe2/sub_111_add_2_13/S0
POPtimers/probe2/sub_111_add_2_11/S1
POPtimers/probe2/sub_111_add_2_11/S0
POPtimers/probe2/sub_111_add_2_9/S1
POPtimers/probe2/sub_111_add_2_9/S0
POPtimers/probe2/sub_111_add_2_7/S1
POPtimers/probe2/sub_111_add_2_7/S0
POPtimers/probe2/sub_111_add_2_5/S1
POPtimers/probe2/sub_111_add_2_5/S0
POPtimers/probe2/sub_111_add_2_3/S1
POPtimers/probe2/sub_111_add_2_3/S0
POPtimers/probe2/sub_111_add_2_1/S1
POPtimers/probe2/sub_111_add_2_1/S0
POPtimers/probe2/sub_111_add_2_1/CI
POPtimers/sample2/sub_115_add_2_17/S0
POPtimers/sample2/sub_115_add_2_17/CO
POPtimers/sample2/sub_115_add_2_15/S1
POPtimers/sample2/sub_115_add_2_15/S0
POPtimers/sample2/sub_115_add_2_13/S1
POPtimers/sample2/sub_115_add_2_13/S0
POPtimers/sample2/sub_115_add_2_11/S1
POPtimers/sample2/sub_115_add_2_11/S0
POPtimers/sample2/sub_115_add_2_9/S1
POPtimers/sample2/sub_115_add_2_9/S0
POPtimers/sample2/sub_115_add_2_7/S1
POPtimers/sample2/sub_115_add_2_7/S0
POPtimers/sample2/sub_115_add_2_5/S1
POPtimers/sample2/sub_115_add_2_5/S0
POPtimers/sample2/sub_115_add_2_3/S1
POPtimers/sample2/sub_115_add_2_3/S0
POPtimers/sample2/sub_115_add_2_1/S1
POPtimers/sample2/sub_115_add_2_1/S0
POPtimers/sample2/sub_115_add_2_1/CI
POPtimers/systemcounter/count_142_add_4_17/S1
POPtimers/systemcounter/count_142_add_4_17/CO
POPtimers/systemcounter/count_142_add_4_1/S0
POPtimers/systemcounter/count_142_add_4_1/CI
POPtimers/Startof1stMWpulse_15__I_0_rep_10_add_1_803_add_1_17/S1
POPtimers/Startof1stMWpulse_15__I_0_rep_10_add_1_803_add_1_17/CO
POPtimers/Startof1stMWpulse_15__I_0_rep_10_add_1_803_add_1_1/S0
POPtimers/Startof1stMWpulse_15__I_0_rep_10_add_1_803_add_1_1/CI
POPtimers/add_805_16/CO
POPtimers/add_805_2/S0
POPtimers/add_805_2/CI
POPtimers/add_804_17/S1
POPtimers/add_804_17/CO
POPtimers/add_804_1/S0
POPtimers/add_804_1/CI
POPtimers/add_193_799_add_1_17/S1
POPtimers/add_193_799_add_1_17/CO
POPtimers/add_193_799_add_1_1/S0
POPtimers/add_193_799_add_1_1/CI
POPtimers/add_199_801_add_1_17/S1
POPtimers/add_199_801_add_1_17/CO
POPtimers/add_199_801_add_1_1/S0
POPtimers/add_199_801_add_1_1/CI
POPtimers/add_209_15/S1
POPtimers/add_209_15/CO
POPtimers/add_209_1/S0
POPtimers/add_209_1/CI
POPtimers/add_212_15/S1
POPtimers/add_212_15/CO
POPtimers/add_210_1/S0
POPtimers/add_210_1/CI
POPtimers/add_195_1/S0
POPtimers/add_195_1/CI
POPtimers/add_210_15/S1
POPtimers/add_210_15/CO
POPtimers/add_803_17/S1
POPtimers/add_803_17/CO
POPtimers/Startof1stMWpulse_15__I_0_17/S1
POPtimers/Startof1stMWpulse_15__I_0_17/CO
POPtimers/Endofprobepulse_15__I_0_15/S1
POPtimers/Endofprobepulse_15__I_0_15/CO
POPtimers/Endofprobepulse_15__I_0_1/S0
POPtimers/Endofprobepulse_15__I_0_1/CI
POPtimers/add_214_1/S0
POPtimers/add_214_1/CI
POPtimers/add_803_1/S0
POPtimers/add_803_1/CI
POPtimers/Startof1stMWpulse_15__I_0_1/S0
POPtimers/Startof1stMWpulse_15__I_0_1/CI
POPtimers/add_789_13/CO
POPtimers/add_212_1/S0
POPtimers/add_212_1/CI
POPtimers/add_213_1/S0
POPtimers/add_213_1/CI
POPtimers/add_203_17/S1
POPtimers/add_203_17/CO
POPtimers/add_214_15/S1
POPtimers/add_214_15/CO
POPtimers/add_213_15/CO
POPtimers/add_203_1/S0
POPtimers/add_203_1/CI
POPtimers/add_195_17/S1
POPtimers/add_195_17/CO
POPtimers/add_789_1/S0
POPtimers/add_789_1/CI
slowclocks/count_141_add_4_1/S0
slowclocks/count_141_add_4_1/CI
slowclocks/count_141_add_4_23/CO
[ END CLIPPED ]
[ START OSC ]
clocks/clk_debug 9.85
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.1.454 -- WARNING: Map write only section -- Wed Feb 23 21:04:09 2022

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "pin3_sn" SITE "16" ;
LOCATE COMP "LED_output" SITE "13" ;
LOCATE COMP "pin5" SITE "20" ;
LOCATE COMP "pin9_jtgnb" SITE "26" ;
LOCATE COMP "debug_0" SITE "4" ;
LOCATE COMP "debug_1" SITE "5" ;
LOCATE COMP "debug_2" SITE "8" ;
LOCATE COMP "pump_output" SITE "9" ;
LOCATE COMP "probe_output" SITE "10" ;
LOCATE COMP "MW_output" SITE "11" ;
LOCATE COMP "sample_output" SITE "12" ;
LOCATE COMP "mode_button" SITE "14" ;
LOCATE COMP "load_default_button" SITE "17" ;
LOCATE COMP "tenmegclock" SITE "21" ;
LOCATE COMP "topleft_button" SITE "23" ;
LOCATE COMP "topright_button" SITE "25" ;
LOCATE COMP "bottomleft_button" SITE "27" ;
LOCATE COMP "bottomright_button" SITE "28" ;
FREQUENCY NET "clk_2M5" 2.500000 MHz ;
FREQUENCY NET "clocks/clk_debug" 9.850000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
