#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb  5 20:47:17 2025
# Process ID         : 32252
# Current directory  : H:/Vivado_fpga/PROJECTS/MemoryController
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3716 H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.xpr
# Log file           : H:/Vivado_fpga/PROJECTS/MemoryController/vivado.log
# Journal file       : H:/Vivado_fpga/PROJECTS/MemoryController\vivado.jou
# Running On         : DESKTOP-K6AEKB4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 34141 MB
# Swap memory        : 6174 MB
# Total Virtual      : 40315 MB
# Available Virtual  : 11709 MB
#-----------------------------------------------------------
start_gui
open_project H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sources_1\new\MemoryController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sim_1\new\tb_MemoryController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sim_1\new\tb_MemoryController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sim_1\new\tb_MemoryController.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sources_1\new\MemoryController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sim_1\new\tb_MemoryController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sim_1\new\tb_MemoryController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Vivado_fpga\PROJECTS\MemoryController\MemoryController.srcs\sim_1\new\tb_MemoryController.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_MemoryController'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MemoryController' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MemoryController_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryController
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sim_1/new/tb_MemoryController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MemoryController
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MemoryController_behav xil_defaultlib.tb_MemoryController xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MemoryController_behav xil_defaultlib.tb_MemoryController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" Line 2. Module MemoryController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" Line 2. Module MemoryController doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryController
Compiling module xil_defaultlib.tb_MemoryController
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MemoryController_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MemoryController_behav -key {Behavioral:sim_1:Functional:tb_MemoryController} -tclbatch {tb_MemoryController.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
source tb_MemoryController.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_MemoryController'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MemoryController' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MemoryController_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryController
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sim_1/new/tb_MemoryController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MemoryController
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MemoryController_behav xil_defaultlib.tb_MemoryController xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MemoryController_behav xil_defaultlib.tb_MemoryController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" Line 2. Module MemoryController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" Line 2. Module MemoryController doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryController
Compiling module xil_defaultlib.tb_MemoryController
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MemoryController_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MemoryController_behav -key {Behavioral:sim_1:Functional:tb_MemoryController} -tclbatch {tb_MemoryController.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_MemoryController.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
TEST PASSED: Address 1 matches DEADBEEF.
TEST PASSED: Address 2 matches CAFEBEEF.
$finish called at time : 155 ns : File "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sim_1/new/tb_MemoryController.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MemoryController_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 20:51:45 2025...
