{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445347719365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445347719365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 21:28:39 2015 " "Processing started: Tue Oct 20 21:28:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445347719365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445347719365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445347719365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445347719912 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \"end\" FPGA2AR9331.sv(174) " "Verilog HDL syntax error at FPGA2AR9331.sv(174) near text \"endcase\";  expecting \"end\"" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 174 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1445347720037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2ar9331.sv 0 0 " "Found 0 design units, including 0 entities, in source file fpga2ar9331.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divs.v 3 3 " "Found 3 design units, including 3 entities, in source file divs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720037 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divs_4 " "Found entity 2: Divs_4" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720037 ""} { "Info" "ISGN_ENTITY_NAME" "3 Divs_2 " "Found entity 3: Divs_2" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(79) " "Verilog HDL warning at FPGA2MCU.v(79): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445347720052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cylon_1_ran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cylon_1_ran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cylon_1_ran-SYN " "Found design unit 1: cylon_1_ran-SYN" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/cylon_1_ran.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""} { "Info" "ISGN_ENTITY_NAME" "1 cylon_1_ran " "Found entity 1: cylon_1_ran" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/cylon_1_ran.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 DAC_POLLING.sv(171) " "Verilog HDL Expression warning at DAC_POLLING.sv(171): truncated literal to match 5 bits" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 171 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1445347720990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_polling.sv 2 2 " "Found 2 design units, including 2 entities, in source file dac_polling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_POLLING " "Found entity 1: DAC_POLLING" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_OUT " "Found entity 2: SPI_OUT" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 5 5 " "Found 5 design units, including 5 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_BAUD_GEN " "Found entity 2: UART_BAUD_GEN" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TXD " "Found entity 3: UART_TXD" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_RXD " "Found entity 4: UART_RXD" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART2REG " "Found entity 5: UART2REG" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347720990 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ADC.sv(77) " "Verilog HDL Module Instantiation warning at ADC.sv(77): ignored dangling comma in List of Port Connections" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1445347721006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEN len ADC.sv(51) " "Verilog HDL Declaration information at ADC.sv(51): object \"LEN\" differs only in case from object \"len\" in the same scope" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445347721006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.sv 3 3 " "Found 3 design units, including 3 entities, in source file adc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347721006 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_TRIGGER " "Found entity 2: ADC_TRIGGER" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347721006 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_FIFO_CONTROL " "Found entity 3: ADC_FIFO_CONTROL" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347721006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347721006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_FIFO " "Found entity 1: ADC_FIFO" {  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445347721006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445347721006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445347721146 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445347721256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 20 21:28:41 2015 " "Processing ended: Tue Oct 20 21:28:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445347721256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445347721256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445347721256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445347721256 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445347721896 ""}
