// Copyright (C) 1991-2003 Altera Corporation
// Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
// support information,  device programming or simulation file,  and any other
// associated  documentation or information  provided by  Altera  or a partner
// under  Altera's   Megafunction   Partnership   Program  may  be  used  only
// to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
// other  use  of such  megafunction  design,  netlist,  support  information,
// device programming or simulation file,  or any other  related documentation
// or information  is prohibited  for  any  other purpose,  including, but not
// limited to  modification,  reverse engineering,  de-compiling, or use  with
// any other  silicon devices,  unless such use is  explicitly  licensed under
// a separate agreement with  Altera  or a megafunction partner.  Title to the
// intellectual property,  including patents,  copyrights,  trademarks,  trade
// secrets,  or maskworks,  embodied in any such megafunction design, netlist,
// support  information,  device programming or simulation file,  or any other
// related documentation or information provided by  Altera  or a megafunction
// partner, remains with Altera, the megafunction partner, or their respective
// licensors. No other licenses, including any licenses needed under any third
// party's intellectual property, are provided herein.


// 
// Device: Altera EP1S30F780C5 Package FBGA780
// 

// 
// This SDF file should be used for ModelSim (VHDL output from Quartus II) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "lib_compile_test")
  (DATE "03/05/2004 12:56:55")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 3.0 Build 199 06/26/2003 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratix_asynch_io" )
    (INSTANCE dip_a1_a_aI.inst1 )
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1038:1038:1038) (1038:1038:1038) )
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io" )
    (INSTANCE dip_a0_a_aI.inst1 )
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1038:1038:1038) (1038:1038:1038) )
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io" )
    (INSTANCE led_a1_a_aI.inst1 )
    (DELAY
      (ABSOLUTE
        (PORT datain (1054:1054:1054) (1054:1054:1054) )
        (IOPATH datain padio (2374:2374:2374) (2374:2374:2374) )
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io" )
    (INSTANCE led_a0_a_aI.inst1 )
    (DELAY
      (ABSOLUTE
        (PORT datain (1056:1056:1056) (1056:1056:1056) )
        (IOPATH datain padio (2374:2374:2374) (2374:2374:2374) )
      )
    )
  )
)
