/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[136] ^ in_data[160];
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_1z[1];
  assign celloutsig_1_9z = celloutsig_1_5z ^ celloutsig_1_4z[12];
  assign celloutsig_1_12z = celloutsig_1_6z ^ celloutsig_1_11z;
  assign celloutsig_1_13z = celloutsig_1_0z[5] ^ celloutsig_1_7z;
  assign celloutsig_0_7z = _00_ ^ celloutsig_0_6z[1];
  assign celloutsig_0_10z = celloutsig_0_3z[4] ^ celloutsig_0_0z[15];
  assign celloutsig_0_11z = celloutsig_0_0z[10] ^ celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_7z ^ _01_;
  assign celloutsig_0_13z = celloutsig_0_8z[0] ^ celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_11z ^ celloutsig_0_8z[8];
  assign celloutsig_0_2z = celloutsig_0_0z[5] ^ celloutsig_0_0z[12];
  reg [7:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 8'h00;
    else _15_ <= in_data[39:32];
  assign { _02_[9:4], _01_, _00_ } = _15_;
  assign celloutsig_0_30z = celloutsig_0_3z[10:8] >= { celloutsig_0_18z[4:3], celloutsig_0_11z };
  assign celloutsig_0_31z = celloutsig_0_20z >= { celloutsig_0_23z[6], celloutsig_0_6z };
  assign celloutsig_0_55z = { celloutsig_0_39z[5:1], celloutsig_0_14z } >= { celloutsig_0_18z[4:1], celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_49z };
  assign celloutsig_1_2z = { in_data[170:143], celloutsig_1_1z, celloutsig_1_0z } >= { in_data[188:167], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[8:3] >= { celloutsig_1_1z[4:0], celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_1z[9:1] >= in_data[178:170];
  assign celloutsig_1_11z = { in_data[150:131], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z } >= { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_4z[11:9], celloutsig_1_1z } >= { celloutsig_1_4z[9:3], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_7z } >= in_data[120:116];
  assign celloutsig_1_19z = { celloutsig_1_0z[3:0], celloutsig_1_10z, celloutsig_1_11z } >= { celloutsig_1_10z[1], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_9z = { celloutsig_0_6z[0], _02_[9:4], _01_, _00_, celloutsig_0_3z } >= { in_data[84], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z } >= { celloutsig_0_8z[15:10], celloutsig_0_18z };
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_0z[19:9] : celloutsig_0_0z[15:5];
  assign celloutsig_0_39z = celloutsig_0_1z[1] ? { celloutsig_0_29z[8:2], celloutsig_0_31z } : { celloutsig_0_16z[11:5], celloutsig_0_2z };
  assign celloutsig_0_49z = celloutsig_0_24z ? { celloutsig_0_21z[2], celloutsig_0_1z } : celloutsig_0_39z[7:3];
  assign celloutsig_1_0z = in_data[180] ? in_data[172:167] : in_data[140:135];
  assign celloutsig_1_1z = in_data[121] ? { in_data[129:122], 1'h1, in_data[120:119] } : { celloutsig_1_0z[5:1], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[149] ? { in_data[138:127], celloutsig_1_2z } : in_data[120:108];
  assign celloutsig_1_8z = celloutsig_1_0z[1] ? { celloutsig_1_4z[4], celloutsig_1_3z, celloutsig_1_6z } : { celloutsig_1_0z[3:2], 1'h0 };
  assign celloutsig_1_10z = celloutsig_1_3z ? celloutsig_1_1z[5:1] : celloutsig_1_4z[5:1];
  assign celloutsig_1_15z = celloutsig_1_10z[1] ? { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_12z } : { celloutsig_1_4z[3:1], celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_3z[1] ? { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_13z } : { celloutsig_0_5z[4:0], celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_1z[3] ? { celloutsig_0_8z[4:3], celloutsig_0_2z } : { celloutsig_0_3z[8:7], celloutsig_0_13z };
  assign celloutsig_0_16z = celloutsig_0_9z ? { celloutsig_0_0z[21:19], _02_[9:4], _01_, _00_, celloutsig_0_13z, celloutsig_0_7z } : in_data[28:16];
  assign celloutsig_0_18z = in_data[64] ? celloutsig_0_5z[5:1] : { celloutsig_0_16z[10:8], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_21z = in_data[49] ? { celloutsig_0_19z, _02_[9:4], _01_, _00_ } : { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_29z = celloutsig_0_13z ? celloutsig_0_16z[10:0] : { celloutsig_0_18z[3:0], celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[44:22] << in_data[86:64];
  assign celloutsig_0_54z = { celloutsig_0_15z[1:0], celloutsig_0_5z, celloutsig_0_24z } << { celloutsig_0_23z[9:2], celloutsig_0_10z };
  assign celloutsig_0_5z = { _02_[8:4], _01_ } << celloutsig_0_3z[6:1];
  assign celloutsig_0_6z = celloutsig_0_3z[8:6] << celloutsig_0_5z[2:0];
  assign celloutsig_1_14z = in_data[152:149] << { celloutsig_1_1z[4:2], celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[171:155], celloutsig_1_16z } << { celloutsig_1_4z[11:5], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_8z = { _02_[7:4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } << in_data[70:54];
  assign celloutsig_0_1z = celloutsig_0_0z[19:16] << in_data[57:54];
  assign celloutsig_0_20z = { celloutsig_0_5z[2], celloutsig_0_15z } << { celloutsig_0_6z[1:0], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_8z[10:2], celloutsig_0_12z } << celloutsig_0_3z[9:0];
  assign { _02_[23:10], _02_[3:2] } = { celloutsig_0_5z[5:2], celloutsig_0_23z, _01_, _00_ };
  assign { out_data[145:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
