{"vcs1":{"timestamp_begin":1682217817.909225102, "rt":0.77, "ut":0.23, "st":0.11}}
{"vcselab":{"timestamp_begin":1682217818.711552919, "rt":0.99, "ut":0.20, "st":0.26}}
{"link":{"timestamp_begin":1682217819.728493752, "rt":1.93, "ut":0.08, "st":1.48}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682217817.620381097}
{"VCS_COMP_START_TIME": 1682217817.620381097}
{"VCS_COMP_END_TIME": 1682217822.224992464}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340820}}
{"stitch_vcselab": {"peak_mem": 238988}}
