# Generated by Yosys 0.18+10 (git sha1 8ecc445e4, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model and2
.inputs a b clk[0] clk[1] reset
.outputs c out
.names $false
.names $true
1
.names $undef
.subckt fabric_and2 \$iopadmap$a=\$iopadmap$a \$iopadmap$b=\$iopadmap$b \$iopadmap$c=\$iopadmap$c \$iopadmap$reset=\$iopadmap$reset intr_wire499[0]=intr_wire499[0] intr_wire499[1]=intr_wire499[1] out=out
.subckt CLK_BUF I=$auto$rs_design_edit.cc:682:execute$2.io_clk[0] O=$auto$rs_design_edit.cc:682:execute$2.intr_wire499[0]
.subckt CLK_BUF I=$auto$rs_design_edit.cc:682:execute$2.io_clk[1] O=$auto$rs_design_edit.cc:682:execute$2.intr_wire499[1]
.subckt I_BUF EN=$true I=$auto$rs_design_edit.cc:682:execute$2.a O=$auto$rs_design_edit.cc:682:execute$2.$iopadmap$a
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=$auto$rs_design_edit.cc:682:execute$2.b O=$auto$rs_design_edit.cc:682:execute$2.$iopadmap$b
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$auto$rs_design_edit.cc:682:execute$2.$iopadmap$c O=$auto$rs_design_edit.cc:682:execute$2.c
.subckt I_BUF EN=$true I=$auto$rs_design_edit.cc:682:execute$2.clk[0] O=$auto$rs_design_edit.cc:682:execute$2.io_clk[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=$auto$rs_design_edit.cc:682:execute$2.clk[1] O=$auto$rs_design_edit.cc:682:execute$2.io_clk[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=$auto$rs_design_edit.cc:682:execute$2.reset O=$auto$rs_design_edit.cc:682:execute$2.$iopadmap$reset
.param WEAK_KEEPER "NONE"
.names $auto$rs_design_edit.cc:682:execute$2.$iopadmap$a \$iopadmap$a
1 1
.names $auto$rs_design_edit.cc:682:execute$2.$iopadmap$b \$iopadmap$b
1 1
.names \$iopadmap$c $auto$rs_design_edit.cc:682:execute$2.$iopadmap$c
1 1
.names $auto$rs_design_edit.cc:682:execute$2.$iopadmap$reset \$iopadmap$reset
1 1
.names a $auto$rs_design_edit.cc:682:execute$2.a
1 1
.names b $auto$rs_design_edit.cc:682:execute$2.b
1 1
.names $auto$rs_design_edit.cc:682:execute$2.c c
1 1
.names clk[0] $auto$rs_design_edit.cc:682:execute$2.clk[0]
1 1
.names clk[1] $auto$rs_design_edit.cc:682:execute$2.clk[1]
1 1
.names $auto$rs_design_edit.cc:682:execute$2.intr_wire499[0] intr_wire499[0]
1 1
.names $auto$rs_design_edit.cc:682:execute$2.intr_wire499[1] intr_wire499[1]
1 1
.names reset $auto$rs_design_edit.cc:682:execute$2.reset
1 1
.end
