// Seed: 2181219911
module module_0 #(
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd56
) (
    input id_1,
    input logic _id_2
    , _id_3,
    input id_4
);
  assign id_2 = id_1;
  assign id_1 = 1 == 1;
  always @(posedge 'b0 or posedge 1) @(posedge id_1[id_3 : id_2]) #1 id_2 <= id_2;
  logic id_5;
  assign id_1 = id_3;
endmodule
