// Seed: 2499002607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_7, id_8;
  assign module_1.id_4 = 0;
  id_9 :
  assert property (@(*) 1) id_7 <= id_8;
  wire id_10;
  assign id_8 = id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output wor id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    output tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    id_15,
    input uwire id_11,
    output tri1 id_12,
    input wire id_13
);
  tri1 id_16 = (id_3 + -1);
  wire id_17;
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15
  );
  wire id_18, id_19;
endmodule
