--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17048 paths analyzed, 1332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.955ns.
--------------------------------------------------------------------------------

Paths for end point w1_index_2 (SLICE_X40Y52.G2), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd16 (FF)
  Destination:          w1_index_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.912ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.149 - 0.152)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd16 to w1_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y68.XQ      Tcko                  0.592   state0_FSM_FFd16
                                                       state0_FSM_FFd16
    SLICE_X48Y69.F2      net (fanout=10)       1.184   state0_FSM_FFd16
    SLICE_X48Y69.X       Tilo                  0.759   w0_index_or0000112
                                                       w0_index_or0000112
    SLICE_X46Y70.F1      net (fanout=1)        1.015   w0_index_or0000112
    SLICE_X46Y70.X       Tilo                  0.759   N218
                                                       w0_index_or0000127_SW0
    SLICE_X47Y71.F4      net (fanout=1)        0.023   N218
    SLICE_X47Y71.X       Tilo                  0.704   N6
                                                       w0_index_or0000127
    SLICE_X43Y69.G2      net (fanout=3)        0.966   N6
    SLICE_X43Y69.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X40Y52.G2      net (fanout=16)       2.314   N0
    SLICE_X40Y52.CLK     Tgck                  0.892   w1_index<3>
                                                       w1_index_mux0000<12>1
                                                       w1_index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.912ns (4.410ns logic, 5.502ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd12 (FF)
  Destination:          w1_index_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.149 - 0.152)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd12 to w1_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.XQ      Tcko                  0.591   state0_FSM_FFd12
                                                       state0_FSM_FFd12
    SLICE_X48Y69.F4      net (fanout=6)        1.062   state0_FSM_FFd12
    SLICE_X48Y69.X       Tilo                  0.759   w0_index_or0000112
                                                       w0_index_or0000112
    SLICE_X46Y70.F1      net (fanout=1)        1.015   w0_index_or0000112
    SLICE_X46Y70.X       Tilo                  0.759   N218
                                                       w0_index_or0000127_SW0
    SLICE_X47Y71.F4      net (fanout=1)        0.023   N218
    SLICE_X47Y71.X       Tilo                  0.704   N6
                                                       w0_index_or0000127
    SLICE_X43Y69.G2      net (fanout=3)        0.966   N6
    SLICE_X43Y69.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X40Y52.G2      net (fanout=16)       2.314   N0
    SLICE_X40Y52.CLK     Tgck                  0.892   w1_index<3>
                                                       w1_index_mux0000<12>1
                                                       w1_index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.789ns (4.409ns logic, 5.380ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd20 (FF)
  Destination:          w1_index_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.281ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.149 - 0.152)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd20 to w1_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   state0_FSM_FFd20
                                                       state0_FSM_FFd20
    SLICE_X48Y69.F1      net (fanout=4)        0.554   state0_FSM_FFd20
    SLICE_X48Y69.X       Tilo                  0.759   w0_index_or0000112
                                                       w0_index_or0000112
    SLICE_X46Y70.F1      net (fanout=1)        1.015   w0_index_or0000112
    SLICE_X46Y70.X       Tilo                  0.759   N218
                                                       w0_index_or0000127_SW0
    SLICE_X47Y71.F4      net (fanout=1)        0.023   N218
    SLICE_X47Y71.X       Tilo                  0.704   N6
                                                       w0_index_or0000127
    SLICE_X43Y69.G2      net (fanout=3)        0.966   N6
    SLICE_X43Y69.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X40Y52.G2      net (fanout=16)       2.314   N0
    SLICE_X40Y52.CLK     Tgck                  0.892   w1_index<3>
                                                       w1_index_mux0000<12>1
                                                       w1_index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.281ns (4.409ns logic, 4.872ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_2 (SLICE_X42Y102.G1), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_14 (FF)
  Destination:          c1/w0_index_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.843ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_14 to c1/w0_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y106.YQ     Tcko                  0.587   c1/w0_index<15>
                                                       c1/w0_index_14
    SLICE_X41Y110.F1     net (fanout=3)        1.128   c1/w0_index<14>
    SLICE_X41Y110.COUT   Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.F2     net (fanout=8)        0.818   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.X      Tilo                  0.759   c1/state_cmp_eq00001
                                                       c1/state_cmp_eq0000_1
    SLICE_X44Y107.F3     net (fanout=1)        0.586   c1/state_cmp_eq00001
    SLICE_X44Y107.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X45Y109.G1     net (fanout=2)        0.568   c1/w0_index_mux0000<0>143
    SLICE_X45Y109.Y      Tilo                  0.704   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145_1
    SLICE_X42Y102.G1     net (fanout=13)       1.476   c1/w0_index_mux0000<0>145
    SLICE_X42Y102.CLK    Tgck                  0.892   c1/w0_index<3>
                                                       c1/w0_index_mux0000<2>1
                                                       c1/w0_index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.843ns (5.267ns logic, 4.576ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_15 (FF)
  Destination:          c1/w0_index_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.828ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_15 to c1/w0_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y106.XQ     Tcko                  0.591   c1/w0_index<15>
                                                       c1/w0_index_15
    SLICE_X41Y110.F2     net (fanout=3)        1.109   c1/w0_index<15>
    SLICE_X41Y110.COUT   Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.F2     net (fanout=8)        0.818   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.X      Tilo                  0.759   c1/state_cmp_eq00001
                                                       c1/state_cmp_eq0000_1
    SLICE_X44Y107.F3     net (fanout=1)        0.586   c1/state_cmp_eq00001
    SLICE_X44Y107.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X45Y109.G1     net (fanout=2)        0.568   c1/w0_index_mux0000<0>143
    SLICE_X45Y109.Y      Tilo                  0.704   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145_1
    SLICE_X42Y102.G1     net (fanout=13)       1.476   c1/w0_index_mux0000<0>145
    SLICE_X42Y102.CLK    Tgck                  0.892   c1/w0_index<3>
                                                       c1/w0_index_mux0000<2>1
                                                       c1/w0_index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (5.271ns logic, 4.557ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_2 (FF)
  Destination:          c1/w0_index_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_2 to c1/w0_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.YQ     Tcko                  0.652   c1/w0_index<3>
                                                       c1/w0_index_2
    SLICE_X41Y110.G1     net (fanout=3)        1.160   c1/w0_index<2>
    SLICE_X41Y110.COUT   Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.F2     net (fanout=8)        0.818   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.X      Tilo                  0.759   c1/state_cmp_eq00001
                                                       c1/state_cmp_eq0000_1
    SLICE_X44Y107.F3     net (fanout=1)        0.586   c1/state_cmp_eq00001
    SLICE_X44Y107.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X45Y109.G1     net (fanout=2)        0.568   c1/w0_index_mux0000<0>143
    SLICE_X45Y109.Y      Tilo                  0.704   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145_1
    SLICE_X42Y102.G1     net (fanout=13)       1.476   c1/w0_index_mux0000<0>145
    SLICE_X42Y102.CLK    Tgck                  0.892   c1/w0_index<3>
                                                       c1/w0_index_mux0000<2>1
                                                       c1/w0_index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (5.171ns logic, 4.608ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_22 (SLICE_X40Y111.G1), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_14 (FF)
  Destination:          c1/w0_index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_14 to c1/w0_index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y106.YQ     Tcko                  0.587   c1/w0_index<15>
                                                       c1/w0_index_14
    SLICE_X41Y110.F1     net (fanout=3)        1.128   c1/w0_index<14>
    SLICE_X41Y110.COUT   Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.F2     net (fanout=8)        0.818   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.X      Tilo                  0.759   c1/state_cmp_eq00001
                                                       c1/state_cmp_eq0000_1
    SLICE_X44Y107.F3     net (fanout=1)        0.586   c1/state_cmp_eq00001
    SLICE_X44Y107.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X45Y109.G1     net (fanout=2)        0.568   c1/w0_index_mux0000<0>143
    SLICE_X45Y109.Y      Tilo                  0.704   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145_1
    SLICE_X40Y111.G1     net (fanout=13)       1.368   c1/w0_index_mux0000<0>145
    SLICE_X40Y111.CLK    Tgck                  0.892   c1/w0_index<23>
                                                       c1/w0_index_mux0000<22>1
                                                       c1/w0_index_22
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (5.267ns logic, 4.468ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_15 (FF)
  Destination:          c1/w0_index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.720ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_15 to c1/w0_index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y106.XQ     Tcko                  0.591   c1/w0_index<15>
                                                       c1/w0_index_15
    SLICE_X41Y110.F2     net (fanout=3)        1.109   c1/w0_index<15>
    SLICE_X41Y110.COUT   Topcyf                1.162   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<2>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.F2     net (fanout=8)        0.818   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.X      Tilo                  0.759   c1/state_cmp_eq00001
                                                       c1/state_cmp_eq0000_1
    SLICE_X44Y107.F3     net (fanout=1)        0.586   c1/state_cmp_eq00001
    SLICE_X44Y107.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X45Y109.G1     net (fanout=2)        0.568   c1/w0_index_mux0000<0>143
    SLICE_X45Y109.Y      Tilo                  0.704   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145_1
    SLICE_X40Y111.G1     net (fanout=13)       1.368   c1/w0_index_mux0000<0>145
    SLICE_X40Y111.CLK    Tgck                  0.892   c1/w0_index<23>
                                                       c1/w0_index_mux0000<22>1
                                                       c1/w0_index_22
    -------------------------------------------------  ---------------------------
    Total                                      9.720ns (5.271ns logic, 4.449ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_2 (FF)
  Destination:          c1/w0_index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.048 - 0.055)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_2 to c1/w0_index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y102.YQ     Tcko                  0.652   c1/w0_index<3>
                                                       c1/w0_index_2
    SLICE_X41Y110.G1     net (fanout=3)        1.160   c1/w0_index<2>
    SLICE_X41Y110.COUT   Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X41Y111.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.F2     net (fanout=8)        0.818   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X42Y110.X      Tilo                  0.759   c1/state_cmp_eq00001
                                                       c1/state_cmp_eq0000_1
    SLICE_X44Y107.F3     net (fanout=1)        0.586   c1/state_cmp_eq00001
    SLICE_X44Y107.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X45Y109.G1     net (fanout=2)        0.568   c1/w0_index_mux0000<0>143
    SLICE_X45Y109.Y      Tilo                  0.704   c1/w0_index<9>
                                                       c1/w0_index_mux0000<0>145_1
    SLICE_X40Y111.G1     net (fanout=13)       1.368   c1/w0_index_mux0000<0>145
    SLICE_X40Y111.CLK    Tgck                  0.892   c1/w0_index<23>
                                                       c1/w0_index_mux0000<22>1
                                                       c1/w0_index_22
    -------------------------------------------------  ---------------------------
    Total                                      9.671ns (5.171ns logic, 4.500ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd3 (SLICE_X79Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state1_FSM_FFd4 (FF)
  Destination:          state1_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state1_FSM_FFd4 to state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.YQ      Tcko                  0.470   state1_FSM_FFd3
                                                       state1_FSM_FFd4
    SLICE_X79Y57.BX      net (fanout=4)        0.405   state1_FSM_FFd4
    SLICE_X79Y57.CLK     Tckdi       (-Th)    -0.093   state1_FSM_FFd3
                                                       state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point i_0 (SLICE_X65Y96.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_0 (FF)
  Destination:          i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_0 to i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y96.YQ      Tcko                  0.470   i<0>
                                                       i_0
    SLICE_X65Y96.BY      net (fanout=2)        0.398   i<0>
    SLICE_X65Y96.CLK     Tckdi       (-Th)    -0.135   i<0>
                                                       i_0
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.605ns logic, 0.398ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd38 (SLICE_X42Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd39 (FF)
  Destination:          state0_FSM_FFd38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd39 to state0_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y71.YQ      Tcko                  0.470   state0_FSM_FFd40
                                                       state0_FSM_FFd39
    SLICE_X42Y69.BY      net (fanout=3)        0.404   state0_FSM_FFd39
    SLICE_X42Y69.CLK     Tckdi       (-Th)    -0.152   state0_FSM_FFd38
                                                       state0_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.622ns logic, 0.404ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<8>/SR
  Logical resource: Registers/cmd_reg_8/SR
  Location pin: SLICE_X89Y32.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<8>/SR
  Logical resource: Registers/cmd_reg_8/SR
  Location pin: SLICE_X89Y32.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<9>/SR
  Logical resource: Registers/cmd_reg_9/SR
  Location pin: SLICE_X91Y40.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 42.333 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 776 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.247ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X44Y53.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          21.167ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 21.166ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y38.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X47Y55.F2      net (fanout=16)       1.725   inst_ov7670capt1/latched_vsync
    SLICE_X47Y55.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X44Y53.CE      net (fanout=8)        1.438   inst_ov7670capt1/address_not0001
    SLICE_X44Y53.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.911ns logic, 3.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          42.333ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 rising at 0.000ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X47Y55.F4      net (fanout=21)       1.560   inst_ov7670capt1/we_reg
    SLICE_X47Y55.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X44Y53.CE      net (fanout=8)        1.438   inst_ov7670capt1/address_not0001
    SLICE_X44Y53.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (1.911ns logic, 2.998ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_6 (SLICE_X44Y53.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          21.167ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 21.166ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y38.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X47Y55.F2      net (fanout=16)       1.725   inst_ov7670capt1/latched_vsync
    SLICE_X47Y55.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X44Y53.CE      net (fanout=8)        1.438   inst_ov7670capt1/address_not0001
    SLICE_X44Y53.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.911ns logic, 3.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          42.333ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 rising at 0.000ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X47Y55.F4      net (fanout=21)       1.560   inst_ov7670capt1/we_reg
    SLICE_X47Y55.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X44Y53.CE      net (fanout=8)        1.438   inst_ov7670capt1/address_not0001
    SLICE_X44Y53.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (1.911ns logic, 2.998ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_9 (SLICE_X44Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          21.167ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 21.166ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y38.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X47Y55.F2      net (fanout=16)       1.725   inst_ov7670capt1/latched_vsync
    SLICE_X47Y55.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X44Y52.CE      net (fanout=8)        1.438   inst_ov7670capt1/address_not0001
    SLICE_X44Y52.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.911ns logic, 3.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          42.333ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 rising at 0.000ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y51.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X47Y55.F4      net (fanout=21)       1.560   inst_ov7670capt1/we_reg
    SLICE_X47Y55.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X44Y52.CE      net (fanout=8)        1.438   inst_ov7670capt1/address_not0001
    SLICE_X44Y52.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (1.911ns logic, 2.998ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 42.333 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.104 - 0.099)
  Source Clock:         ov7670_pclk1buf1 rising at 42.333ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y50.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<15>
                                                       inst_ov7670capt1/d_latch_15
    RAMB16_X1Y5.DIA0     net (fanout=3)        0.753   inst_ov7670capt1/d_latch<15>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.348ns logic, 0.753ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y7.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.211 - 0.192)
  Source Clock:         ov7670_pclk1buf1 rising at 42.333ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y51.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_11
    RAMB16_X1Y7.DIA11    net (fanout=3)        0.779   inst_ov7670capt1/d_latch<11>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.348ns logic, 0.779ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y7.DIA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_10 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.211 - 0.192)
  Source Clock:         ov7670_pclk1buf1 rising at 42.333ns
  Destination Clock:    ov7670_pclk1buf1 rising at 42.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_10 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y51.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_10
    RAMB16_X1Y7.DIA10    net (fanout=3)        0.794   inst_ov7670capt1/d_latch<10>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.396ns logic, 0.794ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 42.333 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 39.141ns (period - (min low pulse limit / (low pulse / period)))
  Period: 42.333ns
  Low pulse: 21.166ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X47Y54.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 39.141ns (period - (min high pulse limit / (high pulse / period)))
  Period: 42.333ns
  High pulse: 21.166ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X47Y54.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 39.141ns (period - (min low pulse limit / (low pulse / period)))
  Period: 42.333ns
  Low pulse: 21.166ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X47Y54.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.955|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.573|    5.124|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17824 paths, 0 nets, and 3621 connections

Design statistics:
   Minimum period:  10.247ns{1}   (Maximum frequency:  97.590MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 13 14:28:28 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



