

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sun Dec  1 11:47:02 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.878|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  52585|  52585|  52585|  52585|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  52584|  52584|      1878|          -|          -|    28|    no    |
        | + Loop 1.1      |   1876|   1876|        67|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    245|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      15|      4|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     170|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     185|    353|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_1_1_U65  |network_mul_mul_15s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_4_w_s_U  |pointwise_conv2d_fix_4_SeparableConv2D_4_w_s  |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_233_p2       |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_243_p2     |     +    |      0|  0|  19|          10|          14|
    |out_h_2_fu_153_p2      |     +    |      0|  0|  15|           5|           1|
    |out_w_2_fu_199_p2      |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_249_p2         |     +    |      0|  0|  19|          14|          14|
    |tmp_27_cast_fu_307_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_4_fu_301_p2        |     +    |      0|  0|  23|          15|          16|
    |tmp_7_fu_258_p2        |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_213_p2          |     +    |      0|  0|  13|          11|          11|
    |tmp_s_fu_292_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_1_fu_183_p2        |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_193_p2    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_147_p2    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_227_p2     |   icmp   |      0|  0|  11|           5|           6|
    |p_tmp_s_fu_321_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 245|         138|         130|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  44|          9|    1|          9|
    |in_d_reg_125           |   9|          2|    5|         10|
    |out_h_reg_90           |   9|          2|    5|         10|
    |out_w_reg_101          |   9|          2|    5|         10|
    |output_load_1_reg_112  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul_reg_136        |   9|          2|   14|         28|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 104|         22|   62|        147|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_4_w_3_reg_405  |  15|   0|   15|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |in_d_1_reg_380                 |   5|   0|    5|          0|
    |in_d_reg_125                   |   5|   0|    5|          0|
    |input_load_reg_400             |  16|   0|   16|          0|
    |next_mul_reg_385               |  14|   0|   14|          0|
    |out_h_2_reg_344                |   5|   0|    5|          0|
    |out_h_reg_90                   |   5|   0|    5|          0|
    |out_w_2_reg_362                |   5|   0|    5|          0|
    |out_w_reg_101                  |   5|   0|    5|          0|
    |output_addr_reg_372            |  14|   0|   14|          0|
    |output_load_1_reg_112          |  16|   0|   16|          0|
    |phi_mul_reg_136                |  14|   0|   14|          0|
    |tmp_11_reg_410                 |  16|   0|   16|          0|
    |tmp_1_reg_349                  |   9|   0|   11|          2|
    |tmp_22_cast_reg_354            |  13|   0|   15|          2|
    |tmp_23_cast4_reg_367           |   5|   0|   14|          9|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 170|   0|  183|         13|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

