{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a name=\"top\"></a><img src=\"source/SpinalHDL.png\" alt=\"SpinalHDL based on Scala\" style=\"width:320px;\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "  Before running Spinal HDL code, be sure to load SpinalHDL Libraries  \n",
    "**Note** : This may be a little slow when the first time load, please wait a moment to download Lib from remote.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mpath\u001b[39m: \u001b[32mString\u001b[39m = \u001b[32m\"E:\\\\GitHub\\\\SpinalHDL\\\\Spinal-bootcamp/source/load-spinal.sc\"\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-spinal.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Rules\n",
    "\n",
    "- **Spinal never force IO Bundle**\n",
    " ```scala\n",
    " class Top extends Component{\n",
    "   val a = in UInts(8 bits)\n",
    "   val IO = new Bundle{        //IO bundle is not necessary\n",
    "     val b = in UInts(8 bits) \n",
    "   }\n",
    " }\n",
    " ```\n",
    "- **Spinal never force instantiation by Module keywords**\n",
    " ```scala \n",
    "  class Top extends Component{\n",
    "     val cpu = new MyCpu(mycpuconfig) //no need Module(new Mycpu(...))\n",
    "  }\n",
    " ```\n",
    "- **Spinal nerver remove unused named signals**\n",
    "\n",
    "  SpinalHDL left theme to EDA tools, somethimes a named unused signals is convinent for wave debug.  \n",
    "  It will not cause additional problems, EDA tools will optimize it.\n",
    " ```scala \n",
    "  class Top extends Component{\n",
    "     val unused1 = Bits(8 bits)\n",
    "     val unused2 = unsued1\n",
    "  }\n",
    "  ```\n",
    "  but output signal without driving will not allow ,this will cause exception\n",
    "  ```scala \n",
    "  class Top extends Component{\n",
    "     val unassigned = out Bits(8 bits) //not allow, cuase exception\n",
    "  }\n",
    "  ```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "SpinalHDL will never make any form restrictions， **SpinalHDL emphasize same in essence, not in form**  \n",
    "io signal allow appear anywhere under the scope of component.\n",
    "\n",
    "**So, Why Not:**"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "cmd2.sc:3: missing argument list for method Bool in trait IODirection\n",
      "Unapplied methods are only converted to functions when a function type is expected.\n",
      "You can make this conversion explicit by writing `Bool _` or `Bool(_)` instead of `Bool`.\n",
      "   out(ram.readWriteSync(in UInt(4 bit),in Bits(4 bit),in Bool,in Bool))\n",
      "                                                          ^cmd2.sc:3: missing argument list for method Bool in trait IODirection\n",
      "Unapplied methods are only converted to functions when a function type is expected.\n",
      "You can make this conversion explicit by writing `Bool _` or `Bool(_)` instead of `Bool`.\n",
      "   out(ram.readWriteSync(in UInt(4 bit),in Bits(4 bit),in Bool,in Bool))\n",
      "                                                                  ^cmd2.sc:4: missing argument list for method Bool in trait IODirection\n",
      "Unapplied methods are only converted to functions when a function type is expected.\n",
      "You can make this conversion explicit by writing `Bool _` or `Bool(_)` instead of `Bool`.\n",
      "   out(ram.readWriteSync(in UInt(4 bit),in Bits(4 bit),in Bool,in Bool))\n",
      "                                                          ^cmd2.sc:4: missing argument list for method Bool in trait IODirection\n",
      "Unapplied methods are only converted to functions when a function type is expected.\n",
      "You can make this conversion explicit by writing `Bool _` or `Bool(_)` instead of `Bool`.\n",
      "   out(ram.readWriteSync(in UInt(4 bit),in Bits(4 bit),in Bool,in Bool))\n",
      "                                                                  ^Compilation Failed"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "Compilation Failed"
     ]
    }
   ],
   "source": [
    "class WhyNot extends Component{\n",
    "   val ram = Mem(Bits(4 bit),16)\n",
    "   out(ram.readWriteSync(in UInt(4 bit),in Bits(4 bit),in Bool,in Bool))\n",
    "   out(ram.readWriteSync(in UInt(4 bit),in Bits(4 bit),in Bool,in Bool))\n",
    "}\n",
    "showRtl(new WhyNot)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## SpinlHDL Data Type\n",
    "The language provides 5 base types and 2 composite types that can be used.\n",
    "\n",
    "Base types: Bool , Bits , UInt for unsigned integers, SInt for signed integers and Enum.\n",
    "\n",
    "Composite types: Bundle and Vec.\n",
    "\n",
    "![image.png](attachment:image.png)\n",
    "\n",
    "Finally, a special type is available for checking equality between a BitVector and a bits constant that contains holes (don’t care values). An example is shown below:\n",
    "```scala\n",
    "val myBits  = Bits(8 bits)\n",
    "val itMatch = myBits === M\"00--10--\" // - don't care value\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 16:07:54\n",
      "[Progress] at 0.000 : Elaborate components\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "[Thread-0] WARN net.openhft.affinity.Affinity - Windows JNA-based affinity not usable because it failed to load! Reason: java.lang.NoClassDefFoundError: Could not initialize class com.sun.jna.Native\n",
      "\tat net.openhft.affinity.impl.WindowsJNAAffinity$CLibrary.<clinit>(WindowsJNAAffinity.java:140)\n",
      "\tat net.openhft.affinity.impl.WindowsJNAAffinity.getAffinity(WindowsJNAAffinity.java:61)\n",
      "\tat net.openhft.affinity.impl.WindowsJNAAffinity.<clinit>(WindowsJNAAffinity.java:49)\n",
      "\tat net.openhft.affinity.Affinity.isWindowsJNAAffinityUsable(Affinity.java:87)\n",
      "\tat net.openhft.affinity.Affinity.<clinit>(Affinity.java:45)\n",
      "\tat spinal.sim.JvmThread.run(SimManager.scala:46)\n",
      "\n",
      "[Thread-0] INFO net.openhft.affinity.Affinity - Using dummy affinity control implementation\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Progress] at 0.125 : Checks and transforms\n",
      "[Progress] at 0.170 : Generate Verilog\n",
      "[Warning] 2 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 0.203\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      ");\n",
      "\n",
      "  wire       [7:0]    myBits;\n",
      "  wire                itMatch;\n",
      "\n",
      "  assign itMatch = ((myBits & 8'hcc) == 8'h08);\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val myBits  = Bits(8 bits)\n",
    "  val itMatch = myBits === M\"00--10--\" // - don't care value\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Bool\n",
    "Description\n",
    "The Bool type corresponds to a boolean value (True or False).\n",
    "\n",
    "Declaration：   \n",
    "The syntax to declare a boolean value is as follows: (everything between [] is optional)\n",
    "\n",
    "Syntax | Description |Return\n",
    "-|-|-\n",
    "Bool[()] |  Create a Bool  |Bool\n",
    "True | Create a Bool assigned with true | Bool\n",
    "False | Create a Bool assigned with false |Bool\n",
    "Bool(value: Boolean) | Create a Bool assigned with a Scala Boolean(true, false) | Bool\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Top extends Component{\n",
    "  val myBool_1 = Bool          // Create a Bool\n",
    "  myBool_1    := False         // := is the assignment operator\n",
    "\n",
    "  val myBool_2 = False         // Equivalent to the code above\n",
    "\n",
    "  val myBool_3 = Bool(5 < 12)  // Use a Scala Boolean to create a Bool\n",
    "  val myBool_4 = Bool(\"Spinal\" == \"Scala\")  // Use a Scala Boolean to create a Bool\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "attachments": {
    "image.png": {
     "image/png": "iVBORw0KGgoAAAANSUhEUgAAAyYAAACqCAYAAABYrVsMAAAgAElEQVR4Ae3dC3RU1bkH8P8kIZDwMCAGkAABBMQXUB+FWgtt8dqrLWCtld7aJl1arYUWYr0+sC1Qq1brA9T4qhSuxSu1iqC4At6gUKWgEA1iASuPADEhCSRAAgmBkLv2TGfYmeeZyXdm9pn8z1pZ2XNm7+9853c2M9mcs89xtba2toILBShAAQpQgAIUoAAFKECBBAqkJHDb3DQFKEABClCAAhSgAAUoQAG3AAcmMXSE5ubmGFolrgnztdeevvTVBdgfdA35Mn3lTfWI9NU15Mv0lTfVI9JX15Avx8PXxUu5oj9w3/rWt3DZZZchNTU1+sZhWmzYsAFFRUVhasT2FvP1uNHX48D+wP6gf5KwP7A/sD/oAuwPugY/H9gf9P7w+OOPY9q0aUhPT9dXi5Z5xiQGzlWrViElJQVqeo7kz8qVK2PIJnIT5us5TvT19BX2B/YH/VOD/YH9gf0h8Luc3xf8vtD/vmN/8PQHuwclais8Y6J/Ilssu1wu94DEYnXL1RjXQ0UHOuj/aNgf2B/YH3QB9gddg58P7A/sD7qAvf0hcEvya3jGRN6UESlAAQpQgAIUoAAFKECBKAU4MIkSzFv95MmT3qIjfjNfew8TfemrC7A/6BryZfrKm+oR6atryJfpK2+qR6SvriFbVvOg7fblwCTGY6ZOHztpYb72Hi360lcXYH/QNeTL9JU31SPSV9eQL9NX3lSPSF9dQ7acnZ0Nu32TfmAyZ8Fe/N+Hh9xHpnjjITz4l30iR0n6jlwiSYUJwnzD4Ai8RV8BxDAh6BsGR+At+goghglB3zA4Am/RVwAxTAj6hsEReMtJvhdffLH4HWn9CZN+YLLsrf3YtL3evd+btjdg2cpqfwO+pgAFKEABClCAAhSgAAUSLJD0AxO7fE+dOmVXaFviMl9bWH1B6eujsKVAX1tYfUHp66OwpUBfW1h9Qenro7ClQF9bWH1BneRbXl4Ou/NNioHJqg/qcGdhGX79/B68/8kRtJxq9R3wSIUV62rxzOv70dDYEqlqm/dbWqKr36ZxAl4wX3vR6UtfXYD9QdeQL9NX3lSPSF9dQ75MX3lTPSJ9dQ3ZcnFxMez2dfzAZNazezDz3m34bFcDNm9rwM23b8EN92xDq4WxyVOvVuK/Z29H98xUdMuI7inunTp1kj3aNkdjvvYC05e+ugD7g64hX6avvKkekb66hnyZvvKmekT66hqy5fz8fNjtmyabcnyjfbC1AUv/Vo4Z04fitmv7ujf+19UHMPuBz1DyWQMuObdbyITmv1KBZ58vw+y7h2PqxN4h6/ENClCAAhSgAAUoQAEKUMB+AUcPTF4prkFKqgs3f6ePT+q6CWfiWNMw9Oga+gzIoy9/gT+9UIZZdwzjoMQnxwIFKEABClCAAhSgAAUSJ+DoS7n2VDTirIGZ6JR2+pkiaaku/OSabAwfkBFU9cj+41iwcA9S01Pw0WcNQetYWXnixAkr1Yypw3ztPRT0pa8uwP6ga8iX6Stvqkekr64hX6avvKkekb66hmx50aJFsNvX0QMT9YzDkyctTCbRjktKJxeeuP88/ORHA7FyRaV7srz2tuWik+47rXaK+Vo+tDFVpG9MbJYb0dcyVUwV6RsTm+VG9LVMFVNF+sbEZrkRfS1TxVTRSb4TJ060/e9JRw9Mhud2xcF9x1BVe/rsxae7juK8K/8BdaeuYEu3M9Mx8dIszPj+2ThrYFfc+cgONDVHf+vflBRn0THfYL1Bbh195SyDRaJvMBW5dfSVswwWib7BVOTW0VfOMlgk+gZTkVvnJN+cnBzYna+z/rr26we3TumL1E4pmLtgD+rqT0INSmY9VYYuWZ1wxegefrXbvlSXf/2hYChqKxrxwP+Ut32TryhAAQpQgAIUoAAFKECBuAo4emAysE9nzL9vJNb9oxbjpnyA7//sE3TpnILn7xuJzM6hJ797hS+/sDu+cVUfvPpKOTbvOOZdbem33fdxtpREFJWYbxRYMVSlbwxoUTShbxRYMVSlbwxoUTShbxRYMVSlbwxoUTShbxRYMVR1km9JSYntzzFxtbZaeeJHDNJxbKIeqPjZ3kbkZKejR6b9NxpzuVzuyT9pabLbUnHtOBzM19MZ6XvaQU1eY//lvzfVI/j5cPrfBT9/2R88vcHjwP7A/sD+4BXw/C4qKsKVV14p/veDvpWkGJjoOxSPsp1/4Nr1Qci49n7R0Je+3s8efj54JOhAB++/CfWb/YH9gf1BF3BmfwjcA/k1jr6US56DESlAAQpQgAIUoAAFKECBRAhwYJIIdW6TAhSgAAUoQAEKUIACDhJobm62PVvZSRK2p2vOBtTBSU9PF09o7ty54jFVQObrYaWvx4H9gf3BI8D+oDvw84H9gf1BF2B/0DX4+QCsX78eb7zxhi1//3qtU+fMmTPH+4K/rQmoOyioyT9OWdT8h5tvvtkp6bpvAMB87Ttc7A/22arI9KWvLsD+oGvIl+krb6pHpK+uIV92mm+/fv1s//uXk9/l+xkjUoACFKAABShAAQpQgAJRCnCOSZRgrE4BClCAAhSgAAUoQAEKyAtwYBKDqbqPs5MW5mvv0aIvfXUB9gddQ75MX3lTPSJ9dQ35Mn3lTfWI9NU15Mvx8OXAJIbjlp2dHUOrxDVhvvba05e+ugD7g64hX6avvKkekb66hnyZvvKmekT66hry5Xj4co6J/HFjRApQgAIUoAAFKEABClAgSgGeMYkSjNUpQAEKUIACFKAABShAAXkBDkxiMC0vL4+hVeKaMF977elLX12A/UHXkC/TV95Uj0hfXUO+TF95Uz0ifXUN+XI8fDkwieG4FRcXx9AqcU2Yr7329KWvLsD+oGvIl+krb6pHpK+uIV+mr7ypHpG+uoZ8OR6+nGMif9wYkQIUoAAFKEABClCAAhSIUiAtyvqsTgFjBObMmQOXy2U5nzVr1mDChAmW61utyLgeKTrQQf83w/7A/sD+oAt4yhs2bMDYsWN9b+Tl5SE3N9f3mgUKdHQBDkw6eg9w6P4vW7YMixYtQn5+vuU9qK+vR0VFheX6VitWVVUxLgA6eHoMHeigf3awP7A/6P2hpqYGra2t7lVq8F5XV4d58+bpVVimQMcWaOUStcDChQujbpPIBsmY74wZM1rz8vISyerbdjL6+nbOgAJ97T0I9KWvLsD+oGvIl3Xf119/vTU3N1d+I4IR9XwFw9oWivnaRusOHA9fzjGJYVyq7kqQk5MTQ8vENEnGfNWpb/W/TFOmTEkMqrbVZPTVdi/hRfraewjoS19dgP1B15Av+/uqy5F3795t7OVc/vnKi8hGZL6ynv7R4uHLgYm/Ol8bL1BaWooxY8b4TocbnzATpAAFKEABCgQRUP+5puY+zpw5M8i7XEWBjifA2wV3vGPu+D1W1+VOnjzZ8fvBHaAABShAgY4toAYmas4kFwpQwCPAgUkMPaGkpCSGVolrkmz5qknvJlzC5T2iyebr3S9TftPX3iNBX/rqAuwPuoZ82d9XnS1Zu3YtDh06JL8xgYj++QqEtDUE87WVF/Hw5cAkhmNYXV0dQ6vENUmmfNWH9+bNm2257W+sRyiZfGM1sLMdfe3UBehLX12A/UHXkC/7+6r5kqNGjTL2rIl/vvIishGZr6ynf7R4+HKOib86XxstoM6WqEnvap4JFwpQgAIUoIDTBdQzucrKyty3wHf6vjB/CrRXoMOcMWlobMHTSyuxYl1tG7NVH9ThhTercPzEqTbr+cJMAXUtrkmXcZmpxKwoQAEKUMApApxn4pQjxTzjIdBhBibdMlKxZcdR3DlnO0o/P+q2/WfZMRT8Zjv+tbcRnTtZp2hubo7HsRHbRjLlqya+mzYwSSZfsU4nGIi+gphBQtE3CIrgKvoKYgYJlQy+o0ePRlZWFtT3m2lLMviaZqrnQ19dw1O2/td4YFvHrXloei669u6Mgod3oKn5FGY8tAO9+nfB7346MKp9KSwsjKp+oisnS77qbIn68FYf4iYtyeJrkqmeC311DfkyfeVN9Yj01TXky8niqybBm3h3rmTxle95MhHpG+jY4eaYrC09glvv2IJ+Q7qhquwoXn56NEadkxkoE2aNGuGmp6eHqWHWW8mSr7rPu5r8ruaZmLQki69Jpnou9NU15Mv0lTfVI9JX15AvJ4uvGpQUFBS4H7YorxR7xGTxjV3A3pb0DfTtcAMTRXDLg5/j78XVuO76HNz/s0GBKlxjpIBJT3s3EohJUYACFKCAYwVMfwq8Y2GZuKMEOtSlXOrIVNedwIcb65CS4kLxewegJsVzMV9A3YVLnS0xbX6J+XLMkAIUoAAFnCCgHhxs4uVcTrBjjskj0OEGJjMe3QH1vxLPP3oB6muaMeuZsqiPZlFRUdRtEtkgGfJVkwLVNbgmLsnga6KrNyf6eiXs+U1fe1y9UenrlbDndzL5mnh3rmTytacHti8qfQP9OtTA5MWiany8vhazpg3BVy/qgfy8AXj7rf1QtwyOZsnOzo6mesLrJkO+pj3tXT+oyeCr749pZfrae0ToS19dgP1B15Avh/M18Snw4fKV12l/RObbfsNwEeLh22HmmOytOo5rbv4Y5486A0t+P9LtfrKlFVdN24K6g8dRvGAMevVIC3c8+F6CBNQlXD179kRdXZ37rlwJSoObpQAFKEABCtgqoO46qW70kp+fb+t2GJwCpgp0mIGJqQeAeUUW4NPeIxuxBgUoQAEKOF+AT4F3/jHkHrRPoENdytU+qtOty8vLT79wQMnp+arJgCb/75HTfU3vwvS19wjRl766APuDriFfjuRr2jyTSPnKC7UvIvNtn1+k1vHw5cAk0lEI8n5xcXGQteaucnq+Jk98V0fd6b7m9lxPZvS19wjRl766APuDriFfjuRr2lPgI+UrL9S+iMy3fX6RWsfDl5dyRToKfD+hAupsibretqws+runJTRxbpwCFKAABSgQg4C6QiArKwvz5s2LoTWbUMDZApztHcPxmzt3bgytIjex68yA0+Ju2LABY8eOdYOp3Pnsksh9hzUoQAEKUCA5BNR3nnoKvLrpi9XFad/zzNdzZJ3moLKePXu21W4ZUz0OTGJgq6ioiKFV5CZVVVWwI7bT4tbU1KC1tdUNNn78eA5MIncd1qAABShAgSQRUAMT9VBh7/egld2qr6/n3w8AnPb3jtPytdIX212nlUvUAgsXLoy6TSIbMF979elLX12A/UHXkC/TV95Uj0hfXUO+TF95Uz0ifXUN+XI8fFPnqHvTcYlKoHfv3ujRo0dUbRJZmfnaq09f+uoC7A+6hnyZvvKmekT66hryZfrKm+oR6atryJfj4cvJ7/LHjREpQAEKUIACFKAABShAgSgFeLvgKMFYnQIUoAAFKEABClCAAhSQF+DAJAbTkpKSGFolrgnztdeevvTVBdgfdA35Mn3lTfWI9NU15Mv0lTfVI9JX15Avx8OXA5MYjlt1dXUMrRLXhPnaa09f+uoC7A+6hnyZvvKmekT66hryZfrKm+oR6atryJfj4cs5JvLHjREpQAEKUIACFKAABShAgSgFeMYkSjBWpwAFKEABClCAAhSgAAXkBTgwicG0ubk5hlaJa8J87bWnL311AfYHXUO+TF95Uz0ifXUN+TJ95U31iPTVNeTL8fDlk99jOG6FhYUoKCiIoWVimjBfe93pS19dgP1B15Av01feVI9IX11DvmzVVz1izuVyWU5gzZo1mDBhguX6VisuWbIEU6dO9VXPy8tDbm6u77VpBau+puTNfAOPBOeYBJpEXKNGjOnp6RHrmVKB+dp7JOhLX12A/UHXkC/TV95Uj0hfXUO+bMV32bJlmDlzJvLz8y0nsGLFClx88cWW61utuHHjRkyaNMldXQ1+Ro8ejXnz5lltHvd6VnzjnlSYDTLfQBwOTAJNuIYCFKAABShAAQokREANSg4dOoRFixYlZPuhNqoGTOpqkd27d4eqwvUUaLcABybtJmQAClCAAhSgAAUoICOgLpVSZyWmTJkiE1Awirq8TA1MTL6cS3B3GSoBApz8HgN6UVFRDK0S14T52mtPX/rqAuwPuoZ8mb7ypnpE+uoa8uVIvqWlpdizZ48xgxL/fCdPngx15sTUxT9fU/P05sV8vRKnf3NgctrCcik7O9tyXRMqMl97jwJ96asLsD/oGvJl+sqb6hHpq2vIlyP5qnkc6o9/Uxb/fNVZHJMHJv75muIYKg/mGyjj6Eu5Go+fwqMvl2PLv47i9z/PxbCcjMA99Fuzbks9lv/9IB6e5rmrxJwFe3H5hT1w5WVZfjX5kgIUoAAFKEABCsRPQE0uj3bie/yyA8rKyjB48GDU1dUhK4t/N8XTvqNsy9FnTF5cWY2X/lKOzp1T0LmTtV35dNdRvLH0C9/xXfbWfmzaXu97zQIFKEABClCAAhSIt4Ca8L5582ZbbvsrtS9qbsmoUaOMPmsita+MkxgBa3/NJya3iFvdtvsYss7ughdnj8DAPp0j1peqUF5eLhUqLnGYr73M9KWvLsD+oGvIl+krb6pHpK+uIV8O56sukVJ/9Js0sTxYvupyLnXJmYlLsHxNzNObE/P1Spz+bcTApKGxBU8vrcSKdbWnMwOw6oM6vPBmFY6fONVmvXrx1j9q8fnuYzjRfAoL36rGgcMn3XWamk+heNMh/Pr5PXhocTn+XnokaPuAgFGsKC4ujqJ24qsyX3uPAX3pqwuwP+ga8mX6ypvqEemra8iXw/mqgYlpd+IKlq/J80yC5St/FOUiMt9AS2PmmNz28A6s/b9q/O/TozB6WFf8s+wYrr9lM749uZ9vPoie/l2FZVj93gEcP9qCEed1xwPTByMnOx1XT/8U1XuOYszYXjhxohXbthzGwKHd8Nb8C9zNn1u+H48/sRPbV1/ufj36ux/ihin9cM+PB+jhWaYABShAAQpQgAJxE1BzNrwPMYzbRmPckDqro56zYsfT5mNMic2SRMCIMybK8qHpuejauzMKHt4BddZjxkM70Kt/F/zupwODUj80LRfjLu2JPjkZePWh8zB8QAbeL63H/l0NWLZgDF763bl45cGRmHHrYOz89DB2VzYFjcOVFKAABShAAQpQIJEC6myJGpioye9OWNSAxOS7cznBkDkGFzBmYNIjMw2P3DUMlbsb8J/Tt6BiZwMK7x2BLunWUxx7YTesfOkS9yBF7e7RphbU1Z9w77m6XIwLBShAAQpQgAIUME1AnSlx0tkHdTnX8uXLTWNkPkkgYP2v/jjs7PjRPfC1b2ajcmcDrv1uf4w6JzOqrXbPSMNne47hB7/eBnWJ1sXXbMCSZfujimGlsjp96aSF+dp7tOhLX12A/UHXkC/TV95Uj0hfXUO+HMrXxPklau9D5asGJurWwerHpCVUviblqOfCfHUNT9mogUl13Ql8uLEOKSkuFL93ANGe5Vi69iBmzNqKnL5dMP+352LN3y7DU7NHBO51O9dMnDixnRHi25z52utNX/rqAuwPuoZ8mb7ypnpE+uoa8uVgvupp7+pWwaZNfFd7Hyxfr4qJT4EPl683b5N+M9/Ao2HUwGTGozvgcrnw/KMXoL6mGbOeiW4k/nJRFXKGd8cfpw+GOvvSt1cnqFsKSy85OTnSIW2Nx3xt5QV96asLsD/oGvJl+sqb6hHpq2vIl4P5mnwZV7B8vSom3p0rXL7evE36zXwDj4YxA5MXi6rx8fpazJo2BF+9qAfy8wbg7bf2u28ZrNKuOXQC37t7Kxavqgnci3+vGZabiZrKJuysaHJPoC9aX4en/mev+91jTa0h2/ENClCAAhSgAAUokAgBdTmPiWdLIlmoOTFr1651n+2JVJfvU8CqgBEDk71Vx/HHp3dh9LheuP4bZ7pzv31qf/Qf1h33PLIDtUdOovH4KXy6sQ47yhtD7tstU/rirL5dcM2PSvClb2/A/c+V4fn7RqL3gEzk//ITqO1ILCUlJRJh4haD+dpLTV/66gLsD7qGfJm+8qZ6RPrqGvJlf1/v095NHZj456uLmPgU+HD56rmbUma+gUciLXBV/Neop7ZveXNsmw2npbqw+tmLfOt69UjzPXvEu/LJXw31Ft2/B/frguJnL8Jn+xqRkZ7iexr82j+PRtn+4xiQ3Rm3Tu7r/vE2LF16mbdo+Xd1dbXluiZUZL72HgX60lcXYH/QNeTL9JU31SPSV9eQL/v7qknv6mnv6lbBJi7++frnqAZU6lK0/Px8/7cS8jpSvglJKsxGmW8gjjEPWAxMjWsoQAEKUIACFKBA8gqoP+zVJVEzZ8505E6qifsqf3XmhwsFJASMuJRLYkcYgwIUoAAFKEABCjhJwOSJ71Yc1QMhvU+st1KfdSgQSYADk0hCQd5vbm4OstbcVczX3mNDX/rqAuwPuoZ8mb7ypnpE+uoa8mXd1wlPe9fzDaWhzpiY8hR4K/mG2o9ErGe+gepGzDEJTMvsNZMmTcK4cePEk7Trf04WL16MG2+8kfna9GRd+nq6Fvuvx4H9gf1B/7Blf2B/0PvDkiVLMHXqVPcq9Zlp6qR3b86FhYUoKCjwvgz6W+2DqtOzZ8+g7wdbye8Lj4rTPh/Wr1+PlStXBjukYus4MImBcsCAAaioqIihZfgmVVVVtsRNS0uzJS7z9RxP+noc2B/YH/RPOPYH9gf2B13AU87IyEBrq+fxBePHjzd+YDJt2rTAnfBbowYmaq6Jd7/83g76sr6+3pa/S/h97OG26/M3Hs9d4eT3oP9kuJICFKAABShAAQpQgAIUiKcA55jEU5vbogAFKEABClCAAhSgAAWCCnBgEpQl/MqioqLwFQx7l/nae0DoS19dgP1B15Av01feVI9IX11DvkxfeVM9In11DflyPHw5MInhuGVnZ8fQKnFNmK+99vSlry7A/qBryJfpK2+qR6SvriFfpq+8qR6RvrqGfDkevpxjIn/cGJECFKAABShAAQpQgAIUiFKAZ0yiBGN1ClCAAhSgAAUoQAEKUEBegAOTGEzLy8tjaJW4JszXXnv60lcXYH/QNeTL9JU31SPSV9eQL9NX3lSPSF9dQ74cD18OTGI4bsXFxTG0SlwT5muvPX3pqwuwP+ga8mX6ypvqEemra8iX6Stvqkekr64hX46HL+eYyB83RqQABShAAQpQgAIUoAAFohTgk9+jBGN1cwTmzJkDl8tlOaE1a9ZgwoQJlutbrbhhwwaMHTvWVz0vLw+5ubm+1yxQgAIUoAAFKEABCkQW4MAkshFrGCiwbNkyLFq0CPn5+Zazq6+vR0VFheX6VivW1NSgtbXVXV0Nfurq6jBv3jyrzVmPAhSgAAUoQAEKUEAJtHKJWmDhwoVRt0lkg2TMd8aMGa15eXmJZPVtW/d9/fXXW3Nzc33vmVjQ8zUxP/+cmK+/iOxr+sp6+kejr7+I7Gv6ynr6R6Ovv4jsa/oGenKOSQzjU3VXgpycnBhaJqZJMuarLpVSZyWmTJmSGFRtq/6+6vKy3bt3G3s5l3++2q4YWWS+9h4W+tJXF2B/0DXky/SVN9Uj0lfXkC/Hw5cDE/njxog2C5SWlmLMmDG+y6ds3lzU4dVgSc1lmTlzZtRt2YACFKAABShAAQp0VAHeLrijHnkH77eaxzF58mRj90ANTNQcGC4UoAAFKEABClCAAtYFHD0wuffZPSjedMj63grVLCkpEYoUnzDJlq+a9G7CJVzeo+fvq86WrF27FocOxb9venMK99s/33B1TXiP+dp7FOhLX12A/UHXkC/TV95Uj0hfXUO+HA9fRw9Mlr9RiY8+a5CXjxCxuro6Qg2z3k6mfNUf+5s3b7bltr+xHjV/XzX/ZdSoUcaeNfHPN9b9jlc75muvNH3pqwuwP+ga8mX6ypvqEemra8iX4+Hr6DkmjcdPoVOaC2mp1p9lIX+YGDGeAupsiZr0ruaZmLyoZ6yUlZW5b2lscp7MjQIUoAAFKEABCpgiEPfnmLzz0WFsLzuG7329N7J7dnI71B45iVfeOYAxw7vhy+d1C7D5dNdRfPDPBuRdnY0V62px4PBJ3PydPnj13YMYNSwTFw3t6m5z+OhJFK0/hPVbjmBAn874/jd7Y2Cfzm3ivfvxYbxfeti97ooxZ2DC6DPavM8XZguouRsmXcYVSss7AT7U+1xPAQpQgAIUoAAFKNBWIO6XcvU/Kx2FL5Th9nk7fZnc+dRuFC7Yg75negYqvjf+XVi3pR5PLNiDnz7wOe6eux2l//JcvvXQEzuxckOdu9bG7Q34ynUbsWh5JY42tuAvr3yB79xSiu17G33hCubvwm13fIp31tfh4231mHb3Vsx4fBdaTnkejuerGKHQ3NwcoYZZbydTvmriu2kDk2C+o0ePRlZWFlS+pi3B8jUtRz0f5qtryJfpK2+qR6SvriFfpq+8qR6RvrqGfJm+gaZxH5iMGJCBaTfnYtP7B7F0ba37DMj7q6txzy+GYJDf2Q093eP1J1B36CReWzAGT/1qqP6Wu/yn1yuR1bcLVj55IV6YNQwlr12KM3p3xstv17jff/P9WhS9UYm5s0bg3edHYenD52P+70di1YpKFK33DG4CgoZYUVhYGOIdM1cnS77qbIn6Y1/90W/SEspXTYI38e5cofI1yVTPhfnqGvJl+sqb6hHpq2vIl+krb6pHpK+uIV+mb6BpQuaYtLYCU+74FHvLGuFKAS64oAdenD0iMLt/r3lu+X48/sROLHziIow7v7uv3gVXb8CPf5iDO3+Yg5//cQfeXVmNWf89DNd9vRcyO6f66qnC9fdsxb7yJqx/8UtwaVNSvvLjj3DR+T3w7F3ntKkf7oUa4aanp4erYtR7yZKvei6Imvyu5pmYtITyVYOSgoIC98MWnZCvSTnquYTy1euYVGa+9h4N+tJXF2B/0DXky/SVN9Uj0lfX8JTjPsdEbVYNDB771Tm45sclSO2UgsdnBp4BCUwVbQYl/u//9qZB2F9zHC2h0uMAABLxSURBVPc/8i88+JgLQ847A1d/rRfyr8l2D1L27WtCfe1xXDp1U5umjUdO4EBtdJdmOWlQonY2WfJVf+irie+mLaF81SVn1157rXsSvLpTlylLqHxNyc8/D+brLyL7mr6ynv7R6OsvIvuavrKe/tHo6y8i+5q+gZ4JGZioNF5+uxopLhdamk/htTUHcMvkvoHZRbGmb69O7suz9lUfR/HGw3h7/UE8+fRubPxnPRb+ZjhSUl0YeE53/OaWQQFRz+ja9uxKQAWuSLiAuguXOlti2vySSDDqQZBqQMWnwEeS4vsUoAAFKEABCnR0gbjPMVHgm7Y34KXF5cjLG4ivfjMbTzxXhh1fNLXrWKiHLap5JAOyO+Mn12Tj5d+PxLe+3RcfbfLMHxk8KANflB3Fped2w1cu6O7+GXt+d7z6zgFs3X16gryVJIqKiqxUM6ZOMuSrJpGrORsmLuF81UDKtHkm4fJ1mi/zbb8A+0P7DcNFoG84nfa/R9/2G4aLQN9wOu1/j76BhnEfmKhnj8z4w+fIzs3E7VP74+Hpg9EpMxXTH/zcd3esJ/9Wge/dvRUnW6zfLatTJxceWrAHxRsPuePsrz2BjaWHMXCI5/bD02/oj+ajJ3H7/F3YVdGEz/Y14heP7sTKFZUYPjAjUCbMmuzs7DDvmvdWMuRr2tPe9aMcztfEp8CHy1ffL1PKzNfeI0Ff+uoC7A+6hnyZvvKmekT66hry5Xj4xn3y+52FZXhzaQX+UngRLjnXM2hY/t5B3DVnO266aRD++79ycNvDO/Duqip8smoc0tNS4J38vn315W2U9cnv5TXN+MFdW1Gz56h7oHPiWAt6D8jEgvvOhboTmFpeLKrGw0/tQkvTKbSiFT36dMG9t+Vi8hVntonLF2YJqEu4evbsibq6OvdduczKLnI26i5i6lKu/Pz8yJVZgwIUoAAFKEABCnRQgbgPTOx0VmdYtu05hoqaZvQ9szPOH5wR8FT4o00t2LLzGFwuF8YMz3QPfOzMibHbL+CUp72H2lM+BT6UDNdTgAIUoAAFKECB0wJxv5Tr9KblS2mpLlw4pCuu+nJPjDonM2BQorbYtUsq1NwS9YR5dTYmlqW8vDyWZglr4/R81RwNk882RPI1bZ5JpHwT1lFDbJj5hoARWk1fIcgQYegbAkZoNX2FIEOEoW8IGKHV9A2EjO0v88A4HWpNcXGxo/bX6fmaPPFddYRIvqY9BT5SvqZ1buZr7xGhL311AfYHXUO+TF95Uz0ifXUN+XI8fJPqUi75Q8CIiRbw3mq3rKws0am0a/vqjI96ar2Jz2Fp146xMQUoQAEKUIACFBASSNhzTITyT0iYuXPn2rJdu84MOC3uhg0bMHbsWLexyt1pzy4J1jnUPqinwKtJ/FYXpx035us5snSgg/5vnP2B/YH9QRdgf9A1nPb5oHKfPXu2vgviZQ5MYiCtqKiIoVXkJlVVVbAjttPi1tTUoLXVc6vo8ePHJ83ARD0k0rtfkXsDUF9fz/4AwGn9l/l6ejcd6KB/zrE/sD+wP+gCzuwPgXtgw5pWLlELLFy4MOo2iWzAfO3Vpy99dQH2B11DvkxfeVM9In11DfkyfeVN9Yj01TXky/HwTZ2j7mXKJSqB3r17o0ePHlG1SWRl5muvPn3pqwuwP+ga8mX6ypvqEemra8iX6Stvqkekr64hX46HLye/yx83RqQABShAAQpQgAIUoAAFohTg7YKjBGN1ClCAAhSgAAUoQAEKUEBegAOTGExLSkpiaJW4JszXXnv60lcXYH/QNeTL9JU31SPSV9eQL9NX3lSPSF9dQ74cD18OTGI4btXV1TG0SlwT5muvPX3pqwuwP+ga8mX6ypvqEemra8iX6Stvqkekr64hX46HL+eYyB83RqQABShAAQpQgAIUoAAFohTgGZMowVidAhSgAAUoQAEKUIACFJAX4MAkBtPm5uYYWiWuCfO1156+9NUF2B90DfkyfeVN9Yj01TXky/SVN9Uj0lfXkC/Hw5dPfo/huBUWFqKgoCCGlolpkqz5qkfwuFwuy6hr1qzBhAkTLNe3WnHJkiWYOnWqr3peXh5yc3N9r00rJGt/MMWZvvYeCfrSVxdI1v7A7zf9KFsvJ2t/sC5gb814+HKOSQzHUI0Y09PTY2iZmCbJmO+yZcswc+ZM5OfnW0ZdsWIFLr74Ysv1rVbcuHEjJk2a5K6uBj+jR4/GvHnzrDaPe71k7A9xRwyzQfqGwRF4i74CiGFC0DcMjsBbVnz5/RY7tBXf2KPLt2S+gaYcmASacI0DBNSg5NChQ1i0aJFR2aovFHU2bffu3UblxWQoQAEKUMAZAvx+c8ZxYpb2CHBgYo8ro9osoC6VUmclpkyZYvOWog+vLi9TAxOTL+eKfq/YggIUoAAF4iHA77d4KHMbpgpw8nsMR6aoqCiGVolrkmz5lpaWYs+ePcYMSvx9J0+eDHXmxNTFP19T8/TmxXy9Evb8pq89rt6o9PVK2PM72Xz5/da+fpJs/aF9GvKt4+HLgUkMxy07OzuGVolrkmz5qnkc6o9/UxZ/X3UWx+SBiX++pjiGyoP5hpKRWU9fGcdQUegbSkZmfbL58vutff0i2fpD+zTkW8fD17GXcj27bD86pbpw03f6yMszotECanJ5tBPf47lDZWVlGDx4MOrq6pCVlRXPTXNbFKAABSjgYAF+vzn44DF1EQHHnjFZu6kO7318SASBQZwjoCa8b9682Zbb/kopqOuDR40aZfRZE6l9ZRwKUIACFJAR4PebjCOjOFvAsQOTRLKXl5cncvNRbzuZ8lWXSKk/+k2aWB7MV13OpU7Jm7gEy9fEPL05MV+vhD2/6WuPqzcqfb0S9vxOJl9+v7W/jyRTf2i/hnyEePiKDUze+egwnl5aieq6Ez6J2iMnoS65+mBrg29dsMK2Pcfw2JIvcM8zZVi6thZNzacCqq3edBj3L9qHP71RhX3VxwPeP9nSir+uPoC5C/bhrX/UovH4Kby+tha7K5va1H3348O4b+Fe98+a0sNt3rP6ori42GpVI+olU77qg9u0O3EF8zV5nkmwfI3oqCGSYL4hYIRW01cIMkQY+oaAEVqdTL78fmt/p0im/tB+DfkI8fAVm2Py2b5GfPfWUoy5tCcWzz3XrXHzA5/jg/W1WPHCaAzq0zmo0P++XYP7H9uBzt3TMHJkd3y65Qj69c/A4vtHovcZngfT3/vsHrz2t3LkjuyBhoaTqK9rRree6Rg2JBOLfjvCPQi5/q5t2LX1CAaP7I69u46i74AMVO45hrt/ORQ3XnWWe9sF83eh6I1K9BvaDT2z0vDZJ0cw8ao+eGzGYKSmWH+CeNAd4cq4CKg5G96HGMZlg+3YiDqro56zYsfT5tuRFptSgAIUoICBAvx+M/CgMKW4C4idMRkxIAPTbs7FpvcPus96rFhXi/dXV+OeXwwJOSipONCMB+btxLeu7osPXr4EL/3uXLz1/GhUVTbhkZc8l0t9uK3BPSj5+c8GY+VTF+K9hWNw+62DcXDfMR9W4WuV2P3ZESx55iK8Nf8CrPvrxRg6KBMnm1p8dd58v9Y9KJk7awTefX4Ulj58Pub/fiRWrahE0fo6Xz0WzBVQ/5ukPrjV5EAnLGpAonLmQgEKUIACFAgnwO+3cDp8ryMJiA1MFNpt1/bDiNFn4L4nduK383bisq/1xn/9h+dsRTDUvxbXoOX4Kcy44Wx0SvOcscg5Kx1XXN4Lq9876G7y0spquODCjVd5btHrcgF5V2ejz+CuvpBvrK7BpeN64aKhnnU9MtPw25sG+t5XhRff2o+sszPw/W/09q2feEkWevXPwIr3a33rWDBXQJ0pcdLZB3U51/Lly80FZWYUoAAFKGCEAL/fjDgMTMIAAdGBiRo0PParc9B4uBnHG07i8ZlDw+7ijnLP/I/v/nILLrlhk+9nzZoDOFbX7G5bVn4M/Yd3Q68ensu6vAFz+nfxFlFb2YQhOZm+16pwdu90pHY6vXv79jWh/uBxXDr19HbUNg/XHMeBWs+22gQI80JdnuOkJVnyNfH6W9UPQvmqgYm6dbD6MWkJla9JOeq5MF9dQ75MX3lTPSJ9dQ35crL48vtNpm8kS3+Q0ZCPEg/ftn/tC+zDy29XI8XlQkvzKby25gBumdw3ZNS0VBdSu6Rg/q9HQA1qgi2pqS40Np6+JMtbZ195E4YMynC/TElz4ahfHTXxvuXE6Un0KakuDDynO35zyyBvCN/vM7qm+spWChMnTrRSzZg6yZCvehquupWiaRPf1UEO5+t9Crx67oopS7h8TclRz4P56hryZfrKm+oR6atryJeTwZffb3L9Ihn6g5yGfKR4+J4+pSCQ/6btDXhpcTny8gbiq9/MxhPPlWHHF23viqVvZvjADPc8kC7pKfjKBd19P6X/asA7mzzzPs4Z1NU9n2R/7em7fak7f1WXHfWFOuvsDKz/qO0zTf7ud8etwYMy8EXZUVx6bjffdsae3x2vvnMAW3c3+mJZKeTk5FipZkydZMjX5NPc4XxNvDtXuHyN6bRaIsxXw7ChSF8bULWQ9NUwbCgmgy+/3+Q6RjL0BzkN+Ujx8BUbmKjb8874w+fIzs3E7VP74+Hpg9EpMxXTH/wcLada3TrqlsLfu3srSj/3DCp+eFU2upzRCbOfKcO6LfU4cPik+7bBTz27G72z0t1tbr22L9TZjt8+V4ZDDS042tSC+/68FynaXbRu+m4/90DlzsIyqLuDqYn3v3tyV5sjMv2G/mg+ehK3z9+FXRVN7nq/eHQnVq6ohBogcTFbQJ0+NPFsSSQ1NSdm7dq17rM9keryfQpQgAIU6HgC/H7reMecexxaQGxgMvuFvajd14hH7zjHPZFdzQmZM2MIyrYdcQ82VAqVNc34dGMdDhz2nP3I6paK5+8/DzU1Tbhp5ie44roPsXDxPvzoRwNw678vARt6dhfcf++5WL/uIMZO2YBLvv0BGo614GsTPZPhVdwfXHkW1F27VhVXY3L+R5j75C78erpnfktmF89lWuPO745ZdwzDu+/U4JoffeSut/GjQ3jwNyMw6py281NCc3neKSkpiVTFqPednq/3abimDkzC+Zr4FPhw+RrVcf+dDPO196jQl766APuDriFf9vfl95ussb+vbHT5aMw30FRsjsnD03KhfvRl8hVnYvLqy32rfnjVWVA/+nLZyG5Y9+KXoB6yWHekBRcOzUTP7m3TunZ8L1x52aX4ZOcx962H+5/lOZvijaPmp/zy+rPdP/XHWtA9MxXeS78uGHL6bMiP/zMb1339TGzZeQwulwtjhmciPS36sVl1dbV304747fR81aRA9bR3datgE5dIvmpApU7V5+fnG5F+pHyNSFJLgvlqGDYU6WsDqhaSvhqGDUWn+/L7TbZTOL0/yGrIR4uHr9gDFuV333rEmfN2YWPpYbz7wijfQEM93f2V1yqw+c2x0K76sh6UNY0RUH/Yq0uiTJpAHg2Omtio8lf/M8aFAhSgAAUo4BXg95tXgr8p4BFIioHJJzuP4oczP0VKCnDRmCxU7j+OyrKjeHzuSPzHl838X3Z2QOsCTnoabqi94lPgQ8lwPQUoQIGOK8Dvt4577LnnwQWiv44peJyErlUPVvzg1UvwyL0jcG5uJn5ybT+8+ecxtg1Kmpuje+5JQnEAODlfdZrb9Ke9W/FVZ0zUvpiwWMnXhDy9OTBfr4Q9v+lrj6s3Kn29Evb8drIvv9/k+4ST+4O8hnzEePi2ncwhvw9xi5jZORVXXpbl/rF7o5MmTcK4cePEN2PXLQMXL16MG2+80TH5LlmyBFOnTnXnq0xMnfTuBS0sLERBQYH3ZdDfah9UnZ49ewZ9P9hK9gePitP6L/P1HDf2X/Zf/XON/cGjwe83fj7o/y6c9n2xfv16rFy5Ut8F8XLSDEzEZcIEHDBgACoqKsLUiO2tqqoqW+KmpaXZEteufDMyMtDa6rnF9Pjx440fmEybNi3iAVcDEzXXxLtfERsAqK+vt+W4Oa0/MF9Pb7Hr3xt96at/HrE/2Nsf+P3m8eX3m8fBaf/e4vEck6SYY6J/qLJMAQpQgAIUoAAFKEABCjhPICnmmDiPnRlTgAIUoAAFKEABClCAAroABya6hsVyUVGRxZpmVGO+9h4H+tJXF2B/0DXky/SVN9Uj0lfXkC/TV95Uj0hfXUO+HA9fDkxiOG7Z2aefOh9D87g3Yb72ktOXvroA+4OuIV+mr7ypHpG+uoZ8mb7ypnpE+uoa8uV4+HKOifxxY0QKUIACFKAABShAAQpQIEoBnjGJEozVKUABClCAAhSgAAUoQAF5AQ5M5E0ZkQIUoAAFKEABClCAAhSIUoADkyjBWJ0CFKAABShAAQpQgAIUkBfgwETelBEpQAEKUIACFKAABShAgSgFODCJEozVKUABClCAAhSgAAUoQAF5AQ5M5E0ZkQIUoAAFKEABClCAAhSIUuD/AVOZp3HuNMSzAAAAAElFTkSuQmCC"
    }
   },
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "creat Rise-edge or Fall-edge from level-signal\n",
    "![image.png](attachment:image.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.06 14:27:52\n",
      "[Progress] at 80397.803 : Elaborate components\n",
      "[Progress] at 80397.806 : Checks and transforms\n",
      "[Progress] at 80397.808 : Generate Verilog\n",
      "[Warning] 7 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 80397.812\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "\n",
      "  wire                x;\n",
      "  reg                 x_regNext;\n",
      "  wire                pulse1;\n",
      "  reg                 x_regNext_1;\n",
      "  wire                pulse2;\n",
      "  reg                 x_regNext_2;\n",
      "  wire                pulse3;\n",
      "\n",
      "  assign pulse1 = ((! x) && x_regNext);\n",
      "  assign pulse2 = (x && (! x_regNext_1));\n",
      "  assign pulse3 = (x ^ x_regNext_2);\n",
      "  always @(posedge clk) begin\n",
      "    x_regNext <= x;\n",
      "    x_regNext_1 <= x;\n",
      "    x_regNext_2 <= x;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val x = Bool          \n",
    "  val pulse1 = x.fall()  \n",
    "  val pulse2 = x.rise()\n",
    "  val pulse3 = x.edge()\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "More method of Bool (see [Bool](https://spinalhdl.github.io/SpinalDoc-RTD/SpinalHDL/Data%20types/bool.html))\n",
    "\n",
    "  \n",
    "   Operator              | Description                                                   |Return type\n",
    "  -|-|-\n",
    "  x.edge\\[()\\]          | Return True when x changes state                              |Bool\n",
    "  x.edge(initAt: Bool)  | Same as x.edge but with a reset value                         |Bool\n",
    "  x.rise\\[()\\]          | Return True when x was low at the last cycle and is now high  |Bool\n",
    "  x.rise(initAt: Bool)  | Same as x.rise but with a reset value                         |Bool\n",
    "  x.fall\\[()\\]          | Return True when x was high at the last cycle and is now low  |Bool\n",
    "  x.fall(initAt: Bool)  | Same as x.fall but with a reset value                         |Bool\n",
    "  x.edges\\[()\\]         | Return a bundle (rise, fall, toggle)                          |BoolEdges\n",
    "  x.edges(initAt: Bool) | Same as x.edges but with a reset value                        |BoolEdges\n",
    "  x.asBits              | Binary cast to Bits                                           |Bits(w(x) bits)\n",
    "  x.asUInt              | Binary cast to UInt                                           |UInt(w(x) bits)\n",
    "  x.asSInt              | Binary cast to SInt                                           |SInt(w(x) bits)\n",
    "  x.asUInt(bitCount)    | Binary cast to UInt and resize                                |UInt(bitCount bits)\n",
    "  x.asBits(bitCount)    | Binary cast to Bits and resize                                |Bits(bitCount bits)         \n",
    "  x ## y | Concatenate, x->high, y->low | Bits(w(x) + w(y) bits)\n",
    "  !x                 |Logical NOT                |Bool\n",
    "  x && y <br> x&y   |Logical AND                |Bool\n",
    "  x \\|\\|y <br> x\\|y     |Logical OR                 |Bool\n",
    "  x \\^ y             |Logical XOR                |Bool\n",
    "  x.set\\[()\\]        |Set x to True              |\n",
    "  x.clear\\[()\\]      |Set x to False             |\n",
    "  x.setWhen(cond)    |Set x when cond is True    |Bool\n",
    "  x.clearWhen(cond)  |Clear x when cond is True  |Bool\n",
    "  x === y  | Equality    | Bool\n",
    "  x =/= y  | Inequality  | Bool       "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 16:42:48\n",
      "[Progress] at 2093.691 : Elaborate components\n",
      "[Progress] at 2093.707 : Checks and transforms\n",
      "[Progress] at 2093.713 : Generate Verilog\n",
      "[Warning] 4 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 2093.717\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "\n",
      "  wire                x;\n",
      "  reg        [7:0]    y;\n",
      "  reg                 x_regNext;\n",
      "  wire                when_cmd4.sc_l4;\n",
      "\n",
      "  assign when_cmd4.sc_l4 = (x ^ x_regNext);\n",
      "  always @(*) begin\n",
      "    if(when_cmd4.sc_l4) begin\n",
      "      y = 8'hff;\n",
      "    end else begin\n",
      "      y = 8'h0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    x_regNext <= x;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val x = Bool          \n",
    "  val y = UInt(8 bits)\n",
    "  when(x.edge){\n",
    "      y.setAll\n",
    "  }.otherwise{\n",
    "      y.clearAll\n",
    "  }\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Bits\n",
    "The Bits type corresponds to a vector of bits that does not convey any arithmetic meaning.\n",
    "The syntax to declare a bit vector is as follows: (everything between [] is optional)\n",
    "\n",
    "  Syntax                                  | Description                                                                   | Return\n",
    "  -|-|-                                                                                                                    \n",
    "  Bits \\[()\\]                             | Create a BitVector, bits count is inferred                                    | Bits\n",
    "  Bits(x bits)                            | Create a BitVector with x bits                                                | Bits\n",
    "  B(value: Int\\[, x bits\\])               | Create a BitVector with x bits assigned with \\'value\\'                        | Bits\n",
    "  B\\\"\\[\\[size\\'\\]base\\]value\\\"            | Create a BitVector assigned with \\'value\\' (Base: \\'h\\', \\'d\\', \\'o\\', \\'b\\') | Bits\n",
    "  B(\\[x bits,\\] `element <element>`, ...) | Create a BitVector assigned with the value specified by elements              | Bits "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 16:45:47\n",
      "[Progress] at 2273.286 : Elaborate components\n",
      "[Progress] at 2273.291 : Checks and transforms\n",
      "[Progress] at 2273.293 : Generate Verilog\n",
      "[Warning] 2 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 2273.296\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      ");\n",
      "\n",
      "  wire       [7:0]    x;\n",
      "  wire       [4:0]    y;\n",
      "\n",
      "  assign y = x[6 : 2];\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{ \n",
    "  val x = Bits(8 bits)\n",
    "  val y = x(6 downto 2)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 16:47:01\n",
      "[Progress] at 2347.117 : Elaborate components\n",
      "[Progress] at 2347.141 : Checks and transforms\n",
      "[Progress] at 2347.148 : Generate Verilog\n",
      "[Warning] 8 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 2347.158\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      ");\n",
      "\n",
      "  wire       [7:0]    myBits;\n",
      "  wire       [31:0]   myBits1;\n",
      "  wire       [7:0]    myBits2;\n",
      "  wire       [7:0]    myBits3;\n",
      "  wire       [7:0]    myBits4;\n",
      "  wire       [7:0]    myBits5;\n",
      "  reg        [7:0]    myBits6;\n",
      "  reg        [7:0]    myBits7;\n",
      "  function [7:0] zz_myBits6(input dummy);\n",
      "    begin\n",
      "      zz_myBits6 = 8'h0;\n",
      "      zz_myBits6[7 : 5] = 3'b101;\n",
      "      zz_myBits6[4] = 1'b1;\n",
      "      zz_myBits6[3] = 1'b1;\n",
      "    end\n",
      "  endfunction\n",
      "  wire [7:0] _zz_1;\n",
      "  function [7:0] zz_myBits7(input dummy);\n",
      "    begin\n",
      "      zz_myBits7 = 8'h0;\n",
      "      zz_myBits7[7] = 1'b1;\n",
      "    end\n",
      "  endfunction\n",
      "  wire [7:0] _zz_2;\n",
      "\n",
      "  assign myBits2 = 8'h19;\n",
      "  assign myBits3 = 8'hff;\n",
      "  assign myBits4 = 8'h93;\n",
      "  assign myBits5 = 8'hff;\n",
      "  assign _zz_1 = zz_myBits6(1'b0);\n",
      "  always @(*) myBits6 = _zz_1;\n",
      "  assign _zz_2 = zz_myBits7(1'b0);\n",
      "  always @(*) myBits7 = _zz_2;\n",
      "  assign myBits = 8'h1f;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{ \n",
    "// Declaration\n",
    "val myBits  = Bits()     // the size is inferred\n",
    "val myBits1 = Bits(32 bits)\n",
    "val myBits2 = B(25, 8 bits)\n",
    "val myBits3 = B\"8'xFF\"   // Base could be x,h (base 16)\n",
    "                         //               d   (base 10)\n",
    "                         //               o   (base 8)\n",
    "                         //               b   (base 2)\n",
    "val myBits4 = B\"1001_0011\"  // _ can be used for readability\n",
    "\n",
    "// Element\n",
    "val myBits5 = B(8 bits, default -> True) // \"11111111\"\n",
    "val myBits6 = B(8 bits, (7 downto 5) -> B\"101\", 4 -> true, 3 -> True, default -> false ) // \"10111000\"\n",
    "val myBits7 = Bits(8 bits)\n",
    "myBits7 := (7 -> true, default -> false) // \"10000000\" (For assignement purposes, you can omit the B)\n",
    "myBits  := B(31,8 bits)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "More method of Bits (see [Bits](https://spinalhdl.github.io/SpinalDoc-RTD/SpinalHDL/Data%20types/bits.html#)) \n",
    "\n",
    "  Operator                    | Description                              | Return type\n",
    "  -|-|-                                                                                                                    \n",
    "  \\~x                        |Bitwise NOT                               |Bits(w(x) bits)\n",
    "  x & y                       |Bitwise AND                               |Bits(w(xy) bits)\n",
    "  x \\| y                     |Bitwise OR                                |Bits(w(xy) bits)\n",
    "  x \\^ y                     |Bitwise XOR                               |Bits(w(xy) bits)\n",
    "  x.xorR                      |XOR all bits of x                         |Bool\n",
    "  x.orR                       |OR all bits of x                          |Bool\n",
    "  x.andR                      |AND all bits of x                         |Bool\n",
    "  x \\>\\> y                  |Logical shift right, y: Int               |Bits(w(x) - y bits)\n",
    "  x \\>\\> y                  |Logical shift right, y: UInt              |Bits(w(x) bits)\n",
    "  x \\<\\< y                  |Logical shift left, y: Int                |Bits(w(x) + y bits)\n",
    "  x \\<\\< y                  |Logical shift left, y: UInt               |Bits(w(x) + max(y) bits)\n",
    "  x \\|\\>\\> y               |Logical shift right, y: Int/UInt          |Bits(w(x) bits)\n",
    "  x \\|\\<\\< y               |Logical shift left, y: Int/UInt           |Bits(w(x) bits)\n",
    "  x.rotateLeft(y)             |Logical left rotation, y: UInt/Int        |Bits(w(x) bits)\n",
    "  x.rotateRight(y)            |Logical right rotation, y: UInt/Int       |Bits(w(x) bits)\n",
    "  x.clearAll\\[()\\]          |Clear all bits                            |   \n",
    "  x.setAll\\[()\\]            |Set all bits                              |    \n",
    "  x.setAllTo(value: Boolean)  |Set all bits to the given Boolean value   |   \n",
    "  x.setAllTo(value: Bool)     |Set all bits to the given Bool value      |   \n",
    "  x === y   |Equality                    | Bool\n",
    "  x =/= y   |Inequality                  | Bool\n",
    "  x.asBits  | Binary cast to Bits        |Bits(w(x) bits)\n",
    "  x.asUInt  | Binary cast to UInt        |UInt(w(x) bits)\n",
    "  x.asSInt  | Binary cast to SInt        |SInt(w(x) bits)\n",
    "  x.asBools | Cast to an array of Bools  |Vec(Bool, w(x))\n",
    "  B(x: T)   | Cast Data to Bits          | Bits(w(x) bits)\n",
    "  x(y)                       | Readbit, y: Int/UInt                                       | Bool\n",
    "  x(hi,lo)                   | Read bitfield, hi: Int, lo: Int                            | Bits(hi-lo+1 bits)\n",
    "  x(offset,width bits)       | Read bitfield, offset: UInt, width: Int                    | Bits(width bits)\n",
    "  x(`range <range>`)         | Read a range of bit. Ex : myBits(4 downto 2)               | Bits(range bits)\n",
    "  x(y) := z                  | Assign bits, y: Int/UInt                                   | Bool\n",
    "  x(offset, width bits) := z | Assign bitfield, offset: UInt, width: Int                  | Bits(width bits)\n",
    "  x(`range <range>`) := z    | Assign a range of bit. Ex : myBits(4 downto 2) := B\"010\" | Bits(range bits)\n",
    "  x.getWidth               |Return bitcount                                                                | Int\n",
    "  x.range                  |Return the range (x.high downto 0)                                             | Range\n",
    "  x.high                   |Return the upper bound of the type x                                           | Int\n",
    "  x.msb                    |Return the most significant bit                                                | Bool\n",
    "  x.lsb                    |Return the least significant bit                                               | Bool\n",
    "  x \\#\\# y                 |Concatenate, x-\\>high, y-\\>low                                                 | Bits(w(x) + w(y) bits)\n",
    "  x.subdivideIn(y slices)  |Subdivide x in y slices, y: Int                                                | Vec(Bits, y)\n",
    "  x.subdivideIn(y bits)    |Subdivide x in multiple slices of y bits, y: Int                               | Vec(Bits, w(x)/y)\n",
    "  x.resize(y)              |Return a resized copy of x, if enlarged, it is filled with zero, y: Int        | Bits(y bits)\n",
    "  x.resized                |Return a version of x which is allowed to be automatically resized were needed | Bits(w(x) bits)\n",
    "  x.resizeLeft(y)          |Resize by keeping MSB at the same place, y:Int                                 | Bits(y bits)      "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 17:29:54\n",
      "[Progress] at 4919.826 : Elaborate components\n",
      "[Progress] at 4919.836 : Checks and transforms\n",
      "[Progress] at 4919.839 : Generate Verilog\n",
      "[Warning] 8 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 4919.842\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      "  input               cond,\n",
      "  input      [7:0]    bits_8bits\n",
      ");\n",
      "\n",
      "  wire       [31:0]   a;\n",
      "  wire       [31:0]   b;\n",
      "  wire       [31:0]   c;\n",
      "  wire                all_1;\n",
      "  wire       [9:0]    bits_10bits;\n",
      "  wire       [7:0]    shift_8bits;\n",
      "  wire       [7:0]    myBits;\n",
      "  reg        [7:0]    d;\n",
      "\n",
      "  assign c = (~ (a & b));\n",
      "  assign all_1 = (&a);\n",
      "  assign bits_10bits = ({2'd0,bits_8bits} <<< 2);\n",
      "  assign shift_8bits = (bits_8bits <<< 2);\n",
      "  assign myBits = {bits_8bits[4 : 0],bits_8bits[7 : 5]};\n",
      "  always @(*) begin\n",
      "    d = 8'h42;\n",
      "    if(cond) begin\n",
      "      d = 8'hff;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val cond       =  in Bool()\n",
    "  val bits_8bits =  in Bits(8 bits)\n",
    "  // Bitwise operator\n",
    "  val a, b, c = Bits(32 bits)\n",
    "  c := ~(a & b) //  Inverse(a AND b)\n",
    "  \n",
    "  val all_1 = a.andR // Check that all bits are equal to 1\n",
    "  \n",
    "  // Logical shift\n",
    "  val bits_10bits = bits_8bits << 2  // shift left (results in 10 bits)\n",
    "  val shift_8bits = bits_8bits |<< 2 // shift left (results in 8 bits)\n",
    "  \n",
    "  // Logical rotation\n",
    "  val myBits = bits_8bits.rotateLeft(3) // left bit rotation\n",
    "  \n",
    "  // Set/clear\n",
    "  val d = B\"8'x42\"\n",
    "  when(cond){\n",
    "    d.setAll() // set all bits to True when cond is True\n",
    "  } \n",
    "}\n",
    "showRtl(new Top)    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 17:28:31\n",
      "[Progress] at 4836.957 : Elaborate components\n",
      "[Progress] at 4836.969 : Checks and transforms\n",
      "[Progress] at 4836.971 : Generate Verilog\n",
      "[Warning] 10 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 4836.974\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      "  input      [7:0]    myBits\n",
      ");\n",
      "\n",
      "  wire       [7:0]    mySInt;\n",
      "  wire                myVec_0;\n",
      "  wire                myVec_1;\n",
      "  wire                myVec_2;\n",
      "  wire                myVec_3;\n",
      "  wire                myVec_4;\n",
      "  wire                myVec_5;\n",
      "  wire                myVec_6;\n",
      "  wire                myVec_7;\n",
      "  wire       [7:0]    myBits2;\n",
      "\n",
      "  assign mySInt = myBits;\n",
      "  assign myVec_0 = myBits[0];\n",
      "  assign myVec_1 = myBits[1];\n",
      "  assign myVec_2 = myBits[2];\n",
      "  assign myVec_3 = myBits[3];\n",
      "  assign myVec_4 = myBits[4];\n",
      "  assign myVec_5 = myBits[5];\n",
      "  assign myVec_6 = myBits[6];\n",
      "  assign myVec_7 = myBits[7];\n",
      "  assign myBits2 = mySInt;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val myBits = in Bits(8 bits)\n",
    "  // cast a Bits to SInt\n",
    "  val mySInt = myBits.asSInt\n",
    "\n",
    "  // create a Vector of bool\n",
    "  val myVec = myBits.asBools\n",
    "\n",
    "  // Cast a SInt to Bits\n",
    "  val myBits2 = B(mySInt)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## UInt/SInt\n",
    "The UInt/SInt type corresponds to a vector of bits that can be used for signed/unsigned integer arithmetic.\n",
    "The syntax to declare an integer is as follows: (everything between [] is optional)\n",
    "\n",
    " \n",
    "more UInt/SInt will description at **[2.4-Spinal-core-FixPoint.ipynb](2.4-Spinal-core-FixPoint.ipynb)**"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 17:39:09\n",
      "[Progress] at 5474.552 : Elaborate components\n",
      "[Progress] at 5474.558 : Checks and transforms\n",
      "[Progress] at 5474.563 : Generate Verilog\n",
      "[Warning] 12 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 5474.567\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      ");\n",
      "\n",
      "  wire       [7:0]    myUInt;\n",
      "  wire       [7:0]    myUInt1;\n",
      "  wire       [7:0]    myUInt2;\n",
      "  wire       [7:0]    myUInt3;\n",
      "  wire       [7:0]    myUInt4;\n",
      "  wire       [7:0]    myUInt5;\n",
      "  wire       [7:0]    myUInt6;\n",
      "  wire       [7:0]    myUInt7;\n",
      "  reg        [7:0]    myUInt8;\n",
      "  reg        [7:0]    myUInt9;\n",
      "  reg        [7:0]    _zz_myBool0;\n",
      "  wire                myBool0;\n",
      "  wire       [7:0]    _zz_myBool1;\n",
      "  wire                myBool1;\n",
      "  function [7:0] zz__zz_myBool0(input dummy);\n",
      "    begin\n",
      "      zz__zz_myBool0[7] = 1'b1;\n",
      "      zz__zz_myBool0[6 : 0] = 7'h0;\n",
      "    end\n",
      "  endfunction\n",
      "  wire [7:0] _zz_1;\n",
      "  function [7:0] zz_myUInt8(input dummy);\n",
      "    begin\n",
      "      zz_myUInt8 = 8'h0;\n",
      "      zz_myUInt8[7] = 1'b1;\n",
      "    end\n",
      "  endfunction\n",
      "  wire [7:0] _zz_2;\n",
      "  function [7:0] zz_myUInt9(input dummy);\n",
      "    begin\n",
      "      zz_myUInt9 = 8'h0;\n",
      "      zz_myUInt9[4 : 1] = 4'b1111;\n",
      "    end\n",
      "  endfunction\n",
      "  wire [7:0] _zz_3;\n",
      "\n",
      "  assign myUInt = 8'h02;\n",
      "  assign myUInt1 = 8'h02;\n",
      "  assign myUInt2 = 8'h05;\n",
      "  assign myUInt3 = 8'h1a;\n",
      "  assign myUInt4 = 8'h1a;\n",
      "  assign myUInt5 = 8'h02;\n",
      "  assign _zz_1 = zz__zz_myBool0(1'b0);\n",
      "  always @(*) _zz_myBool0 = _zz_1;\n",
      "  assign myBool0 = (myUInt == _zz_myBool0);\n",
      "  assign _zz_myBool1[7 : 0] = 8'hff;\n",
      "  assign myBool1 = (myUInt == _zz_myBool1);\n",
      "  assign myUInt6 = 8'hff;\n",
      "  assign myUInt7[7 : 0] = 8'hff;\n",
      "  assign _zz_2 = zz_myUInt8(1'b0);\n",
      "  always @(*) myUInt8 = _zz_2;\n",
      "  assign _zz_3 = zz_myUInt9(1'b0);\n",
      "  always @(*) myUInt9 = _zz_3;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val myUInt,myUInt1,myUInt2,myUInt3,myUInt4,myUInt5,myUInt6,myUInt7,myUInt8,myUInt9 = UInt(8 bits)\n",
    "  myUInt  := U(2,8 bits)\n",
    "  myUInt1 := U(2)\n",
    "  myUInt2 := U\"0000_0101\"  // Base per default is binary => 5\n",
    "  myUInt3 := U\"h1A\"        // Base could be x (base 16)\n",
    "                          //               h (base 16)\n",
    "                          //               d (base 10)\n",
    "                          //               o (base 8)\n",
    "                          //               b (base 2)\n",
    "  myUInt4 := U\"8'h1A\"\n",
    "  myUInt5 := 2             // You can use scala Int as literal value\n",
    "\n",
    "  val myBool0 = myUInt === U(7 -> true,(6 downto 0) -> false)\n",
    "  val myBool1 = myUInt === U(myUInt.range -> true)\n",
    "\n",
    "  // For assignement purposes, you can omit the U/S, which also alow the use of the [default -> ???] feature\n",
    "  myUInt6 := (default -> true)                        //Assign myUInt with \"11111111\"\n",
    "  myUInt7 := (myUInt.range -> true)                   //Assign myUInt with \"11111111\"\n",
    "  myUInt8 := (7 -> true, default -> false)            //Assign myUInt with \"10000000\"\n",
    "  myUInt9 := ((4 downto 1) -> true, default -> false) //Assign myUInt with \"00011110\"\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.05 17:58:09\n",
      "[Progress] at 6615.206 : Elaborate components\n",
      "[Progress] at 6615.211 : Checks and transforms\n",
      "[Progress] at 6615.218 : Generate Verilog\n",
      "[Done] at 6615.222\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : Top\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module Top (\n",
      "  input      [7:0]    mySInt_1,\n",
      "  input      [7:0]    mySInt_2,\n",
      "  input      [7:0]    myUInt_8bits,\n",
      "  output              myBool0,\n",
      "  output              myBool1\n",
      ");\n",
      "\n",
      "\n",
      "  assign myBool0 = ($signed(mySInt_2) < $signed(mySInt_1));\n",
      "  assign myBool1 = (8'h03 <= myUInt_8bits);\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val mySInt_1,mySInt_2 = in SInt(8 bits)\n",
    "  val myUInt_8bits = in UInt(8 bits)\n",
    "  val myBool0,myBool1 = out Bool()\n",
    "  // Comparaison between two SInt\n",
    "  myBool0 := mySInt_1 > mySInt_2\n",
    "\n",
    "  // Comparaison between a UInt and a literal\n",
    "  myBool1 := myUInt_8bits >= U(3, 8 bits)\n",
    "\n",
    "  when(myUInt_8bits === 3){\n",
    "  \n",
    "  } \n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## SpinalEnum\n",
    "The Enumeration type corresponds to a list of named values."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Bundle \n",
    "The Bundle is a composite type that defines a group of named signals (of any SpinalHDL basic type) under a single name.\n",
    "\n",
    "A Bundle can be used to model data structures, buses and interfaces.\n",
    "\n",
    "For more information, see **[3.1-Spinal-lib-flow-stream.ipynb](3.1-Spinal-lib-flow-stream.ipynb)**"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "case class myBundle extends Bundle {\n",
    "  val bundleItem0 = AnyType\n",
    "  val bundleItem1 = AnyType\n",
    "  val bundleItemN = AnyType\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Vec\n",
    "A Vec is a composite type that defines a group of indexed signals (of any SpinalHDL basic type) under a single name."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Top extends Component {\n",
    "  // Create a vector of 2 signed integers\n",
    "  val myVecOfSInt = Vec(SInt(8 bits),2)\n",
    "  myVecOfSInt(0) := 2\n",
    "  myVecOfSInt(1) := myVecOfSInt(0) + 3\n",
    "\n",
    "  // Create a vector of 3 different type elements\n",
    "  val myVecOfMixedUInt = Vec(UInt(3 bits), UInt(5 bits), UInt(8 bits))\n",
    "\n",
    "  val x,y,z = UInt(8 bits)\n",
    "  val myVecOf_xyz_ref = Vec(x,y,z)\n",
    "\n",
    "  // Iterate on a vector\n",
    "  for(element <- myVecOf_xyz_ref){\n",
    "    element := 0   //Assign x,y,z with the value 0\n",
    "  }\n",
    "\n",
    "  // Map on vector\n",
    "  myVecOfMixedUInt.map(_ := 0) // assign all element with value 0\n",
    "\n",
    "  // Assign 3 to the first element of the vector\n",
    "  myVecOf_xyz_ref(1).allowOverride := 3\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "attachments": {
    "image.png": {
     "image/png": "iVBORw0KGgoAAAANSUhEUgAAAhYAAAB0CAYAAADZ5HurAAAgAElEQVR4Ae2dCZQURZ7/fyC2yg2KCB70yNGiMCigqwxyjKiL+scBfS68B+MB47F4INuMKOiMII6KM4OM7IwKKAPv6d+3Aw8WZT0YEFhkVxBZW5FWHEDpXgY5muaQBmTfN4pfVlSSVZl1ZHVV1/f3XlVmRkZERnwyIvKXEb+MqHf8+PHjQiEBEiABEiABEiCBDBCon4E4GAUJkAAJkAAJkAAJGAJULFgQSIAESIAESIAEMkaAikXGUDIiEiABEiABEiABKhYsAyRAAkkRqKyslPLy8qTC0DMJkEDhEKBiUTj3mjklgbQIPP3009KpUyfp27evlJSUmP1Ro0alFacdGHHjt27dOts54b6mScO6txrXkCFDYuKGO/zC3ZZFixZRabKBcJ8EUiDQIIUwDEICJFBgBK6++mpZtWqVyXXHjh0Fvy+//NL8Nm3aJCtXrswIEcSZrGgYpCkZQbjWrVs7QaBkLFiwQNauXeu4cYcESCB5AlQskmfGECRQUATQKwClAg/ul19+Wfr162fyP2/ePBkxYoQ5N2PGDBk9enStcendu3dC5Wb+/Pm+aSsrK/P1Qw8kQAL+BDgU4s+IPkggJwnA1kG7+NGtj14FdOXbMm7cONPlr0ME8O+2j8Bwhp7H1j288dprr5ko77jjDkepgMPw4cOltLRUpkyZItdee61zWSgcSIvG6ZUuDEWoH2wRxkuQH/WH+KDkpCLIE+Jx513jAhft+RgzZkwMA780ICx+OryCdMa7jl6PWxKo0wQwQRaFBEggvwhUV1cf79ixIya3M9vevXubfRwvXLjQZKa0tDTmvO1fczt48GDjB+HhX+OBO6SiosK5ztq1azVY3C2ubadJ44Pbpk2bTooTaYIfTRv86XXmzp0bE5f6GTlypHP9KVOmOOlHOPsHRiqaDo0bW1wL7hCNW9Ou+Q+SBg2Lrf70utySQCESkELMNPNMAvlOQJUGfQAiP3jI4sGmD14cYx/KAUSVEfhRN30QLlu2zEGCcHqsD2D7ge949NiBYoG0qXIDL/pQx0MagjTZD3W46QPcvg7ShmMNB3/qpkqKKhbw5/7hnIqmIZ5iYcetfmy3RGnQNOm9ULZ6bW5JoNAI0MaiTvdHMXN1lcCaNWtM1nr27Olk8bHHHhP8VHR/+fLl8uqrr8qSJUuc7v6Kigpp06aNMV6E/UT//v2NDUWfPn3McIfaUWhcQbeDBg0S/DAsgGELGEKq0ee2bdtMNDD2hAwcONCJFsMqkyZNctKHoQQMTcCuo3Pnzs6XIjC2hPt7771nhlo0AvizDTHh3qxZMz2d0jbZNGA4BAKuFBIoZAJULAr57jPvdZoA7Bb0YY0HL5SGHTt2mDy3bdvWbGfNmiXjx48XGC7igY0f3F566SVjDNmjRw/nC5Dq6uqTeMFoEw9wKAYQKBTDhg1zlIIuXbo44S+44IKTwsdz0GshPYjPFuSlqqrKdjJKRaa+TNGIk00DFCAKCZCACBULlgISyGMCe/bscVKPN+xXXnlFiouLzRcaUCogy5Ytc4wuYVgI0bdqHEM5wDF6Nt566y15/vnnTS8DlAQoFtpLMH36dCcexLF//3554YUXjBKxYcMGmTp1qsDwEcrAiy++6HwlAqNJuLkfvHbaTaKsPyg+UCAgH3/8sTRu3Ng6m53dXEhDdnLKq5BAZgnwq5DM8mRsJJAVAvfcc4+5zsKFC82XIPhC5LnnnjNKwdKlS81XCXiYQ5o0aWK2UCDUDf71KwZMeIV9DH/86le/ch7oJpCITJ482exijgd8XQEFBD8MZSA+KABjx441frRHRMMiXnXbuHGjcR46dKjZIu2IB4J4NW041mEauEFZgWh6oQwh/WEJ0gklrTbTEFbeGC8JZIVAoRmVML8kUFcIqEEijBbVgBBbNWzU83Czf/CvBopqSOk+j7C2wHgRftwGknCzDRvVqBT+EAfOazq8jCk17Xp9O21Io17TPq/GqUifGm+602unHfuaBs03tppG9at+bPcgadA0atwaH7ckUKgETvn1r3/966xoMLwICZBARgncdddd0qFDBxNnvXr1BL0YGJrAUAgE5w8cOCB79+6VAQMGmMmtYPPQtWtXM7wBfzC0RE9F/fr1jT8MfaD3Ydq0aTFp/fGPfyy33nqrtGzZUmpqagT2Enq9n/zkJ47f6667Tlq1aiX79u0z035PmDDB2F/g7R9hEI+mTf1p2mCrgbhuvPFGKSoqEgxF6DXRQ6FpmzhxonO9Y8eOGSNOGLFeccUVjrt759ChQzFxN23a1Ayv2OEwyRb8NWrUSNCrgviCpAG2GNdcc42Tbve1eUwChUagHjSqQss080sCJEACJEACJBAOAdpYhMOVsZIACZAACZBAQRKgYlGQt52ZJgESIAESIIFwCFCxCIcrYyUBEiABEiCBgiRAxaIgbzszTQIkQAIkQALhEKBiEQ5XxkoCJEACJEACBUmAikVB3nZmmgRIgARIgATCIUDFIhyujJUESIAESIAECpIAFYuCvO3MNAmQAAmQAAmEQ4CKRThcGSsJkAAJkAAJFCQBKhYFeduZaRIgARIgARIIhwAVi3C4MlYSIAESIAESKEgCVCwK8rYz0yRAAiRAAiQQDgEqFuFwZawkQAIkQAIkUJAEqFgU5G1npkmABEiABEggHAJULMLhylhJgARIgARIoCAJULEoyNvOTJMACZAACZBAOASoWITDlbGSAAmQAAmQQEESoGJRkLedmSYBEiABEiCBcAhQsQiHK2MlARIgARIggYIkQMWiIG87M00CJEACJEAC4RCgYhEOV8ZKAiRAAiRAAgVJgIpFQd52ZpoESIAESIAEwiHQIJxoGashsPcTkYPfODD27t0rhw4dco65EyVw9HiR/L1eV8ehqKhIunaNHjsn8nUH5QDl4YSgHKA8ULwJfCedpEaaOCc7deokTZpEj50T3CGBZAnU7BL5brUTqqamRnbt2uUccyeWwF4ploNypuNYXFwsZ54ZPXZOWDtULCwYGd+t2hBTgJuLCH6UkwlUHymSJZ/WOCfwEKlTisWhb0QqFzv5O0NE8KN4E1hXvl8qqhs7J9u0aUPFwqHBnbQIHN4VUxeLRKRNWhHW7cCbtnwn5bvOcjKJttlPseBQiIOLOyRAAiRAAiRAAukSoGKRLkGGJwESIAESIAEScAhQsXBQcIcESIAESIAESCBdAlQs0iXI8CRAAiRAAiRAAg4BKhYOCu6QAAmQAAmQAAmkS4CKRboEGZ4ESIAESIAESMAhQMXCQcEdEiABEiABEiCBdAlQsUiXIMOTAAmQAAmQAAk4BKhYOCi4QwIkQAIkQAIkkC4BKhbpEmR4EiABEiABEiABhwAVCwcFd0iABEiABEiABNIlQMUiXYIMTwIkQAIkQAIk4BCgYuGg4A4JkAAJkAAJkEC6BKhYpEuQ4UmABEiABEiABBwCKS2bXllZKRUVFSaSHj16OJHZO+vWrbMPzX7btm0Fyx9TSIAESIAESIAE6iaBlBSL2267TVatWmWIbNq0STp16nQSnWHDhsmXX34Z496xY0dz/MQTT8jw4cNjzvGABEiABEiABEgg/wkkPRRSXl7uKBXI/nPPPZeQQu/evUV/8AhlY8SIETJv3ryE4XiSBEiABEiABEgg/wgk3WOhigSUBfRarFixImGup02bJvZwyahRo2TWrFkyadKkvO21+PzzzxPmWU+2PbJXmusBtwkJHDt2TDDEprJv3z7x43zxxRer96xuoRwfOXIkqWs2P1YhbZMKUdied+3aJZW7qh0IeKHZu3evc6w7GF5t3py1THkU6nbr1q1y4MCBQNlv9MN2aRfIJz2BQFVVlVRWRtu7r776So4ePRoXDupk0oqFKhLjxo2THTt2mB4I9D4EHdqYPHmyUUbQOC9fvlz69esXN4G5eGLJkiXyxhtvSFFRkW/y7vxpfel18iiRb7hC9PD999/L+++/72T91FNPFQyzxZOamhoZOnSoDBw4MJ6XuO5PP/20OffYY485flCex44de5INkLtsr127Vl588UVB+pKRXiUid/ZPuoMwmUvUKb+w0Vr/VfRBAcWiYcOGMXk8fvy4NG7cWPDyUqiCNnT16tXSq1cvpy2Fgv673/1Opk6dGoMFfnv27GmYxZzI8wMoFY8//ricdtppgXJS0raelA6qF8gvPYl89tln8v5/VzkocNysWTPn2N7ROplUS4dGFgoBbCUGDRokffr0MXG+9NJLdtwJ923jTVSIfJODBw+at1Vox36/RFpdvuU77PSiQB4+fDjml4gvegxwL1KR66+/Xl577bWYoMXFxdKkSZMYNxzMnz8/xg1pql+/vu+9d6cdeaMEJ4D7a5cH3Gs3U7gdOnQoeKR10CcUhT179hjlws4eyrNb0N4mUtbd/vPlGOUCSoW7fMQ7xksMJTgBPMfsuog6F4+t1smkFAttZG+++WaTql/+8pdmiyERvFEUurRq1eqkt6pCZ5JO/sEzGUEZvPrqq00QKMEYdsN2yJAhxn3RokXmnD00Bwf4e+GFF5xGV+NBuJ07dyaTBEk2zUlFXqCevRS+QkCB8odeBgjKNXoi4KblGe7osWnRooWDA2UXxvVLly513NAbh/BuZdrxUMd32rXjwEemb7Ef08CKBQp1WVmZSV+3bt0EXZXV1dWm9wKOanuR6QzkU3x4qKBLjg+XzNy1zp07yyOPPBJYWdOvk9C4QgnG8Bx+aIhLSkqc8utO3cyZM6V169aOM8ryPffcY+JI9l7+5je/kQ4dOjhxcSd9AoMHDxavN/D0Y87tGB588EGZPn26eWlDOURv7zPPPGOGMzAM7SWoAxgaUoUY7faaNWtk5cqVcscdd3gFqfNuaJPxzKJkjoAf08A2FhizwzAIBF91uEVtL9zuiY4xLljXBJrck08+Kc8++6yI/D2r2Vu38TvP6/XofJZxx/kmjU6VThdExse8/Ldt1VDanBU7lu0ZaZYc0SCgEKP8aWOZ6NJQCKAYwC/sd6BUXHPNNXLZZZcZI6REYfXc7t275bzzzjNviEGuqeGwhR0A0vunP/1JPvzwQ/tUVve97i0SoGWhfFuVVB844hx7+bfLSlYT77oY7JkefvhhWbhwYa0ydSUr9EOUX5Sl8ePHm3IMhfmmm26S119/XWDrFUTw8qfy9ddf625BbVEnYT+FjwZSeU6lC0vrmjueknbNpHHDU2X/wSOyaWtVXtRFzYMf08CKBSo1BF+DuAVDIVA60O3sZ8SJbjm108i24SbSB3sQGP2NHj3ayQa6CaHR2zJjxgy59tprPefoUH/4KgFv1Sr6dgsrdTQIm//6hIhEK7b6C2OLB0PPEbH2ALhOxwuaSfn8fzKXHDZhqbRueYasnDlIEvnvc1kbmfl4xH4mjLTGixNvpS1btjSnzzjjDPNmhgMoaxMnTjTKBQy1EgnKH744euihh4y39u3bG2Nb3BuMR6NxRkMNgdKBN0Ac4w1wzJgxpqcCb3a4fwij99Trmjindkb2eRh2PvDAA+ZrhaAPADt8JvZxr7/cFjW40jjXzh1iGrCRkz6QHbsPxZQNL/+9Lz3HlBcNn60t7LiON45erUGDBrXONJqa7O1deeWVRqFCDxx6HyBTpkxxEoBhPLWbgOKANhVtHMozyrcOX2M/WSXZuUge7SSqk/fee6/gi4X/+c9/y2qOUNdWffK/J11zyj9fLo/ddZlMf6NMJvzrR6J1M17dra26ePrpp0v37t2d9F9yySVmH+2cMsUHDbYEUiwwzqfKwJtvvnmS5TwK7YIFC0yBdisWaKxVUNi110Mbfj2X7hYPDLsrHPuoiJghFGO0OEbatm3bFvPmiiEdKBq2wG3Lli1mqMd2d+9DqbjlllvczuYYGl3Xrl1FvsuugWrpiB/L0OuCd8Xb/rfvPCCl09bIrIVfyC9v7+b0bHhmMARHKBA6iRruGRQBFTQYeNj/4Q9/kA0bNqiz5xZlQcVtGQ93bWzVj/sY7jBO9hOkKd79R1j07KH7evbs2X5RhXIeDdG0f4ntFdQeC68Luv2P+e1q0yDOePMzGX1bpDHxCheGG+pr4zaWZnHiIrXNNIy8JooT5VfLMMqSXbYRDsN4bnG3we6XJrf/unTsVydRr9uffUxE/iOr2cYL3utTrom5Jnos4kku1UWjWLSPKhbuDgEwBXf00upn+IEUC4zzQbp06XKSUgF3jAVCsVAjTn3A4xzcbMGDA0qF3WNgn091H93fyDAqFboLUQFfffVVEx2MlhYvXuwoHvY13nnnHWPUpOlB7wXeEjZv3mx7y5v9Fk1Oc7rUgiTa9o+HztQ/bzBvuugmzzXR7jeUH685DXItvUjPgAEDjIJ7YNt7tZK8RIqEV4Js/wN7nW8Ui6r9NV5ea81NmdZWb1CtZZwXzggB88Zdnl3FAgm361aQjNj+c7Uuaj6uuuoqwfwWWicDKRYTJkwQ/GAA5yV4oOP7fgi6miAYB3SL9hy43TNxjC9URo4cacbGtXsaipBaQttjjfb1MJeB+tG3Abwh6FwHtt9k93/44QcJbB2bbORx/K/duFOenr3eOdurW2vp1yP+1Exu/+geh3ZtF2onslregTIB25V8USqAC12EqGx9LglU1TJKGPfSLgvNGhcl7Hlw+1+y+huTHpShXBJlmktpYlryh4CZ9yNidpbVRNt1ERfGMEg8yZe6qOnHF3eqVMAtUGvn/jxPI7O3bj/uY9tvGPvaS4LuckzCBSktLZUPPvggcO+I/VkbFCXMd5BINm7cKH/5y18cL+gOUqUG3/NuXL9eemT5S6eyzXsEP1sSKRbqX8fXB/cvlmce+Ac7eNb2YT+hCiBsLNC7pcMhGNKCUhFknPjRRx81lvCZSDh6r/Clh5cgLfb9hx8dGkGXYG0Zi2lacU9fWxwdFurSvkVCxUL9a1lAd+zC312fUDHVa2V6CyW//MRErDq+mypTKCLJzLWT6bykEh/sfG6//fZUggYKM2fOHOeFKlCAHPAEw2z3sLU7WYnqJPxiWLJi03LpddsZ7qChHmvdsi+SSLFQ/7lQFzHvx+cff+wkHXNa6PMWjmBqT24It0CKhRNjju+g0OH7bR0DwnwbGOKAAR+UBrehE3o5YLiHTw3VkA8PEuxrmERZxpTT9rTTMOaEYoHC/dRTT8ktPTFzYHYR33FTp4SasDs/8H/noBJ5/I9rjW1Fy6anZ922QtMEuxb8IDAMQg8ZFAswxlchUNaCCBpkP6UwSDzwc84558T1Gq8RQzqRXrtsxI0kxBNQDGCoG1TUP2wq7n/uP02wQX2yrBmfSCxssT4ujxg+Q7HApDxQLFNhivYg0X0Myieb/sL+vLZv377GKDqbeUr3WhdddJFvFPHqJJRS2GfhhfHi87PbJiPRthG9bybwkcSJupsLdRGKxceWYrF9+3ZjSG0zdecp+4TdKcjgMZQItZVAtGr0pJfwMnRyG+65w2jYoFu8daPHJPIQzK5WHDSNbn/4vBRfgWzautcoFxee2yQp5cQdXyaP8cmmbRQUJG40QEEaoSBxJesHDRuUCr+vV5KNN5v+Yai5pbJanp/7PzJk3Lsyf+p12bz8SddCLxbmZsD6IakIlIp8UyxSyWcyYaC4hK28JJOeMP2iLUabnI91Mtfqot4nP6bZNgHQdNXJLbrrsSR8RKnIvyzOeqKv0azRfV75XbDegTBziaEmvGVAM84XQU9VPjZgbr5TH7rSvDUtWLZF5r0dmb/G7Sdbx2+//bZ8++232bpczlwHn+bjF0/SPR8v3rrmjqHRfK6TuVQXtWz4MaVioaQysIVRYW0+BNHd5ietWpzueHH7x8RZGBqBjH429mseJ1AWd/D2n2+SS2m277Wbo9c5t9vk+3oaRXPSzOj4qjuebByr3U02rpVL18CMmfjFk3TPx4u3rrnXdp101ysvvu622B0mV+qipt2PaZ0aCtFMh7nFJ4+5KPiKQyfCipc++3w8/zAoSmRUFC/u2nA/66zsm3bDQDcfFjGy77XXvXEPb3j5h9Gvl7tXfLXlhvtRV8Vv/ol0z9cVbo0aNTKLYuVqftx1zZ1Od5vrVefyoS5qvrB+Tb3jWFaSEg6BrXOyPkFWOBkJP9bqmiJ5/dOuzoVgbDts2DDnOO93dq0W2TIn77ORrQwsLi+RiuroBFmYm0Y/Zc9WGnidOkqgulyk/Ld1NHOZz9byLe2kfFf0JQ7G0PZXIV5X5FCIFxW6kQAJkAAJkAAJpESAikVK2BiIBEiABEiABEjAiwBtLLyoJHCDcaaud5LAmznV9sheae7niecNgWPHjjmLLMFh3759vnMWYAItzHeRbUllLoXmxyok/vyn2c5B7l8Pn5ZW7oou4IcJs7xmXIWNRV22s8j9O5UbKUSbHNRwvtEP26V2ZmfJDVbJpqKqqkoqK6Nf5mHq7qNHj8aNBvWx1hULjNVg6m33fBJxU13LJzBtKWZbxFLOfnLnT+tLr8hHFn5eC/48DCLt2dugMOiqjV5wampqzCyXQRYL8wqvbnhg+Y0Xql9sMa8GZnFMVqHpVSJyZ392ENosE+1jIcD1X2GCuYjgPrkNp2Eehhla8UkyJcopmfJcF7hBqcA8Faeddlqg7JS0rSelg+oF8ktPIp999pm8/9/RlZJx3KyZ9xeIWidrXbHAjfP7dCWXbi60Yv35pevoUUyQlROI/ZJa6+dRIDFVrArWWTlwIPpgUXd7G/QNBWHmzZvnLCeN2VExWZouJY1Vd19++WVnxlb7Gu59KDT169f3TZs73OHDKAf5MWGaO+21cYx7a5cHzA3jZWd+yimn1Ebyav2aKLtlZWVm1mBMHY85dLCcAQRvjPnyopYJkCgrUCr82gu91vffsy4qiyBb9E7YdRGz4DZoEP+5hjppXqGw4BZW9cQPBRZvByqYhMU+p+7wh3CYJhvn4Q9vGeoXDTkEccENxwiD/UQLfM2YMcOJI5E/TUcubdktm9m7ga8A3G+pqV4Bq95i9kZM3w6lAmUVCi0+2cOkZrqCb6rxa7gOHYIvWa9huE1M4Oyzz07soQDPQnFAWUaZRg+FrpGE8gyFw27DCxBPTJax1AIlswT8mNbHAx+re2KBFygHKJSvvPKKSQUe7AsXLjTLiGMNDSyNDj8Q+EO4Fi1amDUdnn/+efN54MCBA835SZMmmS0mt8HS6TjG+htY/wErpXopDUjL/fff71wvnj8TcQ7+QbGYOHFirc7Bv3xdhew/GB0Pyximdj8X6TJZpP29GYvSLyI8pNFgNm8erqVK586dM9ZrhvTqwml++Qv7PGZPXbfxu3Au07CdSMk4EWxDlhtvvFG6desW8lXyP3pdRBEKR6FOKuZ1Fx955BFncUiv89lwC7UuZiMDrmv4Ma0PwwyMUUEDhrKA5c51vQwsKY7VQX/xi1+Yig1jOXsmOBRg+L3vvvvMZbEiH8JAuUCceCtUwYJg8Iu3RcRjL7GqfjB2jXNYTAy/3r17e/pT/7m4hXKBh4ufRhdG2rFgzd1TVkrjhhk2aIRS0aSjSMVikTPOFTnvljCS7xlnu3bt5Mknnwx1DgNMHQ6FNxMC24uxY8fKgAEDMhFdynGUb6uSvnf/e8rhEwY8Z6DIhaNETm0qcnBrQq+ZOImu1bvvvrvWmWYiL2HGgcWhVDjnh5KILGh47733Srr2WNEYk9sLtS4ml5SM+UY7l4hpAyzahRUl0TOBHgn0EgwePNgoGsuXLzcVGqmBgWU6gp4NFSgkGNeOJ2PGjHFO4UEdptjKD5Z6r6ysNHm/5JJLfMfcMVavy6QjjZgBDoLue2h0Xy3FmGfsEuaZyMuiFVtl6p83mKgw9SuWOX9vzbfywhtlgmV2R01eYRYVe3r2elmy+hvj754hnWX4DR3NPs5jwbGBvc6XPdWHZc++GuPfjvfKrmcL5qiX01uLnPUTkb/NFtn9XyKt+og0ujAT2TgpDryVnnfeecYdLLUhQBlAj1c6K4aiNwyKK8odhu+g4CJeDM1B3nzzzZPS4+cApWfEiBGe3u666y5p06aNzJ071/N8phzRaI3/w3/Jzj3fmyjH/bybXFTcXG4a8x+mLIz57WqzwqnnvRURLSMl7ZpLvx5tZP6yv5lFx+x4Ucac2QPRYwXlMmRBD+k5HWMNpLPFNOSsZSR6DCujLKOthI0FepJLS0vNyxvYoewVoiSqk3hZhcK14q2ZoaCx65i2y7iQuy5qncM5u11W98B1ES94pzQSObxTpFkXke93iGz9c8bzhpk0b7zxKifeyy+/3NlXplgo0pb6GIvDQx9bWOFDqUDPBQRv3hCcS9cY6OuvvzZx7d+/31QIKBfxBOOE+GF45plnnonnLW13pOWdd94xQzjYQm677TZBLw7yjodRIsGDCT0T+kOhVoFGhy72MKR02hqjFEz7l14m+lcWbJRmjSON8OD+xTKobztBIYdSgQcNCqqu94DVKlesrzTuazfulIUfbJUWTYsEQyg3j33HxIswcDeLTzXvLnL47xGlIozMWHFiyAMNIn7nnntuTC+FKmtXXRUt4FZQ313YWKBMoSxDqYCgTOMeoodt6dKlvnG4PUD50XuvW9sP4n3ggQeS/oLEjsNvf+SkD4wXlAUog6/9+yYnCNYfGHpde7OgHBRR7OOHVUsxRIKGbMK/fmTcUAZQRlRBQWPYsunpgnjhBmXUyK4PRT5/KrJ/KPqG7Fw0QztnnnmmUxbsKLPB1L5eru6j7KIso0zDxgJKOHqboWxAQUfbVojiVyfxIhjWjL5e7bLeA62L8drllOoiXvDw0nfskMjujyL7IQxNwlBT22Vs3XZkYIoXaftLuQZffPGF6aXAOvUYG4ZSoQ99NLqrVq0y2vDmzZuVUUrbFStWmLdDFHwMk8Amwy3QujFkAm28ZcuWRhOfMmWKGV5x+83EMTQxDN3AVgRb7b3Afq9evYxygQdSLgpWIEVvw9DupBwAAAlXSURBVIxHeguWPccYHh4MQ/r/SAb1iSo4ZV/tlt37Im+zeAvFapVzJ/U3fs5t1Uh6jpgv3TqeKdPfKDOrWV5/1fkmu61bniHb/nd/RBM+si+KAN3fez+JHmdxDwV35MiRsmHDhoytIIsGGvY+TZs2DSUnUISQXsGU3iEI3ozKNu+RP/7b5zL8hg6CNQVU+lzWRrDsMgQKwjsffmPKjJ5HGRp580WOHyiTUEIxpAZBfBC4oYfLyN4NIqee+NRs3xcRtyz/K1O0KZQoAfS4ol1FG462jeJNALZ+Ev0+wdtTiq7udlmjsesi3Ox2Gccp1UW0xTveFdm5XKRVv8gL4JET9VQvnKUtlFko/YsWLTJXbABNd9myZfLWW28JlIuHHnpIMDwC0UYXvQ2wn/jmm2/M2zzO4Vi/ZcX4NBQAPIwh2OIY7joXARSG4uJiWb9+vSn82s1tx2OnZc+ePaYbubYe7GoIZTKU4h8+04n/UU6KkYrI4mn/KM/N2WB6FfAweHnC1fLtjgOm6/uKLhEL+k5D/r9AOcBwBx482K8+EDHq7PyjyLDUxr9FhmkQ5qX5G2XH7kOCrnMV7QXRY2nSSeS0s0WqPnWcsrmDrzieffbZjCkVmnYokmHJ7NmzBQ/APpeEURLEDFGMe2GNKQuzFn4hU/75crlzUMRe5LKSM0220EuFMoCVazd/u8+sWIpF6CAXntvEbKGYQhCman+NKUuP/3GtccMflAtHMDyGcnDgb45TNneUaTavmS/XQhuqbWu+pDnb6Xz33XfluuLMX9WrXdZ6o3XRq13WlCRVF9EzgTq4+0QdbXhBJJoj0fkmNN5sbDHka9tNmtYOi4rg5yXxGl3bXd/8NbxXfBhuUYVF/WFrx4Njr7C2/zD3oUygR0WHSKCBJRI8MGD4p2KP7+EhuGX9ern8R3o2M1s8JNqf19SxicDwBZQK9C6guw1Ln6ObG7YWz4+5UtArAW1YCzhSsebTiH0LlAkNgzdfKBZLpg+Uv66tMF3qt2MJ9aPVkTF1vKW2vVlk/1ciWMQnBMGbPXqzIJiAzLazwGxvGBbDfAZ+8vDDD8snn2SmV+XSSy+V3//+956XhG3SU0+dGBY44QNfBUGQTkzcZHorPEOn74juUwxn/fnJ/vKrX/SQ7sPny9fbq6Vi50Fz/6/sGhluhFJxc9928uDQLjLwwSUxF4Z/lBf0eKDMIAzKB8oFejnatmooo59dJffdan2y16h95O0oRMNNGImXba0xab3hhhvMNlWm6JGcMye/FoDDC9ftt98ec68yeQAe4JJPAh7gkkgS1UnMdwFbgKpvP5LrijM7p0y8drlJwyKnXvm1y0nVxaYXx9ZBKPt2z3IiSEmew/Pwr2+/7YTCzMP4zBmiTDFxoC3hvEbZVxAxX3q4nHLiEGOU48ePN0M/GH5BDw0Kbvfu3Y1Rpo7Fx0sslAf83LJ161YzE9zP+2Lh2MwixlAHhjzQUwGBTQWMMrX7+upRi4yxXu9LzxGM+aGnAgJtGG+p6PqGkefSj7YbRULPwwAU4/V4OEHwIDJfl2xfINLhfpGS0kjBDcE4yFxQxEzZrNM2Y9gDk/5A0JOGhzQKcRBBrxsamEwIetniCR50XtN7Iw/oWUE5CFNuHXChsaPRe4Z7Ofm+nlJ98IhRDIZNWCofvPz/BN2wKC9aZrq0j/RYPTGquylLGOaAYgllAmUEP5QPhIfAv/ZwGIdG7UJrxJQXpvSuqIhO6Y0p3lEGUmH6s5/9zPSWatz5sE1U7jKR/r59+9bqZ/Gp5AFKvp/Eq5Nwx4sJXlAuPj+zbTLSFK9dxvAz6pXWRa92GeGTrovuOohhke+ivc1+nJI5j573ioq/O0Gw/ALEZuqcPLGTecKuK2DcDw/wXBQYPUGZsAU9KBiGgU2Jfj1gn/fbj30IZlYrxrWhROCHrmvYVqhgLH3IT3/kuK2cOegkPzDAg4Ix8/E+Zq4LPJAwVAJBT4dXGGNpXPZ4ZFy9FrrZ0L2W7JcVaJTDbpiVu3uLBx++XvFSON1+0z3We4Z47PKA7wHK5/+T44b7bZ+Hfxjmbvhyl1E8UI6gkKqSifPOVyBeidwcawHu5SWTblAyYDuAhiwVgVFwvB7ZVOKrC2Fqs45kmx/qInoWw6yT8dpl1FG7Lnq1sSnVRXcdRBudRfFjGrpikcW8ZuxSmG8DhpzJfguOt2Q8VLIhtlKh13O7uY/xtQh6MfC1CIY9IDoeHy8OdZdaUCqgpOWbgR7WLEj1AeiwTmHHfa8Rhe1m7+PcNVec6/R8QaFAecDQWS4K7L9gSI51QQpJ9FNofPnhJeme94qzLro9+uijWauT7nqmPG13ex/n86kuan78mFKxUFKuLXpakpXaeKAkk0Z8LXL5xa3MGDzCxXRvJxNRlvzmOk8vDPmSZjRueJPCuC8EthTuBs8rf7XhhvVZClH8Jm1L93yhMM31OplPdVHLjB9TKhZKKuD2rLMi1vQBveecNxTiXH2AJAvLnjck2bCp+kcvVlBbj1Svkc1wua5c+rE4//zIUJ6fv3w872fjle75fGTilWYMdWF15HyXfK+Lyh+9i/WOey0ZqD64TY/A1jmhGdSkl7DcC11dUySvf9rVSRi+0AlrIhvnItncwTwWW/Lry4Rs4nFfa3F5iVRUR+diuOmmm5IemnTHyWMSMATwVVv5bwkjIIHlW9pJ+a7oCzXslWCfmEjM6qaJPPAcCZAACZAACZAACQQlQMUiKCn6IwESIAESIAES8CVAxcIXET2QAAmQAAmQAAkEJUDFIigp+iMBEiABEiABEvAlQMXCFxE9kAAJkAAJkAAJBCVAxSIoKfojARIgARIgARLwJUDFwhcRPZAACZAACZAACQQlQMUiKCn6IwESIAESIAES8CVAxcIXET2QAAmQAAmQAAkEJUDFIigp+iMBEiABEiABEvAlQMXCFxE9kAAJkAAJkAAJBCVAxSIoKfojARIgARIgARLwJUDFwhcRPZAACZAACZAACQQlQMUiKCn6IwESIAESIAES8CVAxcIXET2QAAmQAAmQAAkEJUDFIigp+iMBEiABEiABEvAlQMXCFxE9kAAJkAAJkAAJBCVAxSIoKfojARIgARIgARLwJUDFwhcRPZAACZAACZAACQQlQMUiKCn6IwESIAESIAES8CVAxcIXET2QAAmQAAmQAAkEJfB/BdG8Vi8ZNlAAAAAASUVORK5CYII="
    }
   },
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## List/Array in Spinal\n",
    "Many times you need to instantiate multiple DUTs, List/Array may be a good choice to implement that.\n",
    "\n",
    "### A casCadeFilter Example\n",
    "\n",
    "![image.png](attachment:image.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "[Runtime] JVM max memory : 8116.0MiB\n",
      "[Runtime] Current date : 2022.03.06 14:19:17\n",
      "[Progress] at 79883.234 : Elaborate components\n",
      "[Progress] at 79883.272 : Checks and transforms\n",
      "[Progress] at 79883.283 : Generate Verilog\n",
      "[Done] at 79883.308\n",
      "// Generator : SpinalHDL v1.6.4    git head : 598c18959149eb18e5eee5b0aa3eef01ecaa41a1\n",
      "// Component : casCadeFilter\n",
      "\n",
      "`timescale 1ns/1ps \n",
      "\n",
      "module casCadeFilter (\n",
      "  input               fi_valid,\n",
      "  input      [7:0]    fi_payload,\n",
      "  output              fo_valid,\n",
      "  output     [7:0]    fo_payload,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "\n",
      "  wire                Firs_0_fo_valid;\n",
      "  wire       [7:0]    Firs_0_fo_payload;\n",
      "  wire                Firs_1_fo_valid;\n",
      "  wire       [7:0]    Firs_1_fo_payload;\n",
      "  wire                Firs_2_fo_valid;\n",
      "  wire       [7:0]    Firs_2_fo_payload;\n",
      "  wire                Firs_3_fo_valid;\n",
      "  wire       [7:0]    Firs_3_fo_payload;\n",
      "\n",
      "  FIR Firs_0 (\n",
      "    .fi_valid      (fi_valid                ), //i\n",
      "    .fi_payload    (fi_payload[7:0]         ), //i\n",
      "    .fo_valid      (Firs_0_fo_valid         ), //o\n",
      "    .fo_payload    (Firs_0_fo_payload[7:0]  ), //o\n",
      "    .clk           (clk                     ), //i\n",
      "    .reset         (reset                   )  //i\n",
      "  );\n",
      "  FIR Firs_1 (\n",
      "    .fi_valid      (Firs_0_fo_valid         ), //i\n",
      "    .fi_payload    (Firs_0_fo_payload[7:0]  ), //i\n",
      "    .fo_valid      (Firs_1_fo_valid         ), //o\n",
      "    .fo_payload    (Firs_1_fo_payload[7:0]  ), //o\n",
      "    .clk           (clk                     ), //i\n",
      "    .reset         (reset                   )  //i\n",
      "  );\n",
      "  FIR Firs_2 (\n",
      "    .fi_valid      (Firs_1_fo_valid         ), //i\n",
      "    .fi_payload    (Firs_1_fo_payload[7:0]  ), //i\n",
      "    .fo_valid      (Firs_2_fo_valid         ), //o\n",
      "    .fo_payload    (Firs_2_fo_payload[7:0]  ), //o\n",
      "    .clk           (clk                     ), //i\n",
      "    .reset         (reset                   )  //i\n",
      "  );\n",
      "  FIR Firs_3 (\n",
      "    .fi_valid      (Firs_2_fo_valid         ), //i\n",
      "    .fi_payload    (Firs_2_fo_payload[7:0]  ), //i\n",
      "    .fo_valid      (Firs_3_fo_valid         ), //o\n",
      "    .fo_payload    (Firs_3_fo_payload[7:0]  ), //o\n",
      "    .clk           (clk                     ), //i\n",
      "    .reset         (reset                   )  //i\n",
      "  );\n",
      "  assign fo_valid = Firs_3_fo_valid;\n",
      "  assign fo_payload = Firs_3_fo_payload;\n",
      "\n",
      "endmodule\n",
      "\n",
      "//FIR replaced by FIR\n",
      "\n",
      "//FIR replaced by FIR\n",
      "\n",
      "//FIR replaced by FIR\n",
      "\n",
      "module FIR (\n",
      "  input               fi_valid,\n",
      "  input      [7:0]    fi_payload,\n",
      "  output              fo_valid,\n",
      "  output     [7:0]    fo_payload,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "\n",
      "  reg                 fi_regNext_valid;\n",
      "  reg        [7:0]    fi_regNext_payload;\n",
      "\n",
      "  assign fo_valid = fi_regNext_valid;\n",
      "  assign fo_payload = fi_regNext_payload;\n",
      "  always @(posedge clk or posedge reset) begin\n",
      "    if(reset) begin\n",
      "      fi_regNext_valid <= 1'b0;\n",
      "    end else begin\n",
      "      fi_regNext_valid <= fi_valid;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    fi_regNext_payload <= fi_payload;\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mFIR\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mcasCadeFilter\u001b[39m"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class FIR extends Component{\n",
    "    val fi = slave Flow(SInt(8 bits))\n",
    "    val fo = master Flow(SInt(8 bits)) \n",
    "    \n",
    "    fo << fi.stage()\n",
    "    \n",
    "    def -->(that: FIR):FIR = {\n",
    "        this.fo >> that.fi \n",
    "        that\n",
    "    }\n",
    "}\n",
    "\n",
    "class casCadeFilter extends Component{\n",
    "    val fi = slave Flow(SInt(8 bits))\n",
    "    val fo = master Flow(SInt(8 bits))\n",
    "    \n",
    "    val Firs = List.fill(4)(new FIR)\n",
    "    \n",
    "    Firs(0) --> Firs(1) --> Firs(2) --> Firs(3) \n",
    "  //Firs(0).-->(Firs(1)).-->(Firs(2)).-->(Firs(3))  //scala Infix expression excute from left to right \n",
    "    Firs(0).fi << fi\n",
    "    fo << Firs(3).fo   \n",
    "}\n",
    "showRtl(new casCadeFilter)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "For parametric design, you can't link theme one by one `Firs(0) --> Firs(1) --> ....  --> Firs(n)`. \n",
    "\n",
    "The better way is to use the fold or reduce method to automate them `Firs.reduceLeft(_-->_)`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class casCadeFilter(firNumbers: Int) extends Component{\n",
    "    val fi = slave Flow(SInt(8 bits))\n",
    "    val fo = master Flow(SInt(8 bits))\n",
    "    \n",
    "    val Firs = List.fill(firNumbers)(new FIR)\n",
    "    \n",
    "    Firs.reduceLeft(_-->_)     //you can also connnect like this \n",
    "    \n",
    "    Firs(0).fi << fi\n",
    "    fo << Firs(firNumbers-1).fo   \n",
    "}\n",
    "showRtl(new casCadeFilter(8))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "some interesting  method of List/Array\n",
    "\n",
    "- `foldLeft()()`\n",
    "- `reduceLeft()`\n",
    "- `foldRight()()`\n",
    "- `reduceRight()`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "(1 to 10).foldLeft(0)((a,b)=>{println(s\"$a-->$b\");b})"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "(1 to 10).reduceLeft((a,b)=>{println(s\"$a-->$b\");b})"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "(1 to 10).foldRight(11)((a,b)=>{println(s\"$a-->$b\");a})"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "(1 to 10).reduceRight((a,b)=>{println(s\"$a-->$b\");a})"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.11"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
