\hypertarget{struct_g_p_i_o___type_def}{}\section{G\+P\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ae3e1b95965ce8c9f06490047cb9967a9}{C\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}{C\+RH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{I\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{O\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{B\+S\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{B\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{L\+C\+KR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/O. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}\label{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+RR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}\label{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+S\+RR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}\label{struct_g_p_i_o___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CRH@{CRH}}
\index{CRH@{CRH}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{CRH}{CRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+RH}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_ae3e1b95965ce8c9f06490047cb9967a9}\label{struct_g_p_i_o___type_def_ae3e1b95965ce8c9f06490047cb9967a9}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CRL@{CRL}}
\index{CRL@{CRL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{CRL}{CRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+RL}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}\label{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+DR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}\label{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+C\+KR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}\label{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\subsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+DR}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\mbox{\hyperlink{stm32f10x_8h}{stm32f10x.\+h}}\end{DoxyCompactItemize}
