Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: framework.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "framework.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "framework"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : framework
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Frameworkcode/sources_1/imports/Framework" "Frameworkcode/sources_1/imports/Framework_Backup"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\MC14495.v" into library work
Parsing module <MC14495>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\mux8_81.v" into library work
Parsing module <mux8_81>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\Decoder_38.v" into library work
Parsing module <Decoder_38>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\ScanSync.v" into library work
Parsing module <ScanSync>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\reg_32.v" into library work
Parsing module <reg_32>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\mux32_81.v" into library work
Parsing module <mux32_81>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\HCT138.v" into library work
Parsing module <HCT138>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\Seg_map.v" into library work
Parsing module <Seg_map>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\mux64_21.v" into library work
Parsing module <mux64_21>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\HexTo8Seg.v" into library work
Parsing module <HexTo8Seg>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_Backup\mux8_21.v" into library work
Parsing module <mux8_21>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v" into library work
Parsing module <adder_1bit_MUSER_ADC32>.
Parsing module <CLA_MUSER_ADC32>.
Parsing module <add4b_MUSER_ADC32>.
Parsing module <ADC32>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\Seg7_Dev.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\regs_8_32.v" into library work
Parsing module <regs_8_32>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\mux32_21.v" into library work
Parsing module <mux32_21>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\Counter_4bit.v" into library work
Parsing module <Counter_4bit>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\Counter_32bit_rev.v" into library work
Parsing module <Counter_32bit_rev>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\GPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_Backup\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" into library work
Parsing module <framework>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" Line 147: Port GPIOf0 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" Line 170: Port GPIOf0 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" Line 185: Port overflow is not connected to this instance

Elaborating module <framework>.

Elaborating module <clkdiv>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" Line 76: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <display>.

Elaborating module <HexTo8Seg>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <SSeg_map>.

Elaborating module <mux64_21>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_Backup\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <mux32_81>.

Elaborating module <mux8_81>.

Elaborating module <GPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <Seg7_Dev>.

Elaborating module <ScanSync>.

Elaborating module <Seg_map>.

Elaborating module <mux8_21>.

Elaborating module <PIO>.
WARNING:HDLCompiler:1127 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" Line 181: Assignment to zero ignored, since the identifier is never used

Elaborating module <ALU>.

Elaborating module <ADC32>.

Elaborating module <add4b_MUSER_ADC32>.

Elaborating module <adder_1bit_MUSER_ADC32>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <CLA_MUSER_ADC32>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <AND4>.

Elaborating module <OR4>.
WARNING:HDLCompiler:1127 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" Line 189: Assignment to zero ignored, since the identifier is never used

Elaborating module <Counter_4bit>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <Counter_32bit_rev>.

Elaborating module <mux32_21>.

Elaborating module <regs_8_32>.

Elaborating module <reg_32>.

Elaborating module <HCT138>.

Elaborating module <Decoder_38>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <framework>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v".
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" line 66: Output port <pulse_out> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" line 147: Output port <GPIOf0> of the instance <M6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" line 170: Output port <GPIOf0> of the instance <M61> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" line 185: Output port <zero> of the instance <M8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\new\framework.v" line 185: Output port <overflow> of the instance <M8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <framework> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <display>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\display.v".
    Summary:
	no macro.
Unit <display> synthesized.

Synthesizing Unit <HexTo8Seg>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\HexTo8Seg.v".
    Summary:
	no macro.
Unit <HexTo8Seg> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\MC14495.v".
    Summary:
	no macro.
Unit <MC14495> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <mux64_21>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\mux64_21.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux64_21> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <mux32_81>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\mux32_81.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 16.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32_81> synthesized.

Synthesizing Unit <mux8_81>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\mux8_81.v".
    Found 8-bit 8-to-1 multiplexer for signal <o> created at line 38.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8_81> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\GPIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <Seg7_Dev>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\Seg7_Dev.v".
    Summary:
	no macro.
Unit <Seg7_Dev> synthesized.

Synthesizing Unit <ScanSync>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\ScanSync.v".
    Summary:
	no macro.
Unit <ScanSync> synthesized.

Synthesizing Unit <Seg_map>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\Seg_map.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Seg_map> synthesized.

Synthesizing Unit <mux8_21>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_Backup\mux8_21.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8_21> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\HDL\Framework_Backup\PIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ALU.v".
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_4_o> created at line 38
    Summary:
	inferred   1 Comparator(s).
Unit <ALU> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v".
    Summary:
	no macro.
Unit <ADC32> synthesized.

Synthesizing Unit <add4b_MUSER_ADC32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v".
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v" line 188: Output port <co> of the instance <A0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v" line 195: Output port <co> of the instance <A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v" line 202: Output port <co> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v" line 209: Output port <co> of the instance <A3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <add4b_MUSER_ADC32> synthesized.

Synthesizing Unit <adder_1bit_MUSER_ADC32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v".
    Summary:
	no macro.
Unit <adder_1bit_MUSER_ADC32> synthesized.

Synthesizing Unit <CLA_MUSER_ADC32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\imports\Framework_ALU\ADC32.v".
    Summary:
	no macro.
Unit <CLA_MUSER_ADC32> synthesized.

Synthesizing Unit <Counter_4bit>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\Counter_4bit.v".
    Summary:
Unit <Counter_4bit> synthesized.

Synthesizing Unit <Counter_32bit_rev>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\Counter_32bit_rev.v".
    Found 1-bit register for signal <Rc>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit subtractor for signal <cnt[31]_GND_36_o_sub_3_OUT> created at line 37.
    Found 32-bit adder for signal <cnt[31]_GND_36_o_add_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Counter_32bit_rev> synthesized.

Synthesizing Unit <mux32_21>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\mux32_21.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32_21> synthesized.

Synthesizing Unit <regs_8_32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\regs_8_32.v".
    Summary:
	no macro.
Unit <regs_8_32> synthesized.

Synthesizing Unit <reg_32>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\reg_32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg_32> synthesized.

Synthesizing Unit <HCT138>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\HCT138.v".
    Summary:
	no macro.
Unit <HCT138> synthesized.

Synthesizing Unit <Decoder_38>.
    Related source file is "D:\Framework_ALU\Frameworkcode\sources_1\new\Decoder_38.v".
    Summary:
	no macro.
Unit <Decoder_38> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 16
 1-bit register                                        : 1
 32-bit register                                       : 13
 8-bit register                                        : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 19
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 4
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 8-to-1 multiplexer                              : 4
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Frameworkcode/sources_1/imports/Framework/SAnti_jitter.ngc>.
Reading core <Frameworkcode/sources_1/imports/Framework/SEnter_2_32.ngc>.
Reading core <Frameworkcode/sources_1/imports/Framework/P2S.ngc>.
Reading core <Frameworkcode/sources_1/imports/Framework/LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <M2>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <P2S> for timing and area information for instance <M2>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <M6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_8> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_9> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_10> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_11> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_12> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_13> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_14> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_15> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <M61>.

Synthesizing (advanced) Unit <Counter_32bit_rev>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Counter_32bit_rev> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 1
 32-bit updown counter                                 : 1
# Registers                                            : 373
 Flip-Flops                                            : 373
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 18
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 4
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 8-to-1 multiplexer                              : 4
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <GPIO>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ADC32> ...

Optimizing unit <CLA_MUSER_ADC32> ...

Optimizing unit <framework> ...

Optimizing unit <HexTo8Seg> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <GPIO> ...

Optimizing unit <PIO> ...

Optimizing unit <regs_8_32> ...

Optimizing unit <Seg7_Dev> ...

Optimizing unit <ALU> ...

Optimizing unit <Counter_4bit> ...
WARNING:Xst:2677 - Node <M6/GPIOf0_31> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_30> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_29> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_28> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_27> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_26> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_25> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_24> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_23> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_22> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_21> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_20> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_19> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_18> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_17> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M6/GPIOf0_16> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_31> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_30> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_29> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_28> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_27> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_26> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_25> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_24> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_23> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_22> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_21> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_20> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_19> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_18> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_17> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_16> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_15> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_14> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_13> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_12> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_11> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_10> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_9> of sequential type is unconnected in block <framework>.
WARNING:Xst:2677 - Node <M61/GPIOf0_8> of sequential type is unconnected in block <framework>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block framework, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 396
 Flip-Flops                                            : 396

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : framework.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1889
#      AND2                        : 106
#      AND3                        : 30
#      AND4                        : 30
#      GND                         : 2
#      INV                         : 39
#      LUT1                        : 97
#      LUT2                        : 69
#      LUT3                        : 128
#      LUT4                        : 163
#      LUT5                        : 123
#      LUT6                        : 543
#      MULT_AND                    : 31
#      MUXCY                       : 167
#      MUXF7                       : 86
#      OR2                         : 44
#      OR3                         : 10
#      OR4                         : 20
#      VCC                         : 4
#      XOR2                        : 64
#      XORCY                       : 133
# FlipFlops/Latches                : 695
#      FD                          : 242
#      FDC                         : 46
#      FDC_1                       : 23
#      FDCE                        : 260
#      FDE                         : 95
#      FDRE                        : 29
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             695  out of  202800     0%  
 Number of Slice LUTs:                 1162  out of  101400     1%  
    Number used as Logic:              1162  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1409
   Number with an unused Flip Flop:     714  out of   1409    50%  
   Number with an unused LUT:           247  out of   1409    17%  
   Number of fully used LUT-FF pairs:   448  out of   1409    31%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 358   |
M1/clkdiv_26                       | BUFG                   | 37    |
M2/pulse_out<3>                    | BUFG                   | 256   |
M2/clk1                            | BUFG                   | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)    | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.219ns (Maximum Frequency: 70.328MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 11.887ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 14.219ns (frequency: 70.328MHz)
  Total number of paths / destination ports: 283338 / 459
-------------------------------------------------------------------------
Delay:               7.110ns (Levels of Logic = 12)
  Source:            M4/Bi_4 (FF)
  Destination:       M6/GPIOf0_0 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz falling

  Data Path: M4/Bi_4 to M6/GPIOf0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              70   0.236   0.542  Bi_4 (Bi<4>)
     end scope: 'M4:Bi<4>'
     LUT6:I4->O            1   0.043   0.000  M10/MUX_REGB/Mmux_o_311 (M10/MUX_REGB/Mmux_o_311)
     MUXF7:I1->O           5   0.178   0.373  M10/MUX_REGB/Mmux_o_2_f7_10 (QB<1>)
     LUT2:I1->O            2   0.043   0.618  M8/Mxor_Bo_1_xo<0>1 (M8/Bo<1>)
     XOR2:I0->O            8   0.043   0.561  M8/ADD_32/XLXI_8/A1/XLXI_1 (M8/ADD_32/XLXI_8/XLXN_8)
     AND4:I2->O            1   0.134   0.495  M8/ADD_32/XLXI_8/CLA_1/XLXI_11 (M8/ADD_32/XLXI_8/CLA_1/XLXN_24)
     OR4:I3->O             4   0.161   0.512  M8/ADD_32/XLXI_8/CLA_1/XLXI_14 (M8/ADD_32/XLXN_98)
     AND4:I3->O            1   0.161   0.495  M8/ADD_32/XLXI_10/XLXI_11 (M8/ADD_32/XLXI_10/XLXN_24)
     OR4:I3->O             1   0.161   0.603  M8/ADD_32/XLXI_10/XLXI_14 (M8/ADD_32/XLXN_103)
     OR2:I1->O             9   0.053   0.648  M8/ADD_32/XLXI_33 (M8/ADD_32/XLXN_37)
     AND2:I1->O            1   0.053   0.613  M8/ADD_32/XLXI_18 (M8/ADD_32/XLXN_41)
     OR2:I0->O             1   0.043   0.339  M8/ADD_32/XLXI_19 (Co)
     FDC_1:D                  -0.000          M6/GPIOf0_0
    ----------------------------------------
    Total                      7.110ns (1.309ns logic, 5.801ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/clkdiv_26'
  Clock period: 2.217ns (frequency: 450.979MHz)
  Total number of paths / destination ports: 1099 / 37
-------------------------------------------------------------------------
Delay:               2.217ns (Levels of Logic = 3)
  Source:            M9_1/cnt_13 (FF)
  Destination:       M9_1/Rc (FF)
  Source Clock:      M1/clkdiv_26 rising
  Destination Clock: M1/clkdiv_26 rising

  Data Path: M9_1/cnt_13 to M9_1/Rc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.236   0.636  M9_1/cnt_13 (M9_1/cnt_13)
     LUT6:I0->O            1   0.043   0.613  M9_1/cnt[31]_cnt[31]_OR_87_o1 (M9_1/cnt[31]_cnt[31]_OR_87_o1)
     LUT6:I0->O            1   0.043   0.603  M9_1/cnt[31]_cnt[31]_OR_87_o7 (M9_1/cnt[31]_cnt[31]_OR_87_o7)
     LUT6:I1->O            1   0.043   0.000  M9_1/Rc_rstpot (M9_1/Rc_rstpot)
     FD:D                     -0.000          M9_1/Rc
    ----------------------------------------
    Total                      2.217ns (0.365ns logic, 1.852ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/pulse_out<3>'
  Clock period: 9.236ns (frequency: 108.267MHz)
  Total number of paths / destination ports: 298752 / 256
-------------------------------------------------------------------------
Delay:               9.236ns (Levels of Logic = 15)
  Source:            M10/R4/Q_2 (FF)
  Destination:       M10/R0/Q_21 (FF)
  Source Clock:      M2/pulse_out<3> rising
  Destination Clock: M2/pulse_out<3> rising

  Data Path: M10/R4/Q_2 to M10/R0/Q_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.236   0.618  M10/R4/Q_2 (M10/R4/Q_2)
     LUT6:I0->O            1   0.043   0.000  M10/MUX_REGB/Mmux_o_322 (M10/MUX_REGB/Mmux_o_322)
     MUXF7:I1->O           5   0.178   0.373  M10/MUX_REGB/Mmux_o_2_f7_21 (QB<2>)
     LUT2:I1->O            2   0.043   0.618  M8/Mxor_Bo_2_xo<0>1 (M8/Bo<2>)
     XOR2:I0->O            8   0.043   0.642  M8/ADD_32/XLXI_8/A2/XLXI_1 (M8/ADD_32/XLXI_8/XLXN_6)
     AND4:I1->O            1   0.053   0.495  M8/ADD_32/XLXI_8/CLA_1/XLXI_11 (M8/ADD_32/XLXI_8/CLA_1/XLXN_24)
     OR4:I3->O             4   0.161   0.512  M8/ADD_32/XLXI_8/CLA_1/XLXI_14 (M8/ADD_32/XLXN_98)
     AND4:I3->O            1   0.161   0.495  M8/ADD_32/XLXI_10/XLXI_11 (M8/ADD_32/XLXI_10/XLXN_24)
     OR4:I3->O             1   0.161   0.603  M8/ADD_32/XLXI_10/XLXI_14 (M8/ADD_32/XLXN_103)
     OR2:I1->O             9   0.053   0.648  M8/ADD_32/XLXI_33 (M8/ADD_32/XLXN_37)
     AND2:I1->O            1   0.053   0.603  M8/ADD_32/XLXI_9/XLXI_1 (M8/ADD_32/XLXI_9/XLXN_1)
     OR2:I1->O             5   0.053   0.626  M8/ADD_32/XLXI_9/XLXI_2 (M8/ADD_32/XLXN_25)
     AND2:I1->O            1   0.053   0.603  M8/ADD_32/XLXI_3/CLA_1/XLXI_1 (M8/ADD_32/XLXI_3/CLA_1/XLXN_1)
     OR2:I1->O             2   0.053   0.618  M8/ADD_32/XLXI_3/CLA_1/XLXI_2 (M8/ADD_32/XLXI_3/XLXN_5)
     XOR2:I0->O            1   0.043   0.350  M8/ADD_32/XLXI_3/A1/XLXI_2 (M8/Sum<21>)
     LUT6:I5->O            9   0.043   0.000  M8/MUX1/Mmux_o141 (ALUout<21>)
     FDCE:D                   -0.000          M10/R7/Q_21
    ----------------------------------------
    Total                      9.236ns (1.430ns logic, 7.806ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            M2/counter_8 (FF)
  Destination:       M2/Key_x_0 (FF)
  Source Clock:      M2/clk1 rising
  Destination Clock: M2/clk1 rising

  Data Path: M2/counter_8 to M2/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       M2/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to M2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'M2:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       M2/Key_x_1 (FF)
  Destination Clock: M2/clk1 rising

  Data Path: K_COL<3> to M2/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'M2:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            M2/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      M2/clk1 rising

  Data Path: M2/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'M2:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 249756 / 28
-------------------------------------------------------------------------
Offset:              11.811ns (Levels of Logic = 22)
  Source:            M4/Bi_4 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: M4/Bi_4 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              70   0.236   0.542  Bi_4 (Bi<4>)
     end scope: 'M4:Bi<4>'
     LUT6:I4->O            1   0.043   0.000  M10/MUX_REGB/Mmux_o_311 (M10/MUX_REGB/Mmux_o_311)
     MUXF7:I1->O           5   0.178   0.373  M10/MUX_REGB/Mmux_o_2_f7_10 (QB<1>)
     LUT2:I1->O            2   0.043   0.618  M8/Mxor_Bo_1_xo<0>1 (M8/Bo<1>)
     XOR2:I0->O            8   0.043   0.561  M8/ADD_32/XLXI_8/A1/XLXI_1 (M8/ADD_32/XLXI_8/XLXN_8)
     AND4:I2->O            1   0.134   0.495  M8/ADD_32/XLXI_8/CLA_1/XLXI_11 (M8/ADD_32/XLXI_8/CLA_1/XLXN_24)
     OR4:I3->O             4   0.161   0.512  M8/ADD_32/XLXI_8/CLA_1/XLXI_14 (M8/ADD_32/XLXN_98)
     AND4:I3->O            1   0.161   0.495  M8/ADD_32/XLXI_10/XLXI_11 (M8/ADD_32/XLXI_10/XLXN_24)
     OR4:I3->O             1   0.161   0.603  M8/ADD_32/XLXI_10/XLXI_14 (M8/ADD_32/XLXN_103)
     OR2:I1->O             9   0.053   0.567  M8/ADD_32/XLXI_33 (M8/ADD_32/XLXN_37)
     AND3:I2->O            1   0.134   0.522  M8/ADD_32/XLXI_9/XLXI_3 (M8/ADD_32/XLXI_9/XLXN_3)
     OR3:I2->O             5   0.134   0.545  M8/ADD_32/XLXI_9/XLXI_5 (M8/ADD_32/XLXN_24)
     AND3:I2->O            1   0.134   0.522  M8/ADD_32/XLXI_2/CLA_1/XLXI_3 (M8/ADD_32/XLXI_2/CLA_1/XLXN_3)
     OR3:I2->O             2   0.134   0.618  M8/ADD_32/XLXI_2/CLA_1/XLXI_5 (M8/ADD_32/XLXI_2/XLXN_4)
     XOR2:I0->O            1   0.043   0.350  M8/ADD_32/XLXI_2/A2/XLXI_2 (M8/Sum<26>)
     LUT6:I5->O            9   0.043   0.395  M8/MUX1/Mmux_o191 (ALUout<26>)
     LUT6:I5->O            3   0.043   0.362  M5/MUX1_DispData/Mmux_o191 (M5/MUX1_DispData/Mmux_o19)
     LUT6:I5->O            9   0.043   0.567  M5/MUX1_DispData/Mmux_o193 (Disp_num<26>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/MUX1/Mmux_o_32 (M31/M2/MUX1/Mmux_o_32)
     MUXF7:I1->O           7   0.178   0.637  M31/M2/MUX1/Mmux_o_2_f7_1 (M31/Hex<2>)
     LUT6:I1->O            1   0.043   0.339  M31/MUXHM/Mmux_s74 (SEGMENT_6_OBUF)
     OBUF:I->O                 0.000          SEGMENT_6_OBUF (SEGMENT<6>)
    ----------------------------------------
    Total                     11.811ns (2.185ns logic, 9.626ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/clkdiv_26'
  Total number of paths / destination ports: 312 / 8
-------------------------------------------------------------------------
Offset:              2.974ns (Levels of Logic = 5)
  Source:            M9_1/cnt_1 (FF)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M1/clkdiv_26 rising

  Data Path: M9_1/cnt_1 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.236   0.636  M9_1/cnt_1 (M9_1/cnt_1)
     LUT6:I0->O           10   0.043   0.572  M5/MUX1_DispData/Mmux_o123 (Disp_num<1>)
     LUT6:I2->O            1   0.043   0.405  M31/MUXHM/Mmux_s11 (M31/MUXHM/Mmux_s1)
     LUT2:I0->O            1   0.043   0.613  M31/MUXHM/Mmux_s12 (M31/MUXHM/Mmux_s11)
     LUT6:I0->O            1   0.043   0.339  M31/MUXHM/Mmux_s14 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      2.974ns (0.408ns logic, 2.566ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/pulse_out<3>'
  Total number of paths / destination ports: 303232 / 8
-------------------------------------------------------------------------
Offset:              11.887ns (Levels of Logic = 21)
  Source:            M10/R4/Q_2 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M2/pulse_out<3> rising

  Data Path: M10/R4/Q_2 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.236   0.618  M10/R4/Q_2 (M10/R4/Q_2)
     LUT6:I0->O            1   0.043   0.000  M10/MUX_REGB/Mmux_o_322 (M10/MUX_REGB/Mmux_o_322)
     MUXF7:I1->O           5   0.178   0.373  M10/MUX_REGB/Mmux_o_2_f7_21 (QB<2>)
     LUT2:I1->O            2   0.043   0.618  M8/Mxor_Bo_2_xo<0>1 (M8/Bo<2>)
     XOR2:I0->O            8   0.043   0.642  M8/ADD_32/XLXI_8/A2/XLXI_1 (M8/ADD_32/XLXI_8/XLXN_6)
     AND4:I1->O            1   0.053   0.495  M8/ADD_32/XLXI_8/CLA_1/XLXI_11 (M8/ADD_32/XLXI_8/CLA_1/XLXN_24)
     OR4:I3->O             4   0.161   0.512  M8/ADD_32/XLXI_8/CLA_1/XLXI_14 (M8/ADD_32/XLXN_98)
     AND4:I3->O            1   0.161   0.495  M8/ADD_32/XLXI_10/XLXI_11 (M8/ADD_32/XLXI_10/XLXN_24)
     OR4:I3->O             1   0.161   0.603  M8/ADD_32/XLXI_10/XLXI_14 (M8/ADD_32/XLXN_103)
     OR2:I1->O             9   0.053   0.567  M8/ADD_32/XLXI_33 (M8/ADD_32/XLXN_37)
     AND3:I2->O            1   0.134   0.522  M8/ADD_32/XLXI_9/XLXI_3 (M8/ADD_32/XLXI_9/XLXN_3)
     OR3:I2->O             5   0.134   0.545  M8/ADD_32/XLXI_9/XLXI_5 (M8/ADD_32/XLXN_24)
     AND3:I2->O            1   0.134   0.522  M8/ADD_32/XLXI_2/CLA_1/XLXI_3 (M8/ADD_32/XLXI_2/CLA_1/XLXN_3)
     OR3:I2->O             2   0.134   0.618  M8/ADD_32/XLXI_2/CLA_1/XLXI_5 (M8/ADD_32/XLXI_2/XLXN_4)
     XOR2:I0->O            1   0.043   0.350  M8/ADD_32/XLXI_2/A2/XLXI_2 (M8/Sum<26>)
     LUT6:I5->O            9   0.043   0.395  M8/MUX1/Mmux_o191 (ALUout<26>)
     LUT6:I5->O            3   0.043   0.362  M5/MUX1_DispData/Mmux_o191 (M5/MUX1_DispData/Mmux_o19)
     LUT6:I5->O            9   0.043   0.567  M5/MUX1_DispData/Mmux_o193 (Disp_num<26>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/MUX1/Mmux_o_32 (M31/M2/MUX1/Mmux_o_32)
     MUXF7:I1->O           7   0.178   0.637  M31/M2/MUX1/Mmux_o_2_f7_1 (M31/Hex<2>)
     LUT6:I1->O            1   0.043   0.339  M31/MUXHM/Mmux_s74 (SEGMENT_6_OBUF)
     OBUF:I->O                 0.000          SEGMENT_6_OBUF (SEGMENT<6>)
    ----------------------------------------
    Total                     11.887ns (2.104ns logic, 9.783ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/push'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 8)
  Source:            M4/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M4/push rising

  Data Path: M4/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.704  state_0 (state<0>)
     LUT6:I1->O            3   0.043   0.615  Mmux_blink31 (blink<2>)
     end scope: 'M4:blink<2>'
     LUT5:I0->O            6   0.043   0.550  M5/MUX2_Blink/Mmux_o31 (LE_out<2>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/MUX2/Mmux_o_41 (M31/M2/MUX2/Mmux_o_41)
     MUXF7:I0->O           1   0.176   0.405  M31/M2/MUX2/Mmux_o_2_f7_0 (M31/scanLE)
     LUT3:I1->O            7   0.043   0.647  M31/MUXHM/Mmux_s73 (M31/MUXHM/Mmux_s12)
     LUT6:I0->O            1   0.043   0.339  M31/MUXHM/Mmux_s24 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      3.888ns (0.627ns logic, 3.261ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M1/clkdiv_26
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/clkdiv_26   |    2.217|         |         |         |
M2/clk1        |    2.263|         |         |         |
clk_100mhz     |    1.779|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/pulse_out<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/pulse_out<3>|    9.236|         |         |         |
clk_100mhz     |    9.160|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    0.835|         |         |         |
M4/push        |    1.069|         |         |         |
clk_100mhz     |    1.344|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/clkdiv_26   |    2.833|         |    0.813|         |
M2/clk1        |    1.100|         |         |         |
M2/pulse_out<3>|   11.712|         |    7.186|         |
M4/push        |    3.282|         |         |         |
clk_100mhz     |   11.636|    1.289|    7.110|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.34 secs
 
--> 

Total memory usage is 4656276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :   10 (   0 filtered)

