$date
	Wed Apr 28 12:32:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module add_circuit_tb3 $end
$var wire 33 ! z [32:0] $end
$var reg 33 " x [32:0] $end
$var reg 33 # y [32:0] $end
$scope module circuit1 $end
$var wire 33 $ x [32:0] $end
$var wire 33 % y [32:0] $end
$var wire 34 & z [33:0] $end
$var wire 33 ' temp [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 '
b10000000000 &
b1000000000 %
b1000000000 $
b1000000000 #
b1000000000 "
b10000000000 !
$end
