{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742735640848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742735640848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 14:14:00 2025 " "Processing started: Sun Mar 23 14:14:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742735640848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742735640848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742735640848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742735641210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742735641210 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "atbs_core_fixed_window_board.v(1065) " "Verilog HDL warning at atbs_core_fixed_window_board.v(1065): extended using \"x\" or \"z\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1065 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742735648903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "atbs_core_fixed_window_board.v(1974) " "Verilog HDL warning at atbs_core_fixed_window_board.v(1974): extended using \"x\" or \"z\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742735648905 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "atbs_core_fixed_window_board.v(1979) " "Verilog HDL warning at atbs_core_fixed_window_board.v(1979): extended using \"x\" or \"z\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1979 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742735648905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/si150/eda/designs/sg13g2_atbs-adc-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v 22 22 " "Found 22 design units, including 22 entities, in source file /users/si150/eda/designs/sg13g2_atbs-adc-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_3_3 " "Found entity 1: priority_encoder_3_3" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "2 spike_2_thermocode_6 " "Found entity 2: spike_2_thermocode_6" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_9_8 " "Found entity 3: uart_rx_9_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx_9_8 " "Found entity 4: uart_tx_9_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "5 weyls_discrepancy_8_3_6 " "Found entity 5: weyls_discrepancy_8_3_6" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "6 spike_shift_reg_20_19 " "Found entity 6: spike_shift_reg_20_19" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_9_8 " "Found entity 7: uart_9_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "8 memory2uart_20_8 " "Found entity 8: memory2uart_20_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "9 spike_memory_20_2 " "Found entity 9: spike_memory_20_2" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "10 spike_encoder_19_20 " "Found entity 10: spike_encoder_19_20" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "11 time_measurement_19_524288 " "Found entity 11: time_measurement_19_524288" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "12 sc_noc_generator_11 " "Found entity 12: sc_noc_generator_11" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "13 analog_trig_8 " "Found entity 13: analog_trig_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3005 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "14 dac_control_8_8_0_80 " "Found entity 14: dac_control_8_8_0_80" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3052 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "15 dac_control_8_8_1_80 " "Found entity 15: dac_control_8_8_1_80" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptive_threshold_control_20_19_8_8_255_0_3_2 " "Found entity 16: adaptive_threshold_control_20_19_8_8_255_0_3_2" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "17 spike_detector " "Found entity 17: spike_detector" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "18 sync_chain_2_2 " "Found entity 18: sync_chain_2_2" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "19 debouncer_4_10 " "Found entity 19: debouncer_4_10" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "20 sync_chain_2_1 " "Found entity 20: sync_chain_2_1" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "21 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8 " "Found entity 21: atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""} { "Info" "ISGN_ENTITY_NAME" "22 atbs_core_fixed_window_board " "Found entity 22: atbs_core_fixed_window_board" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742735648916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742735648916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atbs_core_fixed_window_board " "Elaborating entity \"atbs_core_fixed_window_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742735648965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0 " "Elaborating entity \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "atbs_core_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735648974 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6148) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6148): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648985 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6161) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6161): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648986 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6174) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6174): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648986 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6187) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6187): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648987 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6200) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6200): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648987 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6213) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6213): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648987 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6226) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6226): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648988 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6239) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6239): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6239 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648989 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6252) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6252): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6252 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648989 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6265) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6265): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6265 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648989 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6278) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6278): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6278 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648989 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6291) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6291): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648990 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6304) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6304): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6304 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648990 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6317) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6317): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735648990 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_chain_2_1 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_1:sync_chain_0 " "Elaborating entity \"sync_chain_2_1\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_1:sync_chain_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "sync_chain_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_4_10 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|debouncer_4_10:debouncer_0 " "Elaborating entity \"debouncer_4_10\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|debouncer_4_10:debouncer_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "debouncer_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649054 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(4487) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(4487): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4487 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649055 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(4495) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(4495): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4495 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649056 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(4503) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(4503): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4503 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649056 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_chain_2_2 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_2:sync_chain_1 " "Elaborating entity \"sync_chain_2_2\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_2:sync_chain_1\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "sync_chain_1" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_detector atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_detector:spike_detector_0 " "Elaborating entity \"spike_detector\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_detector:spike_detector_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_detector_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_threshold_control_20_19_8_8_255_0_3_2 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0 " "Elaborating entity \"adaptive_threshold_control_20_19_8_8_255_0_3_2\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "adaptive_ctrl_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_shift_reg_20_19 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|spike_shift_reg_20_19:spike_shift_reg_0 " "Elaborating entity \"spike_shift_reg_20_19\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|spike_shift_reg_20_19:spike_shift_reg_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_shift_reg_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weyls_discrepancy_8_3_6 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0 " "Elaborating entity \"weyls_discrepancy_8_3_6\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "weyls_discrepancy_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_2_thermocode_6 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc " "Elaborating entity \"spike_2_thermocode_6\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "gen_spike_2_tc_n1_spike_2_tc" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_3_3 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|priority_encoder_3_3:priority_encoder_0 " "Elaborating entity \"priority_encoder_3_3\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|priority_encoder_3_3:priority_encoder_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "priority_encoder_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control_8_8_1_80 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_1_80:dac_control_0 " "Elaborating entity \"dac_control_8_8_1_80\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_1_80:dac_control_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "dac_control_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649266 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3523) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3523): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3523 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649268 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3530) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3530): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3530 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649268 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3537) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3537): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3537 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649268 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control_8_8_0_80 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_0_80:dac_control_1 " "Elaborating entity \"dac_control_8_8_0_80\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_0_80:dac_control_1\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "dac_control_1" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649280 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3199) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3199): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649281 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3206) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3206): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649281 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3213) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3213): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649281 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_trig_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|analog_trig_8:analog_trigger_0 " "Elaborating entity \"analog_trig_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|analog_trig_8:analog_trigger_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "analog_trigger_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_noc_generator_11 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sc_noc_generator_11:sc_noc_generator_0 " "Elaborating entity \"sc_noc_generator_11\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sc_noc_generator_11:sc_noc_generator_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "sc_noc_generator_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_measurement_19_524288 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|time_measurement_19_524288:time_measurement_0 " "Elaborating entity \"time_measurement_19_524288\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|time_measurement_19_524288:time_measurement_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "time_measurement_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_encoder_19_20 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_encoder_19_20:spike_encoder_0 " "Elaborating entity \"spike_encoder_19_20\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_encoder_19_20:spike_encoder_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_encoder_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_memory_20_2 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_memory_20_2:spike_memory_0 " "Elaborating entity \"spike_memory_20_2\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_memory_20_2:spike_memory_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_memory_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2uart_20_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|memory2uart_20_8:memory2uart_0 " "Elaborating entity \"memory2uart_20_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|memory2uart_20_8:memory2uart_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "memory2uart_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_9_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0 " "Elaborating entity \"uart_9_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "uart_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_9_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_tx_9_8:uart_tx_0 " "Elaborating entity \"uart_tx_9_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_tx_9_8:uart_tx_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "uart_tx_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649365 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(586) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(586): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 586 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649367 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(596) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(596): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 596 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649367 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_9_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_rx_9_8:uart_rx_0 " "Elaborating entity \"uart_rx_9_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_rx_9_8:uart_rx_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "uart_rx_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735649378 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(308) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(308): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 308 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649379 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(317) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(317): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649380 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(326) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(326): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 326 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742735649380 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "phi_comp_o GND " "Pin \"phi_comp_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_comp_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_dac_upper_o GND " "Pin \"phi_dac_upper_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_dac_upper_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_upper_o\[0\] VCC " "Pin \"dac_upper_o\[0\]\" is stuck at VCC" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_upper_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_upper_o\[1\] GND " "Pin \"dac_upper_o\[1\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_upper_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_upper_o\[2\] GND " "Pin \"dac_upper_o\[2\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_upper_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_upper_o\[3\] GND " "Pin \"dac_upper_o\[3\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_upper_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_dac_lower_o GND " "Pin \"phi_dac_lower_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_dac_lower_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_lower_o\[0\] VCC " "Pin \"dac_lower_o\[0\]\" is stuck at VCC" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_lower_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_lower_o\[1\] GND " "Pin \"dac_lower_o\[1\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_lower_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_lower_o\[2\] GND " "Pin \"dac_lower_o\[2\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_lower_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_lower_o\[3\] GND " "Pin \"dac_lower_o\[3\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|dac_lower_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_vcm_generator_1_o GND " "Pin \"phi_vcm_generator_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_vcm_generator_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_vcm_generator_2_o GND " "Pin \"phi_vcm_generator_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_vcm_generator_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_bias_1_o GND " "Pin \"phi_bias_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_bias_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_bias_2_o GND " "Pin \"phi_bias_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_bias_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_cmfb_1_o GND " "Pin \"phi_cmfb_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_cmfb_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_cmfb_2_o GND " "Pin \"phi_cmfb_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_cmfb_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_res_1_o GND " "Pin \"phi_res_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_res_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_res_2_o GND " "Pin \"phi_res_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|phi_res_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_cap_o\[0\] GND " "Pin \"select_cap_o\[0\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|select_cap_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_cap_o\[1\] GND " "Pin \"select_cap_o\[1\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|select_cap_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_cap_o\[2\] GND " "Pin \"select_cap_o\[2\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|select_cap_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_spdt_o GND " "Pin \"select_spdt_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742735651823 "|atbs_core_fixed_window_board|select_spdt_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742735651823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742735651947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742735653254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/output_files/atbs_core_fixed_window_board.map.smsg " "Generated suppressed messages file C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/output_files/atbs_core_fixed_window_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742735653322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742735653480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742735653480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1821 " "Implemented 1821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742735653620 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742735653620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1780 " "Implemented 1780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742735653620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742735653620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742735653652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 14:14:13 2025 " "Processing ended: Sun Mar 23 14:14:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742735653652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742735653652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742735653652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742735653652 ""}
