

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Chip-inside-Chip Flow</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Application Notes">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Chip-inside-Chip Flow">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Chip-inside-Chip Flow" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Chip-inside-ChipFlow"
		  data-hnd-context="484"
		  data-hnd-title="Chip-inside-Chip Flow"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="ApplicationNotes.html">Application Notes</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="ApplicationNotes.html" title="Application Notes" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="ParametersDefinesandVariants.html" title="Parameters, Defines and Variants" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="WidgetProperty.html" title="Widget Property" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Chip-inside-Chip Flow</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts214">Chip-inside-C</span><a name="Chip"></a><span class="rvts214">hip Flow</span></p>
<p class="rvps2"><span class="rvts214"><br/></span></p>
<p class="rvps168"><span class="rvts34">IDesignSpec</span><span class="rvts132">TM </span><span class="rvts34">supports multiple design hierarchies like “block”, “chip”, “board”, “system” to enable different architectural design flows. These act as a hierarchy of containers. A block can contain registers. A chip can contain other blocks and provides an aggregator for the blocks. A board is similar to a chip in the generated outputs.</span></p>
<p class="rvps168"><span class="rvts34">A large SoC Design often requires multiple levels of hierarchies to place or group different block IP’s, so that these block hierarchies can be placed at different offsets in an address map or can even be on different address maps from both design and verification point of view.&nbsp;</span></p>
<p class="rvps168"><span class="rvts34">Currently IDesignSpec</span><span class="rvts132">TM</span><span class="rvts34"> supports both Verilog and UVM outputs till “board” level which means top level can be a “board” container, which can have multiple “chip” containers which in turn can have multiple blocks. This limits the maximum number of design hierarchies over block-level to two, i.e. “chip” and “board”. The Chip-level acts as a container for the multiple block-level hierarchies, while the Board-level acts as a container for the chip-level hierarchies. Hence these hierarchies act as an aggregator for the lower hierarchies and do not directly contain any registers. So required aggregation logic is generated at chip/board level in Verilog RTL while in UVM flow they are implemented&nbsp; by “uvm_reg_block” classes.</span></p>
<p class="rvps168"><span class="rvts34">To remove the limitation on the number of hierarchies over block-level, chip-inside-chip is supported with input SystemRDL from IDS Release v6.44.0.0 (scheduled for august end). With this enhancement the chip can now be a container for other chip hierarchies in addition to block hierarchies.</span></p>
<p class="rvps168"><span class="rvts34">IDS support following things in chip-in-chip flow:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: circle;">
  <li class="rvps2 noindent"><span class="rvts34">This functionality is supported along with "-vertical_reuse" switch in UVM RAL output.</span></li>
  <li class="rvps2 noindent"><span class="rvts34">Chip-inside-chip has been supported for verilog, UVM, vheader, svheader, HTML-alt2,ISS and cheader output.</span></li>
 </ul>
 <li class="rvps195 noindent"><span class="rvts0"><span class="rvts20">The property : “chip”</span></span></li>
</ul>
<h1 class="rvps195"><span class="rvts0"><span class="rvts20"><br/></span></span></h1>
<p class="rvps168"><span class="rvts34">Chip-Inside-Chip flow is supported using property </span><span class="rvts35">“chip=true”</span><span class="rvts34">. For Example, in case of a top chip, SystemRDL specification having multiple addrmap (container) hierarchies, the addrmap having property </span><span class="rvts35">“chip=true”</span><span class="rvts34"> would be considered as a chip and required register bus aggregation logic would be generated for it. In the case of UVM it would be implemented using a “uvm_reg_block” class.&nbsp; The remaining addrmap would be considered as a block, as before.</span></p>
<p class="rvps168"><span class="rvts34"><br/></span></p>
<p class="rvps168"><span class="rvts15">Example</span></p>
<p class="rvps2"><span class="rvts370">property chip { type = boolean; component = addrmap; };</span></p>
<p class="rvps2"><span class="rvts370">addrmap ChipTop{</span></p>
<p class="rvps2"><span class="rvts370">name = "ChipTop Address Map";</span></p>
<p class="rvps2"><span class="rvts370">addrmap Chip_hier2_1{</span></p>
<p class="rvps2"><span class="rvts370">name = "Chip_hier2_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts304">chip = true;</span></p>
<p class="rvps2"><span class="rvts370">addrmap Chip_hier1_1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; name = "Chip_hier1_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts304">&nbsp;chip = true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; addrmap Block2 {</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; Block1&nbsp; Block1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; Block2&nbsp; Block2[2];</span></p>
<p class="rvps2"><span class="rvts370">};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">addrmap OutBlock_hier1_1 {</span></p>
<p class="rvps2"><span class="rvts370">name&nbsp; = "OutBlock_hier1_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">Chip_hier1_1 &nbsp; &nbsp; Chip_hier1_1_Inst;</span></p>
<p class="rvps2"><span class="rvts370">OutBlock_hier1_1 OutBlock_hier1_1_Inst;</span></p>
<p class="rvps2"><span class="rvts370">};&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">addrmap Chip_hier2_2 {</span></p>
<p class="rvps2"><span class="rvts370">name = "Chip_hier1_2 Address Map";</span></p>
<p class="rvps2"><span class="rvts304">chip = true;</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">Chip_hier2_1 Chip_hier2_1_Inst;</span></p>
<p class="rvps2"><span class="rvts370">Chip_hier2_2 Chip_hier2_2_Inst;</span></p>
<p class="rvps2"><span class="rvts370">};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps168"><span class="rvts34">The above example shows three-level of chip hierarchies, ChipTop, Chip_hier2_1/Chip_hier2_2, Chip_hier1_1, supported using “chip=true” property.&nbsp;</span></p>
<p class="rvps168"><span class="rvts34">Sample IDS-Batch command line for the above example:</span></p>
<p class="rvps168"><span class="rvts62">idsbatch &lt;sample input RDL file&gt; -top “chip:ChipTop” -out “verilog uvm” -bus &lt;register bus name&gt; -if -preserve -dir &lt;output directory name&gt;</span></p>
<p class="rvps168"><a name="Sample_74"></a><span class="rvts128">Sample Command Line for VHDL output:</span></p>
<p class="rvps168"><span class="rvts62">idsbatch &lt;sample input RDL file&gt; -top “chip:ChipTop” -out “vhdl” -bus &lt;register bus name&gt; -fast_vhdl -if -preserve -dir &lt;output directory name&gt;</span></p>
<p class="rvps169"><img alt="" style="padding : 1px;" src="lib/NewItem3460.png"></p>
<p class="rvps168"><span class="rvts34">More details on aggregation logic: </span><a class="rvts98" href="https://www.agnisys.com/release/docs/ids/AggregationLogic.html">https://www.agnisys.com/release/docs/IDS/AggregationLogic.html</a></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps691 noindent"><span class="rvts0"><span class="rvts20">Using “bu</span></span><a name="bus_74"></a><span class="rvts0"><span class="rvts20">s” property</span></span></li>
</ul>
<p class="rvps692"><span class="rvts14">Hierarchical property “bus=&lt;valid register bus name&gt;” can be applied on chip components (aggregators) to overwrite the default bus on these components. This property can be used in scenarios where the top aggregator logic is on a different bus w.r.t to the child aggregator (layered bus logic) connected through a bridge. The top hierarchy will be on the default register bus specified by “-bus” command line switch in case of IDS-Batch and by the configuration template in case of IDS GUI</span><span class="rvts34">.</span></p>
<p class="rvps168"><span class="rvts1370">Example</span></p>
<p class="rvps2"><span class="rvts370">property chip { type = boolean; component = addrmap; };</span></p>
<p class="rvps2"><span class="rvts370">property bus {type = string; component = addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">addrmap ChipTop{</span></p>
<p class="rvps2"><span class="rvts370">name = "ChipTop Address Map";</span></p>
<p class="rvps2"><span class="rvts370">addrmap Chip_hier2_1{</span></p>
<p class="rvps2"><span class="rvts370">name = "Chip_hier2_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts370">chip = true;</span></p>
<p class="rvps2"><span class="rvts304">bus = "apb";</span></p>
<p class="rvps2"><span class="rvts370">addrmap Chip_hier1_1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; name = "Chip_hier1_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; chip = true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; addrmap Block2 {</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; Block1&nbsp; Block1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; Block2&nbsp; Block2[2];</span></p>
<p class="rvps2"><span class="rvts370">};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">addrmap OutBlock_hier1_1 {</span></p>
<p class="rvps2"><span class="rvts370">name&nbsp; = "OutBlock_hier1_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">Chip_hier1_1 &nbsp; &nbsp; Chip_hier1_1_Inst;</span></p>
<p class="rvps2"><span class="rvts370">OutBlock_hier1_1 OutBlock_hier1_1_Inst;</span></p>
<p class="rvps2"><span class="rvts370">};&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">addrmap Chip_hier2_2 {</span></p>
<p class="rvps2"><span class="rvts370">name = "Chip_hier1_2 Address Map";</span></p>
<p class="rvps2"><span class="rvts370">chip = true;</span></p>
<p class="rvps2"><span class="rvts370">…………………….</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">Chip_hier2_1 Chip_hier2_1_Inst;</span></p>
<p class="rvps2"><span class="rvts370">Chip_hier2_2 Chip_hier2_2_Inst;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps168"><span class="rvts35">Note</span><span class="rvts34">: The property "bus" is supported for system verilog output as well.</span></p>
<p class="rvps168"><span class="rvts34">In the above example, the register bus for the chip component hierarchy “Chip_hier2_1” is changed to APB using property “bus=apb”. All the components inside “Chip_hier2_1” will now be on the APB bus interface. The rest of the specification would remain on the default register bus.</span></p>
<p class="rvps168"><span class="rvts34">Note that Bridges and aggregators require additional license for SLIP-G</span><span class="rvts132">TM</span><span class="rvts34"> and SoC Enterprise</span><span class="rvts132">TM</span><span class="rvts34"> tools and this functionality is beyond the focus and scope of IDesignSpec</span><span class="rvts132">TM</span><span class="rvts34"> which is register generation.&nbsp;</span></p>
<p class="rvps169"><img alt="" style="padding : 1px;" src="lib/NewItem3461.png"></p>
<p class="rvps35"><a name="chip_inside_chip_ISS"></a><span class="rvts154"><br/></span></p>
<p class="rvps2"><span class="rvts154">Chip inside Chip in ISS&nbsp;</span></p>
<p class="rvps2"><span class="rvts154"><br/></span></p>
<p class="rvps10"><span class="rvts34">This is supported in chip-inside-chip flow from IDS release v7.12.0.0</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL Input</span></p>
<p class="rvps2"><span class="rvts370">property chip {type = boolean; component = addrmap; } ;</span></p>
<p class="rvps2"><span class="rvts370">property cheader_name_format {type = string; component = addrmap; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;addrmap chip_lvl_1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap chip_lvl_2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;chip=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;addrmap chipL3 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;chip=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">reg reg1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; field {}f1[31:16] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {}f2[15:0] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">reg reg2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {}f1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg2 reg2;</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; block1 block1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">reg reg1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; field {}f1[31:16] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {}f2[15:0] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">reg reg2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {}f1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg2 reg2;</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp;</span><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp;</span><span class="rvts370">addrmap block2 {</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">reg reg1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {}f1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; field {}f1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};&nbsp;</span></p>
<p class="rvps2"><span class="rvts371">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">reg2 reg2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg3 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {}f1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3 reg3;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block1 block1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block2 block2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; chipL3 chipL3;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;chip_lvl_2 chip_lvl_2;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Sequences Specification (in Python)</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">class sequences:&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;def loop_turn(self,ip='test2.rdl',desc=''):</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;v1 = iss.variable(2,'v1')</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.write(chip_lvl_2.block1.reg1.f1,1)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.read(v1,chip_lvl_2.block1.reg1.f1)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.write(chip_lvl_2.block1.reg1.f2,1)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.read(v1,chip_lvl_2.block1.reg1.f2)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.write(chip_lvl_2.chipL3.block1.reg1.f1,2)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.read(v1,chip_lvl_2.chipL3.block1.reg1.f1)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.write(chip_lvl_2.chipL3.block1.reg1.f2,2)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.read(v1,chip_lvl_2.chipL3.block1.reg1.f2)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iss.write(chip_lvl_2.block1.reg1,22)</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Outputs</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">UVM Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">class uvm_loop_turn_seq extends&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">..</span></p>
<p class="rvps2"><span class="rvts370">..</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_data_t chip_lvl_2_block1_reg1_f1 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_data_t chip_lvl_2_block1_reg1_f2 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_data_t chip_lvl_2_chipL3_block1_reg1_f1 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_data_t chip_lvl_2_chipL3_block1_reg1_f2 ;</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;..</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;..</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.block1.reg1.f1.write(status, 'h1, .parent(this));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.block1.reg1.f1.read(status, chip_lvl_2_block1_reg1_f1, .parent(this));</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;v1=chip_lvl_2_block1_reg1_f1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.block1.reg1.f2.write(status, 'h1, .parent(this));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.block1.reg1.f2.read(status, chip_lvl_2_block1_reg1_f2, .parent(this));</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;v1=chip_lvl_2_block1_reg1_f2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.chipL3.block1.reg1.f1.write(status, 'h2, .parent(this));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.chipL3.block1.reg1.f1.read(status, chip_lvl_2_chipL3_block1_reg1_f1, .parent(this));</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;v1=chip_lvl_2_chipL3_block1_reg1_f1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.chipL3.block1.reg1.f2.write(status, 'h2, .parent(this));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.chipL3.block1.reg1.f2.read(status, chip_lvl_2_chipL3_block1_reg1_f2, .parent(this));</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;v1=chip_lvl_2_chipL3_block1_reg1_f2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rm.chiplvl2.block1.reg1.write(status, 'h16, .parent(this));</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endtask: body</span></p>
<p class="rvps2"><span class="rvts370">endclass</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts175">Firmware Output</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">int loop_turn( ) {</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">int&nbsp; chip_lvl_2_block1_reg1_f1;</span></p>
<p class="rvps2"><span class="rvts370">int&nbsp; chip_lvl_2_block1_reg1_f2;</span></p>
<p class="rvps2"><span class="rvts370">int&nbsp; chip_lvl_2_chipL3_block1_reg1_f1;</span></p>
<p class="rvps2"><span class="rvts370">int&nbsp; chip_lvl_2_chipL3_block1_reg1_f2;</span></p>
<p class="rvps2"><span class="rvts370">int v1 = 2 ;</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">FIELD_WRITE(chiplvl2_block1_reg1_ADDRESS,0x00010000,CHIP_LVL_2_BLOCK1_REG1_F1_MASK,CHIP_LVL_2_BLOCK1_REG1_F1_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">chip_lvl_2_block1_reg1_f1 = FIELD_READ(chiplvl2_block1_reg1_ADDRESS,CHIP_LVL_2_BLOCK1_REG1_F1_MASK,CHIP_LVL_2_BLOCK1_REG1_F1_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">v1 = chip_lvl_2_block1_reg1_f1;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">FIELD_WRITE(chiplvl2_block1_reg1_ADDRESS,0x00000001,CHIP_LVL_2_BLOCK1_REG1_F2_MASK,CHIP_LVL_2_BLOCK1_REG1_F2_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">chip_lvl_2_block1_reg1_f2 = FIELD_READ(chiplvl2_block1_reg1_ADDRESS,CHIP_LVL_2_BLOCK1_REG1_F2_MASK,CHIP_LVL_2_BLOCK1_REG1_F2_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">v1 = chip_lvl_2_block1_reg1_f2;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">FIELD_WRITE(chipL3_block1_reg1_ADDRESS,0x00020000,CHIPL3_BLOCK1_REG1_F1_MASK,CHIPL3_BLOCK1_REG1_F1_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">chip_lvl_2_chipL3_block1_reg1_f1 = FIELD_READ(chipL3_block1_reg1_ADDRESS,CHIPL3_BLOCK1_REG1_F1_MASK,CHIPL3_BLOCK1_REG1_F1_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">v1 = chip_lvl_2_chipL3_block1_reg1_f1;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">FIELD_WRITE(chipL3_block1_reg1_ADDRESS,0x00000002,CHIPL3_BLOCK1_REG1_F2_MASK,CHIPL3_BLOCK1_REG1_F2_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">chip_lvl_2_chipL3_block1_reg1_f2 = FIELD_READ(chipL3_block1_reg1_ADDRESS,CHIPL3_BLOCK1_REG1_F2_MASK,CHIPL3_BLOCK1_REG1_F2_OFFSET);</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">v1 = chip_lvl_2_chipL3_block1_reg1_f2;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">REG_WRITE(chiplvl2_block1_reg1_ADDRESS,22);</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">return 0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts304">}</span></p>
<p class="rvps2"><span class="rvts304"><br/></span></p>
<p class="rvps2"><a name="IP_XACT_output"></a><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts35">IP-XACT Output</span></p>
<p class="rvps2"><span class="rvts154"><br/></span></p>
<p class="rvps12"><span class="rvts34">Since, the IP-XACT does not support the chip in chip flow natively, the hierarchy is created by using nested registerFile tags in IP-XACT.</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps12"><span class="rvts34">This IP-XACT output when taken as input in IDS-Batch, will create the same hierarchy according to the original input specification for chip-in-chip.</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps12"><span class="rvts34">The following rules will be applicable when IP-XACT will be processed by IDS-Batch:</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside;">
 <li class="rvps12 noindent"><span class="rvts34">The registerFile with chip=true in vendorExtensions will be treated as a chip component.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Within a nested registerFile hierarchy, the first registerFile just after the chip=true registerFile will be treated as a block component.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Consecutive registerFile after the block components will be treated as reg-groups</span><span class="rvts368">.&nbsp;</span></li>
</ol>
<p class="rvps12"><span class="rvts368"><br/></span></p>
<p class="rvps2"><span class="rvts370">&lt;spirit:memoryMap&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;chiplvl1&lt;/spirit:name&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:addressBlock&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;chiplvl2&lt;/spirit:name&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:description/&gt;&nbsp; &lt;!-- //</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip : chiplvl2&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:baseAddress&gt;0x00&lt;/spirit:baseAddress&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:range&gt;0x1C&lt;/spirit:range&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:width&gt;32&lt;/spirit:width&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&lt;!-- block</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:block1&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:registerFile&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;block1&lt;/spirit:name&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:registerFile&gt;&nbsp; &lt;!-- end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of blockblock1&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&lt;!-- block</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:block2&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:registerFile&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;block2&lt;/spirit:name&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:addressOffset&gt;0x8&lt;/spirit:addressOffset&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:range&gt;0xC&lt;/spirit:range&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:register&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;reg1&lt;/spirit:name&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:register&gt;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;max_reg_size&gt;32&lt;/max_reg_size&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;address&gt;0x08&lt;/address&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:registerFile&gt;&nbsp; &lt;!-- end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of blockblock2&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&lt;!-- chip</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:chipL3&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:registerFile&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;chipL3&lt;/spirit:name&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:addressOffset&gt;0x14&lt;/spirit:addressOffset&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:range&gt;0x8&lt;/spirit:range&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&lt;!-- block</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:block1&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:registerFile&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:name&gt;block1&lt;/spirit:name&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:registerFile&gt;&nbsp; &lt;!-- end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of blockblock1&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&lt;chip&gt;true&lt;/chip&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;address&gt;0x14&lt;/address&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:registerFile&gt;&nbsp; &lt;!-- end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of chipchipL3&nbsp; --&gt;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&lt;chip&gt;true&lt;/chip&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;address&gt;0x00&lt;/address&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:addressBlock&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:addressUnitBits&gt;8&lt;/spirit:addressUnitBits&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;variants&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;variant name="none" isselected="true"&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;doc&gt;'none' variant states including all templates which are not assigned any&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;variant property.&lt;/doc&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/variant&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/variants&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;IDS:type&gt;true&lt;/IDS:type&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&lt;chip&gt;true&lt;/chip&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;global&gt;true&lt;/global&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;address&gt;0x00&lt;/address&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/IDS_properties&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/spirit:memoryMap&gt;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps8"><span class="rvts15">Limitations</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside;">
 <li class="rvps12 noindent"><span class="rvts34">In IDS release v6.44.0.0, the chip-inside-chip flow is supported for Verilog and UVM outputs with -fast switch.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">This flow is designed to support SoC having any number of aggregation hierarchies, with the possibility of having different register buses at different levels. So, to enable users to use/reuse the generated aggregator and block RTL logic, chip-inside-chip is only supported with IDesignSpec</span><span class="rvts132">TM</span><span class="rvts34"> multi-file output option (-if) in case the generation command contains Verilog/VHDL output.&nbsp;&nbsp;&nbsp;</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Chip-Inside-Chip flow is supported only for design having top as chip.&nbsp;</span></li>
 <li class="rvps12 noindent"><span class="rvts34">The UDP “Inst_name_cppstyle” is not supported with flat XML</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Reusability of the component is also not supported in flat XML.</span></li>
</ol>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps14"><a name="sv_interface"></a><span class="rvts154"><br/></span></p>
<p class="rvps14"><span class="rvts154">sv_interface=struct&nbsp;</span></p>
<p class="rvps14"><span class="rvts29">&nbsp;</span></p>
<p class="rvps10"><span class="rvts35">“sv_interface=struct” </span><span class="rvts34">property is applied only on the top node. This property is used for creating struct instead of interfaces in system verilog. For every register, there will be two structs: one for hardware to block (input) and another for block to hardware(output) inside the package. This is done to avoid confusion between input and output ports.</span></p>
<p class="rvps10"><span class="rvts151">&nbsp;</span></p>
<p class="rvps10"><span class="rvts34">This is supported in chip-inside-chip flow from IDS release v7.10.0.0</span></p>
<p class="rvps8"><span class="rvts35">Example:</span></p>
<p class="rvps8"><span class="rvts35">SystemRDL Input:</span></p>
<p class="rvps8"><span class="rvts370">property sv_interface {type=string; component=addrmap; } ;</span></p>
<p class="rvps8"><span class="rvts370">property chip{type=boolean; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">addrmap chip {</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip=true;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sv_interface="struct";</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap chip1 {</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip=true;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sv_interface="struct";</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap block11 {</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg11{</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{}f11[31:0];</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};reg11 reg11;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}block11;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap chip2 {</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip=true;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sv_interface="struct";</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap block22 {</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg22{</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{}f22[31:0];</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};reg22 reg22;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}block22;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps8"><span class="rvts370">chip1 chip1;</span></p>
<p class="rvps8"><span class="rvts370">chip2 chip2;</span></p>
<p class="rvps8"><span class="rvts370">};</span></p>
<p class="rvps8"><span class="rvts126">System Verilog Output:</span></p>
<p class="rvps8"><span class="rvts370">block11_pkg.sv&nbsp; block11.v &nbsp; &nbsp; &nbsp; block22.sv&nbsp; chip1_pkg.sv&nbsp; chip1.v &nbsp; &nbsp; &nbsp; chip2.sv&nbsp; IDS_chip1_apb_aggregation.v&nbsp; IDS_chip_apb_aggregation.v</span></p>
<p class="rvps8"><span class="rvts370">block11.sv&nbsp; &nbsp; &nbsp; block22_pkg.sv&nbsp; block22.v &nbsp; chip1.sv&nbsp; &nbsp; &nbsp; chip2_pkg.sv&nbsp; chip2.v &nbsp; IDS_chip2_apb_aggregation.v</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">`include "block11_pkg.sv"</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">package chip1_pkg;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">//----------------------------------------------------------------------</span></p>
<p class="rvps8"><span class="rvts370">// parameters and structs</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">import block11_pkg::*;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">// structs for blocks</span></p>
<p class="rvps8"><span class="rvts370">//HW 2 CSR</span></p>
<p class="rvps8"><span class="rvts370">typedef struct packed {</span></p>
<p class="rvps8"><span class="rvts370">block11_h2c&nbsp; block11;</span></p>
<p class="rvps8"><span class="rvts370">}chip1_h2c;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts370">//CSR 2 HW</span></p>
<p class="rvps8"><span class="rvts370">typedef struct packed {</span></p>
<p class="rvps8"><span class="rvts370">block11_c2h&nbsp; block11;</span></p>
<p class="rvps8"><span class="rvts370">}chip1_c2h;</span></p>
<p class="rvps8"><span class="rvts370">endpackage</span></p>
<p class="rvps8"><span class="rvts370">…</span></p>
<p class="rvps8"><span class="rvts370">….</span></p>
<p class="rvps8"><span class="rvts370">….</span></p>
<p class="rvps8"><a name="VHDL_chip_in_chip"></a><span class="rvts126">VHDL Implementation</span></p>
<p class="rvps2"><span class="rvts176">SystemRDL Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts451">property chip {type = boolean; component = addrmap;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts451">addrmap parentchip{</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip = true;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;addrmap childchip{</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip = true;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap block1{</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg1{</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field f1{</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}f1[31:0]=0;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}; reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};block1 block1;</span></p>
<p class="rvps2"><span class="rvts451">&nbsp;&nbsp;&nbsp;};childchip childchip;</span></p>
<p class="rvps2"><span class="rvts451">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Command line:</span></p>
<p class="rvps2"><span class="rvts34">idsbatch &lt;file_name&gt; -output vhdl -bus apb -dir ids -if&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Output:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem5433.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<h1 class="rvps195"><span class="rvts0"><span class="rvts20">Backward incompatibility</span></span></h1>
<p class="rvps12"><span class="rvts34">This enhancement will have no backward incompatibility with the existing outputs.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/create-ebooks-for-amazon-kindle">Write eBooks for the Kindle</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

