// Generated by CIRCT 42e53322a
module rvtwoscomp_WIDTH32(	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:2:3
  input  [31:0] din,	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:2:36
  output [31:0] dout	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:2:52
);

  wire _GEN;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:189:12
  wire _GEN_0;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:188:12
  wire N120;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:187:12
  wire _GEN_1;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:186:12
  wire _GEN_2;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:185:12
  wire N117;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:184:12
  wire _GEN_3;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:183:12
  wire _GEN_4;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:182:12
  wire N114;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:181:12
  wire _GEN_5;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:180:12
  wire _GEN_6;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:179:12
  wire N111;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:178:12
  wire _GEN_7;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:177:12
  wire _GEN_8;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:176:12
  wire N108;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:175:12
  wire _GEN_9;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:174:12
  wire _GEN_10;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:173:12
  wire N105;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:172:12
  wire _GEN_11;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:171:12
  wire _GEN_12;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:170:12
  wire N102;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:169:12
  wire _GEN_13;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:168:12
  wire _GEN_14;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:167:12
  wire N99;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:166:12
  wire _GEN_15;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:165:12
  wire _GEN_16;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:164:12
  wire N96;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:163:12
  wire _GEN_17;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:162:12
  wire _GEN_18;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:161:12
  wire N93;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:160:12
  wire _GEN_19;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:159:12
  wire _GEN_20;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:158:12
  wire N90;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:157:12
  wire _GEN_21;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:156:12
  wire _GEN_22;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:155:12
  wire N87;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:154:12
  wire _GEN_23;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:153:12
  wire _GEN_24;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:152:12
  wire N84;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:151:12
  wire _GEN_25;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:150:12
  wire _GEN_26;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:149:12
  wire N81;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:148:12
  wire _GEN_27;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:147:12
  wire _GEN_28;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:146:12
  wire N78;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:145:12
  wire _GEN_29;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:144:12
  wire _GEN_30;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:143:12
  wire N75;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:142:12
  wire _GEN_31;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:141:12
  wire _GEN_32;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:140:12
  wire N72;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:139:12
  wire _GEN_33;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:138:12
  wire _GEN_34;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:137:12
  wire N69;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:136:12
  wire _GEN_35;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:135:12
  wire _GEN_36;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:134:12
  wire N66;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:133:12
  wire _GEN_37;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:132:12
  wire _GEN_38;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:131:12
  wire N63;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:130:12
  wire _GEN_39;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:129:12
  wire _GEN_40;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:128:12
  wire N60;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:127:12
  wire _GEN_41;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:126:12
  wire _GEN_42;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:125:12
  wire N57;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:124:12
  wire _GEN_43;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:123:12
  wire _GEN_44;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:122:12
  wire N54;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:121:12
  wire _GEN_45;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:120:12
  wire _GEN_46;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:119:12
  wire N51;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:118:12
  wire _GEN_47;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:117:12
  wire _GEN_48;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:116:12
  wire N48;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:115:12
  wire _GEN_49;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:114:12
  wire _GEN_50;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:113:12
  wire N45;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:112:12
  wire _GEN_51;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:111:12
  wire _GEN_52;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:110:12
  wire N42;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:109:12
  wire _GEN_53;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:108:12
  wire _GEN_54;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:107:12
  wire N39;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:106:12
  wire _GEN_55;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:105:12
  wire _GEN_56;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:104:12
  wire N36;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:103:11
  wire _GEN_57;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:102:11
  wire _GEN_58;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:101:11
  wire N33;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:100:11
  wire _GEN_59;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:99:11
  wire _GEN_60;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:98:11
  assign _GEN_60 = ~(din[0]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :98:11
  assign _GEN_59 = ~(din[1]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:5:10, :99:11
  assign N33 = din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :100:11
  assign _GEN_58 = ~N33;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:100:11, :101:11
  assign _GEN_57 = ~(din[2]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:8:10, :102:11
  assign N36 = din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :103:11
  assign _GEN_56 = ~N36;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:103:11, :104:12
  assign _GEN_55 = ~(din[3]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:11:10, :105:12
  assign N39 = din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :106:12
  assign _GEN_54 = ~N39;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:106:12, :107:12
  assign _GEN_53 = ~(din[4]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:14:11, :108:12
  assign N42 = din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :109:12
  assign _GEN_52 = ~N42;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:109:12, :110:12
  assign _GEN_51 = ~(din[5]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:17:11, :111:12
  assign N45 = din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :112:12
  assign _GEN_50 = ~N45;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:112:12, :113:12
  assign _GEN_49 = ~(din[6]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:20:11, :114:12
  assign N48 = din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :115:12
  assign _GEN_48 = ~N48;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:115:12, :116:12
  assign _GEN_47 = ~(din[7]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:23:11, :117:12
  assign N51 = din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :118:12
  assign _GEN_46 = ~N51;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:118:12, :119:12
  assign _GEN_45 = ~(din[8]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:26:11, :120:12
  assign N54 =
    din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :121:12
  assign _GEN_44 = ~N54;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:121:12, :122:12
  assign _GEN_43 = ~(din[9]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:29:11, :123:12
  assign N57 =
    din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1]
    | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :124:12
  assign _GEN_42 = ~N57;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:124:12, :125:12
  assign _GEN_41 = ~(din[10]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:32:11, :126:12
  assign N60 =
    din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2]
    | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :127:12
  assign _GEN_40 = ~N60;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:127:12, :128:12
  assign _GEN_39 = ~(din[11]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:35:11, :129:12
  assign N63 =
    din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3]
    | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :130:12
  assign _GEN_38 = ~N63;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:130:12, :131:12
  assign _GEN_37 = ~(din[12]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:38:11, :132:12
  assign N66 =
    din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4]
    | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :133:12
  assign _GEN_36 = ~N66;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:133:12, :134:12
  assign _GEN_35 = ~(din[13]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:41:11, :135:12
  assign N69 =
    din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5]
    | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :136:12
  assign _GEN_34 = ~N69;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:136:12, :137:12
  assign _GEN_33 = ~(din[14]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:44:11, :138:12
  assign N72 =
    din[14] | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6]
    | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :139:12
  assign _GEN_32 = ~N72;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:139:12, :140:12
  assign _GEN_31 = ~(din[15]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:47:11, :141:12
  assign N75 =
    din[15] | din[14] | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7]
    | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :142:12
  assign _GEN_30 = ~N75;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:142:12, :143:12
  assign _GEN_29 = ~(din[16]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:50:11, :144:12
  assign N78 =
    din[16] | din[15] | din[14] | din[13] | din[12] | din[11] | din[10] | din[9] | din[8]
    | din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :145:12
  assign _GEN_28 = ~N78;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:145:12, :146:12
  assign _GEN_27 = ~(din[17]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:53:11, :147:12
  assign N81 =
    din[17] | din[16] | din[15] | din[14] | din[13] | din[12] | din[11] | din[10] | din[9]
    | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :148:12
  assign _GEN_26 = ~N81;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:148:12, :149:12
  assign _GEN_25 = ~(din[18]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:56:11, :150:12
  assign N84 =
    din[18] | din[17] | din[16] | din[15] | din[14] | din[13] | din[12] | din[11]
    | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2]
    | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :151:12
  assign _GEN_24 = ~N84;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:151:12, :152:12
  assign _GEN_23 = ~(din[19]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:59:11, :153:12
  assign N87 =
    din[19] | din[18] | din[17] | din[16] | din[15] | din[14] | din[13] | din[12]
    | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3]
    | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :154:12
  assign _GEN_22 = ~N87;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:154:12, :155:12
  assign _GEN_21 = ~(din[20]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:62:11, :156:12
  assign N90 =
    din[20] | din[19] | din[18] | din[17] | din[16] | din[15] | din[14] | din[13]
    | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4]
    | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :157:12
  assign _GEN_20 = ~N90;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:157:12, :158:12
  assign _GEN_19 = ~(din[21]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:65:11, :159:12
  assign N93 =
    din[21] | din[20] | din[19] | din[18] | din[17] | din[16] | din[15] | din[14]
    | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5]
    | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :160:12
  assign _GEN_18 = ~N93;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:160:12, :161:12
  assign _GEN_17 = ~(din[22]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:68:11, :162:12
  assign N96 =
    din[22] | din[21] | din[20] | din[19] | din[18] | din[17] | din[16] | din[15]
    | din[14] | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6]
    | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :163:12
  assign _GEN_16 = ~N96;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:163:12, :164:12
  assign _GEN_15 = ~(din[23]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:71:11, :165:12
  assign N99 =
    din[23] | din[22] | din[21] | din[20] | din[19] | din[18] | din[17] | din[16]
    | din[15] | din[14] | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7]
    | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :166:12
  assign _GEN_14 = ~N99;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:166:12, :167:12
  assign _GEN_13 = ~(din[24]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:74:11, :168:12
  assign N102 =
    din[24] | din[23] | din[22] | din[21] | din[20] | din[19] | din[18] | din[17]
    | din[16] | din[15] | din[14] | din[13] | din[12] | din[11] | din[10] | din[9]
    | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :169:12
  assign _GEN_12 = ~N102;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:169:12, :170:12
  assign _GEN_11 = ~(din[25]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:77:11, :171:12
  assign N105 =
    din[25] | din[24] | din[23] | din[22] | din[21] | din[20] | din[19] | din[18]
    | din[17] | din[16] | din[15] | din[14] | din[13] | din[12] | din[11] | din[10]
    | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2] | din[1]
    | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :77:11, :172:12
  assign _GEN_10 = ~N105;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:172:12, :173:12
  assign _GEN_9 = ~(din[26]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:80:11, :174:12
  assign N108 =
    din[26] | din[25] | din[24] | din[23] | din[22] | din[21] | din[20] | din[19]
    | din[18] | din[17] | din[16] | din[15] | din[14] | din[13] | din[12] | din[11]
    | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3] | din[2]
    | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :77:11, :80:11, :175:12
  assign _GEN_8 = ~N108;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:175:12, :176:12
  assign _GEN_7 = ~(din[27]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:83:11, :177:12
  assign N111 =
    din[27] | din[26] | din[25] | din[24] | din[23] | din[22] | din[21] | din[20]
    | din[19] | din[18] | din[17] | din[16] | din[15] | din[14] | din[13] | din[12]
    | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4] | din[3]
    | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :77:11, :80:11, :83:11, :178:12
  assign _GEN_6 = ~N111;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:178:12, :179:12
  assign _GEN_5 = ~(din[28]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:86:11, :180:12
  assign N114 =
    din[28] | din[27] | din[26] | din[25] | din[24] | din[23] | din[22] | din[21]
    | din[20] | din[19] | din[18] | din[17] | din[16] | din[15] | din[14] | din[13]
    | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5] | din[4]
    | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :77:11, :80:11, :83:11, :86:11, :181:12
  assign _GEN_4 = ~N114;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:181:12, :182:12
  assign _GEN_3 = ~(din[29]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:89:11, :183:12
  assign N117 =
    din[29] | din[28] | din[27] | din[26] | din[25] | din[24] | din[23] | din[22]
    | din[21] | din[20] | din[19] | din[18] | din[17] | din[16] | din[15] | din[14]
    | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6] | din[5]
    | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :77:11, :80:11, :83:11, :86:11, :89:11, :184:12
  assign _GEN_2 = ~N117;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:184:12, :185:12
  assign _GEN_1 = ~(din[30]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:92:11, :186:12
  assign N120 =
    din[30] | din[29] | din[28] | din[27] | din[26] | din[25] | din[24] | din[23]
    | din[22] | din[21] | din[20] | din[19] | din[18] | din[17] | din[16] | din[15]
    | din[14] | din[13] | din[12] | din[11] | din[10] | din[9] | din[8] | din[7] | din[6]
    | din[5] | din[4] | din[3] | din[2] | din[1] | din[0];	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :8:10, :11:10, :14:11, :17:11, :20:11, :23:11, :26:11, :29:11, :32:11, :35:11, :38:11, :41:11, :44:11, :47:11, :50:11, :53:11, :56:11, :59:11, :62:11, :65:11, :68:11, :71:11, :74:11, :77:11, :80:11, :83:11, :86:11, :89:11, :92:11, :187:12
  assign _GEN_0 = ~N120;	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:187:12, :188:12
  assign _GEN = ~(din[31]);	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:95:11, :189:12
  assign dout =
    {N120 ? _GEN : _GEN_0 & din[31],
     N117 ? _GEN_1 : _GEN_2 & din[30],
     N114 ? _GEN_3 : _GEN_4 & din[29],
     N111 ? _GEN_5 : _GEN_6 & din[28],
     N108 ? _GEN_7 : _GEN_8 & din[27],
     N105 ? _GEN_9 : _GEN_10 & din[26],
     N102 ? _GEN_11 : _GEN_12 & din[25],
     N99 ? _GEN_13 : _GEN_14 & din[24],
     N96 ? _GEN_15 : _GEN_16 & din[23],
     N93 ? _GEN_17 : _GEN_18 & din[22],
     N90 ? _GEN_19 : _GEN_20 & din[21],
     N87 ? _GEN_21 : _GEN_22 & din[20],
     N84 ? _GEN_23 : _GEN_24 & din[19],
     N81 ? _GEN_25 : _GEN_26 & din[18],
     N78 ? _GEN_27 : _GEN_28 & din[17],
     N75 ? _GEN_29 : _GEN_30 & din[16],
     N72 ? _GEN_31 : _GEN_32 & din[15],
     N69 ? _GEN_33 : _GEN_34 & din[14],
     N66 ? _GEN_35 : _GEN_36 & din[13],
     N63 ? _GEN_37 : _GEN_38 & din[12],
     N60 ? _GEN_39 : _GEN_40 & din[11],
     N57 ? _GEN_41 : _GEN_42 & din[10],
     N54 ? _GEN_43 : _GEN_44 & din[9],
     N51 ? _GEN_45 : _GEN_46 & din[8],
     N48 ? _GEN_47 : _GEN_48 & din[7],
     N45 ? _GEN_49 : _GEN_50 & din[6],
     N42 ? _GEN_51 : _GEN_52 & din[5],
     N39 ? _GEN_53 : _GEN_54 & din[4],
     N36 ? _GEN_55 : _GEN_56 & din[3],
     N33 ? _GEN_57 : _GEN_58 & din[2],
     din[0] ? _GEN_59 : _GEN_60 & din[1],
     din[0]};	// /tmp/tmp.XoYVJ4z326/12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:12, :105:12, :106:12, :107:12, :108:12, :109:12, :110:12, :111:12, :112:12, :113:12, :114:12, :115:12, :116:12, :117:12, :118:12, :119:12, :120:12, :121:12, :122:12, :123:12, :124:12, :125:12, :126:12, :127:12, :128:12, :129:12, :130:12, :131:12, :132:12, :133:12, :134:12, :135:12, :136:12, :137:12, :138:12, :139:12, :140:12, :141:12, :142:12, :143:12, :144:12, :145:12, :146:12, :147:12, :148:12, :149:12, :150:12, :151:12, :152:12, :153:12, :154:12, :155:12, :156:12, :157:12, :158:12, :159:12, :160:12, :161:12, :162:12, :163:12, :164:12, :165:12, :166:12, :167:12, :168:12, :169:12, :170:12, :171:12, :172:12, :173:12, :174:12, :175:12, :176:12, :177:12, :178:12, :179:12, :180:12, :181:12, :182:12, :183:12, :184:12, :185:12, :186:12, :187:12, :188:12, :189:12, :190:12, :191:12, :192:5
endmodule

