verilog xil_defaultlib --include "/home/yz/.local/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../project_hw.srcs/sources_1/bd/rsa_project/ipshared/ec67/hdl" --include "../../../../project_hw.srcs/sources_1/bd/rsa_project/ipshared/34f8/hdl" --include "../../../../project_hw.srcs/sources_1/bd/rsa_project/ipshared/8713/hdl" \
"../../../bd/rsa_project/ip/rsa_project_processing_system7_0_0/sim/rsa_project_processing_system7_0_0.v" \
"/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/sim/rsa_project_rsa_wrapper_0_0.v" \
"../../../bd/rsa_project/ip/rsa_project_ARCACHE_0/sim/rsa_project_ARCACHE_0.v" \
"../../../bd/rsa_project/ip/rsa_project_ARUSER_0/sim/rsa_project_ARUSER_0.v" \
"../../../bd/rsa_project/ip/rsa_project_axis_dwidth_converter_0_0/sim/rsa_project_axis_dwidth_converter_0_0.v" \
"../../../bd/rsa_project/ip/rsa_project_axis_dwidth_converter_1_0/sim/rsa_project_axis_dwidth_converter_1_0.v" \
"../../../bd/rsa_project/src/ipcore_interface/command_interface.v" \
"../../../bd/rsa_project/src/ipcore_interface/command_interface_S00_AXI.v" \
"../../../bd/rsa_project/ip/rsa_project_command_interface_0_0/sim/rsa_project_command_interface_0_0.v" \
"../../../bd/rsa_project/ip/rsa_project_xlconstant_0_0/sim/rsa_project_xlconstant_0_0.v" \
"../../../bd/rsa_project/ip/rsa_project_xbar_2/sim/rsa_project_xbar_2.v" \
"../../../bd/rsa_project/ip/rsa_project_xbar_3/sim/rsa_project_xbar_3.v" \
"../../../bd/rsa_project/ip/rsa_project_auto_pc_0/sim/rsa_project_auto_pc_0.v" \
"../../../bd/rsa_project/ip/rsa_project_auto_us_0/sim/rsa_project_auto_us_0.v" \
"../../../bd/rsa_project/ip/rsa_project_auto_us_1/sim/rsa_project_auto_us_1.v" \
"../../../bd/rsa_project/ip/rsa_project_auto_pc_1/sim/rsa_project_auto_pc_1.v" \
"../../../bd/rsa_project/ip/rsa_project_s00_mmu_0/sim/rsa_project_s00_mmu_0.v" \
"../../../bd/rsa_project/ip/rsa_project_s01_mmu_0/sim/rsa_project_s01_mmu_0.v" \
"../../../bd/rsa_project/sim/rsa_project.v" \

verilog xil_defaultlib "glbl.v"

nosort
