vendor_name = ModelSim
source_file = 1, D:/OneDrive - International Campus, Zhejiang University/University/ece/ECE385/lab/lab2/Lab2test/Waveform2.vwf
source_file = 1, D:/OneDrive - International Campus, Zhejiang University/University/ece/ECE385/lab/lab2/Lab2test/Lab2.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7474.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74153.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74194.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74157.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7402.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7400.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/f7485.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7493.bdf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7404.bdf
design_name = Lab2
instance = comp, \SBR1~output , SBR1~output, Lab2, 1
instance = comp, \d1~output , d1~output, Lab2, 1
instance = comp, \d0~output , d0~output, Lab2, 1
instance = comp, \select~output , select~output, Lab2, 1
instance = comp, \s1~output , s1~output, Lab2, 1
instance = comp, \s0~output , s0~output, Lab2, 1
instance = comp, \SBR0~output , SBR0~output, Lab2, 1
instance = comp, \Q00~output , Q00~output, Lab2, 1
instance = comp, \Q01~output , Q01~output, Lab2, 1
instance = comp, \Q02~output , Q02~output, Lab2, 1
instance = comp, \Q10~output , Q10~output, Lab2, 1
instance = comp, \Q11~output , Q11~output, Lab2, 1
instance = comp, \Q13~output , Q13~output, Lab2, 1
instance = comp, \Q03~output , Q03~output, Lab2, 1
instance = comp, \Q12~output , Q12~output, Lab2, 1
instance = comp, \QB~output , QB~output, Lab2, 1
instance = comp, \QC~output , QC~output, Lab2, 1
instance = comp, \comparsion~output , comparsion~output, Lab2, 1
instance = comp, \y1~output , y1~output, Lab2, 1
instance = comp, \y2~output , y2~output, Lab2, 1
instance = comp, \CLOCK~input , CLOCK~input, Lab2, 1
instance = comp, \CLOCK~inputclkctrl , CLOCK~inputclkctrl, Lab2, 1
instance = comp, \STORE~input , STORE~input, Lab2, 1
instance = comp, \LDSBR~input , LDSBR~input, Lab2, 1
instance = comp, \FETCH~input , FETCH~input, Lab2, 1
instance = comp, \inst29|4~0 , inst29|4~0, Lab2, 1
instance = comp, \DIN1~input , DIN1~input, Lab2, 1
instance = comp, \inst5|10~0 , inst5|10~0, Lab2, 1
instance = comp, \SAR1~input , SAR1~input, Lab2, 1
instance = comp, \SAR0~input , SAR0~input, Lab2, 1
instance = comp, \Counter|15~0 , Counter|15~0, Lab2, 1
instance = comp, \Counter|15 , Counter|15, Lab2, 1
instance = comp, \Counter|14~0 , Counter|14~0, Lab2, 1
instance = comp, \Counter|14 , Counter|14, Lab2, 1
instance = comp, \inst15|sub|110 , inst15|sub|110, Lab2, 1
instance = comp, \inst20|4 , inst20|4, Lab2, 1
instance = comp, \inst10|23~0 , inst10|23~0, Lab2, 1
instance = comp, \register_2|41 , register_2|41, Lab2, 1
instance = comp, \register_2|40~feeder , register_2|40~feeder, Lab2, 1
instance = comp, \register_2|40 , register_2|40, Lab2, 1
instance = comp, \register_2|39~feeder , register_2|39~feeder, Lab2, 1
instance = comp, \register_2|39 , register_2|39, Lab2, 1
instance = comp, \register_2|38~feeder , register_2|38~feeder, Lab2, 1
instance = comp, \register_2|38 , register_2|38, Lab2, 1
instance = comp, \inst25|4 , inst25|4, Lab2, 1
instance = comp, \inst5|10~1 , inst5|10~1, Lab2, 1
instance = comp, \inst|10 , inst|10, Lab2, 1
instance = comp, \inst10|22~0 , inst10|22~0, Lab2, 1
instance = comp, \DIN0~input , DIN0~input, Lab2, 1
instance = comp, \inst5|9~0 , inst5|9~0, Lab2, 1
instance = comp, \register_1|41 , register_1|41, Lab2, 1
instance = comp, \register_1|40~feeder , register_1|40~feeder, Lab2, 1
instance = comp, \register_1|40 , register_1|40, Lab2, 1
instance = comp, \register_1|39~feeder , register_1|39~feeder, Lab2, 1
instance = comp, \register_1|39 , register_1|39, Lab2, 1
instance = comp, \register_1|38~feeder , register_1|38~feeder, Lab2, 1
instance = comp, \register_1|38 , register_1|38, Lab2, 1
instance = comp, \inst5|9~1 , inst5|9~1, Lab2, 1
instance = comp, \inst|9 , inst|9, Lab2, 1
instance = comp, \inst10|22~1 , inst10|22~1, Lab2, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
