#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 11 16:54:21 2019
# Process ID: 35296
# Current directory: /home/ecelrc/students/gguglielmo/micro/vivado
# Command line: vivado
# Log file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.log
# Journal file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2017.4/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zynq.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zynq_axi_cdma_0_0
zynq_processing_system7_0_0
zynq_smartconnect_0_0
zynq_smartconnect_1_0
zynq_axi_bram_ctrl_0_1
zynq_proc_sys_reset_0_0
zynq_blk_mem_gen_0_0
zynq_axi_bram_ctrl_1_0

INFO: [Project 1-230] Project 'lab_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6295.250 ; gain = 129.094 ; free physical = 124325 ; free virtual = 136371
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zynq_axi_cdma_0_0 zynq_axi_bram_ctrl_1_0 zynq_processing_system7_0_0 zynq_smartconnect_1_0 zynq_blk_mem_gen_0_0 zynq_smartconnect_0_0 zynq_axi_bram_ctrl_0_1 zynq_proc_sys_reset_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <zynq> from BD file </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd>
Upgrading '/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] zynq_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] zynq_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded zynq_axi_bram_ctrl_0_1 (AXI BRAM Controller 4.0) from revision 10 to revision 13
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] zynq_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] zynq_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded zynq_axi_bram_ctrl_1_0 (AXI BRAM Controller 4.0) from revision 10 to revision 13
INFO: [IP_Flow 19-3422] Upgraded zynq_axi_cdma_0_0 (AXI Central Direct Memory Access 4.1) from revision 11 to revision 15
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1972] Upgraded zynq_blk_mem_gen_0_0 from Block Memory Generator 8.3 to Block Memory Generator 8.4
INFO: [IP_Flow 19-3422] Upgraded zynq_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded zynq_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded zynq_smartconnect_0_0 (AXI SmartConnect 1.0) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded zynq_smartconnect_1_0 (AXI SmartConnect 1.0) from revision 3 to revision 7
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd> 
Wrote  : </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ui/bd_e1a0d542.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:41 ; elapsed = 00:01:23 . Memory (MB): peak = 6602.664 ; gain = 272.062 ; free physical = 123976 ; free virtual = 136099
export_ip_user_files -of_objects [get_ips {zynq_axi_cdma_0_0 zynq_axi_bram_ctrl_1_0 zynq_processing_system7_0_0 zynq_smartconnect_1_0 zynq_blk_mem_gen_0_0 zynq_smartconnect_0_0 zynq_axi_bram_ctrl_0_1 zynq_proc_sys_reset_0_0}] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name gpio_lab_1_v1_0_project -directory /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.tmp/gpio_lab_1_v1_0_project /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2017.4/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6666.629 ; gain = 5.004 ; free physical = 123946 ; free virtual = 136075
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6673.625 ; gain = 12.000 ; free physical = 123942 ; free virtual = 136070
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
