Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 10 11:01:13 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.597        0.000                      0                  567        0.190        0.000                      0                  567        3.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard  {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard       25.597        0.000                      0                  567        0.190        0.000                      0                  567       19.363        0.000                       0                    65  
  clkfbout_ClockingWizard                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       25.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.597ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        13.470ns  (logic 5.254ns (39.005%)  route 8.216ns (60.995%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.410 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          5.480    12.623    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    38.410    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.898    
                         clock uncertainty           -0.164    38.735    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.220    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                 25.597    

Slack (MET) :             25.655ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 5.254ns (39.173%)  route 8.158ns (60.827%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.411 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          5.422    12.565    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    38.411    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488    38.899    
                         clock uncertainty           -0.164    38.736    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.221    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.221    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                 25.655    

Slack (MET) :             25.765ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 5.254ns (39.807%)  route 7.945ns (60.193%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.236 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          5.209    12.351    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.531    38.236    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.795    
                         clock uncertainty           -0.164    38.632    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.117    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.117    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 25.765    

Slack (MET) :             25.847ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.254ns (39.817%)  route 7.941ns (60.183%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 38.315 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          5.205    12.348    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y27         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610    38.315    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.874    
                         clock uncertainty           -0.164    38.711    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.196    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                 25.847    

Slack (MET) :             26.125ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.911ns  (logic 5.254ns (40.693%)  route 7.657ns (59.307%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.309 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          4.921    12.064    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y26         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.604    38.309    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.868    
                         clock uncertainty           -0.164    38.705    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.190    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.190    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                 26.125    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.760ns  (logic 5.254ns (41.174%)  route 7.506ns (58.826%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.234 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          4.770    11.913    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.529    38.234    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.793    
                         clock uncertainty           -0.164    38.630    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.115    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.115    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.813ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.134ns  (logic 5.254ns (43.300%)  route 6.880ns (56.700%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.219 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.065     7.143 r  addrb0/P[15]
                         net (fo=39, routed)          4.144    11.287    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y25         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.514    38.219    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.778    
                         clock uncertainty           -0.164    38.615    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.100    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 26.813    

Slack (MET) :             26.913ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.001ns  (logic 5.254ns (43.781%)  route 6.747ns (56.219%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.237 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      4.065     7.143 r  addrb0/P[3]
                         net (fo=29, routed)          4.011    11.153    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y20         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.532    38.237    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.796    
                         clock uncertainty           -0.164    38.633    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.067    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.067    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                 26.913    

Slack (MET) :             26.936ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 5.254ns (43.494%)  route 6.826ns (56.506%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.410 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[13])
                                                      4.065     7.143 r  addrb0/P[13]
                         net (fo=29, routed)          4.090    11.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    38.410    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.898    
                         clock uncertainty           -0.164    38.735    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.169    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                 26.936    

Slack (MET) :             26.998ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.018ns  (logic 5.254ns (43.718%)  route 6.764ns (56.282%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.410 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.693    -0.847    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.428 f  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           1.047     0.619    VSync/VCounter_reg__0[8]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.327     0.946 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.654     1.600    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X79Y120        LUT6 (Prop_lut6_I5_O)        0.326     1.926 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.487     2.413    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y120        LUT2 (Prop_lut2_I1_O)        0.117     2.530 r  VSync/addrb0_i_9/O
                         net (fo=1, routed)           0.548     3.078    yPos[0]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      4.065     7.143 r  addrb0/P[3]
                         net (fo=29, routed)          4.028    11.171    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    38.410    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.898    
                         clock uncertainty           -0.164    38.735    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.169    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.169    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                 26.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.015%)  route 0.085ns (28.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/HS/CLK
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=7, routed)           0.085    -0.334    VSync/HS/HCounter_reg__0[4]
    SLICE_X77Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    VSync/HS/p_0_in[5]
    SLICE_X77Y121        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.852    -0.821    VSync/HS/CLK
    SLICE_X77Y121        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.091    -0.479    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/HS/CLK
    SLICE_X75Y121        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  VSync/HS/HCounter_reg[8]/Q
                         net (fo=9, routed)           0.099    -0.356    VSync/HS/HCounter_reg__0[8]
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.099    -0.257 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    VSync/HS/p_0_in[9]
    SLICE_X75Y121        FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.852    -0.821    VSync/HS/CLK
    SLICE_X75Y121        FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X75Y121        FDRE (Hold_fdre_C_D)         0.092    -0.491    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.264%)  route 0.101ns (30.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.586    -0.578    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           0.101    -0.349    VSync/VCounter_reg__0[8]
    SLICE_X79Y119        LUT6 (Prop_lut6_I2_O)        0.099    -0.250 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.250    VSync/p_0_in__0[9]
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.817    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X79Y119        FDRE (Hold_fdre_C_D)         0.092    -0.486    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.329%)  route 0.163ns (46.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.585    -0.579    VSync/CLK
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  VSync/VCounter_reg[5]/Q
                         net (fo=9, routed)           0.163    -0.275    VSync/VCounter_reg__0[5]
    SLICE_X79Y119        LUT3 (Prop_lut3_I2_O)        0.045    -0.230 r  VSync/VCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    VSync/p_0_in__0[6]
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.817    VSync/CLK
    SLICE_X79Y119        FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X79Y119        FDRE (Hold_fdre_C_D)         0.092    -0.472    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.271%)  route 0.152ns (41.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.585    -0.579    VSync/CLK
    SLICE_X78Y120        FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  VSync/VCounter_reg[0]/Q
                         net (fo=11, routed)          0.152    -0.263    VSync/VCounter_reg__0[0]
    SLICE_X79Y120        LUT3 (Prop_lut3_I2_O)        0.048    -0.215 r  VSync/VCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VSync/p_0_in__0[2]
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.818    VSync/CLK
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.107    -0.459    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.764%)  route 0.153ns (42.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.585    -0.579    VSync/CLK
    SLICE_X78Y120        FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  VSync/VCounter_reg[0]/Q
                         net (fo=11, routed)          0.153    -0.262    VSync/VCounter_reg__0[0]
    SLICE_X79Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    VSync/p_0_in__0[5]
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.818    VSync/CLK
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.092    -0.474    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.924%)  route 0.152ns (42.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.585    -0.579    VSync/CLK
    SLICE_X78Y120        FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  VSync/VCounter_reg[0]/Q
                         net (fo=11, routed)          0.152    -0.263    VSync/VCounter_reg__0[0]
    SLICE_X79Y120        LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  VSync/VCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    VSync/p_0_in__0[1]
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.818    VSync/CLK
    SLICE_X79Y120        FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.091    -0.475    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/HS/CLK
    SLICE_X75Y121        FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  VSync/HS/HCounter_reg[7]/Q
                         net (fo=10, routed)          0.191    -0.251    VSync/HS/HCounter_reg__0[7]
    SLICE_X75Y121        LUT5 (Prop_lut5_I3_O)        0.042    -0.209 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VSync/HS/p_0_in[8]
    SLICE_X75Y121        FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.852    -0.821    VSync/HS/CLK
    SLICE_X75Y121        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X75Y121        FDRE (Hold_fdre_C_D)         0.107    -0.476    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/HS/CLK
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=11, routed)          0.197    -0.222    VSync/HS/HCounter_reg__0[0]
    SLICE_X76Y121        LUT2 (Prop_lut2_I1_O)        0.043    -0.179 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    VSync/HS/p_0_in[1]
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.852    -0.821    VSync/HS/CLK
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X76Y121        FDRE (Hold_fdre_C_D)         0.131    -0.452    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.837%)  route 0.187ns (47.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/HS/CLK
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  VSync/HS/HCounter_reg[3]/Q
                         net (fo=8, routed)           0.187    -0.233    VSync/HS/HCounter_reg__0[3]
    SLICE_X76Y121        LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    VSync/HS/HCounter[4]_i_1_n_0
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.852    -0.821    VSync/HS/CLK
    SLICE_X76Y121        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X76Y121        FDRE (Hold_fdre_C_D)         0.121    -0.462    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y20     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y30     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y25     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y22     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y20     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y26     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y21     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y31     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y22     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X73Y125    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X73Y125    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y125    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X73Y125    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X73Y125    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y133    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y125    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



