$date
	Tue Aug 20 22:07:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_wallace_multiplier $end
$var wire 8 ! m [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#10000
b0 !
b0 #
b0 "
#20000
b110 !
b10 #
b11 "
#30000
b10011100 !
b1101 #
b1100 "
#40000
