Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Wed Sep  8 17:08:33 2021
| Host              : DESKTOP-CQEKB9O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file {F:\MRSA\Hardware\MRSA 64 PEs\ALVEO U280\timing_report.txt}
| Design            : scrypt_64_romix_ip_v1_0
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2980)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (354)
5. checking no_input_delay (75)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (64)

1. checking no_clock (2980)
---------------------------
 There are 354 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/first_counter_ip/counter_up_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/first_counter_ip/counter_up_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/first_counter_ip/counter_up_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/first_counter_ip/counter_up_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/first_counter_ip/counter_up_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/first_counter_ip/counter_up_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/controller/FSM_onehot_pbkdf2_state_reg_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p2/controller/FSM_onehot_pbkdf2_state_reg_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_1/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_10/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_11/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_12/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_13/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_14/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_15/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_16/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_17/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_18/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_19/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_2/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_20/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_21/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_22/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_23/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_24/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_25/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_26/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_27/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_28/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_29/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_3/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_30/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_31/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_32/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_33/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_34/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_35/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_36/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_37/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_38/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_39/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_4/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_40/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_41/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_42/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_43/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_44/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_45/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_46/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_47/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_48/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_49/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_5/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_50/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_51/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_52/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_53/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_54/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_55/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_56/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_57/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_58/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_59/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_6/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_60/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_61/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_62/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_63/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_7/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_8/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_9/controller/FSM_onehot_romix_state_reg_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (354)
--------------------------------------------------
 There are 354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (75)
-------------------------------
 There are 75 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (64)
-----------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0               698979       -0.071   -14724.754                 301911               698979        1.354        0.000                       0                307018  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
s00_axi_aclk  {0.000 1.897}        3.793           263.644         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
s00_axi_aclk        0.043        0.000                      0               698339       -0.071   -14724.754                 301911               698339        1.354        0.000                       0                307018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s00_axi_aclk       s00_axi_aclk             2.922        0.000                      0                  640        0.087        0.000                      0                  640  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :       301911  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation   -14724.754ns
PW    :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[14][13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Destination:            scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.793ns  (s00_axi_aclk rise@3.793ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.429ns (39.750%)  route 2.166ns (60.250%))
  Logic Levels:           17  (CARRY8=7 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.988 - 3.793 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    2.584     3.625    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/s00_axi_aclk_IBUF_BUFG
                         FDRE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[14][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.702 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[14][13]/Q
                         net (fo=9, unplaced)         0.129     3.831    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[14][31]_0[13]
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.956 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg[15][7]_i_24/O
                         net (fo=2, unplaced)         0.185     4.141    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg[15][7]_i_24_n_3
                         LUT5 (Prop_LUT5_I1_O)        0.038     4.179 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg[15][7]_i_5/O
                         net (fo=2, unplaced)         0.185     4.364    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg[15][7]_i_5_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.037     4.401 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg[15][7]_i_13/O
                         net (fo=1, unplaced)         0.029     4.430    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg[15][7]_i_13_n_3
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     4.596 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[15][7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     4.601    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[15][7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.657 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_mem_reg_reg[15][15]_i_2/O[0]
                         net (fo=2, unplaced)         0.185     4.842    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/w_i_wire[4]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.880 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[23]_i_58/O
                         net (fo=3, unplaced)         0.191     5.071    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[23]_i_58_n_3
                         LUT5 (Prop_LUT5_I4_O)        0.038     5.109 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[23]_i_42/O
                         net (fo=1, unplaced)         0.210     5.319    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[23]_i_42_n_3
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.162     5.481 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg_reg[23]_i_35/O[4]
                         net (fo=2, unplaced)         0.183     5.664    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg_reg[23]_i_35_n_14
                         LUT5 (Prop_LUT5_I1_O)        0.038     5.702 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[15]_i_21/O
                         net (fo=2, unplaced)         0.185     5.887    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[15]_i_21_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.037     5.924 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[15]_i_29/O
                         net (fo=1, unplaced)         0.029     5.953    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg[15]_i_29_n_3
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     6.119 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg_reg[15]_i_18/CO[7]
                         net (fo=1, unplaced)         0.005     6.124    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg_reg[15]_i_18_n_3
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     6.210 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/e_reg_reg[23]_i_18/O[4]
                         net (fo=4, unplaced)         0.195     6.405    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/g_reg_reg[29]_0[20]
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.443 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg[23]_i_6/O
                         net (fo=2, unplaced)         0.185     6.628    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg[23]_i_6_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.037     6.665 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg[23]_i_14/O
                         net (fo=1, unplaced)         0.029     6.694    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg[23]_i_14_n_3
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     6.860 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[23]_i_3/CO[7]
                         net (fo=1, unplaced)         0.005     6.865    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[23]_i_3_n_3
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     6.951 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[31]_i_4/O[4]
                         net (fo=1, unplaced)         0.183     7.134    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/controller/cal_a[28]
                         LUT4 (Prop_LUT4_I3_O)        0.038     7.172 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/controller/a_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.048     7.220    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[31]_1[28]
                         FDRE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      3.793     3.793 r  
                                                      0.000     3.793 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     3.793    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.485     4.278 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.278    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.278 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.525    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.549 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    2.439     6.988    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/s00_axi_aclk_IBUF_BUFG
                         FDRE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[28]/C
                         clock pessimism              0.285     7.273    
                         clock uncertainty           -0.035     7.238    
                         FDRE (Setup_FDRE_C_D)        0.025     7.263    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          7.263    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  0.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/digest_reg_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Destination:            scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/out_reg_reg[233]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.069ns (57.025%)  route 0.052ns (42.975%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    1.114     1.617    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/s00_axi_aclk_IBUF_BUFG
                         FDRE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/digest_reg_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.655 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/digest_reg_reg[0][8]/Q
                         net (fo=2, unplaced)         0.046     1.701    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/digest_reg_reg[0]_17[8]
                         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.031     1.732 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_core/datapath/out_reg_reg[239]_i_1/O[1]
                         net (fo=8, unplaced)         0.006     1.738    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/sha256_digest[233]
                         FDCE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/out_reg_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    1.259     1.982    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/s00_axi_aclk_IBUF_BUFG
                         FDCE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/out_reg_reg[233]/C
                         clock pessimism             -0.220     1.762    
                         FDCE (Hold_FDCE_C_D)         0.047     1.809    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/p1/datapath/out_reg_reg[233]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 1.897 }
Period(ns):         3.793
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.793       2.224                scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_46/datapath/memory/memory_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.897       1.355                scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_46/datapath/memory/memory_array_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.896       1.354                scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_46/datapath/memory/memory_array_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Destination:            scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.793ns  (s00_axi_aclk rise@3.793ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.227ns (36.320%)  route 0.398ns (63.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.988 - 3.793 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.737     0.737 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.737    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.737 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     1.013    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.041 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    2.584     3.625    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/s00_axi_aclk_IBUF_BUFG
                         FDCE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.702 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[7]/Q
                         net (fo=7, unplaced)         0.179     3.881    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller_n_8
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.031 f  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/i___3/O
                         net (fo=10, unplaced)        0.219     4.250    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]_0
                         FDCE                                         f  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      3.793     3.793 r  
                                                      0.000     3.793 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     3.793    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.485     4.278 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     4.278    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.278 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.525    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.549 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    2.439     6.988    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/s00_axi_aclk_IBUF_BUFG
                         FDCE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]/C
                         clock pessimism              0.285     7.273    
                         clock uncertainty           -0.035     7.238    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     7.172    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  2.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Destination:            scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]/CLR
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@1.897ns period=3.793ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.061ns (28.774%)  route 0.151ns (71.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.370     0.370 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.370    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.370 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.486    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.503 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    1.114     1.617    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/s00_axi_aclk_IBUF_BUFG
                         FDCE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.655 r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller/FSM_onehot_romix_state_reg_reg[4]/Q
                         net (fo=5, unplaced)         0.056     1.711    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/controller_n_11
                         LUT6 (Prop_LUT6_I4_O)        0.023     1.734 f  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/i___3/O
                         net (fo=10, unplaced)        0.095     1.829    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]_0
                         FDCE                                         f  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.557     0.557 r  s00_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.557    s00_axi_aclk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.557 r  s00_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.704    s00_axi_aclk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.723 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=307017, unplaced)    1.259     1.982    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/s00_axi_aclk_IBUF_BUFG
                         FDCE                                         r  scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]/C
                         clock pessimism             -0.220     1.762    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.742    scrypt_64_romix_ip_v1_0_S00_AXI_inst/top_ip/scrypt_64_romix_core/rm_0/datapath/counter/counter_up_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.087    





