// Seed: 863629585
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = id_1;
  wire id_4 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    inout tri1 id_2
);
  assign id_2 = id_1;
  always $display;
  wire id_4, id_5;
  tri1 id_6;
  wor  id_7;
  assign id_6 = 1;
  supply0 id_8, id_9 = id_7 | 1, id_10, id_11;
  wire id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  wire id_15;
  wire id_16, id_17;
  id_18(
      .id_0(1)
  );
  wire id_19 = id_13;
  assign id_7 = id_11;
endmodule
