

================================================================
== Vitis HLS Report for 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'
================================================================
* Date:           Fri Mar 21 12:05:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.439 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       77|       77|  0.770 us|  0.770 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1_VITIS_LOOP_82_2  |       75|       75|        13|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|     762|   1032|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     379|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|    1141|   1256|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U3492  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3493   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |sparsemux_17_3_64_1_1_U3494           |sparsemux_17_3_64_1_1           |        0|   0|    0|   43|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  14|  762| 1032|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_311_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln81_fu_199_p2       |         +|   0|  0|  14|           7|           1|
    |i_fu_211_p2              |         +|   0|  0|  12|           4|           1|
    |j_fu_248_p2              |         +|   0|  0|  12|           4|           1|
    |icmp_ln81_fu_193_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln82_fu_217_p2      |      icmp|   0|  0|  12|           4|           5|
    |select_ln81_1_fu_231_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln81_fu_223_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  88|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_03_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    4|          8|
    |i_03_fu_80                            |   9|          2|    4|          8|
    |indvar_flatten_fu_84                  |   9|          2|    7|         14|
    |j_1_fu_76                             |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln56_reg_407                   |   6|   0|    6|          0|
    |add_reg_433                        |  64|   0|   64|          0|
    |agg_result_addr_reg_417            |   6|   0|    6|          0|
    |agg_result_load_reg_428            |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_03_fu_80                         |   4|   0|    4|          0|
    |indvar_flatten_fu_84               |   7|   0|    7|          0|
    |j_1_fu_76                          |   4|   0|    4|          0|
    |mul_reg_423                        |  64|   0|   64|          0|
    |select_ln81_reg_386                |   4|   0|    4|          0|
    |trunc_ln56_reg_391                 |   3|   0|    3|          0|
    |add_ln56_reg_407                   |  64|  32|    6|          0|
    |agg_result_addr_reg_417            |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 379|  64|  263|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|A_0_read             |   in|   64|     ap_none|                                                        A_0_read|        scalar|
|A_0_read_8           |   in|   64|     ap_none|                                                      A_0_read_8|        scalar|
|A_0_read_9           |   in|   64|     ap_none|                                                      A_0_read_9|        scalar|
|A_0_read_10          |   in|   64|     ap_none|                                                     A_0_read_10|        scalar|
|A_0_read_11          |   in|   64|     ap_none|                                                     A_0_read_11|        scalar|
|A_0_read_12          |   in|   64|     ap_none|                                                     A_0_read_12|        scalar|
|A_0_read_13          |   in|   64|     ap_none|                                                     A_0_read_13|        scalar|
|A_0_read_14          |   in|   64|     ap_none|                                                     A_0_read_14|        scalar|
|agg_result_address0  |  out|    6|   ap_memory|                                                      agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|                                                      agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|                                                      agg_result|         array|
|agg_result_d0        |  out|   64|   ap_memory|                                                      agg_result|         array|
|agg_result_address1  |  out|    6|   ap_memory|                                                      agg_result|         array|
|agg_result_ce1       |  out|    1|   ap_memory|                                                      agg_result|         array|
|agg_result_q1        |   in|   64|   ap_memory|                                                      agg_result|         array|
|B_0_address0         |  out|    3|   ap_memory|                                                             B_0|         array|
|B_0_ce0              |  out|    1|   ap_memory|                                                             B_0|         array|
|B_0_q0               |   in|   64|   ap_memory|                                                             B_0|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189->../layer.h:84]   --->   Operation 16 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1" [../layer.h:81]   --->   Operation 17 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_14"   --->   Operation 19 'read' 'A_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_0_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_13"   --->   Operation 20 'read' 'A_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_0_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_12"   --->   Operation 21 'read' 'A_0_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_0_read_4 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_11"   --->   Operation 22 'read' 'A_0_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_0_read_5 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_10"   --->   Operation 23 'read' 'A_0_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_0_read_6 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_9"   --->   Operation 24 'read' 'A_0_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_0_read_7 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read_8"   --->   Operation 25 'read' 'A_0_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_0_read_15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %A_0_read"   --->   Operation 26 'read' 'A_0_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 0, i4 %i_03" [../layer.h:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln189 = store i4 0, i4 %j_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189->../layer.h:84]   --->   Operation 29 'store' 'store_ln189' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_83_3"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../layer.h:81]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.89ns)   --->   "%icmp_ln81 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../layer.h:81]   --->   Operation 32 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.89ns)   --->   "%add_ln81 = add i7 %indvar_flatten_load, i7 1" [../layer.h:81]   --->   Operation 33 'add' 'add_ln81' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc24, void %for.end26.exitStub" [../layer.h:81]   --->   Operation 34 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_1_load = load i4 %j_1" [../layer.h:82]   --->   Operation 35 'load' 'j_1_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_03_load = load i4 %i_03" [../layer.h:81]   --->   Operation 36 'load' 'i_03_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%i = add i4 %i_03_load, i4 1" [../layer.h:81]   --->   Operation 37 'add' 'i' <Predicate = (!icmp_ln81)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln82 = icmp_eq  i4 %j_1_load, i4 8" [../layer.h:82]   --->   Operation 38 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i4 0, i4 %j_1_load" [../layer.h:81]   --->   Operation 39 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i4 %i, i4 %i_03_load" [../layer.h:81]   --->   Operation 40 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %select_ln81_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 41 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %select_ln81" [../layer.h:82]   --->   Operation 42 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i64 %B_0, i64 0, i64 %zext_ln82" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84]   --->   Operation 43 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.79ns)   --->   "%B_0_load = load i3 %B_0_addr" [../layer.h:84]   --->   Operation 44 'load' 'B_0_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln81, i4 1" [../layer.h:82]   --->   Operation 45 'add' 'j' <Predicate = (!icmp_ln81)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln81 = store i7 %add_ln81, i7 %indvar_flatten" [../layer.h:81]   --->   Operation 46 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 %select_ln81_1, i4 %i_03" [../layer.h:81]   --->   Operation 47 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln189 = store i4 %j, i4 %j_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:189->../layer.h:84]   --->   Operation 48 'store' 'store_ln189' <Predicate = (!icmp_ln81)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.43>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln56, i3 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %A_0_read_15, i3 1, i64 %A_0_read_7, i3 2, i64 %A_0_read_6, i3 3, i64 %A_0_read_5, i3 4, i64 %A_0_read_4, i3 5, i64 %A_0_read_3, i3 6, i64 %A_0_read_2, i3 7, i64 %A_0_read_1, i64 <undef>, i3 %trunc_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 50 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %select_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 51 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln56 = add i6 %tmp_1, i6 %zext_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 52 'add' 'add_ln56' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/2] (0.79ns)   --->   "%B_0_load = load i3 %B_0_addr" [../layer.h:84]   --->   Operation 53 'load' 'B_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 54 [6/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 54 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 55 [5/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 55 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 56 [4/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 56 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 57 [3/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 57 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i6 %add_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 58 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%agg_result_addr = getelementptr i64 %agg_result, i64 0, i64 %zext_ln56_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84]   --->   Operation 59 'getelementptr' 'agg_result_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [2/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 60 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [2/2] (1.35ns)   --->   "%agg_result_load = load i6 %agg_result_addr" [../layer.h:84]   --->   Operation 61 'load' 'agg_result_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 62 [1/6] (6.60ns)   --->   "%mul = dmul i64 %tmp, i64 %B_0_load" [../layer.h:84]   --->   Operation 62 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/2] (1.35ns)   --->   "%agg_result_load = load i6 %agg_result_addr" [../layer.h:84]   --->   Operation 63 'load' 'agg_result_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 64 [5/5] (6.91ns)   --->   "%add = dadd i64 %agg_result_load, i64 %mul" [../layer.h:84]   --->   Operation 64 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 65 [4/5] (6.91ns)   --->   "%add = dadd i64 %agg_result_load, i64 %mul" [../layer.h:84]   --->   Operation 65 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 66 [3/5] (6.91ns)   --->   "%add = dadd i64 %agg_result_load, i64 %mul" [../layer.h:84]   --->   Operation 66 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 67 [2/5] (6.91ns)   --->   "%add = dadd i64 %agg_result_load, i64 %mul" [../layer.h:84]   --->   Operation 67 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 68 [1/5] (6.91ns)   --->   "%add = dadd i64 %agg_result_load, i64 %mul" [../layer.h:84]   --->   Operation 68 'dadd' 'add' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.48>

State 13 <SV = 12> <Delay = 1.35>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_1_VITIS_LOOP_82_2_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:82]   --->   Operation 71 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (1.35ns)   --->   "%store_ln84 = store i64 %add, i6 %agg_result_addr" [../layer.h:84]   --->   Operation 72 'store' 'store_ln84' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_83_3" [../layer.h:82]   --->   Operation 73 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 01000000000000]
i_03                  (alloca           ) [ 01000000000000]
indvar_flatten        (alloca           ) [ 01000000000000]
A_0_read_1            (read             ) [ 01100000000000]
A_0_read_2            (read             ) [ 01100000000000]
A_0_read_3            (read             ) [ 01100000000000]
A_0_read_4            (read             ) [ 01100000000000]
A_0_read_5            (read             ) [ 01100000000000]
A_0_read_6            (read             ) [ 01100000000000]
A_0_read_7            (read             ) [ 01100000000000]
A_0_read_15           (read             ) [ 01100000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln81            (store            ) [ 00000000000000]
store_ln189           (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
indvar_flatten_load   (load             ) [ 00000000000000]
icmp_ln81             (icmp             ) [ 01111111111110]
add_ln81              (add              ) [ 00000000000000]
br_ln81               (br               ) [ 00000000000000]
j_1_load              (load             ) [ 00000000000000]
i_03_load             (load             ) [ 00000000000000]
i                     (add              ) [ 00000000000000]
icmp_ln82             (icmp             ) [ 00000000000000]
select_ln81           (select           ) [ 01100000000000]
select_ln81_1         (select           ) [ 00000000000000]
trunc_ln56            (trunc            ) [ 01100000000000]
zext_ln82             (zext             ) [ 00000000000000]
B_0_addr              (getelementptr    ) [ 01100000000000]
j                     (add              ) [ 00000000000000]
store_ln81            (store            ) [ 00000000000000]
store_ln81            (store            ) [ 00000000000000]
store_ln189           (store            ) [ 00000000000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000]
tmp                   (sparsemux        ) [ 01011111000000]
zext_ln56             (zext             ) [ 00000000000000]
add_ln56              (add              ) [ 01011110000000]
B_0_load              (load             ) [ 01011111000000]
zext_ln56_1           (zext             ) [ 00000000000000]
agg_result_addr       (getelementptr    ) [ 01000001111111]
mul                   (dmul             ) [ 01000000111110]
agg_result_load       (load             ) [ 01000000111110]
add                   (dadd             ) [ 01000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
specpipeline_ln82     (specpipeline     ) [ 00000000000000]
store_ln84            (store            ) [ 00000000000000]
br_ln82               (br               ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0_read_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_0_read_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_0_read_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_0_read_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_0_read_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_0_read_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_0_read_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0_read_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="agg_result">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_81_1_VITIS_LOOP_82_2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_03_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_03/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_0_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_0_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_0_read_3_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_0_read_4_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_0_read_5_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_0_read_6_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_0_read_7_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_7/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_0_read_15_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read_15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="B_0_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="agg_result_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_addr/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="7"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_load/6 store_ln84/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln81_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln189_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln81_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln81_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_1_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_03_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_03_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln82_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln81_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln81_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln56_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln82_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln81_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln81_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln189_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="1"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="64" slack="1"/>
<pin id="280" dir="0" index="3" bw="3" slack="0"/>
<pin id="281" dir="0" index="4" bw="64" slack="1"/>
<pin id="282" dir="0" index="5" bw="3" slack="0"/>
<pin id="283" dir="0" index="6" bw="64" slack="1"/>
<pin id="284" dir="0" index="7" bw="3" slack="0"/>
<pin id="285" dir="0" index="8" bw="64" slack="1"/>
<pin id="286" dir="0" index="9" bw="3" slack="0"/>
<pin id="287" dir="0" index="10" bw="64" slack="1"/>
<pin id="288" dir="0" index="11" bw="3" slack="0"/>
<pin id="289" dir="0" index="12" bw="64" slack="1"/>
<pin id="290" dir="0" index="13" bw="3" slack="0"/>
<pin id="291" dir="0" index="14" bw="64" slack="1"/>
<pin id="292" dir="0" index="15" bw="3" slack="0"/>
<pin id="293" dir="0" index="16" bw="64" slack="1"/>
<pin id="294" dir="0" index="17" bw="64" slack="0"/>
<pin id="295" dir="0" index="18" bw="3" slack="1"/>
<pin id="296" dir="1" index="19" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln56_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln56_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln56_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="4"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/6 "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_03_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_03 "/>
</bind>
</comp>

<comp id="335" class="1005" name="indvar_flatten_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="342" class="1005" name="A_0_read_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="A_0_read_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="A_0_read_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="A_0_read_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="A_0_read_5_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="A_0_read_6_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="A_0_read_7_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="A_0_read_15_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_0_read_15 "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln81_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="11"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="386" class="1005" name="select_ln81_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81 "/>
</bind>
</comp>

<comp id="391" class="1005" name="trunc_ln56_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="397" class="1005" name="B_0_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln56_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="4"/>
<pin id="409" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="412" class="1005" name="B_0_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="agg_result_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="mul_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="428" class="1005" name="agg_result_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="add_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="174"><net_src comp="143" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="205" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="205" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="217" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="211" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="208" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="223" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="252"><net_src comp="223" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="199" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="231" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="248" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="276" pin=5"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="276" pin=7"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="276" pin=9"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="276" pin=11"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="276" pin=13"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="276" pin=15"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="276" pin=17"/></net>

<net id="307"><net_src comp="276" pin="19"/><net_sink comp="170" pin=0"/></net>

<net id="315"><net_src comp="269" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="324"><net_src comp="76" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="331"><net_src comp="80" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="338"><net_src comp="84" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="345"><net_src comp="88" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="276" pin=16"/></net>

<net id="350"><net_src comp="94" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="276" pin=14"/></net>

<net id="355"><net_src comp="100" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="276" pin=12"/></net>

<net id="360"><net_src comp="106" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="276" pin=10"/></net>

<net id="365"><net_src comp="112" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="370"><net_src comp="118" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="375"><net_src comp="124" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="380"><net_src comp="130" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="385"><net_src comp="193" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="223" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="394"><net_src comp="239" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="276" pin=18"/></net>

<net id="400"><net_src comp="136" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="405"><net_src comp="276" pin="19"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="410"><net_src comp="311" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="415"><net_src comp="143" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="420"><net_src comp="149" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="426"><net_src comp="170" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="431"><net_src comp="156" pin="7"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="436"><net_src comp="166" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result | {13 }
	Port: B_0 | {}
 - Input state : 
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_8 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_9 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_10 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_11 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_12 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_13 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : A_0_read_14 | {1 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : agg_result | {6 7 }
	Port: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 : B_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln81 : 1
		store_ln189 : 1
		indvar_flatten_load : 1
		icmp_ln81 : 2
		add_ln81 : 2
		br_ln81 : 3
		j_1_load : 1
		i_03_load : 1
		i : 2
		icmp_ln82 : 2
		select_ln81 : 3
		select_ln81_1 : 3
		trunc_ln56 : 4
		zext_ln82 : 4
		B_0_addr : 5
		B_0_load : 6
		j : 4
		store_ln81 : 3
		store_ln81 : 4
		store_ln189 : 5
	State 2
		add_ln56 : 1
		mul : 1
	State 3
	State 4
	State 5
	State 6
		agg_result_addr : 1
		agg_result_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   dadd   |        grp_fu_166       |    3    |   445   |   781   |
|----------|-------------------------|---------|---------|---------|
|   dmul   |        grp_fu_170       |    11   |   317   |   208   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln81_fu_199     |    0    |    0    |    14   |
|    add   |         i_fu_211        |    0    |    0    |    12   |
|          |         j_fu_248        |    0    |    0    |    12   |
|          |     add_ln56_fu_311     |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
| sparsemux|        tmp_fu_276       |    0    |    0    |    43   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln81_fu_193    |    0    |    0    |    14   |
|          |     icmp_ln82_fu_217    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln81_fu_223   |    0    |    0    |    4    |
|          |   select_ln81_1_fu_231  |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|          |  A_0_read_1_read_fu_88  |    0    |    0    |    0    |
|          |  A_0_read_2_read_fu_94  |    0    |    0    |    0    |
|          |  A_0_read_3_read_fu_100 |    0    |    0    |    0    |
|   read   |  A_0_read_4_read_fu_106 |    0    |    0    |    0    |
|          |  A_0_read_5_read_fu_112 |    0    |    0    |    0    |
|          |  A_0_read_6_read_fu_118 |    0    |    0    |    0    |
|          |  A_0_read_7_read_fu_124 |    0    |    0    |    0    |
|          | A_0_read_15_read_fu_130 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln56_fu_239    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln82_fu_243    |    0    |    0    |    0    |
|   zext   |     zext_ln56_fu_308    |    0    |    0    |    0    |
|          |    zext_ln56_1_fu_317   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_1_fu_269      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    14   |   762   |   1117  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  A_0_read_15_reg_377  |   64   |
|   A_0_read_1_reg_342  |   64   |
|   A_0_read_2_reg_347  |   64   |
|   A_0_read_3_reg_352  |   64   |
|   A_0_read_4_reg_357  |   64   |
|   A_0_read_5_reg_362  |   64   |
|   A_0_read_6_reg_367  |   64   |
|   A_0_read_7_reg_372  |   64   |
|    B_0_addr_reg_397   |    3   |
|    B_0_load_reg_412   |   64   |
|    add_ln56_reg_407   |    6   |
|      add_reg_433      |   64   |
|agg_result_addr_reg_417|    6   |
|agg_result_load_reg_428|   64   |
|      i_03_reg_328     |    4   |
|   icmp_ln81_reg_382   |    1   |
| indvar_flatten_reg_335|    7   |
|      j_1_reg_321      |    4   |
|      mul_reg_423      |   64   |
|  select_ln81_reg_386  |    4   |
|      tmp_reg_402      |   64   |
|   trunc_ln56_reg_391  |    3   |
+-----------------------+--------+
|         Total         |   870  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   262  ||  1.956  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   762  |  1117  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   870  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    1   |  1632  |  1153  |
+-----------+--------+--------+--------+--------+
