<root><simulation><result_generated_time />2023-05-16 17:53:54<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />15/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [288, 1, 1], 'I': [864, 1, 1], 'O': [3, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], []], [[('FX', 3), ('FY', 3)], [('C', 32)]], [], []]<I />[[], [[('FX', 3), ('FY', 3), ('OY', 3)], [('C', 32)]], [], []]<O />[[[('FX', 3), ('FY', 3)], [('C', 32)]], [[('OY', 3)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('OX', 3), ('C', 2), ('C', 4)], [('K', 2)], []]<I />[[('K', 2), ('K', 4), ('OX', 3), ('C', 2), ('C', 4), ('K', 2)], [], []]<O />[[('K', 2), ('K', 4), ('OX', 3), ('C', 2), ('C', 4)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [1.8, 8.89, 1.0, 1.0], 'O': [288.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [512, 294912, 294912], 'I': [448, 165888, 165888], 'O': [192, 1152, 1152], 'O_partial': [192, 0, 0], 'O_final': [0, 1152, 1152]}<actual_mem_utilization_individual />{'W': [1.0, 0.01, 0.0], 'I': [0.88, 0.0, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.01, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.38, 0.01, 0.0]}<effective_mem_size_bit />{'W': [256, 147456, 294912], 'I': [448, 165888, 165888], 'O': [192, 576, 1152], 'O_partial': [192, 0, 0], 'O_final': [0, 576, 1152]}<total_unit_count />{'W': [864, 288, 1, 1], 'I': [864, 864, 1, 1], 'O': [864, 3, 1, 1]}<unique_unit_count />{'W': [288, 288, 1, 1], 'I': [480, 864, 1, 1], 'O': [3, 3, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [1.8, 1.0, 1.0, 1.0], 'O': [288.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 36864], [36864, 36864], [36864, 0]]<I />[[23040, 20736], [20736, 20736], [20736, 0]]<O />[[(1008, 1152), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(1008, 1152), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 4608], [576, 576], [144, 0]]<I />[[2880, 2592], [324, 324], [81, 0]]<O />[[(126, 144), (18, 0)], [(0, 2), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([126, 144], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18, 0]), ([0, 2], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />61440</mac_count></basic_info><energy><total_energy />728821.9<mem_energy_breakdown><W />[6.3, 114.2, 191.8]<I />[1.9, 64.2, 107.9]<O />[0.1, 0.4, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />3072.0<total />728334.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1752<utilization_without_data_loading />0.675<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.2077<mac_utilize_temporal_without_data_loading />0.8</mac_array_utilization><latency><latency_cycle_with_data_loading />1849<latency_cycle_without_data_loading />480<ideal_computing_cycle />384<data_loading><load_cycle_total />1369<load_cycle_individual />{'W': [288, 576, 0], 'I': [756, 324, 0]}<load_cycle_combined />{'W': 576, 'I': 757}</data_loading><mem_stalling><mem_stall_cycle_total />96<mem_stall_cycle_individual />{'W': [[-383], [-184, 96], [-384, -384]], 'I': [[-383], [-192, -384], [-384, -384]], 'O': [[-384], [-378, -382], [-382, -383]]}<mem_stall_cycle_shared />{'W': [[-383], [-184, 96], [0, 0]], 'I': [[-383], [-192, 96], [0, 0]], 'O': [[-384], [-378, -382], [-382, -383]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 294912, 294912], 'I': [448, 165888, 165888], 'O': [192, 1152, 1152], 'O_partial': [192, 0, 0], 'O_final': [0, 1152, 1152]}<data_size_each_level_total />{'W': [147456, 294912, 294912], 'I': [387072, 165888, 165888], 'O': [576, 1152, 1152]}<loop_cycles_each_level />{'W': [192, 384, 384], 'I': [384, 384, 384], 'O': [192, 384, 384]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [768.0, 768.0], [768.0, 768.0]], 'I': [[4.4, 1.2], [1008.0, 432.0], [432.0, 432.0]], 'O': [[8.0, 1.0], [3.0, 3.0], [3.0, 3.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [768.0, 768.0], [768.0, 768.0]], 'I': [[4.4, 2.3], [2016.0, 432.0], [432.0, 432.0]], 'O': [[8.0, 8.0], [24.0, 3.0], [3.0, 3.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [768.0, 768.0], [768.0, 0]], 'I': [[4.4, 2.3], [2016.0, 432.0], [432.0, 0]], 'O': [[8.0, 1.0], [3.0, 3.0], [3.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [2787.0, 1203.0], [1200.0, 3.0]], 'I': [[4.4, 2.3], [2787.0, 1203.0], [1200.0, 3.0]], 'O': [[8.0, 1.0], [2787.0, 1203.0], [1200.0, 3.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 384], [192, 192, 2], [384, 384, 1]], 'I': [[1, 1, 384], [192, 384, 1], [384, 384, 1]], 'O': [[1, 1, 384], [192, 192, 2], [384, 384, 1]]}<trans_time_real />{'W': [[0, 1, 384], [[8, 192, 2], [288, 192, 2]], [[576, 384, 1], [144, 384, 1]]], 'I': [[0, 1, 384], [[7, 384, 1], [756, 384, 1]], [[324, 384, 1], [81, 384, 1]]], 'O': [[0, 1, 384], [[3, 192, 2], [1, 192, 2]], [[2, 384, 1], [1, 384, 1]]]}<single_stall_cycle />{'W': [[-1], [-184, 96], [192, -240]], 'I': [[-1], [-185, 564], [-60, -303]], 'O': [[-1], [-189, -191], [-382, -383]]}<single_stall_count />{'W': [383, 1, 0], 'I': [383, 0, 0], 'O': [384, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [192, 0], 'I': [0, 0], 'O': [6, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-384, -384], [-382, -384]], 1: [[-192, -384], [-378, -382]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>