// Seed: 2059599298
module module_2;
  always @(id_1 == 1 or 1) begin
    begin
      if (1 && 1 == id_1) for (id_1 = 1; 1 == 1'b0; module_0 = 1 + 1'b0) #1;
      else assert (id_1 & id_1);
    end
    if (id_1) id_1 = 1;
  end
  assign id_1 = id_1 != $display((id_1 || id_1) == id_1);
  supply1 id_3 = id_3 == id_2;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  always @(posedge id_1, posedge 1'b0) begin
    id_1 <= id_1 - 1;
  end
  logic [7:0] id_2;
  assign id_2[1'b0] = id_2;
  module_0();
endmodule
