{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677334228825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677334228825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 17:10:28 2023 " "Processing started: Sat Feb 25 17:10:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677334228825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334228825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pr_ov7670_1 -c pr_ov7670_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pr_ov7670_1 -c pr_ov7670_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334228825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677334229630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677334229630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr_ov7670_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pr_ov7670_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr_ov7670_1 " "Found entity 1: pr_ov7670_1" {  } { { "pr_ov7670_1.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_wrp " "Found entity 1: cam_wrp" {  } { { "cam_wrp.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_global.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_global.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_global " "Found entity 1: fsm_global" {  } { { "fsm_global.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fsm_global.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_cntr.v(335) " "Verilog HDL warning at sdram_cntr.v(335): extended using \"x\" or \"z\"" {  } { { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1677334247286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cntr " "Found entity 1: sdram_cntr" {  } { { "sdram_cntr.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync " "Found entity 1: hvsync" {  } { { "hvsync.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_rg.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_rg.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_rg " "Found entity 1: delay_rg" {  } { { "delay_rg.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/delay_rg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_configure.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "camera_configure.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_read.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "camera_read.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_read.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "OV7670_config.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/OV7670_config.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "OV7670_config_rom.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/OV7670_config_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sccb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "SCCB_interface.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/SCCB_interface.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fif0_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file fif0_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fif0_1024x16 " "Found entity 1: fif0_1024x16" {  } { { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334247424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334247424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pr_ov7670_1 " "Elaborating entity \"pr_ov7670_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677334247762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_wrp cam_wrp:cam_wrp_0 " "Elaborating entity \"cam_wrp\" for hierarchy \"cam_wrp:cam_wrp_0\"" {  } { { "pr_ov7670_1.v" "cam_wrp_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334247794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fif0_1024x16 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo " "Elaborating entity \"fif0_1024x16\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\"" {  } { { "cam_wrp.v" "input_fifo" { Text "C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334247815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "fif0_1024x16.v" "dcfifo_component" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677334248455 ""}  } { { "fif0_1024x16.v" "" { Text "C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677334248455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ijk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ijk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ijk1 " "Found entity 1: dcfifo_ijk1" {  } { { "db/dcfifo_ijk1.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ijk1 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated " "Elaborating entity \"dcfifo_ijk1\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_gray2bin_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ijk1.tdf" "rdptr_g_gray2bin" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_sh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_ijk1.tdf" "rdptr_g1p" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_ovb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_ijk1.tdf" "wrptr_g1p" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc61 " "Found entity 1: altsyncram_uc61" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uc61 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram " "Elaborating entity \"altsyncram_uc61\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|altsyncram_uc61:fifo_ram\"" {  } { { "db/dcfifo_ijk1.tdf" "fifo_ram" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ijk1.tdf" "rs_brp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_ijk1.tdf" "rs_dgwp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334248983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334248983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_ijk1.tdf" "ws_dgrp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334248984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334249007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334249007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ei5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ei5 " "Found entity 1: cmpr_ei5" {  } { { "db/cmpr_ei5.tdf" "" { Text "C:/FPGA/Masters/pr_ov7670_1/db/cmpr_ei5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677334249082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334249082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|cmpr_ei5:rdempty_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"cam_wrp:cam_wrp_0\|fif0_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_ijk1:auto_generated\|cmpr_ei5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ijk1.tdf" "rdempty_eq_comp" { Text "C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync hvsync:hvsync_0 " "Elaborating entity \"hvsync\" for hierarchy \"hvsync:hvsync_0\"" {  } { { "pr_ov7670_1.v" "hvsync_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_rg hvsync:hvsync_0\|delay_rg:delay_rg_0 " "Elaborating entity \"delay_rg\" for hierarchy \"hvsync:hvsync_0\|delay_rg:delay_rg_0\"" {  } { { "hvsync.v" "delay_rg_0" { Text "C:/FPGA/Masters/pr_ov7670_1/hvsync.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cntr sdram_cntr:sdram_cntr_0 " "Elaborating entity \"sdram_cntr\" for hierarchy \"sdram_cntr:sdram_cntr_0\"" {  } { { "pr_ov7670_1.v" "sdram_cntr_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_global fsm_global:fsm_global_0 " "Elaborating entity \"fsm_global\" for hierarchy \"fsm_global:fsm_global_0\"" {  } { { "pr_ov7670_1.v" "fsm_global_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_configure camera_configure:camera_configure_0 " "Elaborating entity \"camera_configure\" for hierarchy \"camera_configure:camera_configure_0\"" {  } { { "pr_ov7670_1.v" "camera_configure_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config_rom camera_configure:camera_configure_0\|OV7670_config_rom:rom1 " "Elaborating entity \"OV7670_config_rom\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\"" {  } { { "camera_configure.v" "rom1" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config camera_configure:camera_configure_0\|OV7670_config:config_1 " "Elaborating entity \"OV7670_config\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config:config_1\"" {  } { { "camera_configure.v" "config_1" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_interface camera_configure:camera_configure_0\|SCCB_interface:SCCB1 " "Elaborating entity \"SCCB_interface\" for hierarchy \"camera_configure:camera_configure_0\|SCCB_interface:SCCB1\"" {  } { { "camera_configure.v" "SCCB1" { Text "C:/FPGA/Masters/pr_ov7670_1/camera_configure.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677334249607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_for_sdram_0 pll_for_sdram " "Node instance \"pll_for_sdram_0\" instantiates undefined entity \"pll_for_sdram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pr_ov7670_1.v" "pll_for_sdram_0" { Text "C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677334249623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Masters/pr_ov7670_1/output_files/pr_ov7670_1.map.smsg " "Generated suppressed messages file C:/FPGA/Masters/pr_ov7670_1/output_files/pr_ov7670_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334249721 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677334249843 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 25 17:10:49 2023 " "Processing ended: Sat Feb 25 17:10:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677334249843 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677334249843 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677334249843 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334249843 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677334250600 ""}
