Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sat Nov  7 11:26:09 2020
| Host             : LAPTOP-SIBN5NI1 running 64-bit major release  (build 9200)
| Command          : report_power -file p8r2_divider_power_routed.rpt -pb p8r2_divider_power_summary_routed.pb -rpx p8r2_divider_power_routed.rpx
| Design           : p8r2_divider
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 12.378 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 11.630                           |
| Device Static (W)        | 0.749                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.322 |       91 |       --- |             --- |
|   LUT as Logic |     0.251 |       29 |     14400 |            0.20 |
|   Register     |     0.065 |       31 |     28800 |            0.11 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       28 |       --- |             --- |
| Signals        |     0.373 |       34 |       --- |             --- |
| I/O            |    10.934 |        6 |       100 |            6.00 |
| Static Power   |     0.749 |          |           |                 |
| Total          |    12.378 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.828 |       0.699 |      0.129 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.441 |       0.401 |      0.040 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.095 |       3.094 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| p8r2_divider                 |    11.630 |
|   dff_gen_label[10].dff_inst |     0.022 |
|   dff_gen_label[11].dff_inst |     0.019 |
|   dff_gen_label[12].dff_inst |     0.025 |
|   dff_gen_label[13].dff_inst |     0.019 |
|   dff_gen_label[14].dff_inst |     0.022 |
|   dff_gen_label[15].dff_inst |     0.019 |
|   dff_gen_label[16].dff_inst |     0.022 |
|   dff_gen_label[17].dff_inst |     0.019 |
|   dff_gen_label[18].dff_inst |     0.022 |
|   dff_gen_label[19].dff_inst |     0.019 |
|   dff_gen_label[1].dff_inst  |     0.022 |
|   dff_gen_label[20].dff_inst |     0.019 |
|   dff_gen_label[21].dff_inst |     0.019 |
|   dff_gen_label[22].dff_inst |     0.022 |
|   dff_gen_label[23].dff_inst |     0.020 |
|   dff_gen_label[24].dff_inst |     0.021 |
|   dff_gen_label[25].dff_inst |     0.022 |
|   dff_gen_label[26].dff_inst |     0.034 |
|   dff_gen_label[2].dff_inst  |     0.019 |
|   dff_gen_label[3].dff_inst  |     0.022 |
|   dff_gen_label[4].dff_inst  |     0.034 |
|   dff_gen_label[5].dff_inst  |     0.022 |
|   dff_gen_label[6].dff_inst  |     0.023 |
|   dff_gen_label[7].dff_inst  |     0.019 |
|   dff_gen_label[8].dff_inst  |     0.022 |
|   dff_gen_label[9].dff_inst  |     0.022 |
|   dff_inst0                  |     0.019 |
|   nolabel_line54             |     0.096 |
+------------------------------+-----------+


