<?xml version="1.0"?>

<sdl version="2.0"/>

<variables>
    <lat> 10ns </lat>
</variables>

<param_include>
    <osParams>
        <osParams.rank.0.numThreads> 8 </osParams.rank.0.numThreads>
    </osParams>

<cpuParams>
    <system> system.0 </system>
    <base.process> process.0 </base.process>
    <physicalMemory.start>      0x00000000 </physicalMemory.start>
    <physicalMemory.end>   0x3fffffff </physicalMemory.end>
    <physicalMemory.use_external>   1 </physicalMemory.use_external>
    <physicalMemory.system>   system.0 </physicalMemory.system>

    <base.process.cmd.0> atomicShort.x </base.process.cmd.0>
    <base.process.cmd.1> ${ARG1}  </base.process.cmd.1>
    <base.process.cmd.2> ${ARG2}  </base.process.cmd.2>
    <base.process.env.0> ${ENV0}  </base.process.env.0>


    <base.process.registerExit> yes </base.process.registerExit>

    <base.process.uid> 100 </base.process.uid>
    <base.process.euid> 100 </base.process.euid>
    <base.process.gid> 100 </base.process.gid>
    <base.process.egid> 100 </base.process.egid>
    <base.process.pid> 1 </base.process.pid>
    <base.process.ppid> 1 </base.process.ppid>
    <base.process.cwd> ${PWD} </base.process.cwd>
    <base.process.executable> atomicShort.x </base.process.executable>

    <base.process.simpoint> 0 </base.process.simpoint>
    <base.process.errout> cerr </base.process.errout>
    <base.process.input> cin </base.process.input>
    <base.process.output> cout </base.process.output>
    <base.process.max_stack_size> 0x4000000 </base.process.max_stack_size>

    <o3cpu.fetchTrapLatency> 1 </o3cpu.fetchTrapLatency>
    <o3cpu.trapLatency> 13 </o3cpu.trapLatency>
    <o3cpu.smtIQThreshold> 100 </o3cpu.smtIQThreshold>
    <o3cpu.smtLSQThreshold> 100 </o3cpu.smtLSQThreshold>
    <o3cpu.smtROBThreshold> 100 </o3cpu.smtROBThreshold>
    <o3cpu.predType> tournament </o3cpu.predType>
    <o3cpu.smtCommitPolicy> RoundRobin </o3cpu.smtCommitPolicy>
    <o3cpu.smtFetchPolicy> SingleThread </o3cpu.smtFetchPolicy>
    <o3cpu.smtIQPolicy> Partitioned </o3cpu.smtIQPolicy>
    <o3cpu.smtLSQPolicy> Partitioned </o3cpu.smtLSQPolicy>
    <o3cpu.smtROBPolicy> Partitioned </o3cpu.smtROBPolicy>

    <o3cpu.BTBEntries> 4096</o3cpu.BTBEntries>
    <o3cpu.BTBTagSize> 16 </o3cpu.BTBTagSize>
    <o3cpu.LFSTSize> 1024 </o3cpu.LFSTSize>
    <o3cpu.LQEntries> 32 </o3cpu.LQEntries>
    <o3cpu.RASSize> 16 </o3cpu.RASSize>
    <o3cpu.SQEntries> 32 </o3cpu.SQEntries>
    <o3cpu.SSITSize> 1024 </o3cpu.SSITSize>
    <o3cpu.activity> 0 </o3cpu.activity>
    <o3cpu.backComSize> 5 </o3cpu.backComSize>
    <o3cpu.cachePorts> 200 </o3cpu.cachePorts>
    <o3cpu.choiceCtrBits> 2 </o3cpu.choiceCtrBits>
    <o3cpu.choicePredictorSize> 8192 </o3cpu.choicePredictorSize>
    <o3cpu.store_set_clear_period> 250000 </o3cpu.store_set_clear_period>

    <o3cpu.commitToDecodeDelay> 1 </o3cpu.commitToDecodeDelay>
    <o3cpu.commitToFetchDelay> 1 </o3cpu.commitToFetchDelay>
    <o3cpu.commitToIEWDelay> 1 </o3cpu.commitToIEWDelay>
    <o3cpu.commitToRenameDelay> 1 </o3cpu.commitToRenameDelay>
    <o3cpu.commitWidth> 8 </o3cpu.commitWidth>
    <o3cpu.decodeToFetchDelay> 1 </o3cpu.decodeToFetchDelay>
    <o3cpu.decodeToRenameDelay> 1 </o3cpu.decodeToRenameDelay>
    <o3cpu.decodeWidth> 8 </o3cpu.decodeWidth>
    <o3cpu.dispatchWidth> 8 </o3cpu.dispatchWidth>
    <o3cpu.fetchToDecodeDelay> 1 </o3cpu.fetchToDecodeDelay>
    <o3cpu.fetchWidth> 8 </o3cpu.fetchWidth>
    <o3cpu.forwardComSize> 5 </o3cpu.forwardComSize>
    <o3cpu.globalCtrBits> 2 </o3cpu.globalCtrBits>
    <o3cpu.globalHistoryBits> 13 </o3cpu.globalHistoryBits>
    <o3cpu.globalPredictorSize> 8192 </o3cpu.globalPredictorSize>

    <o3cpu.iewToCommitDelay> 1 </o3cpu.iewToCommitDelay>
    <o3cpu.iewToDecodeDelay> 1 </o3cpu.iewToDecodeDelay>
    <o3cpu.iewToFetchDelay> 1 </o3cpu.iewToFetchDelay>
    <o3cpu.iewToRenameDelay> 1 </o3cpu.iewToRenameDelay>
    <o3cpu.instShiftAmt> 2 </o3cpu.instShiftAmt>
    <o3cpu.issueToExecuteDelay> 1 </o3cpu.issueToExecuteDelay>
    <o3cpu.issueWidth> 8 </o3cpu.issueWidth>
    <o3cpu.localCtrBits> 2 </o3cpu.localCtrBits>
    <o3cpu.localHistoryBits> 11 </o3cpu.localHistoryBits>
    <o3cpu.localHistoryTableSize> 2048 </o3cpu.localHistoryTableSize>
    <o3cpu.localPredictorSize> 2048 </o3cpu.localPredictorSize>

    <o3cpu.LSQDepCheckShift> 4 </o3cpu.LSQDepCheckShift>
    <o3cpu.LSQCheckLoads> true </o3cpu.LSQCheckLoads>

    <o3cpu.numIQEntries> 64 </o3cpu.numIQEntries>
    <o3cpu.numPhysFloatRegs> 256 </o3cpu.numPhysFloatRegs>
    <o3cpu.numPhysIntRegs> 256 </o3cpu.numPhysIntRegs>
    <o3cpu.numROBEntries> 192 </o3cpu.numROBEntries>
    <o3cpu.numRobs> 1 </o3cpu.numRobs>
    <o3cpu.renameToDecodeDelay> 1 </o3cpu.renameToDecodeDelay>
    <o3cpu.renameToFetchDelay> 1 </o3cpu.renameToFetchDelay>
    <o3cpu.renameToIEWDelay> 2 </o3cpu.renameToIEWDelay>
    <o3cpu.renameToROBDelay> 1 </o3cpu.renameToROBDelay>
    <o3cpu.renameWidth> 8 </o3cpu.renameWidth>
    <o3cpu.smtNumFetchingThreads> 1 </o3cpu.smtNumFetchingThreads>
    <o3cpu.squashWidth> 8 </o3cpu.squashWidth>
    <o3cpu.wbDepth> 1 </o3cpu.wbDepth>
    <o3cpu.wbWidth> 8 </o3cpu.wbWidth>

    <base.dtb.size> 64 </base.dtb.size>
    <base.itb.size> 64 </base.itb.size>
    <base.max_insts_all_threads> 0 </base.max_insts_all_threads>
    <base.max_insts_any_thread> 0 </base.max_insts_any_thread>
    <base.max_loads_all_threads> 0 </base.max_loads_all_threads>
    <base.max_loads_any_thread> 0 </base.max_loads_any_thread>
    <base.clock> 2.0 Ghz </base.clock>
    <base.function_trace_start> 0 </base.function_trace_start>
    <base.phase> 0 </base.phase>
    <base.progress_interval> 0 </base.progress_interval>
    <base.defer_registration> 0 </base.defer_registration>
    <base.do_checkpoint_insts> 1 </base.do_checkpoint_insts>
    <base.do_statistics_insts> 1 </base.do_statistics_insts>
    <base.function_trace> 0 </base.function_trace>
    <base.id> 0 </base.id>
    <base.cpu_id> 0 </base.cpu_id>
</cpuParams>

</param_include>

<sst>

    <component name=nid0.cpu0 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 0 </base.cpu_id>

            <link.0.name> core0-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core0-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
		<!--
        <link name=nid0.cpu-dcache port=dcache_port latency=$lat/>
        <link name=nid0.cpu-icache port=icache_port latency=$lat/>
		-->
    </component>

    <component name=nid0.cpu1 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 1 </base.cpu_id>

            <link.0.name> core1-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core1-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>


    <component name=nid0.cpu2 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 2 </base.cpu_id>

            <link.0.name> core2-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core2-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>

    <component name=nid0.cpu3 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 3 </base.cpu_id>

            <link.0.name> core3-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core3-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>

    <component name=nid0.cpu4 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 4 </base.cpu_id>

            <link.0.name> core4-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core4-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>

    <component name=nid0.cpu5 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 5 </base.cpu_id>

            <link.0.name> core5-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core5-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>

    <component name=nid0.cpu6 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 6 </base.cpu_id>

            <link.0.name> core6-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core6-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>

    <component name=nid0.cpu7 type=+DerivO3CPU >
        <params include=cpuParams>
            <base.process.pid> 1 </base.process.pid>
            <base.cpu_id> 7 </base.cpu_id>

            <link.0.name> core7-dcache </link.0.name>
            <link.0.portName> dcache_port </link.0.portName>
            <link.0.portIndex> 0 </link.0.portIndex>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
			<link.0.blocksize> 64 </link.0.blocksize>

            <link.1.name> core7-icache </link.1.name>
            <link.1.portName> icache_port </link.1.portName>
            <link.1.portIndex> 1 </link.1.portIndex>
            <link.1.snoopOut> false </link.1.snoopOut>
            <link.1.snoopIn> true </link.1.snoopIn>
			<link.1.blocksize> 64 </link.1.blocksize>
        </params>
    </component>



</sst>
