<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.133 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/hls/cnn.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.74 seconds; current allocated memory: 94.687 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;int, 0&gt;::read(int&amp;)&apos; into &apos;hls::stream&lt;int, 0&gt;::operator&gt;&gt;(int&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;float, 0&gt;::write(float const&amp;)&apos; into &apos;hls::stream&lt;float, 0&gt;::operator&lt;&lt;(float const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;int, 0&gt;::operator&gt;&gt;(int&amp;)&apos; into &apos;infer(hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;)&apos; (../src/hls/cnn.cpp:216:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;float, 0&gt;::operator&lt;&lt;(float const&amp;)&apos; into &apos;infer(hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;)&apos; (../src/hls/cnn.cpp:330:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;relu(float&amp;)&apos; into &apos;conv2d(int const*, float*, int const*, float const*, float const*, int const*, float*)&apos; (../src/hls/cnn.cpp:64:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;relu(float&amp;)&apos; into &apos;dense_relu(float*, int const*, float const*, float const*, float*)&apos; (../src/hls/cnn.cpp:168:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;rescale(int const*, float*)&apos; into &apos;infer(hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;)&apos; (../src/hls/cnn.cpp:202:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set1DFloatArray(int const*, float*, float)&apos; into &apos;infer(hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;)&apos; (../src/hls/cnn.cpp:202:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;dense(float*, int const*, float const*, float const*, float*)&apos; into &apos;infer(hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;)&apos; (../src/hls/cnn.cpp:202:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 5.5 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.95 seconds; current allocated memory: 97.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.287 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 118.204 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 117.242 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_3&apos; (../src/hls/cnn.cpp:12) in function &apos;set3DFloatArray.5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_3&apos; (../src/hls/cnn.cpp:12) in function &apos;set3DFloatArray.4&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_3&apos; (../src/hls/cnn.cpp:12) in function &apos;set3DFloatArray.3&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_3&apos; (../src/hls/cnn.cpp:12) in function &apos;set3DFloatArray.2&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_3&apos; (../src/hls/cnn.cpp:12) in function &apos;set3DFloatArray.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_3&apos; (../src/hls/cnn.cpp:12) in function &apos;set3DFloatArray&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_6&apos; (../src/hls/cnn.cpp:82) in function &apos;conv2d.2&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_110_9&apos; (../src/hls/cnn.cpp:110) in function &apos;conv2d.2&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_6&apos; (../src/hls/cnn.cpp:82) in function &apos;conv2d.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_110_9&apos; (../src/hls/cnn.cpp:110) in function &apos;conv2d.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_6&apos; (../src/hls/cnn.cpp:82) in function &apos;conv2d&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_110_9&apos; (../src/hls/cnn.cpp:110) in function &apos;conv2d&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_138_3&apos; (../src/hls/cnn.cpp:138) in function &apos;max_pooling2d.2&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_138_3&apos; (../src/hls/cnn.cpp:138) in function &apos;max_pooling2d.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_138_3&apos; (../src/hls/cnn.cpp:138) in function &apos;max_pooling2d&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_171_2&apos; (../src/hls/cnn.cpp:171) in function &apos;dense_relu.2&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_171_2&apos; (../src/hls/cnn.cpp:171) in function &apos;dense_relu.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_171_2&apos; (../src/hls/cnn.cpp:171) in function &apos;dense_relu&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_214_1&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_33_2&apos; (../src/hls/cnn.cpp:33) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos; (../src/hls/cnn.cpp:22) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos; (../src/hls/cnn.cpp:22) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos; (../src/hls/cnn.cpp:22) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos; (../src/hls/cnn.cpp:22) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_190_1&apos; (../src/hls/cnn.cpp:190) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_328_2&apos; (../src/hls/cnn.cpp:328) in function &apos;infer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_190_1&apos; (../src/hls/cnn.cpp:190) in function &apos;infer&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_138_3&apos; (../src/hls/cnn.cpp:138) in function &apos;max_pooling2d&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_138_3&apos; (../src/hls/cnn.cpp:138) in function &apos;max_pooling2d.1&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_138_3&apos; (../src/hls/cnn.cpp:138) in function &apos;max_pooling2d.2&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_192_2&apos; (../src/hls/cnn.cpp:192) in function &apos;infer&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_142_4&apos; (../src/hls/cnn.cpp:140) in function &apos;max_pooling2d&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_145_5&apos; (../src/hls/cnn.cpp:140) in function &apos;max_pooling2d&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_142_4&apos; (../src/hls/cnn.cpp:140) in function &apos;max_pooling2d.1&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_145_5&apos; (../src/hls/cnn.cpp:140) in function &apos;max_pooling2d.1&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_142_4&apos; (../src/hls/cnn.cpp:140) in function &apos;max_pooling2d.2&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_145_5&apos; (../src/hls/cnn.cpp:140) in function &apos;max_pooling2d.2&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;model_input_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_9_weights_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_7_output_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_6_weights_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_6_output_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_5_output_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_4_weights_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_4_output_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_3_output_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_2_weights_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_2_output_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_11_weights_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;layer_10_weights_dims&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;layer_12_bias&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;layer_12_output&apos; (../src/hls/cnn.cpp:318) completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;layer_2_output&apos; (../src/hls/cnn.cpp:226) in dimension 1 with a block factor 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;layer_3_output&apos; (../src/hls/cnn.cpp:238) in dimension 1 with a block factor 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;layer_4_output&apos; (../src/hls/cnn.cpp:248) in dimension 1 with a block factor 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;layer_5_output&apos; (../src/hls/cnn.cpp:260) in dimension 1 with a block factor 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;layer_6_output&apos; (../src/hls/cnn.cpp:269) in dimension 1 with a block factor 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;layer_7_output&apos; (../src/hls/cnn.cpp:280) in dimension 1 with a block factor 32." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;layer_12_bias&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;layer_12_output&apos; (../src/hls/cnn.cpp:318) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;dense_relu.2&apos; into &apos;infer&apos; (../src/hls/cnn.cpp:294) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;dense_relu.1&apos; into &apos;infer&apos; (../src/hls/cnn.cpp:302) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;dense_relu&apos; into &apos;infer&apos; (../src/hls/cnn.cpp:311) automatically." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from -1 to 800 for loop &apos;VITIS_LOOP_171_2&apos; in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 1 to 800 for loop &apos;VITIS_LOOP_171_2&apos; in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from -1 to 64 for loop &apos;VITIS_LOOP_171_2&apos; in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 1 to 64 for loop &apos;VITIS_LOOP_171_2&apos; in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from -1 to 32 for loop &apos;VITIS_LOOP_171_2&apos; in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 1 to 32 for loop &apos;VITIS_LOOP_171_2&apos; in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from -1 to 1 for loop &apos;VITIS_LOOP_82_6&apos; in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from -1 to 32 for loop &apos;VITIS_LOOP_82_6&apos; in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 1 to 32 for loop &apos;VITIS_LOOP_82_6&apos; in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from -1 to 32 for loop &apos;VITIS_LOOP_82_6&apos; in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 1 to 32 for loop &apos;VITIS_LOOP_82_6&apos; in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 5.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.02 seconds; current allocated memory: 147.204 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_10_2&apos; (../src/hls/cnn.cpp:10:35) in function &apos;set3DFloatArray.5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (../src/hls/cnn.cpp:8:30) in function &apos;set3DFloatArray.5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_10_2&apos; (../src/hls/cnn.cpp:10:35) in function &apos;set3DFloatArray.4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (../src/hls/cnn.cpp:8:30) in function &apos;set3DFloatArray.4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_10_2&apos; (../src/hls/cnn.cpp:10:35) in function &apos;set3DFloatArray.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (../src/hls/cnn.cpp:8:30) in function &apos;set3DFloatArray.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_10_2&apos; (../src/hls/cnn.cpp:10:35) in function &apos;set3DFloatArray.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (../src/hls/cnn.cpp:8:30) in function &apos;set3DFloatArray.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_10_2&apos; (../src/hls/cnn.cpp:10:35) in function &apos;set3DFloatArray.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (../src/hls/cnn.cpp:8:30) in function &apos;set3DFloatArray.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_10_2&apos; (../src/hls/cnn.cpp:10:35) in function &apos;set3DFloatArray&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (../src/hls/cnn.cpp:8:30) in function &apos;set3DFloatArray&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_135_2&apos; (../src/hls/cnn.cpp:135:36) in function &apos;max_pooling2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_132_1&apos; (../src/hls/cnn.cpp:132:32) in function &apos;max_pooling2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_135_2&apos; (../src/hls/cnn.cpp:135:36) in function &apos;max_pooling2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_132_1&apos; (../src/hls/cnn.cpp:132:32) in function &apos;max_pooling2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_135_2&apos; (../src/hls/cnn.cpp:135:36) in function &apos;max_pooling2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_132_1&apos; (../src/hls/cnn.cpp:132:32) in function &apos;max_pooling2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_31_1&apos; (../src/hls/cnn.cpp:31:31) in function &apos;infer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_169_1&apos; (../src/hls/cnn.cpp:169:32) in function &apos;infer&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_169_1&apos; (../src/hls/cnn.cpp:169:32) in function &apos;infer&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_169_1&apos; (../src/hls/cnn.cpp:169:32) in function &apos;infer&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_79_5&apos; (../src/hls/cnn.cpp:79:47) in function &apos;conv2d.2&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_76_4&apos; (../src/hls/cnn.cpp:76:43) in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_73_3&apos; (../src/hls/cnn.cpp:73:39) in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_70_2&apos; (../src/hls/cnn.cpp:70:35) in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_67_1&apos; (../src/hls/cnn.cpp:67:31) in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_107_8&apos; (../src/hls/cnn.cpp:107:36) in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_7&apos; (../src/hls/cnn.cpp:104:32) in function &apos;conv2d.2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_79_5&apos; (../src/hls/cnn.cpp:79:47) in function &apos;conv2d.1&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_76_4&apos; (../src/hls/cnn.cpp:76:43) in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_73_3&apos; (../src/hls/cnn.cpp:73:39) in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_70_2&apos; (../src/hls/cnn.cpp:70:35) in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_67_1&apos; (../src/hls/cnn.cpp:67:31) in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_107_8&apos; (../src/hls/cnn.cpp:107:36) in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_7&apos; (../src/hls/cnn.cpp:104:32) in function &apos;conv2d.1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_79_5&apos; (../src/hls/cnn.cpp:79:47) in function &apos;conv2d&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_76_4&apos; (../src/hls/cnn.cpp:76:43) in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_73_3&apos; (../src/hls/cnn.cpp:73:39) in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_70_2&apos; (../src/hls/cnn.cpp:70:35) in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_67_1&apos; (../src/hls/cnn.cpp:67:31) in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_107_8&apos; (../src/hls/cnn.cpp:107:36) in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_104_7&apos; (../src/hls/cnn.cpp:104:32) in function &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;array&apos; (../src/hls/cnn.cpp:14:79)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;output[0]&apos; (../src/hls/cnn.cpp:154:93)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;image_input&apos; (../src/hls/cnn.cpp:217:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;image_input&apos; (../src/hls/cnn.cpp:37:79)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;layer_9_output&apos; (../src/hls/cnn.cpp:24:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;layer_9_output&apos; (../src/hls/cnn.cpp:176:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;layer_10_output&apos; (../src/hls/cnn.cpp:176:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;layer_11_output&apos; (../src/hls/cnn.cpp:176:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;output[0]&apos; (../src/hls/cnn.cpp:115:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;output[0]&apos; (../src/hls/cnn.cpp:87:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 631.13 seconds. CPU system time: 0.21 seconds. Elapsed time: 632.05 seconds; current allocated memory: 411.562 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;infer&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;set3DFloatArray.5&apos; to &apos;set3DFloatArray_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d.2&apos; to &apos;conv2d_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;set3DFloatArray.4&apos; to &apos;set3DFloatArray_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;max_pooling2d.2&apos; to &apos;max_pooling2d_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;set3DFloatArray.3&apos; to &apos;set3DFloatArray_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d.1&apos; to &apos;conv2d_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;set3DFloatArray.2&apos; to &apos;set3DFloatArray_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;max_pooling2d.1&apos; to &apos;max_pooling2d_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;set3DFloatArray.1&apos; to &apos;set3DFloatArray_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;set3DFloatArray_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul7_mid2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 24, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.17 seconds; current allocated memory: 420.459 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 421.718 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul216) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop &apos;VITIS_LOOP_82_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_2&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_2&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_2&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_2&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_2&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_2&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 9, Depth = 30, loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (12.036ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;conv2d_2&apos; consists of the following:	&apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [361]  (6.02 ns)
	&apos;phi&apos; operation (&apos;add5135&apos;, ../src/hls/cnn.cpp:87) with incoming values : (&apos;tmp_s&apos;, ../src/hls/cnn.cpp:87) (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [355]  (0 ns)
	&apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [361]  (6.02 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 424.974 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 440.968 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;set3DFloatArray_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul7_mid2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 441.955 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 443.210 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pooling2d_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;input_0_load_2&apos;, ../src/hls/cnn.cpp:147) on array &apos;input_0&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;input_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 29, loop &apos;VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 446.334 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 450.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;set3DFloatArray_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul7_mid2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 451.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 452.890 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul200) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_mid1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_mid151) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln88) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 28, loop &apos;VITIS_LOOP_82_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_1&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_1&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_1&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_1&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_1&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d_1&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 9, Depth = 28, loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (12.036ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;conv2d_1&apos; consists of the following:	&apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [808]  (6.02 ns)
	&apos;phi&apos; operation (&apos;add5135&apos;, ../src/hls/cnn.cpp:87) with incoming values : (&apos;output_62_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_61_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_60_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_59_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_58_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_57_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_56_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_55_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_54_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_53_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_52_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_51_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_50_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_49_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_48_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_47_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_46_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_45_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_44_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_43_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_42_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_41_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_40_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_39_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_38_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_37_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_36_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_35_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_34_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_33_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_32_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_31_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_30_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_29_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_28_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_27_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_26_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_25_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_24_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_23_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_22_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_21_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_20_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_19_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_18_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_17_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_16_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_15_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_14_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_13_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_12_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_11_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_10_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_9_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_8_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_7_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_6_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_5_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_4_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_3_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_2_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_1_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_0_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;output_63_load_1&apos;, ../src/hls/cnn.cpp:87) (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [527]  (0 ns)
	&apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [808]  (6.02 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 458.064 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 481.931 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;set3DFloatArray_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul7_mid2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 482.937 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 484.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pooling2d_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;input_62_load_2&apos;, ../src/hls/cnn.cpp:147) on array &apos;input_62&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;input_62&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 27, loop &apos;VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.78 seconds; current allocated memory: 488.534 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.52 seconds; current allocated memory: 496.376 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;set3DFloatArray_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.13 seconds; current allocated memory: 497.448 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 498.667 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul197) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_mid1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_mid151) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln88) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) and &apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 26, loop &apos;VITIS_LOOP_82_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv2d&apos; (loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_0_addr_write_ln115&apos;, ../src/hls/cnn.cpp:115) of variable &apos;select_ln49&apos;, ../src/hls/cnn.cpp:49 on array &apos;output_0&apos; and &apos;load&apos; operation (&apos;output_0_load&apos;, ../src/hls/cnn.cpp:115) on array &apos;output_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 9, Depth = 25, loop &apos;VITIS_LOOP_104_7_VITIS_LOOP_107_8_VITIS_LOOP_110_9&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (12.036ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;conv2d&apos; consists of the following:	&apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [809]  (6.02 ns)
	&apos;phi&apos; operation (&apos;add5135&apos;, ../src/hls/cnn.cpp:87) with incoming values : (&apos;output_62_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_61_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_60_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_59_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_58_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_57_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_56_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_55_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_54_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_53_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_52_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_51_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_50_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_49_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_48_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_47_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_46_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_45_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_44_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_43_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_42_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_41_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_40_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_39_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_38_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_37_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_36_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_35_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_34_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_33_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_32_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_31_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_30_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_29_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_28_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_27_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_26_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_25_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_24_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_23_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_22_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_21_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_20_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_19_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_18_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_17_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_16_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_15_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_14_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_13_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_12_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_11_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_10_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_9_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_8_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_7_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_6_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_5_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_4_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_3_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_2_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_1_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_0_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;output_63_load_2&apos;, ../src/hls/cnn.cpp:87) (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [528]  (0 ns)
	&apos;fadd&apos; operation (&apos;add3&apos;, ../src/hls/cnn.cpp:87) [809]  (6.02 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 503.745 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 527.593 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;set3DFloatArray&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 528.308 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 529.144 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pooling2d&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln147_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;input_62_load_5&apos;, ../src/hls/cnn.cpp:147) on array &apos;input_62&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;input_62&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 24, loop &apos;VITIS_LOOP_132_1_VITIS_LOOP_135_2_VITIS_LOOP_138_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.63 seconds; current allocated memory: 533.144 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.43 seconds; current allocated memory: 541.350 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;infer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_214_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_214_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_1_VITIS_LOOP_33_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_31_1_VITIS_LOOP_33_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_171_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) and &apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) and &apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) and &apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 17, loop &apos;VITIS_LOOP_171_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_171_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add_i1&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:302) and &apos;fadd&apos; operation (&apos;add_i1&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:302)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add_i1&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:302) and &apos;fadd&apos; operation (&apos;add_i1&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:302)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add_i1&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:302) and &apos;fadd&apos; operation (&apos;add_i1&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:302)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 17, loop &apos;VITIS_LOOP_171_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_171_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add_i2&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:311) and &apos;fadd&apos; operation (&apos;add_i2&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:311)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add_i2&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:311) and &apos;fadd&apos; operation (&apos;add_i2&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:311)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add_i2&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:311) and &apos;fadd&apos; operation (&apos;add_i2&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:311)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 17, loop &apos;VITIS_LOOP_171_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;infer&apos; (loop &apos;VITIS_LOOP_190_1&apos;): Unable to enforce a carried dependence constraint (II = 83, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;layer_12_output_3_write_ln197&apos;, ../src/hls/cnn.cpp:197) of variable &apos;layer_12_output[0]&apos;, ../src/hls/cnn.cpp:197 on local variable &apos;layer_12_output[3]&apos; and &apos;load&apos; operation (&apos;layer_12_output_3_load&apos;, ../src/hls/cnn.cpp:194) on local variable &apos;layer_12_output[3]&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 84, Depth = 90, loop &apos;VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_328_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_328_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (12.036ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;infer&apos; consists of the following:	&apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) [575]  (6.02 ns)
	&apos;phi&apos; operation (&apos;add108_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) with incoming values : (&apos;layer_9_output_load&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) [490]  (0 ns)
	&apos;fadd&apos; operation (&apos;add_i&apos;, ../src/hls/cnn.cpp:173-&gt;../src/hls/cnn.cpp:294) [575]  (6.02 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.99 seconds; current allocated memory: 544.317 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 6.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.29 seconds; current allocated memory: 548.717 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;set3DFloatArray_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_17ns_19ns_35_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_6ns_12ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_17ns_12ns_17_21_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;set3DFloatArray_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.35 seconds; current allocated memory: 550.446 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_17ns_19ns_35_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_6432_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_6464_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_17ns_12ns_17_21_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_17ns_12ns_17_21_seq_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 559.141 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;set3DFloatArray_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5ns_11ns_6ns_15_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_15ns_17ns_31_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_15ns_10ns_15_19_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;set3DFloatArray_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 573.842 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;max_pooling2d_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_5ns_6ns_10_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_15ns_17ns_31_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_17ns_19ns_35_4_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_6464_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_15ns_10ns_15_19_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_17ns_12ns_17_21_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;max_pooling2d_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 583.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;set3DFloatArray_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5ns_11ns_6ns_15_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_15ns_17ns_31_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_15ns_10ns_15_19_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;set3DFloatArray_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.71 seconds; current allocated memory: 600.022 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5ns_6ns_5ns_10_4_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_5ns_6ns_10_1_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_15ns_17ns_31_4_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_15ns_10ns_15_19_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_15ns_10ns_15_19_seq_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.78 seconds; current allocated memory: 609.882 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;set3DFloatArray_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_4ns_10ns_6ns_13_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_13ns_15ns_27_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_13ns_8ns_13_17_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;set3DFloatArray_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.39 seconds; current allocated memory: 630.620 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;max_pooling2d_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_4ns_5ns_8_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_5ns_6ns_10_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_13ns_15ns_27_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_15ns_17ns_31_4_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_13ns_8ns_13_17_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_15ns_10ns_15_19_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;max_pooling2d_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 641.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;set3DFloatArray_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_4ns_10ns_6ns_12_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12ns_14ns_25_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_12ns_7ns_12_16_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;set3DFloatArray_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.85 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.96 seconds; current allocated memory: 663.215 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_4ns_5ns_4ns_8_4_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_4ns_5ns_7_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_4ns_5ns_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12ns_14ns_25_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_13ns_15ns_27_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_12ns_7ns_12_16_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_12ns_7ns_12_16_seq_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_13ns_8ns_13_17_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 673.027 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;set3DFloatArray&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_10ns_12ns_21_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_10ns_6ns_10_14_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;set3DFloatArray&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.33 seconds; current allocated memory: 693.120 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;max_pooling2d&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_4ns_5ns_7_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_4ns_5ns_8_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_10ns_12ns_21_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12ns_14ns_25_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_13ns_15ns_27_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_10ns_6ns_10_14_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_12ns_7ns_12_16_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_13ns_7ns_13_17_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;max_pooling2d&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 702.187 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;infer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;infer/infer_input_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;infer/infer_output_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;infer&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;infer&apos; is 14814 from HDL expression: (1&apos;b1 == ap_CS_fsm_state23)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_10_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_3264_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_42_32_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitofp_32ns_32_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;infer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 10.13 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.27 seconds; current allocated memory: 748.548 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_17ns_12ns_17_21_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_mul_6ns_7ns_12_1_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_17ns_12ns_17_21_seq_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_conv2d_2_layer_2_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_conv2d_2_layer_2_bias_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_15ns_10ns_15_19_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_mul_5ns_6ns_10_1_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_15ns_10ns_15_19_seq_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_conv2d_1_layer_4_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_conv2d_1_layer_4_bias_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_13ns_8ns_13_17_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_mul_4ns_5ns_8_1_1_Multiplier_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_12ns_7ns_12_16_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_mul_4ns_5ns_7_1_1_Multiplier_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_12ns_7ns_12_16_seq_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_conv2d_layer_6_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_conv2d_layer_6_bias_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_10ns_6ns_10_14_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;infer_urem_13ns_7ns_13_17_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_9_bias_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_9_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_10_bias_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_10_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_11_bias_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_11_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;infer_layer_12_weights_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_image_input_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_2_output_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_3_output_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_3_output_63_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_4_output_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_4_output_63_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_5_output_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_5_output_63_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_6_output_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_6_output_63_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_7_output_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_9_output_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_10_output_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;infer_layer_11_output_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 20.58 seconds. CPU system time: 0.5 seconds. Elapsed time: 21.14 seconds; current allocated memory: 791.064 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for infer." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for infer." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 83.08 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 745.22 seconds. CPU system time: 2.82 seconds. Elapsed time: 748.42 seconds; current allocated memory: 804.345 MB." resolution=""/>
</Messages>
