Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto b5a1c2df4aa140fd90c531315995e40d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_nov_k2_behav xil_defaultlib.tb_nov_k2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Dout' [/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'in1' [/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:252]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Desktop/DSD_A1.2/DSD_A1/DSD_A1.srcs/sources_1/new/ALU.sv" Line 25. Module ALU(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter(WIDTH=8)
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Demux
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.ALU(WIDTH=8)
Compiling module xil_defaultlib.DataMemory(depth=16)
Compiling module xil_defaultlib.mux(WIDTH=8)
Compiling module xil_defaultlib.K2Processor
Compiling module xil_defaultlib.tb_nov_k2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_nov_k2_behav
