// Seed: 3947906371
module module_0 (
    input logic id_0,
    inout id_1,
    input id_2
);
  assign id_1 = 1 ? 1 : id_2;
  always @(posedge 1) id_1 = 1;
endmodule
