Version: Vitis AI Engine Compiler Release 2021.2
Build Info: SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
Copyright(c) 2016-2020 Xilinx Inc.

INFO: [aiecompiler 77-297] Cmd Line : /proj/xbuilds/SWIP/2021.2_1019_0507/installs/lin64/Vitis/2021.2/aietools/bin/unwrapped/lnx64.o/aiecompiler -include=./kernels/src -include=./kernels/inc -include=./include -include=/proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution -target=x86sim -exit-after='x86sim-codegen' -v -workdir=model_composer_work -output=graph /proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution/aie_system.cpp 
INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input '/proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution/aie_system.cpp'
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++14 -D__ADF_FRONTEND__ -I/proj/xbuilds/SWIP/2021.2_1019_0507/installs/lin64/Vitis/2021.2/aietools/include  -I .  -I ./kernels/src -I ./kernels/inc -I ./include -I /proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution -I ${XILINX_HLS}/include /proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution/aie_system.cpp > model_composer_work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor model_composer_work/temp/graph.ii -o model_composer_work/temp/graph.processed.ii -report-core-dump  -- -std=c++14  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++14  -I .  model_composer_work/temp/graph.processed.ii -o model_composer_work/temp/graph.out -L /proj/xbuilds/SWIP/2021.2_1019_0507/installs/lin64/Vitis/2021.2/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lmeir_frontend  -ladf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: model_composer_work/temp/graph.out -I ./kernels/src -I ./kernels/inc -I ./include -I /proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution -workdir=model_composer_work -aiearch=aie -log-level=2 --pl-axi-lite=0
INFO: [aiecompiler 77-404] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --aie2ipu-base-addr=1073741824  --pl-freq=0  --use-real-noc=true  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --kernel-address-location=false  --target=x86sim --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=model_composer_work  --exit-after='x86sim-codegen'  --event-trace-config=  --test-iterations=-1  --stacksize=1024  --known-tripcount=false  --enable-core-processor-bus=false  --platform=  --event-trace-custom-config=  --disable-dma-cmd-alignment=false  --enable-ecc-scrubbing=true  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --include="./kernels/src" --include="./kernels/inc" --include="./include" --include="/proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution" --verify-switchconfig=true  --device=  --disable-multirate-analysis=false  --fastmath=false  --event-trace-advanced-mapping=0  --enable-reconfig=false  --compute-heapsize=true  --log-level=2  --aiesim-xrt-api=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=plio --use-phy-shim=true  --xlopt=1  --pc-src-mapping=true  --pre-compile-kernels=false  --trace-aiesim-option=0  --aiearch=aie  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --aie-heat-map=false  --phydevice=  --fast-floats=false  --quiet=false  --exec-timed=0  --pl-auto-restart=false  --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --enable-counted-locks=false  --disable-transform-merge-broadcast=false  --verbose=true  --use-async-rtp-locks=true  --repo-path=  --genArchive=false  --pl-axi-lite=false  --event-trace-bounding-box=  --enable-reconfig-dma-autostart=false  --heapsize=1024  --logical-arch=  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --frontend-warning=0 --frontend-critical-warning=0 -json model_composer_work/temp/graph.json -sdf-graph /proj/dsv_xhd/viswanad/fourier/2021_2/tutorial/ug1498-model-composer-sys-gen-tutorial/AIEngine_Library/Lab2/Solution/aie_system.cpp
INFO: [aiecompiler 77-757] Opening input file: model_composer_work/temp/graph.json
INFO: [aiecompiler 77-656] Processing Graph 'root'
INFO: [aiecompiler 77-610] Performing x86Sim Graph Analysis
INFO: [aiecompiler 77-600] Emitting x86Sim Code
INFO: [aiecompiler 77-608] New x86Sim Code Generation Complete
INFO: [aiecompiler 77-599] Building simulation executable
(WARNING:0, CRITICAL-WARNING:0, ERROR:0)
Compilation Complete
