<stg><name>edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %normal_factor = alloca i32 1

]]></Node>
<StgValue><ssdm name="normal_factor"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln81 = store i2 0, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %store_ln80 = store i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %store_ln82 = store i5 0, i5 %normal_factor

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i20:0 %indvar_flatten27_load = load i4 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="indvar_flatten27_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i20:1 %icmp_ln97 = icmp_eq  i4 %indvar_flatten27_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i20:2 %add_ln97 = add i4 %indvar_flatten27_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i20:3 %br_ln97 = br i1 %icmp_ln97, void %for.inc5.i23, void %for.end7.i26.exitStub

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc5.i23:1 %c_load = load i2 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc5.i23:2 %r_load = load i2 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc5.i23:5 %icmp_ln99 = icmp_eq  i2 %c_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc5.i23:6 %select_ln81 = select i1 %icmp_ln99, i2 0, i2 %c_load

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc5.i23:7 %add_ln97_1 = add i2 %r_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc5.i23:8 %select_ln97 = select i1 %icmp_ln99, i2 %add_ln97_1, i2 %r_load

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="2">
<![CDATA[
for.inc5.i23:9 %zext_ln97 = zext i2 %select_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc5.i23:10 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln97, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc5.i23:11 %empty = sub i4 %p_shl, i4 %zext_ln97

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="2">
<![CDATA[
for.inc5.i23:12 %zext_ln99 = zext i2 %select_ln81

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc5.i23:14 %add_ln101 = add i4 %zext_ln99, i4 %empty

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
for.inc5.i23:15 %zext_ln101 = zext i4 %add_ln101

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.i23:16 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr = getelementptr i8 %convolve2d_vertical_unsigned_char_unsigned_char_filter, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
for.inc5.i23:17 %convolve2d_vertical_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr

]]></Node>
<StgValue><ssdm name="convolve2d_vertical_unsigned_char_unsigned_char_filter_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc5.i23:24 %add_ln99 = add i2 %select_ln81, i2 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i23:25 %store_ln97 = store i4 %add_ln97, i4 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i23:26 %store_ln81 = store i2 %select_ln97, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i23:27 %store_ln80 = store i2 %add_ln99, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end7.i26.exitStub:0 %normal_factor_load = load i5 %normal_factor

]]></Node>
<StgValue><ssdm name="normal_factor_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end7.i26.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %normal_factor_5_out, i5 %normal_factor_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end7.i26.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc5.i23:0 %normal_factor_load_1 = load i5 %normal_factor

]]></Node>
<StgValue><ssdm name="normal_factor_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5.i23:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_1_VITIS_LOOP_99_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5.i23:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5.i23:13 %specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln80"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
for.inc5.i23:17 %convolve2d_vertical_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr

]]></Node>
<StgValue><ssdm name="convolve2d_vertical_unsigned_char_unsigned_char_filter_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="8">
<![CDATA[
for.inc5.i23:18 %trunc_ln101 = trunc i8 %convolve2d_vertical_unsigned_char_unsigned_char_filter_load

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc5.i23:19 %neg6 = sub i2 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="neg6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc5.i23:20 %abscond7 = icmp_eq  i2 %trunc_ln101, i2 1

]]></Node>
<StgValue><ssdm name="abscond7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc5.i23:21 %abs8 = select i1 %abscond7, i2 1, i2 %neg6

]]></Node>
<StgValue><ssdm name="abs8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="2">
<![CDATA[
for.inc5.i23:22 %zext_ln101_1 = zext i2 %abs8

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc5.i23:23 %normal_factor_2 = add i5 %zext_ln101_1, i5 %normal_factor_load_1

]]></Node>
<StgValue><ssdm name="normal_factor_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.i23:28 %store_ln82 = store i5 %normal_factor_2, i5 %normal_factor

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc5.i23:29 %br_ln99 = br void %for.inc.i20

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="normal_factor_5_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="normal_factor_5_out"/></StgValue>
</port>
<port id="62" name="convolve2d_vertical_unsigned_char_unsigned_char_filter" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="convolve2d_vertical_unsigned_char_unsigned_char_filter"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="normal_factor" fromId="63" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_63" to="c" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_63" to="r" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_63" to="indvar_flatten27" fromId="63" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="indvar_flatten27" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln81" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="r" to="store_ln81" fromId="7" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_71" to="store_ln80" fromId="71" toId="11">
</dataflow>
<dataflow id="75" from="c" to="store_ln80" fromId="6" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln82" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="normal_factor" to="store_ln82" fromId="5" toId="12">
</dataflow>
<dataflow id="79" from="indvar_flatten27" to="indvar_flatten27_load" fromId="8" toId="14">
</dataflow>
<dataflow id="80" from="indvar_flatten27_load" to="icmp_ln97" fromId="14" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="icmp_ln97" fromId="81" toId="15">
</dataflow>
<dataflow id="83" from="indvar_flatten27_load" to="add_ln97" fromId="14" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_84" to="add_ln97" fromId="84" toId="16">
</dataflow>
<dataflow id="86" from="icmp_ln97" to="br_ln97" fromId="15" toId="17">
</dataflow>
<dataflow id="87" from="c" to="c_load" fromId="6" toId="18">
</dataflow>
<dataflow id="88" from="r" to="r_load" fromId="7" toId="19">
</dataflow>
<dataflow id="89" from="c_load" to="icmp_ln99" fromId="18" toId="20">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln99" fromId="90" toId="20">
</dataflow>
<dataflow id="92" from="icmp_ln99" to="select_ln81" fromId="20" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_71" to="select_ln81" fromId="71" toId="21">
</dataflow>
<dataflow id="94" from="c_load" to="select_ln81" fromId="18" toId="21">
</dataflow>
<dataflow id="95" from="r_load" to="add_ln97_1" fromId="19" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_96" to="add_ln97_1" fromId="96" toId="22">
</dataflow>
<dataflow id="98" from="icmp_ln99" to="select_ln97" fromId="20" toId="23">
</dataflow>
<dataflow id="99" from="add_ln97_1" to="select_ln97" fromId="22" toId="23">
</dataflow>
<dataflow id="100" from="r_load" to="select_ln97" fromId="19" toId="23">
</dataflow>
<dataflow id="101" from="select_ln97" to="zext_ln97" fromId="23" toId="24">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl" fromId="102" toId="25">
</dataflow>
<dataflow id="104" from="select_ln97" to="p_shl" fromId="23" toId="25">
</dataflow>
<dataflow id="105" from="StgValue_71" to="p_shl" fromId="71" toId="25">
</dataflow>
<dataflow id="106" from="p_shl" to="empty" fromId="25" toId="26">
</dataflow>
<dataflow id="107" from="zext_ln97" to="empty" fromId="24" toId="26">
</dataflow>
<dataflow id="108" from="select_ln81" to="zext_ln99" fromId="21" toId="27">
</dataflow>
<dataflow id="109" from="zext_ln99" to="add_ln101" fromId="27" toId="28">
</dataflow>
<dataflow id="110" from="empty" to="add_ln101" fromId="26" toId="28">
</dataflow>
<dataflow id="111" from="add_ln101" to="zext_ln101" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="convolve2d_vertical_unsigned_char_unsigned_char_filter" to="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" fromId="62" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_113" to="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" fromId="113" toId="30">
</dataflow>
<dataflow id="115" from="zext_ln101" to="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="116" from="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" to="convolve2d_vertical_unsigned_char_unsigned_char_filter_load" fromId="30" toId="31">
</dataflow>
<dataflow id="117" from="select_ln81" to="add_ln99" fromId="21" toId="32">
</dataflow>
<dataflow id="118" from="StgValue_96" to="add_ln99" fromId="96" toId="32">
</dataflow>
<dataflow id="119" from="add_ln97" to="store_ln97" fromId="16" toId="33">
</dataflow>
<dataflow id="120" from="indvar_flatten27" to="store_ln97" fromId="8" toId="33">
</dataflow>
<dataflow id="121" from="select_ln97" to="store_ln81" fromId="23" toId="34">
</dataflow>
<dataflow id="122" from="r" to="store_ln81" fromId="7" toId="34">
</dataflow>
<dataflow id="123" from="add_ln99" to="store_ln80" fromId="32" toId="35">
</dataflow>
<dataflow id="124" from="c" to="store_ln80" fromId="6" toId="35">
</dataflow>
<dataflow id="125" from="normal_factor" to="normal_factor_load_1" fromId="5" toId="36">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="126" toId="37">
</dataflow>
<dataflow id="129" from="VITIS_LOOP_97_1_VITIS_LOOP_99_2_str" to="specloopname_ln0" fromId="128" toId="37">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="130" toId="38">
</dataflow>
<dataflow id="133" from="StgValue_132" to="speclooptripcount_ln0" fromId="132" toId="38">
</dataflow>
<dataflow id="134" from="StgValue_132" to="speclooptripcount_ln0" fromId="132" toId="38">
</dataflow>
<dataflow id="135" from="StgValue_132" to="speclooptripcount_ln0" fromId="132" toId="38">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecPipeline" to="specpipeline_ln80" fromId="136" toId="39">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specpipeline_ln80" fromId="138" toId="39">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specpipeline_ln80" fromId="140" toId="39">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specpipeline_ln80" fromId="140" toId="39">
</dataflow>
<dataflow id="143" from="StgValue_140" to="specpipeline_ln80" fromId="140" toId="39">
</dataflow>
<dataflow id="145" from="empty_1" to="specpipeline_ln80" fromId="144" toId="39">
</dataflow>
<dataflow id="146" from="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" to="convolve2d_vertical_unsigned_char_unsigned_char_filter_load" fromId="30" toId="40">
</dataflow>
<dataflow id="147" from="convolve2d_vertical_unsigned_char_unsigned_char_filter_load" to="trunc_ln101" fromId="40" toId="41">
</dataflow>
<dataflow id="148" from="StgValue_71" to="neg6" fromId="71" toId="42">
</dataflow>
<dataflow id="149" from="trunc_ln101" to="neg6" fromId="41" toId="42">
</dataflow>
<dataflow id="150" from="trunc_ln101" to="abscond7" fromId="41" toId="43">
</dataflow>
<dataflow id="151" from="StgValue_96" to="abscond7" fromId="96" toId="43">
</dataflow>
<dataflow id="152" from="abscond7" to="abs8" fromId="43" toId="44">
</dataflow>
<dataflow id="153" from="StgValue_96" to="abs8" fromId="96" toId="44">
</dataflow>
<dataflow id="154" from="neg6" to="abs8" fromId="42" toId="44">
</dataflow>
<dataflow id="155" from="abs8" to="zext_ln101_1" fromId="44" toId="45">
</dataflow>
<dataflow id="156" from="zext_ln101_1" to="normal_factor_2" fromId="45" toId="46">
</dataflow>
<dataflow id="157" from="normal_factor_load_1" to="normal_factor_2" fromId="36" toId="46">
</dataflow>
<dataflow id="158" from="normal_factor_2" to="store_ln82" fromId="46" toId="47">
</dataflow>
<dataflow id="159" from="normal_factor" to="store_ln82" fromId="5" toId="47">
</dataflow>
<dataflow id="160" from="normal_factor" to="normal_factor_load" fromId="5" toId="49">
</dataflow>
<dataflow id="162" from="_ssdm_op_Write.ap_auto.i5P0A" to="write_ln0" fromId="161" toId="50">
</dataflow>
<dataflow id="163" from="normal_factor_5_out" to="write_ln0" fromId="61" toId="50">
</dataflow>
<dataflow id="164" from="normal_factor_load" to="write_ln0" fromId="49" toId="50">
</dataflow>
<dataflow id="165" from="icmp_ln97" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
