Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  6 12:15:02 2021
| Host         : LAPTOP-WOUTER-F4OMEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_diagram_HDMI_wrapper_control_sets_placed.rpt
| Design       : block_diagram_HDMI_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                        Enable Signal                        |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  block_diagram_HDMI_i/ClockGenerator_0/inst/TMDS_clk |                                                             | block_diagram_HDMI_i/HDMI_TMDS_0/inst/TMDS_mod10[3]_i_1_n_0 |                1 |              8 |
|  block_diagram_HDMI_i/ClockGenerator_0/inst/Pix_clk  |                                                             | block_diagram_HDMI_i/PixelOutput_0/inst/counterH[9]_i_1_n_0 |                3 |             20 |
|  block_diagram_HDMI_i/ClockGenerator_0/inst/Pix_clk  | block_diagram_HDMI_i/PixelOutput_0/inst/counterH[9]_i_1_n_0 | block_diagram_HDMI_i/PixelOutput_0/inst/counterV            |                3 |             20 |
|  block_diagram_HDMI_i/ClockGenerator_0/inst/Pix_clk  |                                                             |                                                             |                4 |             28 |
|  block_diagram_HDMI_i/ClockGenerator_0/inst/TMDS_clk |                                                             |                                                             |                6 |             62 |
|  block_diagram_HDMI_i/ClockGenerator_0/inst/Pix_clk  |                                                             | block_diagram_HDMI_i/HDMI_TMDS_0/inst/encode_G/p_0_in       |               11 |             64 |
+------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


