

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                   10 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_eLsFym
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bO1eSQ"
Running: cat _ptx_bO1eSQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_orlPbl
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_orlPbl --output-file  /dev/null 2> _ptx_bO1eSQinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bO1eSQ _ptx2_orlPbl _ptx_bO1eSQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 29409 (inst/sec)
gpgpu_simulation_rate = 2422 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=51742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 51742 (inst/sec)
gpgpu_simulation_rate = 3493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=40078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f6563e938f0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 59 sec (359 sec)
gpgpu_simulation_rate = 40078 (inst/sec)
gpgpu_simulation_rate = 3022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=50768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 11 sec (371 sec)
gpgpu_simulation_rate = 50768 (inst/sec)
gpgpu_simulation_rate = 3532 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=26222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f656273e770 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 8 sec (908 sec)
gpgpu_simulation_rate = 26222 (inst/sec)
gpgpu_simulation_rate = 2524 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=30682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 21 sec (921 sec)
gpgpu_simulation_rate = 30682 (inst/sec)
gpgpu_simulation_rate = 2733 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 606776
gpu_sim_insn = 4995458
gpu_ipc =       8.2328
gpu_tot_sim_cycle = 3351728
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.9215
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 13349072
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.6764
partiton_reqs_in_parallel_util = 13349072
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 606776
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.4226 GB/Sec
L2_BW_total  =       1.9017 GB/Sec
gpu_total_sim_rate=24577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 1106, 844, 844, 859, 1053, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153365	W0_Idle:77122748	W0_Scoreboard:13957597	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1227 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3223363 
mrq_lat_table:4961 	269 	278 	1267 	345 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51022 	11124 	36 	0 	899 	132 	2571 	1211 	8 	28 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35275 	437 	109 	3 	26473 	51 	0 	0 	0 	899 	132 	2571 	1211 	8 	28 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50381 	9192 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	435 	72 	1 	3 	6 	4 	17 	16 	9 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    110400    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    219296    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    188620    260748    336633    239181    236319    266664    216360    242715    275627    236182    270045    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    235702    306908    271712    301586    184663    238850    238806    293141    349571    434620    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    186436    216411    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    191597    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    206112    190339    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191796    237370    239071    190302    188978    267354    114815    236979    230841    579987    584718    264651    164840    268329    278163    231577 
dram[9]:    194160    210163    239255    184165    335491    471074    291452    115643    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    222505    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  2.818182  3.500000  4.250000  3.727273  2.882353  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.352941  2.642857  3.083333  3.100000  2.916667  3.363636  2.857143  3.000000  3.642857  2.823529  4.272727  5.000000  7.333333  5.571429  5.300000  5.200000 
dram[2]:  2.181818  3.777778  2.437500  2.933333  3.166667  2.642857  2.533333  3.181818  3.235294  3.111111  3.625000  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.500000  3.000000  3.500000  3.083333  2.647059  2.800000  2.916667  2.812500  3.571429  2.736842  4.600000  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.529412  3.000000  3.083333  3.000000  3.333333  3.555556  2.928571  3.285714  3.125000  4.500000  4.153846  4.545455  5.200000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.444444  3.636364  2.785714  3.444444  3.714286  3.222222  3.357143  3.562500  3.388889  3.769231  6.142857  3.285714  4.454545  4.166667 
dram[6]:  2.933333  3.875000  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.277778  3.000000  3.916667  3.250000  3.928571  5.444445  4.900000  4.090909 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.647059  3.100000  2.785714  3.416667  4.200000  4.888889  3.470588  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.250000  3.900000  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.400000  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.533333  3.083333  2.562500  3.500000  3.090909  3.875000  3.285714  4.000000  4.000000  4.363636  5.222222  4.900000  4.250000  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  3.133333  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  4.000000  6.833333 
average row locality = 7597/2144 = 3.543377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         9         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 122/85 = 1.44
average mf latency per bank:
dram[0]:      15554     21054      1582      3150      1359      2822      1268      4209      6540      6900      9667     12796     20990     20964     15203     16016
dram[1]:      10536     17630      4956      1794      2811      2482      1745      1370      7275      9627     19214     13351     19725     28431     13396     13980
dram[2]:      13755     12155      7095      2096      6412      7952      1526      4063      6099      6568      9742     13743     21797     20249     18991     21811
dram[3]:      13523     11788      2073      1552      5703      2280      1644      1299      7566      9721     12624     11103     21939     22991     24994     14467
dram[4]:       9732     11450      8211      1920      1835      9239      1566      1236      6700      7396     13175     15835     16840     20661     16537     17609
dram[5]:       9669     16122      1679      1389      3430      1642      4713      1887      7106      5895      9769     11376     20315     17956     16516     25134
dram[6]:       9550     13734     12162      9288     11041     17125      6609      1506      5680      6229     11992     16946     18380     19221     16990     18684
dram[7]:      10659     10382      2190      3871      1305      4040      7049      3043      8540      8152     12023     18879     16139     20901     15671     30237
dram[8]:      12597     10430      1538      1566      1511      4894      2981     14459     13050     14577     11133     10271     18486     17109     19677     24593
dram[9]:      11815     13658      1552      1597      1409      1466      2457      1575      8255     15200     13081     11802     17398     16696     19881     20447
dram[10]:      10860      8229      1558     10772      2352      1321      2746      1160     11843      6851     14136     10871     16352     18225     14968     18808
maximum mf latency per bank:
dram[0]:     230680    239377       358     52123       412     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152    239089    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300    239342     18301     20137
dram[2]:     239023     18175    213550     32738     98251    238943       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     41321     10825       371    193082     32575       491       556     31713    171042     29421     11297    157904    208804    238983     18339
dram[4]:      18159     25583    240381       371       497    238948      3445       526     10603     10616    151099    239002     13300     13301     18277     18308
dram[5]:      18169    238929      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300    239447     29357    239428
dram[6]:      18170     18183    239179    213540    239282    239258     73658       512     10601     10618     10644    239475    143804    124249     29446     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    239317    239420    239305     10670     10703    112958     13301    248288    239300
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458    112944     10705     13300     13316    239007    180433
dram[10]:      18175     18207       362    258751     32574       430     75319      5875    239460     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300299 n_act=204 n_pre=188 n_req=708 n_rd=2396 n_write=109 bw_util=0.001517
n_activity=13402 dram_eff=0.3738
bk0: 136a 3302420i bk1: 112a 3302584i bk2: 116a 3302690i bk3: 116a 3302724i bk4: 132a 3302621i bk5: 144a 3302310i bk6: 156a 3302158i bk7: 108a 3302423i bk8: 172a 3302454i bk9: 172a 3302179i bk10: 200a 3302268i bk11: 188a 3302256i bk12: 168a 3302568i bk13: 156a 3302523i bk14: 168a 3302567i bk15: 152a 3302589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00272251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300420 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.001464
n_activity=12888 dram_eff=0.3752
bk0: 136a 3302457i bk1: 124a 3302482i bk2: 116a 3302612i bk3: 112a 3302681i bk4: 116a 3302612i bk5: 132a 3302564i bk6: 124a 3302380i bk7: 128a 3302337i bk8: 168a 3302443i bk9: 180a 3302270i bk10: 176a 3302534i bk11: 172a 3302427i bk12: 152a 3302712i bk13: 148a 3302619i bk14: 172a 3302567i bk15: 168a 3302446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00253694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300281 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.001525
n_activity=13901 dram_eff=0.3624
bk0: 156a 3302275i bk1: 124a 3302606i bk2: 132a 3302487i bk3: 144a 3302472i bk4: 124a 3302602i bk5: 128a 3302463i bk6: 128a 3302392i bk7: 124a 3302430i bk8: 188a 3302328i bk9: 192a 3302138i bk10: 200a 3302311i bk11: 176a 3302310i bk12: 148a 3302741i bk13: 164a 3302504i bk14: 140a 3302817i bk15: 160a 3302574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00243068
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300274 n_act=206 n_pre=190 n_req=714 n_rd=2416 n_write=110 bw_util=0.001529
n_activity=13973 dram_eff=0.3616
bk0: 152a 3302281i bk1: 128a 3302471i bk2: 128a 3302693i bk3: 120a 3302596i bk4: 148a 3302463i bk5: 132a 3302439i bk6: 128a 3302534i bk7: 140a 3302261i bk8: 172a 3302466i bk9: 176a 3302150i bk10: 164a 3302589i bk11: 180a 3302386i bk12: 164a 3302596i bk13: 160a 3302507i bk14: 148a 3302710i bk15: 176a 3302413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00235227
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300420 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.00147
n_activity=12718 dram_eff=0.3818
bk0: 128a 3302418i bk1: 136a 3302475i bk2: 132a 3302640i bk3: 104a 3302693i bk4: 104a 3302749i bk5: 120a 3302659i bk6: 132a 3302386i bk7: 140a 3302257i bk8: 168a 3302358i bk9: 164a 3302391i bk10: 184a 3302395i bk11: 180a 3302346i bk12: 172a 3302555i bk13: 148a 3302587i bk14: 160a 3302605i bk15: 156a 3302487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00254814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300243 n_act=210 n_pre=194 n_req=719 n_rd=2440 n_write=109 bw_util=0.001543
n_activity=14125 dram_eff=0.3609
bk0: 140a 3302492i bk1: 136a 3302378i bk2: 140a 3302431i bk3: 128a 3302593i bk4: 124a 3302537i bk5: 104a 3302623i bk6: 96a 3302629i bk7: 108a 3302514i bk8: 164a 3302519i bk9: 188a 3302251i bk10: 212a 3302279i bk11: 180a 3302326i bk12: 156a 3302711i bk13: 216a 3302037i bk14: 172a 3302533i bk15: 176a 3302381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00270223
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300334 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.0015
n_activity=13676 dram_eff=0.3624
bk0: 144a 3302435i bk1: 112a 3302660i bk2: 128a 3302585i bk3: 108a 3302696i bk4: 128a 3302603i bk5: 112a 3302584i bk6: 112a 3302595i bk7: 128a 3302345i bk8: 192a 3302319i bk9: 180a 3302176i bk10: 172a 3302485i bk11: 188a 3302193i bk12: 188a 3302430i bk13: 164a 3302459i bk14: 168a 3302582i bk15: 164a 3302369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0024891
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300424 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001464
n_activity=12797 dram_eff=0.3779
bk0: 136a 3302558i bk1: 136a 3302476i bk2: 92a 3302850i bk3: 104a 3302663i bk4: 144a 3302439i bk5: 108a 3302602i bk6: 132a 3302350i bk7: 136a 3302439i bk8: 148a 3302622i bk9: 148a 3302481i bk10: 204a 3302300i bk11: 192a 3302176i bk12: 172a 3302505i bk13: 144a 3302623i bk14: 172a 3302492i bk15: 156a 3302526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00239828
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300461 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001444
n_activity=12453 dram_eff=0.383
bk0: 100a 3302725i bk1: 124a 3302602i bk2: 128a 3302624i bk3: 140a 3302613i bk4: 116a 3302629i bk5: 96a 3302668i bk6: 124a 3302420i bk7: 124a 3302294i bk8: 164a 3302542i bk9: 152a 3302451i bk10: 188a 3302417i bk11: 188a 3302222i bk12: 172a 3302520i bk13: 164a 3302441i bk14: 172a 3302512i bk15: 148a 3302552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00239919
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300498 n_act=180 n_pre=164 n_req=653 n_rd=2268 n_write=86 bw_util=0.001425
n_activity=12265 dram_eff=0.3839
bk0: 104a 3302693i bk1: 96a 3302701i bk2: 132a 3302578i bk3: 128a 3302600i bk4: 136a 3302494i bk5: 120a 3302600i bk6: 112a 3302502i bk7: 108a 3302487i bk8: 164a 3302468i bk9: 148a 3302483i bk10: 184a 3302470i bk11: 176a 3302379i bk12: 160a 3302645i bk13: 164a 3302475i bk14: 168a 3302536i bk15: 168a 3302413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00211946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3303196 n_nop=3300270 n_act=202 n_pre=186 n_req=726 n_rd=2416 n_write=122 bw_util=0.001537
n_activity=13746 dram_eff=0.3693
bk0: 116a 3302730i bk1: 132a 3302465i bk2: 148a 3302518i bk3: 104a 3302750i bk4: 128a 3302621i bk5: 132a 3302435i bk6: 140a 3302267i bk7: 160a 3302007i bk8: 188a 3302309i bk9: 192a 3302151i bk10: 164a 3302570i bk11: 176a 3302263i bk12: 164a 3302626i bk13: 156a 3302483i bk14: 172a 3302486i bk15: 144a 3302583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00232775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.0039
	minimum = 6
	maximum = 28
Network latency average = 6.9961
	minimum = 6
	maximum = 24
Slowest packet = 103721
Flit latency average = 6.5555
	minimum = 6
	maximum = 24
Slowest flit = 155972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000511194
	minimum = 0.00033126 (at node 2)
	maximum = 0.000655927 (at node 38)
Accepted packet rate average = 0.000511194
	minimum = 0.00033126 (at node 2)
	maximum = 0.000655927 (at node 38)
Injected flit rate average = 0.000767566
	minimum = 0.000346092 (at node 2)
	maximum = 0.00125829 (at node 38)
Accepted flit rate average= 0.000767566
	minimum = 0.000615549 (at node 43)
	maximum = 0.00103663 (at node 21)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8916 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.51897 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Flit latency average = 9.27957 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200374 (7 samples)
	minimum = 0.0168402 (7 samples)
	maximum = 0.0270312 (7 samples)
Accepted packet rate average = 0.0200374 (7 samples)
	minimum = 0.0168402 (7 samples)
	maximum = 0.0270312 (7 samples)
Injected flit rate average = 0.0301158 (7 samples)
	minimum = 0.0169226 (7 samples)
	maximum = 0.0509446 (7 samples)
Accepted flit rate average = 0.0301158 (7 samples)
	minimum = 0.0226099 (7 samples)
	maximum = 0.0397844 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 33 sec (1353 sec)
gpgpu_simulation_rate = 24577 (inst/sec)
gpgpu_simulation_rate = 2477 (cycle/sec)
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3875
gpu_sim_insn = 4456084
gpu_ipc =    1149.9572
gpu_tot_sim_cycle = 3577753
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.5402
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14484
partiton_reqs_in_parallel = 85250
partiton_reqs_in_parallel_total    = 39136173
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9626
partiton_reqs_in_parallel_util = 85250
partiton_reqs_in_parallel_util_total    = 39136173
gpu_sim_cycle_parition_util = 3875
gpu_tot_sim_cycle_parition_util    = 1778926
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     286.9448 GB/Sec
L2_BW_total  =       2.0923 GB/Sec
gpu_total_sim_rate=27565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
928, 928, 927, 943, 927, 928, 1176, 958, 928, 958, 928, 943, 1190, 928, 943, 958, 1137, 851, 851, 836, 836, 851, 851, 836, 836, 836, 851, 836, 836, 836, 866, 851, 753, 723, 738, 723, 723, 738, 972, 723, 738, 945, 738, 893, 738, 723, 723, 723, 1108, 740, 725, 725, 725, 755, 740, 755, 740, 725, 725, 725, 725, 725, 725, 740, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 8030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2203
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 941
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171156	W0_Idle:77137991	W0_Scoreboard:14000176	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1071 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3577752 
mrq_lat_table:4961 	269 	278 	1267 	345 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62705 	11172 	36 	0 	899 	132 	2571 	1211 	8 	28 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	44152 	1004 	323 	259 	28241 	95 	5 	0 	0 	899 	132 	2571 	1211 	8 	28 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57717 	9992 	3849 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	442 	72 	1 	3 	6 	4 	17 	16 	9 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    110400    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    219296    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    188620    260748    336633    239181    236319    266664    216360    242715    275627    236182    270045    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    235702    306908    271712    301586    184663    238850    238806    293141    349571    434620    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    186436    216411    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    191597    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    206112    190339    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191796    237370    239071    190302    188978    267354    114815    236979    230841    579987    584718    264651    164840    268329    278163    231577 
dram[9]:    194160    210163    239255    184165    335491    471074    291452    115643    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    222505    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  2.818182  3.500000  4.250000  3.727273  2.882353  2.238095  2.727273  3.642857  2.789474  3.588235  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.352941  2.642857  3.083333  3.100000  2.916667  3.363636  2.857143  3.000000  3.642857  2.823529  4.272727  5.000000  7.333333  5.571429  5.300000  5.200000 
dram[2]:  2.181818  3.777778  2.437500  2.933333  3.166667  2.642857  2.533333  3.181818  3.235294  3.111111  3.625000  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.500000  3.000000  3.500000  3.083333  2.647059  2.800000  2.916667  2.812500  3.571429  2.736842  4.600000  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.529412  3.000000  3.083333  3.000000  3.333333  3.555556  2.928571  3.285714  3.125000  4.500000  4.153846  4.545455  5.200000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.444444  3.636364  2.785714  3.444444  3.714286  3.222222  3.357143  3.562500  3.388889  3.769231  6.142857  3.285714  4.454545  4.166667 
dram[6]:  2.933333  3.875000  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.277778  3.000000  3.916667  3.250000  3.928571  5.444445  4.900000  4.090909 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.647059  3.100000  2.785714  3.416667  4.200000  4.888889  3.470588  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.250000  3.900000  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.400000  3.437500  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.533333  3.083333  2.562500  3.500000  3.090909  3.875000  3.285714  4.000000  4.000000  4.363636  5.222222  4.900000  4.250000  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  3.133333  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  4.000000  6.833333 
average row locality = 7597/2144 = 3.543377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         9         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 122/85 = 1.44
average mf latency per bank:
dram[0]:      15601     21130      1638      3220      1599      2995      1528      4586      6763      7128      9859     13026     21247     21279     15445     16299
dram[1]:      10622     17669      5001      1874      3053      2795      2024      1646      7495      9877     19465     13623     20015     28737     13634     14212
dram[2]:      13807     12273      7143      2154      6643      8191      1853      4404      6321      6789      9971     13988     22113     20506     19296     22101
dram[3]:      13568     11837      2148      1582      5922      2483      2008      1568      7842      9960     12884     11361     22204     23268     25261     14675
dram[4]:       9764     11520      8276      1971      2162      9538      1810      1470      6958      7689     13389     16093     17059     20917     16804     17866
dram[5]:       9727     16160      1724      1448      3662      1924      5113      2275      7373      6099      9969     11607     20564     18123     16770     25356
dram[6]:       9625     13818     12237      9354     11313     17436      6960      1791      5871      6453     12277     17207     18580     19449     17236     18925
dram[7]:      10742     10452      2249      3915      1500      4337      7344      3334      8838      8420     12261     19115     16391     21204     15896     30512
dram[8]:      12712     10544      1578      1629      1753      5199      3313     14777     13399     14908     11383     10494     21145     17331     19911     24874
dram[9]:      11926     13733      1617      1675      1642      1733      2776      1930      8529     15481     13328     12077     17636     16927     20081     20635
dram[10]:      10953      8295      1628     10874      2584      1534      2985      1407     12064      7051     14394     11071     16570     18486     15165     19065
maximum mf latency per bank:
dram[0]:     230680    239377       358     52123       412     84262       502     73682     10608     27397     10680     73384    112927     13337     18334     18365
dram[1]:      18152    239089    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300    239342     18301     20137
dram[2]:     239023     18175    213550     32738     98251    238943       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     41321     10825       371    193082     32575       491       556     31713    171042     29421     11297    157904    208804    238983     18339
dram[4]:      18159     25583    240381       371       497    238948      3445       526     10603     10616    151099    239002     13300     13301     18277     18308
dram[5]:      18169    238929      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300    239447     29357    239428
dram[6]:      18170     18183    239179    213540    239282    239258     73658       512     10601     10618     10644    239475    143804    124249     29446     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    239317    239420    239305     10670     10703    112958     13301    248288    239300
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458    112944     10705     13300     13316    239007    180433
dram[10]:      18175     18207       362    258751     32574       430     75319      5875    239460     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307493 n_act=204 n_pre=188 n_req=708 n_rd=2396 n_write=109 bw_util=0.001513
n_activity=13402 dram_eff=0.3738
bk0: 136a 3309614i bk1: 112a 3309778i bk2: 116a 3309884i bk3: 116a 3309918i bk4: 132a 3309815i bk5: 144a 3309504i bk6: 156a 3309352i bk7: 108a 3309617i bk8: 172a 3309648i bk9: 172a 3309373i bk10: 200a 3309462i bk11: 188a 3309450i bk12: 168a 3309762i bk13: 156a 3309717i bk14: 168a 3309761i bk15: 152a 3309783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0027166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307614 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.001461
n_activity=12888 dram_eff=0.3752
bk0: 136a 3309651i bk1: 124a 3309676i bk2: 116a 3309806i bk3: 112a 3309875i bk4: 116a 3309806i bk5: 132a 3309758i bk6: 124a 3309574i bk7: 128a 3309531i bk8: 168a 3309637i bk9: 180a 3309464i bk10: 176a 3309728i bk11: 172a 3309621i bk12: 152a 3309906i bk13: 148a 3309813i bk14: 172a 3309761i bk15: 168a 3309640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00253142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307475 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.001522
n_activity=13901 dram_eff=0.3624
bk0: 156a 3309469i bk1: 124a 3309800i bk2: 132a 3309681i bk3: 144a 3309666i bk4: 124a 3309796i bk5: 128a 3309657i bk6: 128a 3309586i bk7: 124a 3309624i bk8: 188a 3309522i bk9: 192a 3309332i bk10: 200a 3309505i bk11: 176a 3309504i bk12: 148a 3309935i bk13: 164a 3309698i bk14: 140a 3310011i bk15: 160a 3309768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00242539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307468 n_act=206 n_pre=190 n_req=714 n_rd=2416 n_write=110 bw_util=0.001526
n_activity=13973 dram_eff=0.3616
bk0: 152a 3309475i bk1: 128a 3309665i bk2: 128a 3309887i bk3: 120a 3309790i bk4: 148a 3309657i bk5: 132a 3309633i bk6: 128a 3309728i bk7: 140a 3309455i bk8: 172a 3309660i bk9: 176a 3309344i bk10: 164a 3309783i bk11: 180a 3309580i bk12: 164a 3309790i bk13: 160a 3309701i bk14: 148a 3309904i bk15: 176a 3309607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00234716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307614 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.001467
n_activity=12718 dram_eff=0.3818
bk0: 128a 3309612i bk1: 136a 3309669i bk2: 132a 3309834i bk3: 104a 3309887i bk4: 104a 3309943i bk5: 120a 3309853i bk6: 132a 3309580i bk7: 140a 3309451i bk8: 168a 3309552i bk9: 164a 3309585i bk10: 184a 3309589i bk11: 180a 3309540i bk12: 172a 3309749i bk13: 148a 3309781i bk14: 160a 3309799i bk15: 156a 3309681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307437 n_act=210 n_pre=194 n_req=719 n_rd=2440 n_write=109 bw_util=0.00154
n_activity=14125 dram_eff=0.3609
bk0: 140a 3309686i bk1: 136a 3309572i bk2: 140a 3309625i bk3: 128a 3309787i bk4: 124a 3309731i bk5: 104a 3309817i bk6: 96a 3309823i bk7: 108a 3309708i bk8: 164a 3309713i bk9: 188a 3309445i bk10: 212a 3309473i bk11: 180a 3309520i bk12: 156a 3309905i bk13: 216a 3309231i bk14: 172a 3309727i bk15: 176a 3309575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00269636
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307528 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.001497
n_activity=13676 dram_eff=0.3624
bk0: 144a 3309629i bk1: 112a 3309854i bk2: 128a 3309779i bk3: 108a 3309890i bk4: 128a 3309797i bk5: 112a 3309778i bk6: 112a 3309789i bk7: 128a 3309539i bk8: 192a 3309513i bk9: 180a 3309370i bk10: 172a 3309679i bk11: 188a 3309387i bk12: 188a 3309624i bk13: 164a 3309653i bk14: 168a 3309776i bk15: 164a 3309563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0024837
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307618 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001461
n_activity=12797 dram_eff=0.3779
bk0: 136a 3309752i bk1: 136a 3309670i bk2: 92a 3310044i bk3: 104a 3309857i bk4: 144a 3309633i bk5: 108a 3309796i bk6: 132a 3309544i bk7: 136a 3309633i bk8: 148a 3309816i bk9: 148a 3309675i bk10: 204a 3309494i bk11: 192a 3309370i bk12: 172a 3309699i bk13: 144a 3309817i bk14: 172a 3309686i bk15: 156a 3309720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00239307
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307655 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001441
n_activity=12453 dram_eff=0.383
bk0: 100a 3309919i bk1: 124a 3309796i bk2: 128a 3309818i bk3: 140a 3309807i bk4: 116a 3309823i bk5: 96a 3309862i bk6: 124a 3309614i bk7: 124a 3309488i bk8: 164a 3309736i bk9: 152a 3309645i bk10: 188a 3309611i bk11: 188a 3309416i bk12: 172a 3309714i bk13: 164a 3309635i bk14: 172a 3309706i bk15: 148a 3309746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00239398
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307692 n_act=180 n_pre=164 n_req=653 n_rd=2268 n_write=86 bw_util=0.001422
n_activity=12265 dram_eff=0.3839
bk0: 104a 3309887i bk1: 96a 3309895i bk2: 132a 3309772i bk3: 128a 3309794i bk4: 136a 3309688i bk5: 120a 3309794i bk6: 112a 3309696i bk7: 108a 3309681i bk8: 164a 3309662i bk9: 148a 3309677i bk10: 184a 3309664i bk11: 176a 3309573i bk12: 160a 3309839i bk13: 164a 3309669i bk14: 168a 3309730i bk15: 168a 3309607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00211486
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310390 n_nop=3307464 n_act=202 n_pre=186 n_req=726 n_rd=2416 n_write=122 bw_util=0.001533
n_activity=13746 dram_eff=0.3693
bk0: 116a 3309924i bk1: 132a 3309659i bk2: 148a 3309712i bk3: 104a 3309944i bk4: 128a 3309815i bk5: 132a 3309629i bk6: 140a 3309461i bk7: 160a 3309201i bk8: 188a 3309503i bk9: 192a 3309345i bk10: 164a 3309764i bk11: 176a 3309457i bk12: 164a 3309820i bk13: 156a 3309677i bk14: 172a 3309680i bk15: 144a 3309777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00232269

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12285
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4108
	minimum = 6
	maximum = 321
Network latency average = 9.9723
	minimum = 6
	maximum = 255
Slowest packet = 137076
Flit latency average = 9.80888
	minimum = 6
	maximum = 254
Slowest flit = 206977
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0605627
	minimum = 0.0490449 (at node 20)
	maximum = 0.179401 (at node 44)
Accepted packet rate average = 0.0605627
	minimum = 0.0490449 (at node 20)
	maximum = 0.179401 (at node 44)
Injected flit rate average = 0.0908441
	minimum = 0.0609189 (at node 20)
	maximum = 0.227284 (at node 44)
Accepted flit rate average= 0.0908441
	minimum = 0.0753743 (at node 47)
	maximum = 0.310919 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9565 (8 samples)
	minimum = 6 (8 samples)
	maximum = 91.125 (8 samples)
Network latency average = 9.57564 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70.375 (8 samples)
Flit latency average = 9.34573 (8 samples)
	minimum = 6 (8 samples)
	maximum = 69.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.025103 (8 samples)
	minimum = 0.0208658 (8 samples)
	maximum = 0.0460775 (8 samples)
Accepted packet rate average = 0.025103 (8 samples)
	minimum = 0.0208658 (8 samples)
	maximum = 0.0460775 (8 samples)
Injected flit rate average = 0.0377068 (8 samples)
	minimum = 0.0224221 (8 samples)
	maximum = 0.0729871 (8 samples)
Accepted flit rate average = 0.0377068 (8 samples)
	minimum = 0.0292054 (8 samples)
	maximum = 0.0736762 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 48 sec (1368 sec)
gpgpu_simulation_rate = 27565 (inst/sec)
gpgpu_simulation_rate = 2615 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 699417
gpu_sim_insn = 5111858
gpu_ipc =       7.3087
gpu_tot_sim_cycle = 4504392
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.5067
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14484
partiton_reqs_in_parallel = 15387174
partiton_reqs_in_parallel_total    = 39221423
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1234
partiton_reqs_in_parallel_util = 15387174
partiton_reqs_in_parallel_util_total    = 39221423
gpu_sim_cycle_parition_util = 699417
gpu_tot_sim_cycle_parition_util    = 1782801
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       6.6252 GB/Sec
L2_BW_total  =       2.6906 GB/Sec
gpu_total_sim_rate=21726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1043, 1214, 1291, 1177, 1265, 1043, 1525, 1073, 1251, 1441, 1043, 1058, 1305, 1043, 1058, 1073, 1252, 1111, 966, 951, 951, 966, 966, 1070, 1423, 1344, 966, 951, 951, 951, 981, 1138, 891, 1057, 1021, 953, 980, 1084, 1110, 1069, 876, 1332, 876, 1176, 1047, 1452, 1006, 861, 1321, 809, 794, 912, 794, 824, 809, 824, 1006, 965, 794, 794, 794, 794, 794, 1202, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 941
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196808	W0_Idle:96939454	W0_Scoreboard:32760891	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1043 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4504124 
mrq_lat_table:11811 	300 	344 	3768 	660 	396 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106750 	15694 	36 	0 	908 	132 	2576 	1265 	37 	85 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	86405 	1055 	323 	259 	34504 	95 	5 	0 	0 	908 	132 	2576 	1273 	29 	85 	214 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95018 	10255 	3849 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	6448 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	649 	75 	3 	3 	9 	6 	20 	18 	10 	15 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    216924    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    219586    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    219265    242715    275627    236182    270045    216702    466819    485654    747175 
dram[3]:    264056    248262    218568    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    216846 
dram[4]:    235702    306908    271712    301586    216969    238850    238806    293141    349571    434620    289887    446124    381675    219922    252585    215817 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    217039    216702    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    215140    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    217332    216491    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    218275    237370    239071    217681    216630    267354    216433    236979    230841    579987    584718    264651    215528    268329    278163    231577 
dram[9]:    216326    218392    239255    216939    335491    471074    291452    217624    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    222505    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.148936  2.485714  2.357143  2.645161  2.605263  2.104167  2.173913  2.421053  2.304348  2.211539  2.583333  2.510638  2.675676  2.864865  2.787879  3.062500 
dram[1]:  2.069767  2.250000  2.444444  2.416667  2.093023  2.324324  2.302325  2.285714  2.422222  2.409091  2.404255  2.705882  3.031250  2.742857  3.088235  3.428571 
dram[2]:  1.961538  2.484848  2.000000  2.066667  2.219512  2.106383  2.122449  2.307692  2.536585  2.265306  2.627907  2.450000  3.062500  3.133333  2.962963  2.968750 
dram[3]:  2.060000  2.105263  2.105263  2.100000  2.020000  2.260870  2.162791  2.230769  2.700000  2.236364  2.558140  2.500000  2.564103  2.800000  2.700000  2.939394 
dram[4]:  2.341463  2.400000  2.041667  2.073171  2.257143  2.136364  2.238095  2.311111  2.365854  2.204545  2.479167  2.642857  3.666667  3.344828  2.710526  2.628572 
dram[5]:  2.243902  2.217391  2.000000  2.542857  2.081633  2.783784  2.363636  2.184211  2.367347  2.325000  2.681818  2.657895  2.714286  2.609756  2.622222  2.789474 
dram[6]:  2.421053  2.250000  2.404762  2.081081  2.583333  2.187500  2.243902  2.150943  2.169811  2.392157  2.441860  2.200000  2.756098  3.032258  2.902439  2.969697 
dram[7]:  2.264706  2.309524  2.162162  2.275000  1.983607  2.184211  2.205128  2.227273  2.542857  2.386364  2.500000  2.413043  2.810811  3.125000  2.609756  2.685714 
dram[8]:  2.086957  2.186047  2.069767  2.484848  1.977273  2.173913  2.170213  2.209302  2.380952  2.230769  2.511628  2.634146  2.909091  2.631579  3.000000  3.322581 
dram[9]:  2.588235  2.317073  2.136364  2.086957  2.166667  2.341463  2.297297  2.457143  2.282609  2.222222  2.404762  2.916667  2.787879  2.942857  2.944444  2.916667 
dram[10]:  2.666667  2.139535  2.135135  2.200000  2.200000  2.536585  2.361702  2.170213  2.355556  2.428571  2.452381  2.511111  3.096774  2.764706  3.172414  2.939394 
average row locality = 17375/7159 = 2.427015
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        34        29 
dram[6]:        23        22        29        16        24        29        23        31        30        33        22        24        31        25        34        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        31        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        29        26        26        25        27 
total reads: 4464
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      10767      7920      2249      1807      4566      2388      2477      3530      3940      5274      7602      6165     18260     11574     10063     15772
dram[1]:       7945     10560      2588      1659      3076      5700      6510      1034      6617      7142      8954      9866     14836     12114      7335      8832
dram[2]:       7996      5581      7755      3062      3194      8705      5986      3712      3807      7196      9515     11355     13813     13964     17552     18563
dram[3]:       9187      9468      5929      4237      4362      1450      4773      3747      4019      6406      5809      8530     15115     12714     12096     14565
dram[4]:      10184      5802      6605      2644      2344      6997      3939      1055      7674      4198      8694     11795     14133     10258     10907     10731
dram[5]:       6428      8219      1264      4106      4451       908      1662      1282      3458      4763      7867     12421     13673     17451     14122     12367
dram[6]:       6793      5273      4875      8659      5061     11010      2699      3321      3717      4392      6638     15227     11244     13351     13574     10475
dram[7]:       6339      4812      2366      3853      4577      2110      6737      1755      5629      8668      9546     17574     13627     13440     12044     14280
dram[8]:       5926     15312      4024      1310      1172      7037      5940      6475      7502      5988     10622      6046     12286     16102     15641     11707
dram[9]:       9296      8026      3981      2823      1003      1033      1496      1141      5464      9240      7337      8426     11657     11229     12797     11495
dram[10]:       4556      6648      1353      5380      5391      5919      3036      2232      6892     15708      8154      6726     12409      9663     10480      9881
maximum mf latency per bank:
dram[0]:     256775    239377     71272     52123    256808     84262    133690    133699     19295    133674    256521     73384    256377    256381    133488    256700
dram[1]:     133685    239089    128582     47699    133694    133716    256712       492    256587    220607    248804    256421    256741    239342     18301     71193
dram[2]:     239023     18175    213550    133734     98251    256769    256867     90151     10607    220688    220585    220692    220215    256720    256695    256704
dram[3]:     257915    133683    111890    111851    193082     32575    133697    220673     31713    171042     29421    133647    256816    220299    256645    256266
dram[4]:     256754     25583    240381    111592     90332    256664    256860       526    220657     19332    256386    256725    256359     71416    256703    133645
dram[5]:     133690    238929      6771    256746    256760       441     68354      3448     10607     33081    133705    256530    220351    256744    256641    239428
dram[6]:     111958     18183    239179    213540    239282    256657     73658    256778     33049    133649     71273    256524    143804    256488    256341    133682
dram[7]:      32510     18197     47784    111589    256717     73585    256704     32761     90309    256541    256530    256817    256818    256736    256386    257910
dram[8]:     133774    256859    133663       366       460    256748    220655    239317    239420    239305    256429     32704    112958    256814    256661    239300
dram[9]:     133722    256765    133711    111515       402       418     32618       501    133680    230458    112944    133721    133687    220347    256248    180433
dram[10]:      18175    111948       364    258751    256759    256774    133698     90165    239460    256749    133612    133634    220297     32772    133713    133712
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602633 n_act=658 n_pre=642 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002244
n_activity=34552 dram_eff=0.2993
bk0: 296a 4607095i bk1: 252a 4607327i bk2: 288a 4607269i bk3: 244a 4607664i bk4: 280a 4607323i bk5: 288a 4606997i bk6: 288a 4606974i bk7: 268a 4607123i bk8: 320a 4607117i bk9: 332a 4606695i bk10: 360a 4606799i bk11: 352a 4606746i bk12: 292a 4607282i bk13: 312a 4607126i bk14: 276a 4607489i bk15: 288a 4607284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00314183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602932 n_act=619 n_pre=603 n_req=1539 n_rd=4548 n_write=402 bw_util=0.002148
n_activity=33565 dram_eff=0.295
bk0: 256a 4607342i bk1: 272a 4607300i bk2: 256a 4607494i bk3: 256a 4607487i bk4: 272a 4607329i bk5: 260a 4607430i bk6: 288a 4607084i bk7: 280a 4607069i bk8: 324a 4607089i bk9: 324a 4607027i bk10: 340a 4607032i bk11: 288a 4607283i bk12: 280a 4607456i bk13: 288a 4607241i bk14: 292a 4607480i bk15: 272a 4607515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0029535
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602774 n_act=644 n_pre=628 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002195
n_activity=33550 dram_eff=0.3015
bk0: 304a 4606970i bk1: 248a 4607551i bk2: 268a 4607302i bk3: 292a 4607202i bk4: 268a 4607313i bk5: 300a 4607009i bk6: 300a 4606872i bk7: 272a 4607113i bk8: 324a 4607195i bk9: 336a 4606716i bk10: 344a 4607021i bk11: 308a 4607132i bk12: 292a 4607472i bk13: 284a 4607345i bk14: 256a 4607803i bk15: 292a 4607396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00286737
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602612 n_act=674 n_pre=658 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002239
n_activity=35030 dram_eff=0.2946
bk0: 304a 4606982i bk1: 244a 4607399i bk2: 256a 4607491i bk3: 264a 4607433i bk4: 300a 4607080i bk5: 308a 4607064i bk6: 276a 4607212i bk7: 252a 4607225i bk8: 316a 4607251i bk9: 372a 4606594i bk10: 328a 4607081i bk11: 316a 4607145i bk12: 300a 4607317i bk13: 320a 4607026i bk14: 308a 4607239i bk15: 296a 4607389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00281985
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602853 n_act=632 n_pre=616 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002171
n_activity=33270 dram_eff=0.3008
bk0: 288a 4607234i bk1: 256a 4607495i bk2: 300a 4607166i bk3: 272a 4607406i bk4: 236a 4607592i bk5: 292a 4607137i bk6: 272a 4607121i bk7: 288a 4606930i bk8: 292a 4607279i bk9: 300a 4607015i bk10: 368a 4606883i bk11: 340a 4606935i bk12: 260a 4607764i bk13: 280a 4607470i bk14: 304a 4607312i bk15: 272a 4607272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00288321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602543 n_act=669 n_pre=653 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002273
n_activity=35435 dram_eff=0.2957
bk0: 268a 4607331i bk1: 296a 4607097i bk2: 292a 4607091i bk3: 264a 4607500i bk4: 304a 4607106i bk5: 276a 4607263i bk6: 300a 4606941i bk7: 256a 4607182i bk8: 352a 4606964i bk9: 292a 4607237i bk10: 360a 4607027i bk11: 316a 4607090i bk12: 280a 4607506i bk13: 316a 4607117i bk14: 336a 4606999i bk15: 308a 4607164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00310321
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602470 n_act=678 n_pre=662 n_req=1640 n_rd=4872 n_write=422 bw_util=0.002297
n_activity=35838 dram_eff=0.2954
bk0: 276a 4607422i bk1: 272a 4607257i bk2: 288a 4607246i bk3: 244a 4607472i bk4: 276a 4607445i bk5: 304a 4606939i bk6: 276a 4607221i bk7: 332a 4606642i bk8: 340a 4606810i bk9: 356a 4606663i bk10: 332a 4607103i bk11: 344a 4606742i bk12: 328a 4607148i bk13: 276a 4607423i bk14: 340a 4607123i bk15: 288a 4607241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00309431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602762 n_act=651 n_pre=635 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002194
n_activity=34159 dram_eff=0.296
bk0: 232a 4607618i bk1: 284a 4607146i bk2: 244a 4607538i bk3: 268a 4607273i bk4: 352a 4606635i bk5: 252a 4607382i bk6: 264a 4607216i bk7: 284a 4607150i bk8: 276a 4607516i bk9: 316a 4606994i bk10: 356a 4606957i bk11: 340a 4606853i bk12: 300a 4607308i bk13: 288a 4607246i bk14: 312a 4607133i bk15: 296a 4607353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00295828
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602714 n_act=659 n_pre=643 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002208
n_activity=34457 dram_eff=0.2953
bk0: 292a 4607122i bk1: 284a 4607143i bk2: 268a 4607341i bk3: 248a 4607575i bk4: 268a 4607374i bk5: 284a 4606995i bk6: 296a 4606919i bk7: 288a 4607044i bk8: 304a 4607271i bk9: 348a 4606771i bk10: 324a 4607095i bk11: 316a 4607077i bk12: 284a 4607530i bk13: 292a 4607239i bk14: 292a 4607410i bk15: 292a 4607373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00292638
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602839 n_act=635 n_pre=619 n_req=1561 n_rd=4600 n_write=411 bw_util=0.002174
n_activity=33491 dram_eff=0.2992
bk0: 264a 4607526i bk1: 284a 4607247i bk2: 280a 4607281i bk3: 288a 4607159i bk4: 292a 4607040i bk5: 276a 4607218i bk6: 244a 4607359i bk7: 252a 4607261i bk8: 328a 4606995i bk9: 304a 4607028i bk10: 312a 4607193i bk11: 312a 4606987i bk12: 272a 4607486i bk13: 296a 4607250i bk14: 300a 4607368i bk15: 296a 4607331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00280684
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4609104 n_nop=4602760 n_act=641 n_pre=625 n_req=1583 n_rd=4660 n_write=418 bw_util=0.002203
n_activity=33839 dram_eff=0.3001
bk0: 248a 4607517i bk1: 276a 4607264i bk2: 252a 4607649i bk3: 268a 4607431i bk4: 280a 4607222i bk5: 288a 4607111i bk6: 328a 4606862i bk7: 288a 4606862i bk8: 328a 4607103i bk9: 356a 4606732i bk10: 312a 4607192i bk11: 336a 4606782i bk12: 280a 4607504i bk13: 272a 4607366i bk14: 268a 4607650i bk15: 280a 4607337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12307
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.95752
	minimum = 6
	maximum = 27
Network latency average = 6.95363
	minimum = 6
	maximum = 21
Slowest packet = 177611
Flit latency average = 6.44904
	minimum = 6
	maximum = 21
Slowest flit = 374622
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00139797
	minimum = 0.000930062 (at node 23)
	maximum = 0.00169999 (at node 40)
Accepted packet rate average = 0.00139797
	minimum = 0.000930062 (at node 23)
	maximum = 0.00169999 (at node 40)
Injected flit rate average = 0.00210653
	minimum = 0.00113094 (at node 23)
	maximum = 0.00306756 (at node 35)
Accepted flit rate average= 0.00210653
	minimum = 0.00165924 (at node 23)
	maximum = 0.00285166 (at node 14)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5121 (9 samples)
	minimum = 6 (9 samples)
	maximum = 84 (9 samples)
Network latency average = 9.2843 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64.8889 (9 samples)
Flit latency average = 9.02388 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0224691 (9 samples)
	minimum = 0.0186507 (9 samples)
	maximum = 0.0411466 (9 samples)
Accepted packet rate average = 0.0224691 (9 samples)
	minimum = 0.0186507 (9 samples)
	maximum = 0.0411466 (9 samples)
Injected flit rate average = 0.0337512 (9 samples)
	minimum = 0.0200564 (9 samples)
	maximum = 0.0652183 (9 samples)
Accepted flit rate average = 0.0337512 (9 samples)
	minimum = 0.0261448 (9 samples)
	maximum = 0.0658068 (9 samples)
Injected packet size average = 1.50211 (9 samples)
Accepted packet size average = 1.50211 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 51 sec (1971 sec)
gpgpu_simulation_rate = 21726 (inst/sec)
gpgpu_simulation_rate = 2285 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7803
gpu_sim_insn = 4498644
gpu_ipc =     576.5275
gpu_tot_sim_cycle = 4734345
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.9952
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14490
partiton_reqs_in_parallel = 171666
partiton_reqs_in_parallel_total    = 54608597
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5708
partiton_reqs_in_parallel_util = 171666
partiton_reqs_in_parallel_util_total    = 54608597
gpu_sim_cycle_parition_util = 7803
gpu_tot_sim_cycle_parition_util    = 2482218
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     287.9233 GB/Sec
L2_BW_total  =       3.0345 GB/Sec
gpu_total_sim_rate=23624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1178, 1349, 1441, 1312, 1385, 1163, 1660, 1193, 1416, 1561, 1193, 1193, 1440, 1178, 1193, 1223, 1402, 1261, 1101, 1116, 1101, 1086, 1071, 1235, 1573, 1479, 1116, 1116, 1101, 1071, 1146, 1288, 996, 1192, 1156, 1103, 1130, 1204, 1245, 1204, 996, 1452, 1011, 1356, 1212, 1602, 1156, 981, 1456, 944, 944, 1032, 929, 959, 959, 959, 1126, 1085, 929, 929, 929, 959, 929, 1322, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1445
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385205	W0_Idle:96976012	W0_Scoreboard:32804958	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 911 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4734344 
mrq_lat_table:11811 	300 	344 	3768 	660 	396 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128731 	17339 	112 	1 	908 	132 	2576 	1265 	37 	85 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	90761 	1966 	1940 	5561 	44193 	1787 	90 	50 	0 	908 	132 	2576 	1273 	29 	85 	214 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102262 	11167 	3864 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	21980 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	665 	75 	3 	3 	9 	6 	20 	18 	10 	15 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    216924    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    219586    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    219265    242715    275627    236182    270045    216702    466819    485654    747175 
dram[3]:    264056    248262    218568    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    216846 
dram[4]:    235702    306908    271712    301586    216969    238850    238806    293141    349571    434620    289887    446124    381675    219922    252585    215817 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    217039    216702    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    215140    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    217332    216491    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    218275    237370    239071    217681    216630    267354    216433    236979    230841    579987    584718    264651    215528    268329    278163    231577 
dram[9]:    216326    218392    239255    216939    335491    471074    291452    217624    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    222505    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.148936  2.485714  2.357143  2.645161  2.605263  2.104167  2.173913  2.421053  2.304348  2.211539  2.583333  2.510638  2.675676  2.864865  2.787879  3.062500 
dram[1]:  2.069767  2.250000  2.444444  2.416667  2.093023  2.324324  2.302325  2.285714  2.422222  2.409091  2.404255  2.705882  3.031250  2.742857  3.088235  3.428571 
dram[2]:  1.961538  2.484848  2.000000  2.066667  2.219512  2.106383  2.122449  2.307692  2.536585  2.265306  2.627907  2.450000  3.062500  3.133333  2.962963  2.968750 
dram[3]:  2.060000  2.105263  2.105263  2.100000  2.020000  2.260870  2.162791  2.230769  2.700000  2.236364  2.558140  2.500000  2.564103  2.800000  2.700000  2.939394 
dram[4]:  2.341463  2.400000  2.041667  2.073171  2.257143  2.136364  2.238095  2.311111  2.365854  2.204545  2.479167  2.642857  3.666667  3.344828  2.710526  2.628572 
dram[5]:  2.243902  2.217391  2.000000  2.542857  2.081633  2.783784  2.363636  2.184211  2.367347  2.325000  2.681818  2.657895  2.714286  2.609756  2.622222  2.789474 
dram[6]:  2.421053  2.250000  2.404762  2.081081  2.583333  2.187500  2.243902  2.150943  2.169811  2.392157  2.441860  2.200000  2.756098  3.032258  2.902439  2.969697 
dram[7]:  2.264706  2.309524  2.162162  2.275000  1.983607  2.184211  2.205128  2.227273  2.542857  2.386364  2.500000  2.413043  2.810811  3.125000  2.609756  2.685714 
dram[8]:  2.086957  2.186047  2.069767  2.484848  1.977273  2.173913  2.170213  2.209302  2.380952  2.230769  2.511628  2.634146  2.909091  2.631579  3.000000  3.322581 
dram[9]:  2.588235  2.317073  2.136364  2.086957  2.166667  2.341463  2.297297  2.457143  2.282609  2.222222  2.404762  2.916667  2.787879  2.942857  2.944444  2.916667 
dram[10]:  2.666667  2.139535  2.135135  2.200000  2.200000  2.536585  2.361702  2.170213  2.355556  2.428571  2.452381  2.511111  3.096774  2.764706  3.172414  2.939394 
average row locality = 17375/7159 = 2.427015
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        34        29 
dram[6]:        23        22        29        16        24        29        23        31        30        33        22        24        31        25        34        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        31        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        29        26        26        25        27 
total reads: 4464
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      10886      8066      2355      1957      4753      2588      2702      3774      4164      5488      7834      6392     18500     11792     10314     16012
dram[1]:       8075     10702      2741      1815      3281      5889      6741      1262      6845      7407      9179     10154     15077     12371      7546      9056
dram[2]:       8114      5714      7881      3191      3399      8912      6196      3963      4053      7423      9751     11610     14049     14209     17820     18792
dram[3]:       9309      9627      6060      4391      4536      1619      5025      3985      4251      6616      6035      8811     15355     12928     12295     14796
dram[4]:      10310      5915      6716      2775      2591      7207      4146      1271      7951      4483      8919     12047     14392     10484     11125     10974
dram[5]:       6548      8340      1380      4261      4645      1090      1869      1537      3675      5029      8094     12698     13943     17646     14289     12591
dram[6]:       6924      5413      5009      8815      5285     11198      2930      3530      3950      4599      6872     15459     11459     13611     13760     10719
dram[7]:       6493      4945      2550      3983      4750      2349      6998      1981      5942      8920      9774     17822     13871     13676     12287     14541
dram[8]:       6079     15446      4184      1474      1392      7236      6176      6726      7815      6258     10937      6340     21178     16381     15904     11927
dram[9]:       9417      8176      4115      2939      1190      1241      1798      1433      5736      9515      7631      8683     11926     11467     13018     11726
dram[10]:       4715      6788      1510      5533      5593      6113      3227      2453      7139     15945      8430      6967     12624      9907     10747     10125
maximum mf latency per bank:
dram[0]:     256775    239377     71272     52123    256808     84262    133690    133699     19295    133674    256521     73384    256377    256381    133488    256700
dram[1]:     133685    239089    128582     47699    133694    133716    256712       492    256587    220607    248804    256421    256741    239342     18301     71193
dram[2]:     239023     18175    213550    133734     98251    256769    256867     90151     10607    220688    220585    220692    220215    256720    256695    256704
dram[3]:     257915    133683    111890    111851    193082     32575    133697    220673     31713    171042     29421    133647    256816    220299    256645    256266
dram[4]:     256754     25583    240381    111592     90332    256664    256860       526    220657     19332    256386    256725    256359     71416    256703    133645
dram[5]:     133690    238929      6771    256746    256760       441     68354      3448     10607     33081    133705    256530    220351    256744    256641    239428
dram[6]:     111958     18183    239179    213540    239282    256657     73658    256778     33049    133649     71273    256524    143804    256488    256341    133682
dram[7]:      32510     18197     47784    111589    256717     73585    256704     32761     90309    256541    256530    256817    256818    256736    256386    257910
dram[8]:     133774    256859    133663       366       460    256748    220655    239317    239420    239305    256429     32704    112958    256814    256661    239300
dram[9]:     133722    256765    133711    111515       402       418     32618       501    133680    230458    112944    133721    133687    220347    256248    180433
dram[10]:      18175    111948       364    258751    256759    256774    133698     90165    239460    256749    133612    133634    220297     32772    133713    133712
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617121 n_act=658 n_pre=642 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002237
n_activity=34552 dram_eff=0.2993
bk0: 296a 4621583i bk1: 252a 4621815i bk2: 288a 4621757i bk3: 244a 4622152i bk4: 280a 4621811i bk5: 288a 4621485i bk6: 288a 4621462i bk7: 268a 4621611i bk8: 320a 4621605i bk9: 332a 4621183i bk10: 360a 4621287i bk11: 352a 4621234i bk12: 292a 4621770i bk13: 312a 4621614i bk14: 276a 4621977i bk15: 288a 4621772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00313198
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617420 n_act=619 n_pre=603 n_req=1539 n_rd=4548 n_write=402 bw_util=0.002141
n_activity=33565 dram_eff=0.295
bk0: 256a 4621830i bk1: 272a 4621788i bk2: 256a 4621982i bk3: 256a 4621975i bk4: 272a 4621817i bk5: 260a 4621918i bk6: 288a 4621572i bk7: 280a 4621557i bk8: 324a 4621577i bk9: 324a 4621515i bk10: 340a 4621520i bk11: 288a 4621771i bk12: 280a 4621944i bk13: 288a 4621729i bk14: 292a 4621968i bk15: 272a 4622003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617262 n_act=644 n_pre=628 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002188
n_activity=33550 dram_eff=0.3015
bk0: 304a 4621458i bk1: 248a 4622039i bk2: 268a 4621790i bk3: 292a 4621690i bk4: 268a 4621801i bk5: 300a 4621497i bk6: 300a 4621360i bk7: 272a 4621601i bk8: 324a 4621683i bk9: 336a 4621204i bk10: 344a 4621509i bk11: 308a 4621620i bk12: 292a 4621960i bk13: 284a 4621833i bk14: 256a 4622291i bk15: 292a 4621884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00285838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617100 n_act=674 n_pre=658 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002232
n_activity=35030 dram_eff=0.2946
bk0: 304a 4621470i bk1: 244a 4621887i bk2: 256a 4621979i bk3: 264a 4621921i bk4: 300a 4621568i bk5: 308a 4621552i bk6: 276a 4621700i bk7: 252a 4621713i bk8: 316a 4621739i bk9: 372a 4621082i bk10: 328a 4621569i bk11: 316a 4621633i bk12: 300a 4621805i bk13: 320a 4621514i bk14: 308a 4621727i bk15: 296a 4621877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00281102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617341 n_act=632 n_pre=616 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002164
n_activity=33270 dram_eff=0.3008
bk0: 288a 4621722i bk1: 256a 4621983i bk2: 300a 4621654i bk3: 272a 4621894i bk4: 236a 4622080i bk5: 292a 4621625i bk6: 272a 4621609i bk7: 288a 4621418i bk8: 292a 4621767i bk9: 300a 4621503i bk10: 368a 4621371i bk11: 340a 4621423i bk12: 260a 4622252i bk13: 280a 4621958i bk14: 304a 4621800i bk15: 272a 4621760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617031 n_act=669 n_pre=653 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002266
n_activity=35435 dram_eff=0.2957
bk0: 268a 4621819i bk1: 296a 4621585i bk2: 292a 4621579i bk3: 264a 4621988i bk4: 304a 4621594i bk5: 276a 4621751i bk6: 300a 4621429i bk7: 256a 4621670i bk8: 352a 4621452i bk9: 292a 4621725i bk10: 360a 4621515i bk11: 316a 4621578i bk12: 280a 4621994i bk13: 316a 4621605i bk14: 336a 4621487i bk15: 308a 4621652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00309348
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4616958 n_act=678 n_pre=662 n_req=1640 n_rd=4872 n_write=422 bw_util=0.00229
n_activity=35838 dram_eff=0.2954
bk0: 276a 4621910i bk1: 272a 4621745i bk2: 288a 4621734i bk3: 244a 4621960i bk4: 276a 4621933i bk5: 304a 4621427i bk6: 276a 4621709i bk7: 332a 4621130i bk8: 340a 4621298i bk9: 356a 4621151i bk10: 332a 4621591i bk11: 344a 4621230i bk12: 328a 4621636i bk13: 276a 4621911i bk14: 340a 4621611i bk15: 288a 4621729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00308461
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617250 n_act=651 n_pre=635 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002187
n_activity=34159 dram_eff=0.296
bk0: 232a 4622106i bk1: 284a 4621634i bk2: 244a 4622026i bk3: 268a 4621761i bk4: 352a 4621123i bk5: 252a 4621870i bk6: 264a 4621704i bk7: 284a 4621638i bk8: 276a 4622004i bk9: 316a 4621482i bk10: 356a 4621445i bk11: 340a 4621341i bk12: 300a 4621796i bk13: 288a 4621734i bk14: 312a 4621621i bk15: 296a 4621841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00294901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617202 n_act=659 n_pre=643 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002201
n_activity=34457 dram_eff=0.2953
bk0: 292a 4621610i bk1: 284a 4621631i bk2: 268a 4621829i bk3: 248a 4622063i bk4: 268a 4621862i bk5: 284a 4621483i bk6: 296a 4621407i bk7: 288a 4621532i bk8: 304a 4621759i bk9: 348a 4621259i bk10: 324a 4621583i bk11: 316a 4621565i bk12: 284a 4622018i bk13: 292a 4621727i bk14: 292a 4621898i bk15: 292a 4621861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00291721
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617327 n_act=635 n_pre=619 n_req=1561 n_rd=4600 n_write=411 bw_util=0.002168
n_activity=33491 dram_eff=0.2992
bk0: 264a 4622014i bk1: 284a 4621735i bk2: 280a 4621769i bk3: 288a 4621647i bk4: 292a 4621528i bk5: 276a 4621706i bk6: 244a 4621847i bk7: 252a 4621749i bk8: 328a 4621483i bk9: 304a 4621516i bk10: 312a 4621681i bk11: 312a 4621475i bk12: 272a 4621974i bk13: 296a 4621738i bk14: 300a 4621856i bk15: 296a 4621819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00279804
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4623592 n_nop=4617248 n_act=641 n_pre=625 n_req=1583 n_rd=4660 n_write=418 bw_util=0.002197
n_activity=33839 dram_eff=0.3001
bk0: 248a 4622005i bk1: 276a 4621752i bk2: 252a 4622137i bk3: 268a 4621919i bk4: 280a 4621710i bk5: 288a 4621599i bk6: 328a 4621350i bk7: 288a 4621350i bk8: 328a 4621591i bk9: 356a 4621220i bk10: 312a 4621680i bk11: 336a 4621270i bk12: 280a 4621992i bk13: 272a 4621854i bk14: 268a 4622138i bk15: 280a 4621825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00281491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12307
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.8589
	minimum = 6
	maximum = 586
Network latency average = 35.6619
	minimum = 6
	maximum = 338
Slowest packet = 258515
Flit latency average = 40.589
	minimum = 6
	maximum = 337
Slowest flit = 395491
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0607574
	minimum = 0.0458827 (at node 27)
	maximum = 0.306889 (at node 44)
Accepted packet rate average = 0.0607574
	minimum = 0.0458827 (at node 27)
	maximum = 0.306889 (at node 44)
Injected flit rate average = 0.0911362
	minimum = 0.0753605 (at node 27)
	maximum = 0.330663 (at node 44)
Accepted flit rate average= 0.0911362
	minimum = 0.0622877 (at node 27)
	maximum = 0.590003 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8468 (10 samples)
	minimum = 6 (10 samples)
	maximum = 134.2 (10 samples)
Network latency average = 11.9221 (10 samples)
	minimum = 6 (10 samples)
	maximum = 92.2 (10 samples)
Flit latency average = 12.1804 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.026298 (10 samples)
	minimum = 0.0213739 (10 samples)
	maximum = 0.0677208 (10 samples)
Accepted packet rate average = 0.026298 (10 samples)
	minimum = 0.0213739 (10 samples)
	maximum = 0.0677208 (10 samples)
Injected flit rate average = 0.0394897 (10 samples)
	minimum = 0.0255868 (10 samples)
	maximum = 0.0917628 (10 samples)
Accepted flit rate average = 0.0394897 (10 samples)
	minimum = 0.0297591 (10 samples)
	maximum = 0.118226 (10 samples)
Injected packet size average = 1.50163 (10 samples)
Accepted packet size average = 1.50163 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 23 sec (2003 sec)
gpgpu_simulation_rate = 23624 (inst/sec)
gpgpu_simulation_rate = 2363 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 994131
gpu_sim_insn = 5750033
gpu_ipc =       5.7840
gpu_tot_sim_cycle = 5955698
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.9109
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 2087
gpu_stall_icnt2sh    = 40935
partiton_reqs_in_parallel = 21868994
partiton_reqs_in_parallel_total    = 54780263
partiton_level_parallism =      21.9981
partiton_level_parallism_total  =      12.8699
partiton_reqs_in_parallel_util = 21868994
partiton_reqs_in_parallel_util_total    = 54780263
gpu_sim_cycle_parition_util = 994131
gpu_tot_sim_cycle_parition_util    = 2490021
partiton_level_parallism_util =      21.9981
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      20.8520 GB/Sec
L2_BW_total  =       5.8928 GB/Sec
gpu_total_sim_rate=16435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1293, 1878, 2104, 1950, 2387, 2111, 2235, 2251, 2366, 2095, 1753, 1791, 2237, 1984, 1884, 1546, 2736, 2163, 1818, 1834, 1506, 1462, 1772, 1806, 2253, 2028, 1413, 1689, 1962, 1476, 1380, 1521, 1546, 1542, 1663, 1585, 1405, 1513, 2158, 1986, 1751, 2205, 1126, 1666, 1721, 2564, 1665, 1096, 1893, 1236, 1184, 1582, 1221, 1409, 1473, 1303, 1656, 1313, 1143, 1365, 998, 1369, 998, 1613, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 163530
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 157113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1531
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:422126	W0_Idle:107096740	W0_Scoreboard:77556420	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 386 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1711 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5955660 
mrq_lat_table:23821 	534 	704 	7198 	2011 	1130 	791 	532 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336523 	25185 	155 	1 	919 	189 	2722 	1494 	453 	147 	2316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	276214 	16197 	8536 	6751 	52263 	1922 	96 	50 	0 	919 	189 	2722 	1523 	424 	147 	2316 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232140 	30676 	12420 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	82491 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1010 	78 	5 	5 	12 	10 	27 	23 	15 	17 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    217332    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.325301  2.376471  2.241379  2.310345  2.400000  2.134021  2.070707  2.333333  2.241758  2.076923  2.265957  2.269231  2.511905  2.460674  2.392857  2.471264 
dram[1]:  2.121212  2.260417  2.209302  2.275862  2.364706  2.465116  2.193182  2.359550  2.262626  2.215686  2.117647  2.511628  2.415584  2.344445  2.662500  2.548780 
dram[2]:  2.215054  2.293478  2.000000  2.154639  2.329545  2.163461  2.263158  2.329545  2.301075  2.153153  2.195876  2.237624  2.437500  2.642857  2.714286  2.500000 
dram[3]:  2.213592  2.144444  2.417583  2.010417  2.224490  2.206897  2.430233  2.108696  2.336735  2.285714  2.385417  2.291667  2.500000  2.519480  2.500000  2.662500 
dram[4]:  2.186813  2.280000  2.133333  2.120879  2.345238  2.090909  2.130000  2.200000  2.275862  2.274725  2.215054  2.271739  2.842105  2.452381  2.454545  2.408602 
dram[5]:  2.305882  2.261364  2.177778  2.395349  2.400000  2.512500  2.097826  2.126316  2.215686  2.262626  2.340425  2.281250  2.366667  2.451613  2.469136  2.678571 
dram[6]:  2.376344  2.207921  2.268817  2.049020  2.290698  2.088889  2.260000  2.198020  2.070796  2.169811  2.233010  2.223301  2.464286  2.844156  2.344828  2.465909 
dram[7]:  2.197675  2.202247  2.112360  2.337079  2.116505  2.404494  2.318182  2.280899  2.195876  2.343750  2.287234  2.240385  2.363636  2.371134  2.650000  2.519480 
dram[8]:  2.152174  2.313953  2.106796  2.285714  2.178218  2.168421  2.333333  2.151515  2.382979  2.153846  2.211539  2.400000  2.298969  2.290323  2.542169  2.676056 
dram[9]:  2.480520  2.404762  2.193182  2.132530  2.263158  2.098039  2.597561  2.285714  2.182796  2.009434  2.369565  2.397727  2.410526  2.270000  2.433333  2.595238 
dram[10]:  2.461539  2.186047  2.261905  2.061856  2.159575  2.238095  2.279570  2.322581  2.192308  2.308511  2.379310  2.287234  2.532468  2.488372  2.588235  2.475610 
average row locality = 36839/16002 = 2.302150
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       150       144       149       151       153       150       155       152       154       157       169       156       159       147       158 
dram[1]:       155       164       142       149       151       160       140       155       160       164       158       158       137       154       158       150 
dram[2]:       159       158       140       156       153       169       159       157       152       173       157       167       143       162       157       152 
dram[3]:       173       142       166       147       167       142       159       141       165       166       170       160       149       144       142       158 
dram[4]:       150       129       147       150       144       158       157       146       143       150       151       153       160       150       160       166 
dram[5]:       149       153       148       157       162       150       143       153       168       161       161       155       155       168       151       169 
dram[6]:       171       168       159       158       142       138       171       165       167       166       170       166       153       160       149       160 
dram[7]:       142       147       140       156       163       158       153       155       160       166       160       169       153       168       158       146 
dram[8]:       150       154       165       146       167       155       156       158       169       163       165       149       160       155       157       141 
dram[9]:       147       151       146       132       162       162       159       153       146       156       161       155       164       164       163       159 
dram[10]:       146       142       142       152       149       139       160       162       165       160       152       157       145       156       159       149 
total reads: 27306
bank skew: 173/129 = 1.34
chip skew: 2563/2414 = 1.06
number of total write accesses:
dram[0]:        50        52        51        52        53        54        55        55        52        62        56        67        55        60        54        57 
dram[1]:        55        53        48        49        50        52        53        55        64        62        58        58        49        57        55        59 
dram[2]:        47        53        44        53        52        56        56        48        62        66        56        59        52        60        52        48 
dram[3]:        55        51        54        46        51        50        50        53        64        58        59        60        51        50        53        55 
dram[4]:        49        42        45        43        53        49        56        52        55        57        55        56        56        56        56        58 
dram[5]:        47        46        48        49        54        51        50        49        58        63        59        64        58        60        49        56 
dram[6]:        50        55        52        51        55        50        55        57        67        64        60        63        54        59        55        57 
dram[7]:        47        49        48        52        55        56        51        48        53        59        55        64        55        62        54        48 
dram[8]:        48        45        52        46        53        51        54        55        55        61        65        55        63        58        54        49 
dram[9]:        44        51        47        45        53        52        54        55        57        57        57        56        65        63        56        59 
dram[10]:        46        46        48        48        54        49        52        54        63        57        55        58        50        58        61        54 
total reads: 9533
bank skew: 67/42 = 1.60
chip skew: 904/838 = 1.08
average mf latency per bank:
dram[0]:      13836     18949     10604     16825     13676     13485     19463     14643     21175     13325     20858     14904     20605     17399     23964     22710
dram[1]:      14160     18774     18047     13421      8140     16517      9240     18752     17114     14046     16887     19420     17985     17353     16951     15098
dram[2]:      18724     16703     13983     12906     14950     17609     23238     20308     17567     17841     20563     21138     17964     19869     22175     22451
dram[3]:      17648     12977     16007     11852     15282     12451     17270     15771     13257     19392     15220     17221     15357     18110     18549     21652
dram[4]:      16375     13386     16226     15156     15392     14321     16242     18600     21951     14686     15462     22309     27768     17634     20850     23338
dram[5]:      19672     21428     19562     11719      9428     16137     10061     15939     17984     14955     15262     16973     18530     18436     15961     19244
dram[6]:      16662     19724     14758     17309     14738     14864     16637     12630     16673     14175     17750     17108     16779     20529     25939     16374
dram[7]:      17500     15175     10881     12898     10816     11244     16199     19634     14636     16871     16334     17990     21647     20238     18892     18528
dram[8]:      16712     28598     13730     13889     20015     17018     17055     20565     19959     14992     16019     12306     22742     23181     21613     18977
dram[9]:      20071     16231     14883     15892     18500     14310      9306     19404     16863     21062     20673     13432     18450     19594     20395     20808
dram[10]:      17180     18580     10517      9538     12074     17011     17494     16204     17078     23995     20315     13450     16127     20530     21661     22671
maximum mf latency per bank:
dram[0]:     256775    239377    234123    234263    256808    234310    234116    234135    224320    234057    256521    234045    256377    256381    234175    256700
dram[1]:     234175    239089    234182    234138    202124    234137    256712    234152    256587    234081    248804    256421    256741    239342    234084    234113
dram[2]:     239023    234137    234152    224294    234142    256769    256867    234105    234111    234164    234174    234181    234278    256720    256695    256704
dram[3]:     257915    234005    234111    234119    234062    234112    234187    234057    234074    234127    234147    234138    256816    234120    256645    256266
dram[4]:     256754    234211    240381    234054    224421    256664    256860    234124    234179    234148    256386    256725    256359    234148    256703    234231
dram[5]:     234150    238929    234397    256746    256760    224293    234087    234097    234043    234011    234028    256530    234277    256744    256641    239428
dram[6]:     234133    234269    239179    234128    239282    256657    234135    256778    224335    234068    234129    256524    234190    256488    256341    233916
dram[7]:     234120    234233    234129    233995    256717    224326    256704    234085    234026    256541    256530    256817    256818    256736    256386    257910
dram[8]:     234261    256859    234187    234225    234364    256748    234100    239317    239420    239305    256429    234120    234183    256814    256661    239300
dram[9]:     234259    256765    234206    234015    234186    234239    234117    234186    234083    230458    234064    234098    234173    234316    256248    234035
dram[10]:     234230    234314    234109    258751    256759    256774    234187    234060    239460    256749    234153    234107    234327    234324    234191    234163
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455684 n_act=1451 n_pre=1435 n_req=3332 n_rd=9788 n_write=1188 bw_util=0.003393
n_activity=63801 dram_eff=0.3441
bk0: 572a 6465010i bk1: 600a 6464309i bk2: 576a 6464193i bk3: 596a 6464002i bk4: 604a 6463875i bk5: 612a 6463712i bk6: 600a 6464051i bk7: 620a 6463827i bk8: 608a 6464433i bk9: 616a 6463550i bk10: 628a 6463593i bk11: 676a 6462860i bk12: 624a 6463882i bk13: 636a 6463902i bk14: 588a 6464391i bk15: 632a 6464172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0097064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455661 n_act=1434 n_pre=1418 n_req=3332 n_rd=9820 n_write=1213 bw_util=0.003411
n_activity=63627 dram_eff=0.3468
bk0: 620a 6464375i bk1: 656a 6464002i bk2: 568a 6464381i bk3: 596a 6463894i bk4: 604a 6464768i bk5: 640a 6464078i bk6: 560a 6464745i bk7: 620a 6463690i bk8: 640a 6463832i bk9: 656a 6463166i bk10: 632a 6463652i bk11: 632a 6463874i bk12: 548a 6464723i bk13: 616a 6463370i bk14: 632a 6464425i bk15: 600a 6464182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00807089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455416 n_act=1472 n_pre=1456 n_req=3378 n_rd=10056 n_write=1146 bw_util=0.003463
n_activity=63962 dram_eff=0.3503
bk0: 636a 6463927i bk1: 632a 6463371i bk2: 560a 6464507i bk3: 624a 6463060i bk4: 612a 6464265i bk5: 676a 6463204i bk6: 636a 6463561i bk7: 628a 6463368i bk8: 608a 6463551i bk9: 692a 6462252i bk10: 628a 6463555i bk11: 668a 6463220i bk12: 572a 6464386i bk13: 648a 6463741i bk14: 628a 6464712i bk15: 608a 6464065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0113897
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455576 n_act=1446 n_pre=1430 n_req=3351 n_rd=9964 n_write=1130 bw_util=0.00343
n_activity=64621 dram_eff=0.3434
bk0: 692a 6463434i bk1: 568a 6464367i bk2: 664a 6463739i bk3: 588a 6464202i bk4: 668a 6463825i bk5: 568a 6463891i bk6: 636a 6464686i bk7: 564a 6463939i bk8: 660a 6462989i bk9: 664a 6463151i bk10: 680a 6463877i bk11: 640a 6463412i bk12: 596a 6464318i bk13: 576a 6464482i bk14: 568a 6464736i bk15: 632a 6463812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00930343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455983 n_act=1424 n_pre=1408 n_req=3252 n_rd=9656 n_write=1075 bw_util=0.003317
n_activity=62389 dram_eff=0.344
bk0: 600a 6464535i bk1: 516a 6465372i bk2: 588a 6464753i bk3: 600a 6464637i bk4: 576a 6464359i bk5: 632a 6463944i bk6: 628a 6463870i bk7: 584a 6464114i bk8: 572a 6464262i bk9: 600a 6464043i bk10: 604a 6464254i bk11: 612a 6463908i bk12: 640a 6464516i bk13: 600a 6464266i bk14: 640a 6464275i bk15: 664a 6463495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.00982326
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455526 n_act=1445 n_pre=1429 n_req=3364 n_rd=10012 n_write=1134 bw_util=0.003446
n_activity=64208 dram_eff=0.3472
bk0: 596a 6464622i bk1: 612a 6464116i bk2: 592a 6464123i bk3: 628a 6463867i bk4: 648a 6463405i bk5: 600a 6464391i bk6: 572a 6464155i bk7: 612a 6463568i bk8: 672a 6463286i bk9: 644a 6463392i bk10: 644a 6464301i bk11: 620a 6462893i bk12: 620a 6463655i bk13: 672a 6463405i bk14: 604a 6464890i bk15: 676a 6464220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0108456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455010 n_act=1527 n_pre=1511 n_req=3467 n_rd=10252 n_write=1246 bw_util=0.003554
n_activity=67494 dram_eff=0.3407
bk0: 684a 6463850i bk1: 672a 6463126i bk2: 636a 6463893i bk3: 632a 6463181i bk4: 568a 6464572i bk5: 552a 6464525i bk6: 684a 6463437i bk7: 660a 6463576i bk8: 668a 6462586i bk9: 664a 6462518i bk10: 680a 6463112i bk11: 664a 6463323i bk12: 612a 6464200i bk13: 640a 6463950i bk14: 596a 6463973i bk15: 640a 6463678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0106261
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455547 n_act=1455 n_pre=1439 n_req=3350 n_rd=9976 n_write=1129 bw_util=0.003433
n_activity=64267 dram_eff=0.3456
bk0: 568a 6464862i bk1: 588a 6463966i bk2: 560a 6464429i bk3: 624a 6464323i bk4: 652a 6463851i bk5: 632a 6463545i bk6: 612a 6463627i bk7: 620a 6463249i bk8: 640a 6463619i bk9: 664a 6463535i bk10: 640a 6463925i bk11: 676a 6462732i bk12: 612a 6464169i bk13: 672a 6462723i bk14: 632a 6464300i bk15: 584a 6464359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00976405
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455414 n_act=1481 n_pre=1465 n_req=3374 n_rd=10040 n_write=1146 bw_util=0.003458
n_activity=65498 dram_eff=0.3416
bk0: 600a 6464539i bk1: 616a 6464689i bk2: 660a 6463696i bk3: 584a 6464264i bk4: 668a 6463486i bk5: 620a 6463654i bk6: 624a 6464096i bk7: 632a 6463541i bk8: 676a 6463678i bk9: 652a 6463070i bk10: 660a 6463462i bk11: 596a 6464362i bk12: 640a 6463566i bk13: 620a 6463597i bk14: 628a 6464461i bk15: 564a 6464880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0101471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455592 n_act=1450 n_pre=1434 n_req=3351 n_rd=9920 n_write=1150 bw_util=0.003422
n_activity=63727 dram_eff=0.3474
bk0: 588a 6464735i bk1: 604a 6463982i bk2: 584a 6464683i bk3: 528a 6464232i bk4: 648a 6463644i bk5: 648a 6463471i bk6: 636a 6464084i bk7: 612a 6463615i bk8: 584a 6463690i bk9: 624a 6463238i bk10: 644a 6464080i bk11: 620a 6463558i bk12: 656a 6463325i bk13: 656a 6463378i bk14: 652a 6464063i bk15: 636a 6463844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.00985819
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469546 n_nop=6455872 n_act=1418 n_pre=1402 n_req=3288 n_rd=9740 n_write=1114 bw_util=0.003355
n_activity=62911 dram_eff=0.3451
bk0: 584a 6464798i bk1: 568a 6464825i bk2: 568a 6464950i bk3: 608a 6464471i bk4: 596a 6464532i bk5: 556a 6464216i bk6: 640a 6464176i bk7: 648a 6464177i bk8: 660a 6463387i bk9: 640a 6463876i bk10: 608a 6464221i bk11: 628a 6463897i bk12: 580a 6464584i bk13: 624a 6463958i bk14: 636a 6464008i bk15: 596a 6464489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00764258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1200, Miss_rate = 0.074, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1247, Miss_rate = 0.076, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1201, Miss_rate = 0.073, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1254, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1220, Miss_rate = 0.074, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1294, Miss_rate = 0.077, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1291, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1212, Miss_rate = 0.074, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1237, Miss_rate = 0.074, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1266, Miss_rate = 0.075, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1282, Miss_rate = 0.076, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1281, Miss_rate = 0.076, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1229, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1265, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1289, Miss_rate = 0.058, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1221, Miss_rate = 0.075, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1232, Miss_rate = 0.076, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1218, Miss_rate = 0.074, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 573, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27306
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12827
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.563
	minimum = 6
	maximum = 278
Network latency average = 9.53105
	minimum = 6
	maximum = 276
Slowest packet = 509846
Flit latency average = 8.95791
	minimum = 6
	maximum = 276
Slowest flit = 777029
Fragmentation average = 0.00112938
	minimum = 0
	maximum = 145
Injected packet rate average = 0.00439991
	minimum = 0.0031012 (at node 22)
	maximum = 0.00524881 (at node 34)
Accepted packet rate average = 0.00439991
	minimum = 0.0031012 (at node 22)
	maximum = 0.00524881 (at node 34)
Injected flit rate average = 0.00683363
	minimum = 0.00393912 (at node 22)
	maximum = 0.00976834 (at node 34)
Accepted flit rate average= 0.00683363
	minimum = 0.00565419 (at node 22)
	maximum = 0.00845714 (at node 9)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3665 (11 samples)
	minimum = 6 (11 samples)
	maximum = 147.273 (11 samples)
Network latency average = 11.7047 (11 samples)
	minimum = 6 (11 samples)
	maximum = 108.909 (11 samples)
Flit latency average = 11.8874 (11 samples)
	minimum = 6 (11 samples)
	maximum = 108.273 (11 samples)
Fragmentation average = 0.000102671 (11 samples)
	minimum = 0 (11 samples)
	maximum = 13.1818 (11 samples)
Injected packet rate average = 0.0243072 (11 samples)
	minimum = 0.0197127 (11 samples)
	maximum = 0.0620416 (11 samples)
Accepted packet rate average = 0.0243072 (11 samples)
	minimum = 0.0197127 (11 samples)
	maximum = 0.0620416 (11 samples)
Injected flit rate average = 0.036521 (11 samples)
	minimum = 0.0236189 (11 samples)
	maximum = 0.0843087 (11 samples)
Accepted flit rate average = 0.036521 (11 samples)
	minimum = 0.0275677 (11 samples)
	maximum = 0.108247 (11 samples)
Injected packet size average = 1.50247 (11 samples)
Accepted packet size average = 1.50247 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 49 sec (3229 sec)
gpgpu_simulation_rate = 16435 (inst/sec)
gpgpu_simulation_rate = 1844 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14619
gpu_sim_insn = 4715414
gpu_ipc =     322.5538
gpu_tot_sim_cycle = 6192467
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.3317
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 2228
gpu_stall_icnt2sh    = 41154
partiton_reqs_in_parallel = 321477
partiton_reqs_in_parallel_total    = 76649257
partiton_level_parallism =      21.9904
partiton_level_parallism_total  =      12.4297
partiton_reqs_in_parallel_util = 321477
partiton_reqs_in_parallel_util_total    = 76649257
gpu_sim_cycle_parition_util = 14619
gpu_tot_sim_cycle_parition_util    = 3484152
partiton_level_parallism_util =      21.9904
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     257.6525 GB/Sec
L2_BW_total  =       6.2758 GB/Sec
gpu_total_sim_rate=17537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1473, 2058, 2284, 2130, 2567, 2291, 2415, 2431, 2546, 2275, 1933, 1971, 2417, 2149, 2049, 1726, 2916, 2343, 1998, 2014, 1671, 1642, 1937, 1986, 2433, 2208, 1593, 1869, 2127, 1656, 1545, 1701, 1690, 1686, 1807, 1729, 1534, 1642, 2287, 2130, 1895, 2349, 1270, 1810, 1850, 2708, 1809, 1240, 2037, 1365, 1328, 1711, 1365, 1553, 1617, 1447, 1800, 1457, 1287, 1509, 1142, 1498, 1142, 1757, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 458374
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 451028
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2460
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:917082	W0_Idle:107170682	W0_Scoreboard:77613155	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 386 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1566 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6192466 
mrq_lat_table:24516 	551 	762 	7406 	2128 	1275 	916 	562 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371637 	29605 	254 	86 	940 	189 	2722 	1494 	453 	147 	2316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	279942 	17596 	9975 	14460 	73523 	5691 	375 	117 	69 	939 	189 	2722 	1523 	424 	147 	2316 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	239420 	31545 	12442 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	114059 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1039 	79 	5 	5 	12 	10 	27 	23 	15 	17 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        17        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        24        16        26        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        19        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        20        16        16        16        18        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        83        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        22        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    217332    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.325301  2.400000  2.241379  2.295455  2.383721  2.122449  2.070707  2.333333  2.373626  2.221154  2.389474  2.485714  2.541177  2.600000  2.400000  2.477273 
dram[1]:  2.141414  2.260417  2.209302  2.275862  2.364706  2.465116  2.193182  2.359550  2.485148  2.450980  2.310680  2.724138  2.423077  2.434783  2.666667  2.626506 
dram[2]:  2.215054  2.290323  2.000000  2.154639  2.329545  2.163461  2.263158  2.329545  2.489362  2.357143  2.340000  2.423077  2.587500  2.809524  2.717949  2.500000 
dram[3]:  2.213592  2.144444  2.417583  2.020833  2.224490  2.193182  2.430233  2.096774  2.574257  2.373737  2.606061  2.515464  2.567901  2.628205  2.506329  2.719512 
dram[4]:  2.173913  2.280000  2.133333  2.120879  2.329412  2.090909  2.130000  2.200000  2.400000  2.439560  2.281250  2.483871  2.935065  2.552941  2.511364  2.484210 
dram[5]:  2.305882  2.261364  2.177778  2.363636  2.400000  2.493827  2.097826  2.136842  2.427185  2.356436  2.515790  2.577320  2.527472  2.553191  2.469136  2.750000 
dram[6]:  2.382979  2.237624  2.268817  2.038835  2.290698  2.088889  2.260000  2.186275  2.236842  2.324074  2.452830  2.423077  2.494118  3.012658  2.359550  2.550562 
dram[7]:  2.197675  2.188889  2.112360  2.337079  2.116505  2.404494  2.318182  2.280899  2.316327  2.494845  2.404255  2.466667  2.395604  2.546392  2.641975  2.525641 
dram[8]:  2.152174  2.325581  2.106796  2.270588  2.176471  2.168421  2.318681  2.151515  2.526316  2.304762  2.415094  2.546512  3.356436  2.393617  2.583333  2.676056 
dram[9]:  2.480520  2.416667  2.193182  2.132530  2.263158  2.098039  2.597561  2.285714  2.322917  2.149533  2.473684  2.472528  2.597938  2.368932  2.439560  2.623529 
dram[10]:  2.487180  2.186047  2.282353  2.061856  2.135417  2.238095  2.279570  2.322581  2.361905  2.473684  2.494505  2.463158  2.602564  2.593023  2.593023  2.518072 
average row locality = 38234/16137 = 2.369338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       151       144       149       151       153       150       155       156       159       162       178       158       164       148       159 
dram[1]:       156       164       142       149       151       160       140       155       169       172       165       166       138       158       159       153 
dram[2]:       159       158       140       156       153       169       159       157       159       182       164       176       147       167       158       152 
dram[3]:       173       142       166       147       167       142       159       141       175       170       181       169       152       148       143       161 
dram[4]:       150       129       147       150       144       158       157       146       149       155       156       161       164       154       162       170 
dram[5]:       149       153       148       157       162       150       143       153       176       166       168       166       161       173       151       171 
dram[6]:       172       169       159       158       142       138       171       165       174       173       180       176       155       167       151       163 
dram[7]:       142       147       140       156       163       158       153       155       165       172       165       179       157       174       159       147 
dram[8]:       150       154       165       146       167       155       156       158       175       169       175       155       169       160       159       141 
dram[9]:       147       151       146       132       162       162       159       153       153       162       167       160       172       170       164       160 
dram[10]:       146       142       143       152       149       139       160       162       172       166       159       164       148       159       160       151 
total reads: 27759
bank skew: 182/129 = 1.41
chip skew: 2613/2452 = 1.07
number of total write accesses:
dram[0]:        50        53        51        53        54        55        55        55        60        72        65        83        58        70        56        59 
dram[1]:        56        53        48        49        50        52        53        55        82        78        73        71        51        66        57        65 
dram[2]:        47        55        44        53        52        56        56        48        75        82        70        76        60        69        54        48 
dram[3]:        55        51        54        47        51        51        50        54        85        65        77        75        56        57        55        62 
dram[4]:        50        42        45        43        54        49        56        52        67        67        63        70        62        63        59        66 
dram[5]:        47        46        48        51        54        52        50        50        74        72        71        84        69        67        49        60 
dram[6]:        52        57        52        52        55        50        55        58        81        78        80        76        57        71        59        64 
dram[7]:        47        50        48        52        55        56        51        48        62        70        61        80        61        73        55        50 
dram[8]:        48        46        52        47        55        51        55        55        65        73        81        64       170        65        58        49 
dram[9]:        44        52        47        45        53        52        54        55        70        68        68        65        80        74        58        63 
dram[10]:        48        46        51        48        56        49        52        54        76        69        68        70        55        64        63        58 
total reads: 10475
bank skew: 170/42 = 4.05
chip skew: 1034/908 = 1.14
average mf latency per bank:
dram[0]:      13962     18884     10729     16856     13764     13572     19633     14813     20199     12650     19796     13669     20304     16459     23789     22565
dram[1]:      14156     18898     18174     13541      8306     16668      9424     18922     15456     12886     15548     17912     17916     16531     16887     14645
dram[2]:      18853     16674     14109     13022     15102     17751     23397     20486     16259     16328     18915     19148     17114     18863     22035     22628
dram[3]:      17754     13115     16124     11928     15430     12551     17438     15879     11884     18710     13708     15730     14952     17323     18450     20850
dram[4]:      16412     13529     16356     15293     15489     14484     16413     18779     20358     13921     14771     20404     26701     16913     20541     22305
dram[5]:      19803     21557     19686     11724      9584     16230     10243     16039     16443     14263     14269     15078     17326     17669     16148     18905
dram[6]:      16552     19583     14876     17351     14899     15036     16790     12731     15477     13174     15916     15759     16562     19061     25375     15827
dram[7]:      17637     15233     11010     13016     10963     11388     16387     19814     13943     15880     15766     16379     20850     19019     18901     18443
dram[8]:      16868     28597     13868     13961     20007     17191     17185     20766     18888     14125     14626     11723     20461     22154     21225     19201
dram[9]:      20214     16282     15022     16051     18654     14466      9485     19595     15596     19750     19396     12816     16942     18395     20290     20513
dram[10]:      17141     18720     10436      9671     12125     17193     17672     16367     15916     22378     18742     12557     15679     19864     21532     22186
maximum mf latency per bank:
dram[0]:     256775    239377    234123    234263    256808    234310    234116    234135    224320    234057    256521    234045    256377    256381    234175    256700
dram[1]:     234175    239089    234182    234138    202124    234137    256712    234152    256587    234081    248804    256421    256741    239342    234084    234113
dram[2]:     239023    234137    234152    224294    234142    256769    256867    234105    234111    234164    234174    234181    234278    256720    256695    256704
dram[3]:     257915    234005    234111    234119    234062    234112    234187    234057    234074    234127    234147    234138    256816    234120    256645    256266
dram[4]:     256754    234211    240381    234054    224421    256664    256860    234124    234179    234148    256386    256725    256359    234148    256703    234231
dram[5]:     234150    238929    234397    256746    256760    224293    234087    234097    234043    234011    234028    256530    234277    256744    256641    239428
dram[6]:     234133    234269    239179    234128    239282    256657    234135    256778    224335    234068    234129    256524    234190    256488    256341    233916
dram[7]:     234120    234233    234129    233995    256717    224326    256704    234085    234026    256541    256530    256817    256818    256736    256386    257910
dram[8]:     234261    256859    234187    234225    234364    256748    234100    239317    239420    239305    256429    234120    234183    256814    256661    239300
dram[9]:     234259    256765    234206    234015    234186    234239    234117    234186    234083    230458    234064    234098    234173    234316    256248    234035
dram[10]:     234230    234314    234109    258751    256759    256774    234187    234060    239460    256749    234153    234107    234327    234324    234191    234163
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482605 n_act=1460 n_pre=1444 n_req=3429 n_rd=9920 n_write=1261 bw_util=0.003442
n_activity=65074 dram_eff=0.3436
bk0: 572a 6492152i bk1: 604a 6491436i bk2: 576a 6491339i bk3: 596a 6491108i bk4: 604a 6490981i bk5: 612a 6490819i bk6: 600a 6491191i bk7: 620a 6490968i bk8: 624a 6491421i bk9: 636a 6490487i bk10: 648a 6490572i bk11: 712a 6489746i bk12: 632a 6490961i bk13: 656a 6490900i bk14: 592a 6491496i bk15: 636a 6491265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00994691
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482528 n_act=1443 n_pre=1427 n_req=3456 n_rd=9988 n_write=1304 bw_util=0.003476
n_activity=65180 dram_eff=0.3465
bk0: 624a 6491490i bk1: 656a 6491145i bk2: 568a 6491524i bk3: 596a 6491038i bk4: 604a 6491912i bk5: 640a 6491223i bk6: 560a 6491891i bk7: 620a 6490836i bk8: 676a 6490554i bk9: 688a 6490001i bk10: 660a 6490537i bk11: 664a 6490754i bk12: 552a 6491818i bk13: 632a 6490355i bk14: 636a 6491528i bk15: 612a 6491227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00896826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482279 n_act=1482 n_pre=1466 n_req=3501 n_rd=10224 n_write=1239 bw_util=0.003529
n_activity=65459 dram_eff=0.3502
bk0: 636a 6491068i bk1: 632a 6490479i bk2: 560a 6491649i bk3: 624a 6490204i bk4: 612a 6491410i bk5: 676a 6490350i bk6: 636a 6490708i bk7: 628a 6490517i bk8: 636a 6490383i bk9: 728a 6488987i bk10: 656a 6490430i bk11: 704a 6490037i bk12: 588a 6491412i bk13: 668a 6490752i bk14: 632a 6491813i bk15: 608a 6491204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.0122155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482407 n_act=1461 n_pre=1445 n_req=3481 n_rd=10144 n_write=1233 bw_util=0.003502
n_activity=66475 dram_eff=0.3423
bk0: 692a 6490575i bk1: 568a 6491509i bk2: 664a 6490882i bk3: 588a 6491339i bk4: 668a 6490970i bk5: 568a 6491003i bk6: 636a 6491833i bk7: 564a 6491053i bk8: 700a 6489703i bk9: 680a 6490118i bk10: 724a 6490654i bk11: 676a 6490297i bk12: 608a 6491362i bk13: 592a 6491523i bk14: 572a 6491840i bk15: 644a 6490841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00994553
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482864 n_act=1437 n_pre=1421 n_req=3360 n_rd=9808 n_write=1160 bw_util=0.003376
n_activity=63922 dram_eff=0.3432
bk0: 600a 6491643i bk1: 516a 6492512i bk2: 588a 6491895i bk3: 600a 6491779i bk4: 576a 6491471i bk5: 632a 6491091i bk6: 628a 6491018i bk7: 584a 6491263i bk8: 596a 6491110i bk9: 620a 6490983i bk10: 624a 6491151i bk11: 644a 6490816i bk12: 656a 6491543i bk13: 616a 6491281i bk14: 648a 6491370i bk15: 680a 6490497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0101389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482373 n_act=1455 n_pre=1439 n_req=3491 n_rd=10188 n_write=1235 bw_util=0.003517
n_activity=65720 dram_eff=0.3476
bk0: 596a 6491767i bk1: 612a 6491263i bk2: 592a 6491270i bk3: 628a 6490936i bk4: 648a 6490548i bk5: 600a 6491505i bk6: 572a 6491297i bk7: 612a 6490704i bk8: 704a 6490089i bk9: 664a 6490266i bk10: 672a 6491158i bk11: 664a 6489677i bk12: 644a 6490617i bk13: 692a 6490414i bk14: 604a 6492031i bk15: 684a 6491295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0115974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6481808 n_act=1543 n_pre=1527 n_req=3610 n_rd=10452 n_write=1360 bw_util=0.003636
n_activity=69414 dram_eff=0.3403
bk0: 688a 6490914i bk1: 676a 6490235i bk2: 636a 6491035i bk3: 632a 6490282i bk4: 568a 6491717i bk5: 552a 6491672i bk6: 684a 6490584i bk7: 660a 6490689i bk8: 696a 6489434i bk9: 692a 6489312i bk10: 720a 6489912i bk11: 704a 6490204i bk12: 620a 6491274i bk13: 668a 6490885i bk14: 604a 6491019i bk15: 652a 6490708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0114237
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482452 n_act=1464 n_pre=1448 n_req=3451 n_rd=10128 n_write=1198 bw_util=0.003487
n_activity=65650 dram_eff=0.345
bk0: 568a 6492003i bk1: 588a 6491074i bk2: 560a 6491568i bk3: 624a 6491463i bk4: 652a 6490991i bk5: 632a 6490687i bk6: 612a 6490770i bk7: 620a 6490393i bk8: 660a 6490546i bk9: 688a 6490419i bk10: 660a 6490977i bk11: 716a 6489639i bk12: 628a 6491168i bk13: 696a 6489725i bk14: 636a 6491406i bk15: 588a 6491463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0102252
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482163 n_act=1495 n_pre=1479 n_req=3588 n_rd=10216 n_write=1337 bw_util=0.003557
n_activity=67360 dram_eff=0.343
bk0: 600a 6491680i bk1: 616a 6491825i bk2: 660a 6490840i bk3: 584a 6491383i bk4: 668a 6490595i bk5: 620a 6490799i bk6: 624a 6491207i bk7: 632a 6490686i bk8: 700a 6490386i bk9: 676a 6489801i bk10: 700a 6490382i bk11: 620a 6491336i bk12: 676a 6490143i bk13: 640a 6490602i bk14: 636a 6491544i bk15: 564a 6492020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0112516
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482447 n_act=1467 n_pre=1451 n_req=3468 n_rd=10080 n_write=1245 bw_util=0.003486
n_activity=65406 dram_eff=0.3463
bk0: 588a 6491871i bk1: 604a 6491115i bk2: 584a 6491824i bk3: 528a 6491375i bk4: 648a 6490790i bk5: 648a 6490618i bk6: 636a 6491233i bk7: 612a 6490764i bk8: 612a 6490516i bk9: 648a 6490159i bk10: 668a 6490967i bk11: 640a 6490467i bk12: 688a 6490200i bk13: 680a 6490290i bk14: 656a 6491151i bk15: 640a 6490928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0103088
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6496690 n_nop=6482747 n_act=1431 n_pre=1415 n_req=3399 n_rd=9888 n_write=1209 bw_util=0.003416
n_activity=64306 dram_eff=0.3451
bk0: 584a 6491925i bk1: 568a 6491967i bk2: 572a 6492036i bk3: 608a 6491614i bk4: 596a 6491615i bk5: 556a 6491360i bk6: 640a 6491320i bk7: 648a 6491323i bk8: 688a 6490212i bk9: 664a 6490739i bk10: 636a 6491059i bk11: 656a 6490838i bk12: 592a 6491640i bk13: 636a 6491035i bk14: 640a 6491088i bk15: 604a 6491543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00840305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1212, Miss_rate = 0.068, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1268, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1220, Miss_rate = 0.068, Pending_hits = 598, Reservation_fails = 1
L2_cache_bank[3]: Access = 17995, Miss = 1277, Miss_rate = 0.071, Pending_hits = 599, Reservation_fails = 2
L2_cache_bank[4]: Access = 17836, Miss = 1239, Miss_rate = 0.069, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1317, Miss_rate = 0.072, Pending_hits = 588, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 603, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1220, Miss_rate = 0.068, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1229, Miss_rate = 0.069, Pending_hits = 616, Reservation_fails = 3
L2_cache_bank[9]: Access = 17963, Miss = 1223, Miss_rate = 0.068, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1258, Miss_rate = 0.069, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1289, Miss_rate = 0.070, Pending_hits = 626, Reservation_fails = 2
L2_cache_bank[12]: Access = 18308, Miss = 1304, Miss_rate = 0.071, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1244, Miss_rate = 0.069, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1288, Miss_rate = 0.071, Pending_hits = 597, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1316, Miss_rate = 0.042, Pending_hits = 690, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1238, Miss_rate = 0.069, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1270, Miss_rate = 0.070, Pending_hits = 598, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1250, Miss_rate = 0.071, Pending_hits = 580, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1237, Miss_rate = 0.070, Pending_hits = 594, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1235, Miss_rate = 0.068, Pending_hits = 589, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27759
L2_total_cache_miss_rate = 0.0677
L2_total_cache_pending_hits = 13260
L2_total_cache_reservation_fails = 16
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.4007
	minimum = 6
	maximum = 838
Network latency average = 43.3825
	minimum = 6
	maximum = 587
Slowest packet = 743440
Flit latency average = 51.9265
	minimum = 6
	maximum = 586
Slowest flit = 1141504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.05437
	minimum = 0.045013 (at node 14)
	maximum = 0.319093 (at node 44)
Accepted packet rate average = 0.05437
	minimum = 0.045013 (at node 14)
	maximum = 0.319093 (at node 44)
Injected flit rate average = 0.0815549
	minimum = 0.0616705 (at node 46)
	maximum = 0.331783 (at node 44)
Accepted flit rate average= 0.0815549
	minimum = 0.0543166 (at node 14)
	maximum = 0.625496 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.786 (12 samples)
	minimum = 6 (12 samples)
	maximum = 204.833 (12 samples)
Network latency average = 14.3445 (12 samples)
	minimum = 6 (12 samples)
	maximum = 148.75 (12 samples)
Flit latency average = 15.224 (12 samples)
	minimum = 6 (12 samples)
	maximum = 148.083 (12 samples)
Fragmentation average = 9.4115e-05 (12 samples)
	minimum = 0 (12 samples)
	maximum = 12.0833 (12 samples)
Injected packet rate average = 0.0268125 (12 samples)
	minimum = 0.0218211 (12 samples)
	maximum = 0.0834625 (12 samples)
Accepted packet rate average = 0.0268125 (12 samples)
	minimum = 0.0218211 (12 samples)
	maximum = 0.0834625 (12 samples)
Injected flit rate average = 0.0402738 (12 samples)
	minimum = 0.0267898 (12 samples)
	maximum = 0.104932 (12 samples)
Accepted flit rate average = 0.0402738 (12 samples)
	minimum = 0.0297968 (12 samples)
	maximum = 0.151351 (12 samples)
Injected packet size average = 1.50206 (12 samples)
Accepted packet size average = 1.50206 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 55 sec (3295 sec)
gpgpu_simulation_rate = 17537 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 895808
gpu_sim_insn = 8878634
gpu_ipc =       9.9113
gpu_tot_sim_cycle = 7315497
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       9.1128
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 388229
gpu_stall_icnt2sh    = 1534680
partiton_reqs_in_parallel = 19321775
partiton_reqs_in_parallel_total    = 76970734
partiton_level_parallism =      21.5691
partiton_level_parallism_total  =      13.1628
partiton_reqs_in_parallel_util = 19321775
partiton_reqs_in_parallel_util_total    = 76970734
gpu_sim_cycle_parition_util = 895419
gpu_tot_sim_cycle_parition_util    = 3498771
partiton_level_parallism_util =      21.5785
partiton_level_parallism_util_total  =      21.9136
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      91.3168 GB/Sec
L2_BW_total  =      16.4944 GB/Sec
gpu_total_sim_rate=13308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3191, 3764, 3788, 3947, 4474, 3870, 4202, 4221, 4474, 4093, 3821, 3825, 4341, 3874, 3706, 3560, 3767, 3825, 3218, 3436, 2970, 2768, 3026, 3173, 3253, 3443, 2625, 2885, 2957, 2808, 2471, 2676, 2706, 2874, 2716, 2705, 2492, 2462, 3241, 3098, 2948, 3282, 2203, 2734, 2798, 3641, 2763, 2099, 3251, 2487, 2515, 2969, 2610, 2799, 2658, 2641, 3069, 2655, 2633, 2563, 2473, 2634, 2273, 2908, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2327788
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2309484
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 13418
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3226213	W0_Idle:116105580	W0_Scoreboard:114891031	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0
GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 2253 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7315459 
mrq_lat_table:52319 	1284 	1696 	13696 	6542 	4303 	5581 	7790 	8541 	2851 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1093849 	143378 	9263 	3338 	1500 	882 	4733 	2755 	1472 	147 	11565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	504845 	83582 	302033 	145387 	133548 	74789 	4679 	671 	537 	1498 	834 	4756 	2732 	1443 	147 	11565 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	397924 	189131 	267598 	18503 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	387765 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1330 	137 	14 	10 	15 	12 	29 	26 	20 	20 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        25        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        26        22        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        25        17        17        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        24        16        26        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        17        16        22        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        19        31        17        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        16        23        16        18        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        26        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        18        19        16        83        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        17        16        16        22        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        16        19        16        16        16        16 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.273077  2.400000  2.570732  2.445946  2.640553  2.488095  2.504237  2.554585  2.440329  2.413386  2.306123  2.319328  2.508000  2.509506  2.271429  2.394052 
dram[1]:  2.350365  2.345865  2.509346  2.366071  2.594340  2.447489  2.446429  2.399160  2.515873  2.386364  2.219917  2.475771  2.231939  2.405406  2.433594  2.437956 
dram[2]:  2.277344  2.404255  2.246809  2.301158  2.674312  2.408397  2.445833  2.426829  2.506383  2.414343  2.244898  2.312950  2.429658  2.685039  2.450820  2.368613 
dram[3]:  2.354086  2.290598  2.478261  2.392857  2.425373  2.411765  2.448718  2.408560  2.611814  2.535545  2.345098  2.337500  2.370504  2.414815  2.315603  2.468165 
dram[4]:  2.369231  2.495727  2.396552  2.400000  2.618182  2.539474  2.385965  2.401674  2.469136  2.593458  2.181467  2.264822  2.630252  2.551440  2.319549  2.412214 
dram[5]:  2.497976  2.327935  2.349138  2.351240  2.434426  2.685990  2.428571  2.356863  2.442308  2.325581  2.359307  2.397490  2.401487  2.356618  2.422764  2.393617 
dram[6]:  2.327137  2.316547  2.325490  2.381974  2.584541  2.513274  2.486056  2.576763  2.419847  2.520492  2.456432  2.614286  2.460630  2.544402  2.364662  2.433333 
dram[7]:  2.286853  2.279070  2.518182  2.424242  2.465021  2.548000  2.483333  2.651515  2.531818  2.559671  2.306201  2.433071  2.519084  2.548387  2.466165  2.321569 
dram[8]:  2.238461  2.427984  2.296443  2.529680  2.408333  2.366667  2.530233  2.437751  2.459016  2.564103  2.351779  2.331897  2.686131  2.345725  2.346290  2.315385 
dram[9]:  2.460870  2.356618  2.453659  2.489583  2.543379  2.457627  2.573222  2.624434  2.451327  2.257576  2.535714  2.338983  2.419476  2.320285  2.333333  2.506073 
dram[10]:  2.468880  2.406250  2.405983  2.400000  2.526316  2.534884  2.338983  2.613734  2.484716  2.444444  2.324894  2.384259  2.440678  2.461832  2.312727  2.524904 
average row locality = 104674/43129 = 2.426998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       426       424       398       417       414       460       438       438       421       442       407       398       447       462       441       451 
dram[1]:       454       453       404       408       414       404       407       430       444       430       390       409       410       437       446       455 
dram[2]:       434       414       397       442       430       457       435       445       414       432       400       448       439       476       430       455 
dram[3]:       446       402       434       405       471       428       428       448       437       394       429       409       461       448       449       457 
dram[4]:       451       420       413       431       422       434       405       418       421       409       412       412       437       432       446       444 
dram[5]:       444       425       414       422       443       411       437       439       449       421       395       406       446       451       427       477 
dram[6]:       465       472       440       416       398       409       464       466       441       437       429       416       444       457       443       455 
dram[7]:       409       426       427       416       446       463       434       411       413       440       419       433       463       440       466       419 
dram[8]:       426       440       435       424       427       414       408       449       435       422       422       391       452       443       462       427 
dram[9]:       425       452       390       369       420       435       453       437       393       425       414       401       451       447       457       433 
dram[10]:       434       440       412       427       408       402       420       452       410       454       404       372       409       446       438       462 
total reads: 75733
bank skew: 477/369 = 1.29
chip skew: 7052/6790 = 1.04
number of total write accesses:
dram[0]:       165       176       129       126       159       167       153       147       172       171       158       154       180       198       195       193 
dram[1]:       190       171       133       122       136       132       141       141       190       200       145       153       177       186       177       213 
dram[2]:       149       151       131       154       153       174       152       152       175       174       150       195       200       206       168       194 
dram[3]:       159       134       136       131       179       146       145       171       182       141       169       152       198       204       204       202 
dram[4]:       165       164       143       145       154       145       139       156       179       146       153       161       189       188       171       188 
dram[5]:       173       150       131       147       151       145       158       162       186       179       150       167       200       190       169       198 
dram[6]:       161       172       153       139       137       159       160       155       193       178       163       133       181       202       186       202 
dram[7]:       165       162       127       144       153       174       162       114       144       182       176       185       197       192       190       173 
dram[8]:       156       150       146       130       151       154       136       158       165       178       173       150       284       188       202       175 
dram[9]:       141       189       113       109       137       145       162       143       161       171       154       151       195       205       187       186 
dram[10]:       161       176       151       125       120       143       132       157       159       184       147       143       167       199       198       197 
total reads: 28941
bank skew: 284/109 = 2.61
chip skew: 2696/2549 = 1.06
average mf latency per bank:
dram[0]:      26840     29322     34138     33364     29805     26219     27577     26770     25564     24937     28958     22955     26999     28931     29605     28447
dram[1]:      28288     31487     30838     32831     25217     28035     24658     29478     26514     21114     26548     28086     28123     24183     25693     27150
dram[2]:      27007     27637     26290     28345     28413     23605     31205     25496     26175     23968     25714     23016     25523     28874     31256     29384
dram[3]:      27890     27962     28985     27528     23678     27419     24929     27158     21839     25929     23898     25462     26367     24735     26628     28167
dram[4]:      33324     27120     30958     29684     25839     29702     27767     26227     23953     27197     23713     24744     28392     24166     27140     27287
dram[5]:      32730     31544     31381     30138     24165     27933     24065     26049     28528     23423     22493     23084     25904     29979     28174     26788
dram[6]:      25337     29880     27168     30371     29414     26509     23914     25494     24610     24327     24648     27983     27250     28743     29683     28573
dram[7]:      29944     29296     35170     28986     24456     27339     27617     32286     22802     28502     22261     24292     29200     26453     27931     26894
dram[8]:      27883     34672     28865     31190     27867     29453     26613     27851     25600     26611     27419     22517     28242     29556     28361     30291
dram[9]:      31011     28439     31303     31983     27044     27291     24623     31317     29912     25513     27121     26064     27575     25466     25750     30558
dram[10]:      26488     28253     30010     29953     28973     26097     27626     25669     23450     28778     23797     20353     26534     30236     27524     28747
maximum mf latency per bank:
dram[0]:     256775    239377    234123    234263    256808    234310    234116    234135    224320    234057    256521    234045    256377    256381    234175    256700
dram[1]:     234175    239089    234182    234138    221817    234137    256712    234152    256587    234081    248804    256421    256741    239342    234084    234113
dram[2]:     239023    234137    234152    227820    234142    256769    256867    234105    234111    234164    234174    234181    234278    256720    256695    256704
dram[3]:     257915    234005    234111    234119    234062    234112    234187    234057    234074    234127    234147    234138    256816    234120    256645    256266
dram[4]:     256754    234211    240381    234054    224421    256664    256860    234124    234179    234148    256386    256725    256359    234148    256703    234231
dram[5]:     234150    238929    234397    256746    256760    224293    234087    234097    234043    234011    234028    256530    234277    256744    256641    239428
dram[6]:     234133    234269    239179    234128    239282    256657    234135    256778    224335    234068    234129    256524    234190    256488    256341    233916
dram[7]:     234120    234233    234129    233995    256717    224326    256704    234085    234026    256541    256530    256817    256818    256736    256386    257910
dram[8]:     234261    256859    234187    234225    234364    256748    234100    239317    239420    239305    256429    234120    234183    256814    256661    239300
dram[9]:     234259    256765    234206    234015    234186    234239    234117    234186    234083    230458    234064    234098    234173    234316    256248    234035
dram[10]:     234230    234314    234109    258751    256759    256774    234187    234060    239460    256749    234153    234107    234327    234324    234191    234163
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8118806 n_act=3914 n_pre=3898 n_req=9527 n_rd=27536 n_write=5919 bw_util=0.0082
n_activity=154873 dram_eff=0.432
bk0: 1704a 8129320i bk1: 1696a 8130158i bk2: 1592a 8133450i bk3: 1668a 8131932i bk4: 1656a 8130928i bk5: 1840a 8128611i bk6: 1752a 8131469i bk7: 1752a 8131502i bk8: 1684a 8130328i bk9: 1768a 8129535i bk10: 1628a 8128806i bk11: 1592a 8132214i bk12: 1788a 8129767i bk13: 1848a 8129717i bk14: 1764a 8129376i bk15: 1804a 8128644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8119272 n_act=3907 n_pre=3891 n_req=9402 n_rd=27180 n_write=5823 bw_util=0.008089
n_activity=153352 dram_eff=0.4304
bk0: 1816a 8129620i bk1: 1812a 8129817i bk2: 1616a 8131810i bk3: 1632a 8132920i bk4: 1656a 8132136i bk5: 1616a 8132373i bk6: 1628a 8132176i bk7: 1720a 8131502i bk8: 1776a 8129500i bk9: 1720a 8129485i bk10: 1560a 8134183i bk11: 1636a 8132271i bk12: 1640a 8129707i bk13: 1748a 8128809i bk14: 1784a 8130394i bk15: 1820a 8129383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8118338 n_act=3995 n_pre=3979 n_req=9626 n_rd=27792 n_write=5969 bw_util=0.008275
n_activity=156147 dram_eff=0.4324
bk0: 1736a 8129510i bk1: 1656a 8130926i bk2: 1588a 8133956i bk3: 1768a 8129226i bk4: 1720a 8130272i bk5: 1828a 8128730i bk6: 1740a 8130780i bk7: 1780a 8129642i bk8: 1656a 8130193i bk9: 1728a 8129958i bk10: 1600a 8134344i bk11: 1792a 8130449i bk12: 1756a 8129772i bk13: 1904a 8129203i bk14: 1720a 8128971i bk15: 1820a 8128256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8118412 n_act=3982 n_pre=3966 n_req=9599 n_rd=27784 n_write=5929 bw_util=0.008263
n_activity=157847 dram_eff=0.4272
bk0: 1784a 8130596i bk1: 1608a 8133644i bk2: 1736a 8131549i bk3: 1620a 8133178i bk4: 1884a 8128575i bk5: 1712a 8131091i bk6: 1712a 8131586i bk7: 1792a 8130503i bk8: 1748a 8129495i bk9: 1576a 8133733i bk10: 1716a 8130551i bk11: 1636a 8133429i bk12: 1844a 8130030i bk13: 1792a 8128861i bk14: 1796a 8129936i bk15: 1828a 8127622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8119407 n_act=3859 n_pre=3843 n_req=9393 n_rd=27228 n_write=5736 bw_util=0.008079
n_activity=154630 dram_eff=0.4264
bk0: 1804a 8132267i bk1: 1680a 8131453i bk2: 1652a 8130508i bk3: 1724a 8130482i bk4: 1688a 8130524i bk5: 1736a 8130363i bk6: 1620a 8132395i bk7: 1672a 8131672i bk8: 1684a 8130235i bk9: 1636a 8133457i bk10: 1648a 8132917i bk11: 1648a 8131827i bk12: 1748a 8130253i bk13: 1728a 8131296i bk14: 1784a 8132037i bk15: 1776a 8128706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8118613 n_act=3976 n_pre=3960 n_req=9563 n_rd=27628 n_write=5896 bw_util=0.008217
n_activity=156755 dram_eff=0.4277
bk0: 1776a 8132209i bk1: 1700a 8129797i bk2: 1656a 8131828i bk3: 1688a 8130070i bk4: 1772a 8129897i bk5: 1644a 8132548i bk6: 1748a 8131322i bk7: 1756a 8129388i bk8: 1796a 8130481i bk9: 1684a 8130822i bk10: 1580a 8133249i bk11: 1624a 8132788i bk12: 1784a 8130432i bk13: 1804a 8130897i bk14: 1708a 8130987i bk15: 1908a 8127292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8117999 n_act=3966 n_pre=3950 n_req=9726 n_rd=28208 n_write=5950 bw_util=0.008372
n_activity=159398 dram_eff=0.4286
bk0: 1860a 8132088i bk1: 1888a 8128365i bk2: 1760a 8130071i bk3: 1664a 8129651i bk4: 1592a 8133197i bk5: 1636a 8131816i bk6: 1856a 8129806i bk7: 1864a 8131861i bk8: 1764a 8130447i bk9: 1748a 8129250i bk10: 1716a 8131843i bk11: 1664a 8132975i bk12: 1776a 8130234i bk13: 1828a 8130273i bk14: 1772a 8129731i bk15: 1820a 8127269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8118712 n_act=3897 n_pre=3881 n_req=9565 n_rd=27700 n_write=5883 bw_util=0.008231
n_activity=155437 dram_eff=0.4321
bk0: 1636a 8130564i bk1: 1704a 8130933i bk2: 1708a 8132538i bk3: 1664a 8131177i bk4: 1784a 8129751i bk5: 1852a 8127279i bk6: 1736a 8130925i bk7: 1644a 8132286i bk8: 1652a 8133469i bk9: 1760a 8130048i bk10: 1676a 8132363i bk11: 1732a 8128901i bk12: 1852a 8129313i bk13: 1760a 8129040i bk14: 1864a 8128731i bk15: 1676a 8128889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163533
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8118784 n_act=3968 n_pre=3952 n_req=9573 n_rd=27508 n_write=5861 bw_util=0.008179
n_activity=156892 dram_eff=0.4254
bk0: 1704a 8132773i bk1: 1760a 8132221i bk2: 1740a 8129386i bk3: 1696a 8132827i bk4: 1708a 8131871i bk5: 1656a 8129930i bk6: 1632a 8133778i bk7: 1796a 8130699i bk8: 1740a 8129034i bk9: 1688a 8131031i bk10: 1688a 8129702i bk11: 1564a 8134895i bk12: 1808a 8131798i bk13: 1772a 8129982i bk14: 1848a 8129076i bk15: 1708a 8129909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15022
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8119542 n_act=3835 n_pre=3819 n_req=9351 n_rd=27208 n_write=5669 bw_util=0.008058
n_activity=153167 dram_eff=0.4293
bk0: 1700a 8135039i bk1: 1808a 8130056i bk2: 1560a 8134431i bk3: 1476a 8132930i bk4: 1680a 8130350i bk5: 1740a 8131324i bk6: 1812a 8131051i bk7: 1748a 8132080i bk8: 1572a 8132079i bk9: 1700a 8129532i bk10: 1656a 8133154i bk11: 1604a 8133660i bk12: 1804a 8130622i bk13: 1788a 8129432i bk14: 1828a 8130939i bk15: 1732a 8130850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8160073 n_nop=8119612 n_act=3831 n_pre=3815 n_req=9349 n_rd=27160 n_write=5655 bw_util=0.008043
n_activity=153361 dram_eff=0.4279
bk0: 1736a 8130137i bk1: 1760a 8129476i bk2: 1648a 8130833i bk3: 1708a 8134284i bk4: 1632a 8133876i bk5: 1608a 8133110i bk6: 1680a 8134591i bk7: 1808a 8132431i bk8: 1640a 8131870i bk9: 1816a 8130484i bk10: 1616a 8133747i bk11: 1488a 8134953i bk12: 1636a 8132481i bk13: 1784a 8129033i bk14: 1752a 8127726i bk15: 1848a 8130520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3392, Miss_rate = 0.060, Pending_hits = 811, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3492, Miss_rate = 0.061, Pending_hits = 785, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3369, Miss_rate = 0.059, Pending_hits = 783, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3426, Miss_rate = 0.060, Pending_hits = 778, Reservation_fails = 3
L2_cache_bank[4]: Access = 56785, Miss = 3379, Miss_rate = 0.060, Pending_hits = 748, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3569, Miss_rate = 0.062, Pending_hits = 789, Reservation_fails = 3
L2_cache_bank[6]: Access = 57935, Miss = 3555, Miss_rate = 0.061, Pending_hits = 785, Reservation_fails = 3
L2_cache_bank[7]: Access = 57130, Miss = 3391, Miss_rate = 0.059, Pending_hits = 780, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3407, Miss_rate = 0.059, Pending_hits = 805, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3400, Miss_rate = 0.059, Pending_hits = 792, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3455, Miss_rate = 0.060, Pending_hits = 775, Reservation_fails = 2
L2_cache_bank[11]: Access = 57727, Miss = 3452, Miss_rate = 0.060, Pending_hits = 803, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3524, Miss_rate = 0.061, Pending_hits = 817, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3528, Miss_rate = 0.061, Pending_hits = 807, Reservation_fails = 2
L2_cache_bank[14]: Access = 57323, Miss = 3477, Miss_rate = 0.061, Pending_hits = 781, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3448, Miss_rate = 0.060, Pending_hits = 775, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3467, Miss_rate = 0.049, Pending_hits = 868, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3410, Miss_rate = 0.060, Pending_hits = 773, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3403, Miss_rate = 0.060, Pending_hits = 785, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3399, Miss_rate = 0.060, Pending_hits = 756, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3335, Miss_rate = 0.059, Pending_hits = 775, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3455, Miss_rate = 0.060, Pending_hits = 770, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75733
L2_total_cache_miss_rate = 0.0595
L2_total_cache_pending_hits = 17341
L2_total_cache_reservation_fails = 31
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.9741
	minimum = 6
	maximum = 1398
Network latency average = 28.0964
	minimum = 6
	maximum = 1329
Slowest packet = 1442773
Flit latency average = 24.3354
	minimum = 6
	maximum = 1329
Slowest flit = 2304820
Fragmentation average = 0.0420896
	minimum = 0
	maximum = 581
Injected packet rate average = 0.0192684
	minimum = 0.0151299 (at node 6)
	maximum = 0.0221393 (at node 41)
Accepted packet rate average = 0.0192684
	minimum = 0.0151299 (at node 6)
	maximum = 0.0221393 (at node 41)
Injected flit rate average = 0.0324764
	minimum = 0.0198983 (at node 6)
	maximum = 0.0459435 (at node 37)
Accepted flit rate average= 0.0324764
	minimum = 0.0285151 (at node 46)
	maximum = 0.0395487 (at node 27)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8774 (13 samples)
	minimum = 6 (13 samples)
	maximum = 296.615 (13 samples)
Network latency average = 15.4024 (13 samples)
	minimum = 6 (13 samples)
	maximum = 239.538 (13 samples)
Flit latency average = 15.9249 (13 samples)
	minimum = 6 (13 samples)
	maximum = 238.923 (13 samples)
Fragmentation average = 0.00332454 (13 samples)
	minimum = 0 (13 samples)
	maximum = 55.8462 (13 samples)
Injected packet rate average = 0.0262322 (13 samples)
	minimum = 0.0213064 (13 samples)
	maximum = 0.0787453 (13 samples)
Accepted packet rate average = 0.0262322 (13 samples)
	minimum = 0.0213064 (13 samples)
	maximum = 0.0787453 (13 samples)
Injected flit rate average = 0.039674 (13 samples)
	minimum = 0.0262597 (13 samples)
	maximum = 0.100394 (13 samples)
Accepted flit rate average = 0.039674 (13 samples)
	minimum = 0.0296982 (13 samples)
	maximum = 0.142751 (13 samples)
Injected packet size average = 1.51242 (13 samples)
Accepted packet size average = 1.51242 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 29 sec (5009 sec)
gpgpu_simulation_rate = 13308 (inst/sec)
gpgpu_simulation_rate = 1460 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15201
gpu_sim_insn = 5472444
gpu_ipc =     360.0055
gpu_tot_sim_cycle = 7552848
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.5510
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 388370
gpu_stall_icnt2sh    = 1534868
partiton_reqs_in_parallel = 334281
partiton_reqs_in_parallel_total    = 96292509
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =      12.7934
partiton_reqs_in_parallel_util = 334281
partiton_reqs_in_parallel_util_total    = 96292509
gpu_sim_cycle_parition_util = 15201
gpu_tot_sim_cycle_parition_util    = 4394190
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9139
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     254.7464 GB/Sec
L2_BW_total  =      16.4888 GB/Sec
gpu_total_sim_rate=14211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3371, 3944, 3968, 4127, 4654, 4050, 4382, 4401, 4654, 4273, 4001, 4005, 4521, 4054, 3886, 3740, 3947, 4005, 3398, 3616, 3150, 2948, 3206, 3353, 3433, 3623, 2805, 3065, 3137, 2988, 2651, 2856, 2886, 3054, 2896, 2885, 2672, 2642, 3421, 3278, 3128, 3462, 2383, 2914, 2978, 3821, 2943, 2279, 3395, 2631, 2659, 3113, 2754, 2943, 2802, 2785, 3213, 2799, 2777, 2707, 2617, 2778, 2417, 3052, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2634762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2616142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 13734
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3743550	W0_Idle:116176645	W0_Scoreboard:114953700	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 2190 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7552847 
mrq_lat_table:55755 	1349 	1931 	14509 	6886 	4421 	5788 	7944 	8541 	2851 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1127955 	150036 	9317 	3375 	1500 	882 	4733 	2755 	1472 	147 	11565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	508511 	84933 	303490 	153339 	155744 	78766 	4873 	716 	554 	1498 	834 	4756 	2732 	1443 	147 	11565 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	405365 	189857 	267602 	18503 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	420449 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1360 	138 	14 	10 	15 	12 	29 	26 	20 	20 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        17        19        16        16        16        16        30        17        16        25        16        16        21        20 
dram[1]:        16        20        16        16        16        16        17        16        29        26        42        23        16        16        16        16 
dram[2]:        16        19        23        16        16        16        16        16        30        25        17        17        16        18        16        16 
dram[3]:        16        16        29        29        17        16        16        16        30        16        26        24        23        16        16        16 
dram[4]:        34        19        16        16        16        16        16        16        16        29        16        43        20        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        19        34        25        16        23        43 
dram[6]:        16        16        19        16        16        16        17        16        29        28        43        23        19        18        16        16 
dram[7]:        26        30        22        16        16        15        16        16        29        17        33        26        31        24        16        16 
dram[8]:        16        18        16        16        15        15        17        16        16        18        27        37        89        16        16        16 
dram[9]:        16        18        16        16        15        15        16        16        16        17        34        26        33        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        31        21        41        28        16        16        24 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.444444  2.561265  2.646226  2.548673  2.633028  2.482213  2.508475  2.547826  2.540650  2.521569  2.463415  2.481172  2.665339  2.662879  2.406360  2.533088 
dram[1]:  2.509091  2.494424  2.637209  2.491071  2.586854  2.440909  2.446429  2.393306  2.618110  2.486793  2.378601  2.639130  2.393939  2.565385  2.567050  2.592727 
dram[2]:  2.455253  2.541667  2.331933  2.383142  2.666667  2.408397  2.445833  2.426829  2.616034  2.500000  2.414634  2.451613  2.567669  2.832685  2.620408  2.516364 
dram[3]:  2.511628  2.464135  2.587983  2.506608  2.425373  2.411765  2.442553  2.412451  2.719665  2.665094  2.469231  2.506224  2.494700  2.575646  2.462898  2.638060 
dram[4]:  2.509434  2.623431  2.485106  2.467480  2.618182  2.539474  2.390351  2.401674  2.577869  2.712963  2.334615  2.419608  2.784232  2.737705  2.471910  2.554717 
dram[5]:  2.657258  2.500000  2.476596  2.457143  2.434426  2.677885  2.428571  2.356863  2.547893  2.432432  2.543103  2.557851  2.536765  2.520147  2.545817  2.533333 
dram[6]:  2.483395  2.451957  2.418605  2.504273  2.576923  2.500000  2.484127  2.576763  2.515152  2.621951  2.621399  2.793427  2.582376  2.707692  2.516854  2.586716 
dram[7]:  2.437008  2.417624  2.612613  2.466102  2.459016  2.548000  2.483333  2.651515  2.644144  2.663934  2.427481  2.603922  2.649057  2.693227  2.564103  2.480469 
dram[8]:  2.372624  2.575510  2.365759  2.607143  2.408333  2.366667  2.530233  2.437751  2.567347  2.676596  2.482490  2.502128  3.125899  2.496296  2.503521  2.478927 
dram[9]:  2.601695  2.512727  2.528571  2.601036  2.543379  2.457627  2.553719  2.624434  2.581498  2.366038  2.697368  2.485356  2.551471  2.457747  2.490975  2.689516 
dram[10]:  2.610656  2.583658  2.519149  2.440678  2.526316  2.527778  2.333333  2.613734  2.617391  2.547529  2.483333  2.555046  2.602510  2.619772  2.474638  2.666667 
average row locality = 110046/43464 = 2.531888
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       442       440       408       427       414       460       438       438       431       452       423       414       463       478       457       467 
dram[1]:       470       469       414       418       414       404       407       430       454       440       406       425       426       453       462       471 
dram[2]:       450       429       405       451       430       457       435       445       424       442       416       464       455       492       446       471 
dram[3]:       461       418       444       416       471       428       428       448       447       404       445       425       477       464       465       473 
dram[4]:       467       435       422       441       422       434       405       418       431       419       428       428       453       448       462       460 
dram[5]:       459       441       425       432       443       411       437       439       459       431       411       422       462       467       443       493 
dram[6]:       481       488       450       426       398       409       464       466       451       447       445       432       460       473       459       471 
dram[7]:       425       442       436       423       446       463       434       411       423       450       435       449       479       456       482       435 
dram[8]:       441       455       443       433       427       414       408       449       445       432       438       407       469       459       478       443 
dram[9]:       441       468       398       377       420       435       453       437       404       436       430       417       467       463       473       449 
dram[10]:       448       456       421       434       408       402       420       452       421       465       420       388       425       462       454       478 
total reads: 77561
bank skew: 493/377 = 1.31
chip skew: 7220/6954 = 1.04
number of total write accesses:
dram[0]:       196       208       153       149       160       168       154       148       194       191       183       179       206       225       224       222 
dram[1]:       220       202       153       140       137       133       141       142       211       219       172       182       206       214       208       242 
dram[2]:       181       181       150       171       154       174       152       152       196       193       178       220       228       236       196       221 
dram[3]:       187       166       159       153       179       146       146       172       203       161       197       179       229       234       232       234 
dram[4]:       198       192       162       166       154       145       140       156       198       167       179       189       218       220       198       217 
dram[5]:       200       179       157       170       151       146       158       162       206       199       179       197       228       221       196       229 
dram[6]:       192       201       174       160       138       161       162       155       213       198       192       163       214       231       213       230 
dram[7]:       194       189       144       159       154       174       162       114       164       200       201       215       223       220       218       200 
dram[8]:       183       176       165       151       151       154       136       158       184       197       200       181       400       215       233       204 
dram[9]:       173       223       133       125       137       145       165       143       182       191       185       177       227       235       217       218 
dram[10]:       189       208       171       142       120       144       133       157       181       205       176       169       197       227       229       226 
total reads: 32485
bank skew: 400/114 = 3.51
chip skew: 3088/2874 = 1.07
average mf latency per bank:
dram[0]:      24908     27195     32119     31499     29810     26229     27592     26787     24331     23849     27082     21452     25367     27219     27707     26646
dram[1]:      26444     29324     29254     31230     25231     28045     24725     29490     25352     20258     24659     26088     26186     22649     23949     25492
dram[2]:      24997     25646     25057     27202     28420     23656     31268     25556     24945     22950     23897     21711     23937     27104     29176     27615
dram[3]:      26084     25712     27443     25980     23727     27477     24950     27174     20872     24638     22340     23733     24670     23165     25005     26312
dram[4]:      30913     25305     29519     28211     25895     29759     27785     26291     22924     25840     22156     23061     26551     22492     25434     25534
dram[5]:      30687     29303     29430     28530     24219     27942     24127     26112     27314     22383     20864     21450     24312     27991     26343     25102
dram[6]:      23614     27972     25860     28812     29422     26476     23897     25555     23572     23272     22987     25909     25335     26968     27846     26840
dram[7]:      27815     27351     33642     27938     24473     27391     27684     32360     21725     27350     20912     22692     27516     24797     26236     25138
dram[8]:      26063     32472     27639     29640     27933     29517     26696     27923     24514     25476     25670     20817     26150     27742     26552     28251
dram[9]:      28636     26425     29707     30513     27104     27351     24570     31387     28370     24337     25137     24310     25732     23849     24094     28422
dram[10]:      24788     26255     28589     28752     29043     26114     27647     25730     22251     27480     22088     18908     24641     28368     25691     26966
maximum mf latency per bank:
dram[0]:     256775    239377    234123    234263    256808    234310    234116    234135    224320    234057    256521    234045    256377    256381    234175    256700
dram[1]:     234175    239089    234182    234138    221817    234137    256712    234152    256587    234081    248804    256421    256741    239342    234084    234113
dram[2]:     239023    234137    234152    227820    234142    256769    256867    234105    234111    234164    234174    234181    234278    256720    256695    256704
dram[3]:     257915    234005    234111    234119    234062    234112    234187    234057    234074    234127    234147    234138    256816    234120    256645    256266
dram[4]:     256754    234211    240381    234054    224421    256664    256860    234124    234179    234148    256386    256725    256359    234148    256703    234231
dram[5]:     234150    238929    234397    256746    256760    224293    234087    234097    234043    234011    234028    256530    234277    256744    256641    239428
dram[6]:     234133    234269    239179    234128    239282    256657    234135    256778    224335    234068    234129    256524    234190    256488    256341    233916
dram[7]:     234120    234233    234129    233995    256717    224326    256704    234085    234026    256541    256530    256817    256818    256736    256386    257910
dram[8]:     234261    256859    234187    234225    234364    256748    234100    239317    239420    239305    256429    234120    234183    256814    256661    239300
dram[9]:     234259    256765    234206    234015    234186    234239    234117    234186    234083    230458    234064    234098    234173    234316    256248    234035
dram[10]:     234230    234314    234109    258751    256759    256774    234187    234060    239460    256749    234153    234107    234327    234324    234191    234163
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145924 n_act=3946 n_pre=3930 n_req=10012 n_rd=28208 n_write=6290 bw_util=0.008426
n_activity=160959 dram_eff=0.4287
bk0: 1768a 8157022i bk1: 1760a 8157837i bk2: 1632a 8161189i bk3: 1708a 8159779i bk4: 1656a 8159112i bk5: 1840a 8156793i bk6: 1752a 8159681i bk7: 1752a 8159693i bk8: 1724a 8158047i bk9: 1808a 8157272i bk10: 1692a 8156570i bk11: 1656a 8159939i bk12: 1852a 8157584i bk13: 1912a 8157479i bk14: 1828a 8157100i bk15: 1868a 8156327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8146423 n_act=3931 n_pre=3915 n_req=9885 n_rd=27852 n_write=6177 bw_util=0.008312
n_activity=159137 dram_eff=0.4277
bk0: 1880a 8157376i bk1: 1876a 8157503i bk2: 1656a 8159670i bk3: 1672a 8160843i bk4: 1656a 8160324i bk5: 1616a 8160560i bk6: 1628a 8160399i bk7: 1720a 8159671i bk8: 1816a 8157268i bk9: 1760a 8157213i bk10: 1624a 8161916i bk11: 1700a 8159919i bk12: 1704a 8157443i bk13: 1812a 8156606i bk14: 1848a 8158009i bk15: 1884a 8157096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145503 n_act=4022 n_pre=4006 n_req=10095 n_rd=28448 n_write=6319 bw_util=0.008492
n_activity=161930 dram_eff=0.4294
bk0: 1800a 8157195i bk1: 1716a 8158543i bk2: 1620a 8161797i bk3: 1804a 8157131i bk4: 1720a 8158448i bk5: 1828a 8156950i bk6: 1740a 8159003i bk7: 1780a 8157866i bk8: 1696a 8157932i bk9: 1768a 8157685i bk10: 1664a 8162027i bk11: 1856a 8158192i bk12: 1820a 8157480i bk13: 1968a 8156886i bk14: 1784a 8156740i bk15: 1884a 8156031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145537 n_act=4010 n_pre=3994 n_req=10091 n_rd=28456 n_write=6301 bw_util=0.008489
n_activity=163684 dram_eff=0.4247
bk0: 1844a 8158333i bk1: 1672a 8161239i bk2: 1776a 8159348i bk3: 1664a 8160942i bk4: 1884a 8156793i bk5: 1712a 8159313i bk6: 1712a 8159778i bk7: 1792a 8158723i bk8: 1788a 8157266i bk9: 1616a 8161517i bk10: 1780a 8158193i bk11: 1700a 8161103i bk12: 1908a 8157672i bk13: 1856a 8156612i bk14: 1860a 8157682i bk15: 1892a 8155344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8146532 n_act=3892 n_pre=3876 n_req=9872 n_rd=27892 n_write=6106 bw_util=0.008304
n_activity=160400 dram_eff=0.4239
bk0: 1868a 8159882i bk1: 1740a 8159125i bk2: 1688a 8158358i bk3: 1764a 8158207i bk4: 1688a 8158732i bk5: 1736a 8158576i bk6: 1620a 8160606i bk7: 1672a 8159895i bk8: 1724a 8158034i bk9: 1676a 8161094i bk10: 1712a 8160661i bk11: 1712a 8159497i bk12: 1812a 8157999i bk13: 1792a 8159040i bk14: 1848a 8159818i bk15: 1840a 8156439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145742 n_act=4003 n_pre=3987 n_req=10053 n_rd=28300 n_write=6266 bw_util=0.008443
n_activity=162702 dram_eff=0.4249
bk0: 1836a 8159960i bk1: 1764a 8157532i bk2: 1700a 8159640i bk3: 1728a 8157908i bk4: 1772a 8158113i bk5: 1644a 8160725i bk6: 1748a 8159544i bk7: 1756a 8157613i bk8: 1836a 8158260i bk9: 1724a 8158610i bk10: 1644a 8160936i bk11: 1688a 8160399i bk12: 1848a 8158179i bk13: 1868a 8158650i bk14: 1772a 8158707i bk15: 1972a 8155043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155361
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145096 n_act=3998 n_pre=3982 n_req=10217 n_rd=28880 n_write=6342 bw_util=0.008603
n_activity=165339 dram_eff=0.4261
bk0: 1924a 8159697i bk1: 1952a 8156010i bk2: 1800a 8157860i bk3: 1704a 8157554i bk4: 1592a 8161384i bk5: 1636a 8159962i bk6: 1856a 8157989i bk7: 1864a 8160089i bk8: 1804a 8158207i bk9: 1788a 8156999i bk10: 1780a 8159462i bk11: 1728a 8160565i bk12: 1840a 8157759i bk13: 1892a 8158004i bk14: 1836a 8157491i bk15: 1884a 8155021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156829
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145867 n_act=3933 n_pre=3917 n_req=10020 n_rd=28356 n_write=6225 bw_util=0.008446
n_activity=161417 dram_eff=0.4285
bk0: 1700a 8158310i bk1: 1768a 8158597i bk2: 1744a 8160481i bk3: 1692a 8159089i bk4: 1784a 8157930i bk5: 1852a 8155498i bk6: 1736a 8159148i bk7: 1644a 8160514i bk8: 1692a 8161232i bk9: 1800a 8157862i bk10: 1740a 8160075i bk11: 1796a 8156683i bk12: 1916a 8157088i bk13: 1824a 8156774i bk14: 1928a 8156429i bk15: 1740a 8156658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164085
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8145856 n_act=3998 n_pre=3982 n_req=10129 n_rd=28164 n_write=6298 bw_util=0.008417
n_activity=163278 dram_eff=0.4221
bk0: 1764a 8160635i bk1: 1820a 8159945i bk2: 1772a 8157296i bk3: 1732a 8160671i bk4: 1708a 8160084i bk5: 1656a 8158149i bk6: 1632a 8162003i bk7: 1796a 8158928i bk8: 1780a 8156685i bk9: 1728a 8158666i bk10: 1752a 8157517i bk11: 1628a 8162620i bk12: 1876a 8159363i bk13: 1836a 8157792i bk14: 1912a 8156950i bk15: 1772a 8157730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151668
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8146642 n_act=3872 n_pre=3856 n_req=9844 n_rd=27872 n_write=6056 bw_util=0.008287
n_activity=159395 dram_eff=0.4257
bk0: 1764a 8162633i bk1: 1872a 8157731i bk2: 1592a 8162206i bk3: 1508a 8160920i bk4: 1680a 8158568i bk5: 1740a 8159549i bk6: 1812a 8159185i bk7: 1748a 8160305i bk8: 1616a 8159852i bk9: 1744a 8157278i bk10: 1720a 8160786i bk11: 1668a 8161291i bk12: 1868a 8158253i bk13: 1852a 8157160i bk14: 1892a 8158676i bk15: 1796a 8158566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153221
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8188298 n_nop=8146763 n_act=3860 n_pre=3844 n_req=9828 n_rd=27816 n_write=6015 bw_util=0.008263
n_activity=159189 dram_eff=0.425
bk0: 1792a 8157858i bk1: 1824a 8157266i bk2: 1684a 8158801i bk3: 1736a 8162156i bk4: 1632a 8162091i bk5: 1608a 8161295i bk6: 1680a 8162779i bk7: 1808a 8160655i bk8: 1684a 8159618i bk9: 1860a 8158130i bk10: 1680a 8161393i bk11: 1552a 8162645i bk12: 1700a 8160153i bk13: 1848a 8156768i bk14: 1816a 8155455i bk15: 1912a 8158181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148606

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3476, Miss_rate = 0.059, Pending_hits = 876, Reservation_fails = 1
L2_cache_bank[1]: Access = 59051, Miss = 3576, Miss_rate = 0.061, Pending_hits = 851, Reservation_fails = 2
L2_cache_bank[2]: Access = 58449, Miss = 3453, Miss_rate = 0.059, Pending_hits = 851, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3510, Miss_rate = 0.060, Pending_hits = 844, Reservation_fails = 8
L2_cache_bank[4]: Access = 58273, Miss = 3461, Miss_rate = 0.059, Pending_hits = 815, Reservation_fails = 5
L2_cache_bank[5]: Access = 59175, Miss = 3651, Miss_rate = 0.062, Pending_hits = 848, Reservation_fails = 8
L2_cache_bank[6]: Access = 59423, Miss = 3638, Miss_rate = 0.061, Pending_hits = 852, Reservation_fails = 3
L2_cache_bank[7]: Access = 58618, Miss = 3476, Miss_rate = 0.059, Pending_hits = 853, Reservation_fails = 4
L2_cache_bank[8]: Access = 58906, Miss = 3490, Miss_rate = 0.059, Pending_hits = 868, Reservation_fails = 6
L2_cache_bank[9]: Access = 59092, Miss = 3483, Miss_rate = 0.059, Pending_hits = 857, Reservation_fails = 3
L2_cache_bank[10]: Access = 59066, Miss = 3539, Miss_rate = 0.060, Pending_hits = 841, Reservation_fails = 2
L2_cache_bank[11]: Access = 59215, Miss = 3536, Miss_rate = 0.060, Pending_hits = 875, Reservation_fails = 2
L2_cache_bank[12]: Access = 59078, Miss = 3608, Miss_rate = 0.061, Pending_hits = 883, Reservation_fails = 4
L2_cache_bank[13]: Access = 59542, Miss = 3612, Miss_rate = 0.061, Pending_hits = 873, Reservation_fails = 4
L2_cache_bank[14]: Access = 58810, Miss = 3560, Miss_rate = 0.061, Pending_hits = 833, Reservation_fails = 2
L2_cache_bank[15]: Access = 58698, Miss = 3529, Miss_rate = 0.060, Pending_hits = 833, Reservation_fails = 2
L2_cache_bank[16]: Access = 79893, Miss = 3549, Miss_rate = 0.044, Pending_hits = 1017, Reservation_fails = 1
L2_cache_bank[17]: Access = 58355, Miss = 3492, Miss_rate = 0.060, Pending_hits = 837, Reservation_fails = 3
L2_cache_bank[18]: Access = 58348, Miss = 3486, Miss_rate = 0.060, Pending_hits = 857, Reservation_fails = 5
L2_cache_bank[19]: Access = 58074, Miss = 3482, Miss_rate = 0.060, Pending_hits = 825, Reservation_fails = 1
L2_cache_bank[20]: Access = 58145, Miss = 3417, Miss_rate = 0.059, Pending_hits = 846, Reservation_fails = 4
L2_cache_bank[21]: Access = 58642, Miss = 3537, Miss_rate = 0.060, Pending_hits = 835, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77561
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 18870
L2_total_cache_reservation_fails = 76
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 805736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.3941
	minimum = 6
	maximum = 842
Network latency average = 43.8318
	minimum = 6
	maximum = 591
Slowest packet = 2549150
Flit latency average = 52.506
	minimum = 6
	maximum = 590
Slowest flit = 4169408
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537566
	minimum = 0.0447368 (at node 10)
	maximum = 0.317533 (at node 44)
Accepted packet rate average = 0.0537566
	minimum = 0.0447368 (at node 10)
	maximum = 0.317533 (at node 44)
Injected flit rate average = 0.0806349
	minimum = 0.0606579 (at node 45)
	maximum = 0.329737 (at node 44)
Accepted flit rate average= 0.0806349
	minimum = 0.0536842 (at node 10)
	maximum = 0.622862 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0571 (14 samples)
	minimum = 6 (14 samples)
	maximum = 335.571 (14 samples)
Network latency average = 17.433 (14 samples)
	minimum = 6 (14 samples)
	maximum = 264.643 (14 samples)
Flit latency average = 18.5378 (14 samples)
	minimum = 6 (14 samples)
	maximum = 264 (14 samples)
Fragmentation average = 0.00308707 (14 samples)
	minimum = 0 (14 samples)
	maximum = 51.8571 (14 samples)
Injected packet rate average = 0.0281982 (14 samples)
	minimum = 0.02298 (14 samples)
	maximum = 0.0958016 (14 samples)
Accepted packet rate average = 0.0281982 (14 samples)
	minimum = 0.02298 (14 samples)
	maximum = 0.0958016 (14 samples)
Injected flit rate average = 0.0425998 (14 samples)
	minimum = 0.0287167 (14 samples)
	maximum = 0.116776 (14 samples)
Accepted flit rate average = 0.0425998 (14 samples)
	minimum = 0.0314115 (14 samples)
	maximum = 0.177045 (14 samples)
Injected packet size average = 1.51073 (14 samples)
Accepted packet size average = 1.51073 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 36 sec (5076 sec)
gpgpu_simulation_rate = 14211 (inst/sec)
gpgpu_simulation_rate = 1487 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 948969
gpu_sim_insn = 17757560
gpu_ipc =      18.7125
gpu_tot_sim_cycle = 8729039
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      10.2984
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2064709
gpu_stall_icnt2sh    = 7423343
partiton_reqs_in_parallel = 19200979
partiton_reqs_in_parallel_total    = 96626790
partiton_level_parallism =      20.2335
partiton_level_parallism_total  =      13.2692
partiton_reqs_in_parallel_util = 19200979
partiton_reqs_in_parallel_util_total    = 96626790
gpu_sim_cycle_parition_util = 947393
gpu_tot_sim_cycle_parition_util    = 4409391
partiton_level_parallism_util =      20.2672
partiton_level_parallism_util_total  =      21.6226
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     196.8096 GB/Sec
L2_BW_total  =      35.6630 GB/Sec
gpu_total_sim_rate=12332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5049, 5535, 5614, 5986, 6347, 5728, 6045, 6096, 6356, 5957, 5610, 5767, 6265, 5826, 5652, 5465, 5365, 5408, 4839, 4952, 4541, 4289, 4660, 4723, 4716, 5078, 4166, 4405, 4610, 4392, 4095, 4439, 3942, 4219, 3990, 3958, 3790, 3794, 4698, 4420, 4240, 4730, 3573, 4213, 4069, 4932, 4145, 3488, 4252, 3584, 3493, 3912, 3695, 3813, 3661, 3580, 4047, 3660, 3629, 3603, 3457, 3792, 3291, 3836, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8798481
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8740294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53301
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10965780	W0_Idle:122859287	W0_Scoreboard:152062688	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1412 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 2082 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 8729000 
mrq_lat_table:112172 	3028 	3641 	24209 	13241 	8269 	11238 	16258 	17172 	5654 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2586668 	600321 	21093 	10893 	3289 	3578 	10406 	12273 	6417 	2734 	26505 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	694447 	208406 	1108517 	540141 	313394 	323324 	25057 	3398 	3027 	2974 	3509 	10549 	12033 	6332 	2728 	26505 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	587889 	544921 	972843 	129660 	10937 	297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	287739 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1735 	298 	140 	58 	47 	23 	31 	30 	30 	23 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        17        19        16        16        16        16        30        30        41        41        42        43        23        24 
dram[1]:        46        26        30        29        16        16        17        16        29        29        42        23        45        44        20        45 
dram[2]:        48        19        23        16        16        16        16        16        30        25        44        41        28        27        44        43 
dram[3]:        43        32        29        29        17        16        16        16        30        30        34        43        23        46        44        48 
dram[4]:        34        19        26        23        16        16        16        16        29        29        42        43        24        48        43        36 
dram[5]:        42        45        33        30        16        16        16        16        30        30        45        34        25        47        23        43 
dram[6]:        46        28        19        31        16        16        17        16        29        28        43        27        19        45        43        44 
dram[7]:        26        30        22        16        16        16        16        16        29        28        33        46        31        24        16        43 
dram[8]:        36        23        23        25        16        16        17        16        29        29        27        37        89        43        47        45 
dram[9]:        26        31        16        24        16        16        16        16        32        31        34        26        33        39        46        48 
dram[10]:        40        48        29        16        17        16        16        16        33        31        23        41        28        44        47        24 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.514910  2.640086  2.526682  2.488739  2.490760  2.447791  2.582417  2.557692  2.526998  2.576497  2.466368  2.458874  2.618497  2.573801  2.392920  2.571429 
dram[1]:  2.730853  2.645702  2.558411  2.411379  2.395112  2.404959  2.623810  2.453587  2.513570  2.440644  2.428256  2.480176  2.392120  2.432014  2.654076  2.664717 
dram[2]:  2.537832  2.561984  2.384615  2.370221  2.478170  2.401198  2.623874  2.538461  2.569794  2.542299  2.412804  2.341270  2.584615  2.549020  2.609658  2.649225 
dram[3]:  2.560976  2.582090  2.522678  2.430085  2.323364  2.332689  2.515351  2.420432  2.484787  2.584906  2.390000  2.498881  2.518116  2.518182  2.583012  2.650295 
dram[4]:  2.632568  2.655702  2.436285  2.438413  2.471074  2.382353  2.470213  2.452282  2.506383  2.533477  2.312883  2.388773  2.645098  2.619802  2.547809  2.549348 
dram[5]:  2.665939  2.508982  2.360587  2.386774  2.345098  2.388211  2.398422  2.395960  2.487805  2.508889  2.461039  2.433054  2.530387  2.452631  2.652259  2.548913 
dram[6]:  2.614433  2.625515  2.412008  2.436170  2.422594  2.348606  2.535934  2.599576  2.570499  2.528908  2.430642  2.486081  2.536585  2.572491  2.532710  2.596262 
dram[7]:  2.573913  2.600000  2.568539  2.421505  2.359922  2.429424  2.502092  2.662679  2.523282  2.591209  2.367387  2.507368  2.500888  2.540037  2.612903  2.622984 
dram[8]:  2.577253  2.597046  2.389002  2.547945  2.320939  2.318725  2.565217  2.444444  2.619048  2.681395  2.396761  2.432258  2.768293  2.509191  2.634981  2.691332 
dram[9]:  2.589520  2.561508  2.454545  2.579747  2.358299  2.382114  2.538622  2.559653  2.542411  2.391667  2.513216  2.425721  2.445017  2.469136  2.611111  2.802083 
dram[10]:  2.625541  2.640167  2.428571  2.362851  2.329980  2.385081  2.417722  2.473361  2.500000  2.624176  2.469163  2.505774  2.524462  2.506329  2.576628  2.675247 
average row locality = 215055/85721 = 2.508779
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       920       901       837       859       895       925       887       895       846       852       822       837       985       996       960       985 
dram[1]:       918       936       839       849       888       879       843       879       871       862       820       844       919       988       963       972 
dram[2]:       921       909       849       890       897       908       879       900       825       856       829       872       955      1014       943       976 
dram[3]:       937       899       886       862       929       904       873       901       875       821       875       839       991       980       957       965 
dram[4]:       937       899       861       887       892       906       866       877       850       850       845       846       967       951       945       973 
dram[5]:       912       917       858       878       901       882       900       893       880       824       835       851       970       990       968      1003 
dram[6]:       942       951       885       866       869       877       925       924       858       856       873       867       967       990       962       980 
dram[7]:       878       913       881       858       915       917       891       860       838       854       873       864       999       973       989       939 
dram[8]:       900       924       878       868       897       874       853       907       856       845       865       827       997       978       986       939 
dram[9]:       896       931       831       796       884       894       907       892       824       843       849       818       999       988       956       959 
dram[10]:       904       924       861       856       882       885       879       905       836       874       840       811       936       980       951       971 
total reads: 158393
bank skew: 1014/796 = 1.27
chip skew: 14592/14267 = 1.02
number of total write accesses:
dram[0]:       345       324       252       246       318       294       288       302       324       310       278       299       374       399       392       401 
dram[1]:       330       326       256       253       288       285       259       284       333       351       280       282       356       425       372       395 
dram[2]:       320       331       267       288       295       295       286       288       298       316       264       308       389       416       354       391 
dram[3]:       323       312       282       285       314       302       274       331       350       275       320       278       399       405       381       384 
dram[4]:       324       312       267       281       304       309       295       305       328       323       286       303       382       372       334       396 
dram[5]:       309       340       268       313       295       293       316       293       344       305       302       312       404       408       382       404 
dram[6]:       326       325       280       279       289       302       310       303       327       325       301       294       385       394       393       409 
dram[7]:       306       322       262       268       298       305       305       253       300       325       332       327       409       391       388       362 
dram[8]:       301       307       295       248       289       290       268       303       299       308       319       304       592       387       400       334 
dram[9]:       290       360       249       223       281       278       309       288       315       305       292       276       424       412       360       386 
dram[10]:       309       338       278       238       276       298       267       302       309       320       281       274       354       406       394       380 
total reads: 56662
bank skew: 592/223 = 2.65
chip skew: 5288/5024 = 1.05
average mf latency per bank:
dram[0]:      29662     32153     37427     36575     33628     34122     33553     33816     33679     34047     33978     29722     27801     28786     29110     29238
dram[1]:      31467     32744     34957     36134     33063     33969     34597     34779     35010     31576     32407     33347     29341     25737     28049     28753
dram[2]:      30276     30615     32342     33721     34486     32009     35875     33396     35033     32995     32025     29724     27451     28444     31226     28997
dram[3]:      30294     30146     34410     32729     30803     32769     33734     33588     31059     35425     30421     32644     27610     26880     28757     29160
dram[4]:      34211     31626     35388     33601     33312     33625     33501     33251     33252     34145     30453     30774     29133     27761     29737     27844
dram[5]:      34106     31759     35437     32487     31236     33323     31402     34139     35408     33374     30024     29980     27418     29209     28640     27820
dram[6]:      28941     32589     33858     34068     35028     33206     31795     32833     34285     32982     30577     31329     26985     28465     29164     28728
dram[7]:      32027     31571     37562     34597     31476     32967     33796     36847     33172     35739     28844     30921     27974     27784     28739     29556
dram[8]:      31844     34429     33357     36533     33324     35013     34371     34185     34933     35158     31963     29272     27933     29009     29456     30917
dram[9]:      32463     30595     35350     36953     33453     33724     32908     36389     35475     34451     32671     31866     26761     27091     28313     29462
dram[10]:      30466     31045     34188     34510     33582     32603     35043     32372     32601     36831     30728     30204     28386     28317     28082     29786
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    256415    256452    256299    256488    256521    236426    256377    256381    234175    256700
dram[1]:     234175    239089    256333    256588    256551    256622    256712    256509    256587    256422    248804    256421    256741    239342    234084    234113
dram[2]:     239023    234137    256285    256639    256651    256769    256867    256503    256471    256359    236385    234181    238071    256720    256695    256704
dram[3]:     257915    234005    256310    256312    256526    256537    256546    256596    256277    256298    234147    234950    256816    237922    256645    256266
dram[4]:     256754    234211    256289    256271    256457    256664    256860    256636    256347    256217    256386    256725    256359    237753    256703    234231
dram[5]:     234150    238929    256197    256746    256760    256246    256425    256449    256281    256610    234871    256530    238186    256744    256641    239428
dram[6]:     234133    234269    256246    256246    256504    256657    256576    256778    256761    256287    235074    256524    238153    256488    256341    233916
dram[7]:     234120    234233    256541    256247    256717    256554    256704    256573    256636    256664    256530    256817    256818    256736    256386    257910
dram[8]:     234261    256859    256281    256283    256615    256748    256635    256668    256722    256754    256429    234816    237446    256814    256661    239300
dram[9]:     234259    256765    256320    256373    256372    256468    256576    256672    256264    256248    234807    234098    237470    237464    256248    234035
dram[10]:     234230    234314    256261    258751    256759    256774    256384    256505    256133    256749    234153    234107    237428    237416    234191    234163
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9865188 n_act=7738 n_pre=7722 n_req=19548 n_rd=57608 n_write=12137 bw_util=0.01402
n_activity=316865 dram_eff=0.4402
bk0: 3680a 9889533i bk1: 3604a 9892694i bk2: 3348a 9896245i bk3: 3436a 9893988i bk4: 3580a 9890306i bk5: 3700a 9891440i bk6: 3548a 9892221i bk7: 3580a 9893327i bk8: 3384a 9892622i bk9: 3408a 9893622i bk10: 3288a 9892279i bk11: 3348a 9894290i bk12: 3940a 9888227i bk13: 3984a 9887397i bk14: 3840a 9890370i bk15: 3940a 9886868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9865943 n_act=7701 n_pre=7685 n_req=19345 n_rd=57080 n_write=11984 bw_util=0.01388
n_activity=315769 dram_eff=0.4374
bk0: 3672a 9893635i bk1: 3744a 9890338i bk2: 3356a 9895035i bk3: 3396a 9893968i bk4: 3552a 9895484i bk5: 3516a 9893906i bk6: 3372a 9896700i bk7: 3516a 9893608i bk8: 3484a 9890863i bk9: 3448a 9889722i bk10: 3280a 9897107i bk11: 3376a 9895623i bk12: 3676a 9887471i bk13: 3952a 9885975i bk14: 3852a 9891098i bk15: 3888a 9889253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256717
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9865116 n_act=7781 n_pre=7765 n_req=19529 n_rd=57692 n_write=12039 bw_util=0.01402
n_activity=318766 dram_eff=0.4375
bk0: 3684a 9891899i bk1: 3636a 9891793i bk2: 3396a 9896928i bk3: 3560a 9891694i bk4: 3588a 9892826i bk5: 3632a 9891897i bk6: 3516a 9893274i bk7: 3600a 9892623i bk8: 3300a 9893186i bk9: 3424a 9892083i bk10: 3316a 9898939i bk11: 3488a 9894804i bk12: 3820a 9888859i bk13: 4056a 9886991i bk14: 3772a 9891122i bk15: 3904a 9887574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9864323 n_act=7906 n_pre=7890 n_req=19709 n_rd=57976 n_write=12298 bw_util=0.01412
n_activity=323315 dram_eff=0.4347
bk0: 3748a 9890083i bk1: 3596a 9895274i bk2: 3544a 9895323i bk3: 3448a 9893074i bk4: 3716a 9890735i bk5: 3616a 9891977i bk6: 3492a 9893224i bk7: 3604a 9889959i bk8: 3500a 9890303i bk9: 3284a 9896269i bk10: 3500a 9892128i bk11: 3356a 9900811i bk12: 3964a 9890070i bk13: 3920a 9888040i bk14: 3828a 9891953i bk15: 3860a 9887419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9865341 n_act=7780 n_pre=7764 n_req=19473 n_rd=57408 n_write=12100 bw_util=0.01397
n_activity=319786 dram_eff=0.4347
bk0: 3748a 9894815i bk1: 3596a 9893847i bk2: 3444a 9893639i bk3: 3548a 9890391i bk4: 3568a 9890244i bk5: 3624a 9889039i bk6: 3464a 9892388i bk7: 3508a 9891751i bk8: 3400a 9890332i bk9: 3400a 9892456i bk10: 3380a 9896348i bk11: 3384a 9894826i bk12: 3868a 9888914i bk13: 3804a 9889655i bk14: 3780a 9892414i bk15: 3892a 9887218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256213
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9864110 n_act=7995 n_pre=7979 n_req=19750 n_rd=57848 n_write=12461 bw_util=0.01413
n_activity=322727 dram_eff=0.4357
bk0: 3648a 9896064i bk1: 3668a 9889332i bk2: 3432a 9896733i bk3: 3512a 9890634i bk4: 3604a 9892982i bk5: 3528a 9894967i bk6: 3600a 9892178i bk7: 3572a 9892033i bk8: 3520a 9893220i bk9: 3296a 9895772i bk10: 3340a 9894256i bk11: 3404a 9894907i bk12: 3880a 9889338i bk13: 3960a 9888635i bk14: 3872a 9891228i bk15: 4012a 9885481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9863928 n_act=7882 n_pre=7866 n_req=19834 n_rd=58368 n_write=12349 bw_util=0.01421
n_activity=324118 dram_eff=0.4364
bk0: 3768a 9892097i bk1: 3804a 9888096i bk2: 3540a 9893518i bk3: 3464a 9892448i bk4: 3476a 9895490i bk5: 3508a 9891327i bk6: 3700a 9893911i bk7: 3696a 9891411i bk8: 3432a 9893538i bk9: 3424a 9890292i bk10: 3492a 9894970i bk11: 3468a 9893743i bk12: 3868a 9890182i bk13: 3960a 9887876i bk14: 3848a 9889956i bk15: 3920a 9885707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255467
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9864926 n_act=7771 n_pre=7755 n_req=19595 n_rd=57768 n_write=12173 bw_util=0.01406
n_activity=319153 dram_eff=0.4383
bk0: 3512a 9894239i bk1: 3652a 9892776i bk2: 3524a 9896268i bk3: 3432a 9892465i bk4: 3660a 9891647i bk5: 3668a 9888540i bk6: 3564a 9891437i bk7: 3440a 9894353i bk8: 3352a 9895350i bk9: 3416a 9893905i bk10: 3492a 9895084i bk11: 3456a 9891763i bk12: 3996a 9887648i bk13: 3892a 9887621i bk14: 3956a 9890097i bk15: 3756a 9888077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9865194 n_act=7761 n_pre=7745 n_req=19638 n_rd=57576 n_write=12117 bw_util=0.01401
n_activity=318834 dram_eff=0.4372
bk0: 3600a 9894557i bk1: 3696a 9893658i bk2: 3512a 9888836i bk3: 3472a 9894547i bk4: 3588a 9893296i bk5: 3496a 9891259i bk6: 3412a 9896579i bk7: 3628a 9890563i bk8: 3424a 9891347i bk9: 3380a 9893650i bk10: 3460a 9890859i bk11: 3308a 9897904i bk12: 3988a 9890110i bk13: 3912a 9887748i bk14: 3944a 9888431i bk15: 3756a 9892982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249381
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9866087 n_act=7689 n_pre=7673 n_req=19315 n_rd=57068 n_write=11876 bw_util=0.01386
n_activity=316895 dram_eff=0.4351
bk0: 3584a 9897971i bk1: 3724a 9893270i bk2: 3324a 9898472i bk3: 3184a 9897520i bk4: 3536a 9890617i bk5: 3576a 9894422i bk6: 3628a 9893896i bk7: 3568a 9893813i bk8: 3296a 9895893i bk9: 3372a 9891797i bk10: 3396a 9894904i bk11: 3272a 9898858i bk12: 3996a 9887044i bk13: 3952a 9888144i bk14: 3824a 9892143i bk15: 3836a 9891395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24856
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9950393 n_nop=9866025 n_act=7718 n_pre=7702 n_req=19319 n_rd=57180 n_write=11768 bw_util=0.01386
n_activity=316878 dram_eff=0.4352
bk0: 3616a 9892725i bk1: 3696a 9892582i bk2: 3444a 9892861i bk3: 3424a 9898393i bk4: 3528a 9895120i bk5: 3540a 9892053i bk6: 3516a 9894209i bk7: 3620a 9893721i bk8: 3344a 9892780i bk9: 3496a 9892585i bk10: 3360a 9896470i bk11: 3244a 9898317i bk12: 3744a 9890692i bk13: 3920a 9885943i bk14: 3804a 9888917i bk15: 3884a 9892344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25255

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7152, Miss_rate = 0.048, Pending_hits = 1304, Reservation_fails = 2
L2_cache_bank[1]: Access = 148856, Miss = 7250, Miss_rate = 0.049, Pending_hits = 1280, Reservation_fails = 4
L2_cache_bank[2]: Access = 147823, Miss = 7061, Miss_rate = 0.048, Pending_hits = 1261, Reservation_fails = 4
L2_cache_bank[3]: Access = 148284, Miss = 7209, Miss_rate = 0.049, Pending_hits = 1262, Reservation_fails = 10
L2_cache_bank[4]: Access = 147672, Miss = 7098, Miss_rate = 0.048, Pending_hits = 1246, Reservation_fails = 5
L2_cache_bank[5]: Access = 148430, Miss = 7325, Miss_rate = 0.049, Pending_hits = 1264, Reservation_fails = 8
L2_cache_bank[6]: Access = 149351, Miss = 7323, Miss_rate = 0.049, Pending_hits = 1278, Reservation_fails = 4
L2_cache_bank[7]: Access = 148038, Miss = 7171, Miss_rate = 0.048, Pending_hits = 1282, Reservation_fails = 4
L2_cache_bank[8]: Access = 148602, Miss = 7163, Miss_rate = 0.048, Pending_hits = 1290, Reservation_fails = 6
L2_cache_bank[9]: Access = 148850, Miss = 7189, Miss_rate = 0.048, Pending_hits = 1280, Reservation_fails = 5
L2_cache_bank[10]: Access = 148576, Miss = 7224, Miss_rate = 0.049, Pending_hits = 1257, Reservation_fails = 4
L2_cache_bank[11]: Access = 148852, Miss = 7238, Miss_rate = 0.049, Pending_hits = 1303, Reservation_fails = 3
L2_cache_bank[12]: Access = 148563, Miss = 7281, Miss_rate = 0.049, Pending_hits = 1310, Reservation_fails = 4
L2_cache_bank[13]: Access = 149723, Miss = 7311, Miss_rate = 0.049, Pending_hits = 1324, Reservation_fails = 4
L2_cache_bank[14]: Access = 148753, Miss = 7264, Miss_rate = 0.049, Pending_hits = 1269, Reservation_fails = 2
L2_cache_bank[15]: Access = 148540, Miss = 7178, Miss_rate = 0.048, Pending_hits = 1231, Reservation_fails = 2
L2_cache_bank[16]: Access = 169949, Miss = 7232, Miss_rate = 0.043, Pending_hits = 1452, Reservation_fails = 1
L2_cache_bank[17]: Access = 148545, Miss = 7162, Miss_rate = 0.048, Pending_hits = 1279, Reservation_fails = 4
L2_cache_bank[18]: Access = 147151, Miss = 7146, Miss_rate = 0.049, Pending_hits = 1275, Reservation_fails = 6
L2_cache_bank[19]: Access = 147135, Miss = 7121, Miss_rate = 0.048, Pending_hits = 1239, Reservation_fails = 1
L2_cache_bank[20]: Access = 147085, Miss = 7089, Miss_rate = 0.048, Pending_hits = 1298, Reservation_fails = 5
L2_cache_bank[21]: Access = 148069, Miss = 7206, Miss_rate = 0.049, Pending_hits = 1269, Reservation_fails = 3
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 158393
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 28253
L2_total_cache_reservation_fails = 91
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2091147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1006511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.097
	minimum = 6
	maximum = 1560
Network latency average = 36.0844
	minimum = 6
	maximum = 1275
Slowest packet = 2637643
Flit latency average = 29.8919
	minimum = 6
	maximum = 1275
Slowest flit = 4948474
Fragmentation average = 0.0694857
	minimum = 0
	maximum = 817
Injected packet rate average = 0.0415281
	minimum = 0.0360513 (at node 2)
	maximum = 0.04752 (at node 45)
Accepted packet rate average = 0.0415281
	minimum = 0.0360513 (at node 2)
	maximum = 0.04752 (at node 45)
Injected flit rate average = 0.0740905
	minimum = 0.0470311 (at node 2)
	maximum = 0.107853 (at node 45)
Accepted flit rate average= 0.0740905
	minimum = 0.0610484 (at node 46)
	maximum = 0.0885341 (at node 9)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.5265 (15 samples)
	minimum = 6 (15 samples)
	maximum = 417.2 (15 samples)
Network latency average = 18.6765 (15 samples)
	minimum = 6 (15 samples)
	maximum = 332 (15 samples)
Flit latency average = 19.2948 (15 samples)
	minimum = 6 (15 samples)
	maximum = 331.4 (15 samples)
Fragmentation average = 0.00751365 (15 samples)
	minimum = 0 (15 samples)
	maximum = 102.867 (15 samples)
Injected packet rate average = 0.0290868 (15 samples)
	minimum = 0.0238514 (15 samples)
	maximum = 0.0925828 (15 samples)
Accepted packet rate average = 0.0290868 (15 samples)
	minimum = 0.0238514 (15 samples)
	maximum = 0.0925828 (15 samples)
Injected flit rate average = 0.0446992 (15 samples)
	minimum = 0.0299377 (15 samples)
	maximum = 0.116181 (15 samples)
Accepted flit rate average = 0.0446992 (15 samples)
	minimum = 0.0333873 (15 samples)
	maximum = 0.171144 (15 samples)
Injected packet size average = 1.53675 (15 samples)
Accepted packet size average = 1.53675 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 29 sec (7289 sec)
gpgpu_simulation_rate = 12332 (inst/sec)
gpgpu_simulation_rate = 1197 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15248
gpu_sim_insn = 5617924
gpu_ipc =     368.4368
gpu_tot_sim_cycle = 8966437
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.6522
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2064872
gpu_stall_icnt2sh    = 7423566
partiton_reqs_in_parallel = 335293
partiton_reqs_in_parallel_total    = 115827769
partiton_level_parallism =      21.9893
partiton_level_parallism_total  =      12.9553
partiton_reqs_in_parallel_util = 335293
partiton_reqs_in_parallel_util_total    = 115827769
gpu_sim_cycle_parition_util = 15248
gpu_tot_sim_cycle_parition_util    = 5356784
partiton_level_parallism_util =      21.9893
partiton_level_parallism_util_total  =      21.6237
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     253.9612 GB/Sec
L2_BW_total  =      35.1506 GB/Sec
gpu_total_sim_rate=12986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5229, 5715, 5794, 6166, 6527, 5908, 6225, 6276, 6536, 6137, 5790, 5947, 6445, 6006, 5832, 5645, 5545, 5588, 5019, 5132, 4721, 4469, 4840, 4903, 4896, 5258, 4346, 4585, 4790, 4572, 4275, 4619, 4122, 4399, 4170, 4138, 3970, 3974, 4878, 4600, 4420, 4910, 3753, 4393, 4249, 5112, 4325, 3668, 4396, 3728, 3637, 4056, 3839, 3957, 3805, 3724, 4191, 3804, 3773, 3747, 3601, 3936, 3435, 3980, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9105579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9047295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53398
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11480639	W0_Idle:122941458	W0_Scoreboard:152118860	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1412 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 2059 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 8966436 
mrq_lat_table:115675 	3087 	3889 	25075 	13559 	8434 	11463 	16420 	17182 	5654 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2620781 	607018 	21135 	10896 	3289 	3578 	10406 	12273 	6417 	2734 	26505 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	698178 	209924 	1109919 	548122 	335482 	327215 	25286 	3413 	3027 	2974 	3509 	10549 	12033 	6332 	2728 	26505 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	595182 	545777 	972865 	129660 	10937 	297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	320423 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1765 	299 	140 	58 	47 	23 	31 	30 	30 	23 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        17        19        16        16        16        16        30        30        41        41        42        43        23        33 
dram[1]:        46        26        30        29        16        16        17        16        30        29        42        23        45        44        27        45 
dram[2]:        48        19        23        16        16        16        16        16        30        25        44        41        28        27        44        43 
dram[3]:        43        32        29        29        17        16        16        16        30        30        34        43        23        46        44        48 
dram[4]:        34        31        26        23        16        16        16        16        29        29        42        43        24        48        43        36 
dram[5]:        42        45        33        30        16        16        16        16        30        30        45        45        25        47        23        43 
dram[6]:        46        28        19        31        16        16        17        16        30        30        43        27        19        45        43        44 
dram[7]:        26        30        22        16        16        16        16        16        30        28        33        46        31        24        42        43 
dram[8]:        36        23        23        34        16        16        17        16        29        29        27        42        95        43        47        45 
dram[9]:        26        31        16        25        16        16        16        16        33        31        34        26        33        39        46        48 
dram[10]:        40        48        29        16        17        16        16        16        33        31        23        43        28        44        47        24 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.588933  2.733333  2.627315  2.575281  2.490760  2.447791  2.582417  2.551064  2.586207  2.637168  2.550336  2.552916  2.696154  2.644037  2.462898  2.640221 
dram[1]:  2.825327  2.725000  2.661215  2.501094  2.395112  2.404959  2.623810  2.453587  2.567568  2.495984  2.510965  2.569231  2.471910  2.503436  2.722441  2.736434 
dram[2]:  2.620408  2.651546  2.463675  2.447791  2.478170  2.401198  2.620225  2.535181  2.632420  2.601732  2.500000  2.407480  2.664108  2.628114  2.692771  2.722543 
dram[3]:  2.653144  2.670213  2.601293  2.503171  2.323364  2.330116  2.508734  2.417647  2.540486  2.637002  2.471058  2.593750  2.593128  2.589837  2.668593  2.721790 
dram[4]:  2.722917  2.721133  2.510776  2.508333  2.471074  2.382353  2.467091  2.449275  2.552743  2.587097  2.395918  2.469008  2.727984  2.705534  2.632207  2.620370 
dram[5]:  2.755991  2.593626  2.435146  2.462000  2.345098  2.388211  2.398422  2.395960  2.540486  2.567627  2.540948  2.518750  2.604779  2.525394  2.735294  2.619820 
dram[6]:  2.697531  2.710472  2.489669  2.500000  2.422594  2.348606  2.532787  2.596195  2.621505  2.584222  2.514463  2.576923  2.619850  2.649351  2.615672  2.669776 
dram[7]:  2.655098  2.680672  2.641256  2.482833  2.359223  2.429424  2.498956  2.658711  2.580574  2.651316  2.447059  2.588235  2.565603  2.613383  2.681132  2.706237 
dram[8]:  2.665953  2.688421  2.456389  2.627273  2.318359  2.318725  2.565217  2.444444  2.674944  2.744780  2.476768  2.510684  2.996540  2.583486  2.719165  2.782701 
dram[9]:  2.674620  2.645545  2.541950  2.653266  2.355556  2.382114  2.538622  2.561822  2.606667  2.455302  2.600000  2.515487  2.516295  2.536972  2.677800  2.893971 
dram[10]:  2.717063  2.722338  2.481013  2.444924  2.327309  2.385081  2.417722  2.473361  2.563044  2.690789  2.555799  2.595402  2.595331  2.581228  2.661568  2.751969 
average row locality = 220611/85947 = 2.566826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       936       917       853       873       895       925       887       895       856       862       838       853      1001      1012       976      1001 
dram[1]:       934       952       854       864       888       879       843       879       881       872       836       860       935      1004       979       988 
dram[2]:       937       925       863       904       897       908       879       900       835       866       845       888       971      1030       959       992 
dram[3]:       953       915       900       875       929       904       873       901       885       831       891       855      1007       996       973       981 
dram[4]:       953       915       874       900       892       906       866       877       860       860       861       862       983       967       961       989 
dram[5]:       928       933       872       892       901       882       900       893       890       834       851       867       986      1006       984      1019 
dram[6]:       958       967       899       879       869       877       925       924       868       866       889       883       983      1006       978       996 
dram[7]:       894       929       894       870       915       917       891       860       848       864       889       880      1015       989      1005       955 
dram[8]:       916       940       891       881       897       874       853       907       866       855       881       843      1014       994      1002       955 
dram[9]:       912       947       845       809       884       894       907       892       835       854       865       834      1015      1004       972       975 
dram[10]:       920       940       874       869       882       885       879       905       847       885       856       827       952       996       967       987 
total reads: 160326
bank skew: 1030/809 = 1.27
chip skew: 14767/14444 = 1.02
number of total write accesses:
dram[0]:       374       354       282       273       318       294       288       304       344       330       302       329       401       429       418       430 
dram[1]:       360       356       285       279       288       285       259       284       354       371       309       309       385       453       404       424 
dram[2]:       347       361       290       315       295       295       287       289       318       336       290       335       417       447       382       421 
dram[3]:       355       340       307       309       314       303       276       332       370       295       347       307       427       431       412       418 
dram[4]:       354       334       291       304       304       309       296       306       350       343       313       333       411       402       363       426 
dram[5]:       337       369       292       339       295       293       316       293       365       324       328       342       431       436       411       435 
dram[6]:       353       353       306       301       289       302       311       304       351       346       328       323       416       422       424       435 
dram[7]:       330       347       284       287       300       305       306       254       321       345       359       352       432       417       416       390 
dram[8]:       329       337       320       275       290       290       268       303       319       328       345       332       718       414       431       364 
dram[9]:       321       389       276       247       282       278       309       289       338       327       318       303       452       437       391       417 
dram[10]:       338       364       302       263       277       298       267       302       332       342       312       302       382       434       425       411 
total reads: 60285
bank skew: 718/247 = 2.91
chip skew: 5663/5351 = 1.06
average mf latency per bank:
dram[0]:      28666     31012     35936     35291     33655     34149     33583     33790     32877     33230     32831     28609     26977     27895     28262     28348
dram[1]:      30372     31615     33630     34862     33091     33998     34630     34811     34170     30852     31178     32164     28371     24988     27106     27865
dram[2]:      29284     29542     31328     32609     34514     32037     35875     33398     34164     32210     30885     28720     26609     27566     30230     28081
dram[3]:      29205     29112     33321     31730     30829     32768     33706     33590     30356     34524     29405     31424     26791     26116     27809     28146
dram[4]:      33029     30686     34290     32620     33339     33653     33504     33254     32414     33333     29380     29630     28221     26859     28755     26967
dram[5]:      32942     30684     34303     31453     31263     33352     31432     34170     34572     32580     28997     28880     26614     28346     27745     26948
dram[6]:      28014     31526     32756     33082     35056     33233     31799     32836     33368     32179     29538     30204     26108     27618     28215     27913
dram[7]:      31005     30580     36469     33694     31452     32994     33801     36848     32335     34893     27893     29935     27251     26985     27879     28621
dram[8]:      30748     33215     32337     35296     33328     35045     34412     34221     34099     34314     30918     28225     26747     28157     28524     29874
dram[9]:      31250     29588     34083     35686     33454     33755     32940     36393     34492     33533     31555     30706     25988     26349     27369     28495
dram[10]:      29401     30068     33137     33376     33585     32632     35076     32403     31706     35882     29536     29071     27480     27474     27161     28812
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    256415    256452    256299    256488    256521    236426    256377    256381    234175    256700
dram[1]:     234175    239089    256333    256588    256551    256622    256712    256509    256587    256422    248804    256421    256741    239342    234084    234113
dram[2]:     239023    234137    256285    256639    256651    256769    256867    256503    256471    256359    236385    234181    238071    256720    256695    256704
dram[3]:     257915    234005    256310    256312    256526    256537    256546    256596    256277    256298    234147    234950    256816    237922    256645    256266
dram[4]:     256754    234211    256289    256271    256457    256664    256860    256636    256347    256217    256386    256725    256359    237753    256703    234231
dram[5]:     234150    238929    256197    256746    256760    256246    256425    256449    256281    256610    234871    256530    238186    256744    256641    239428
dram[6]:     234133    234269    256246    256246    256504    256657    256576    256778    256761    256287    235074    256524    238153    256488    256341    233916
dram[7]:     234120    234233    256541    256247    256717    256554    256704    256573    256636    256664    256530    256817    256818    256736    256386    257910
dram[8]:     234261    256859    256281    256283    256615    256748    256635    256668    256722    256754    256429    234816    237446    256814    256661    239300
dram[9]:     234259    256765    256320    256373    256372    256468    256576    256672    256264    256248    234807    234098    237470    237464    256248    234035
dram[10]:     234230    234314    256261    258751    256759    256774    256384    256505    256133    256749    234153    234107    237428    237416    234191    234163
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9892400 n_act=7758 n_pre=7742 n_req=20050 n_rd=58320 n_write=12485 bw_util=0.01419
n_activity=322797 dram_eff=0.4387
bk0: 3744a 9917306i bk1: 3668a 9920513i bk2: 3412a 9924048i bk3: 3492a 9921842i bk4: 3580a 9918613i bk5: 3700a 9919752i bk6: 3548a 9920535i bk7: 3580a 9921564i bk8: 3424a 9920512i bk9: 3448a 9921467i bk10: 3352a 9920114i bk11: 3412a 9922062i bk12: 4004a 9916043i bk13: 4048a 9915124i bk14: 3904a 9918214i bk15: 4004a 9914595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263381
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9893141 n_act=7722 n_pre=7706 n_req=19853 n_rd=57792 n_write=12344 bw_util=0.01406
n_activity=321803 dram_eff=0.4359
bk0: 3736a 9921440i bk1: 3808a 9918031i bk2: 3416a 9922865i bk3: 3456a 9921852i bk4: 3552a 9923792i bk5: 3516a 9922216i bk6: 3372a 9925013i bk7: 3516a 9921925i bk8: 3524a 9918705i bk9: 3488a 9917584i bk10: 3344a 9924799i bk11: 3440a 9923417i bk12: 3740a 9915289i bk13: 4016a 9913846i bk14: 3916a 9918827i bk15: 3952a 9916989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9892354 n_act=7799 n_pre=7783 n_req=20024 n_rd=58396 n_write=12373 bw_util=0.01418
n_activity=324664 dram_eff=0.436
bk0: 3748a 9919736i bk1: 3700a 9919637i bk2: 3452a 9924802i bk3: 3616a 9919575i bk4: 3588a 9921134i bk5: 3632a 9920209i bk6: 3516a 9921548i bk7: 3600a 9920905i bk8: 3340a 9921059i bk9: 3464a 9919951i bk10: 3380a 9926756i bk11: 3552a 9922594i bk12: 3884a 9916722i bk13: 4120a 9914767i bk14: 3836a 9918998i bk15: 3968a 9915400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9891542 n_act=7928 n_pre=7912 n_req=20212 n_rd=58676 n_write=12647 bw_util=0.0143
n_activity=329208 dram_eff=0.4333
bk0: 3812a 9917894i bk1: 3660a 9923123i bk2: 3600a 9923262i bk3: 3500a 9921019i bk4: 3716a 9919047i bk5: 3616a 9920244i bk6: 3492a 9921459i bk7: 3604a 9918219i bk8: 3540a 9918180i bk9: 3324a 9924052i bk10: 3564a 9919866i bk11: 3420a 9928601i bk12: 4028a 9917915i bk13: 3984a 9915887i bk14: 3892a 9919769i bk15: 3924a 9915083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9892564 n_act=7804 n_pre=7788 n_req=19965 n_rd=58104 n_write=12445 bw_util=0.01414
n_activity=325560 dram_eff=0.4334
bk0: 3812a 9922607i bk1: 3660a 9921642i bk2: 3496a 9921547i bk3: 3600a 9918328i bk4: 3568a 9918552i bk5: 3624a 9917351i bk6: 3464a 9920671i bk7: 3508a 9920040i bk8: 3440a 9918098i bk9: 3440a 9920313i bk10: 3444a 9924192i bk11: 3448a 9922571i bk12: 3932a 9916730i bk13: 3868a 9917424i bk14: 3844a 9920240i bk15: 3956a 9914894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9891354 n_act=8012 n_pre=7996 n_req=20244 n_rd=58552 n_write=12791 bw_util=0.0143
n_activity=328581 dram_eff=0.4342
bk0: 3712a 9923862i bk1: 3732a 9917135i bk2: 3488a 9924661i bk3: 3568a 9918501i bk4: 3604a 9921291i bk5: 3528a 9923278i bk6: 3600a 9920491i bk7: 3572a 9920350i bk8: 3560a 9921057i bk9: 3336a 9923640i bk10: 3404a 9922047i bk11: 3468a 9922654i bk12: 3944a 9917226i bk13: 4024a 9916475i bk14: 3936a 9919042i bk15: 4076a 9913229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9891153 n_act=7901 n_pre=7885 n_req=20331 n_rd=59068 n_write=12698 bw_util=0.01438
n_activity=329957 dram_eff=0.435
bk0: 3832a 9919862i bk1: 3868a 9915869i bk2: 3596a 9921412i bk3: 3516a 9920391i bk4: 3476a 9923803i bk5: 3508a 9919642i bk6: 3700a 9922173i bk7: 3696a 9919692i bk8: 3472a 9921268i bk9: 3464a 9918114i bk10: 3556a 9922829i bk11: 3532a 9921486i bk12: 3932a 9918026i bk13: 4024a 9915647i bk14: 3912a 9917795i bk15: 3984a 9913582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255857
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9892197 n_act=7789 n_pre=7773 n_req=20060 n_rd=58460 n_write=12486 bw_util=0.01422
n_activity=324968 dram_eff=0.4366
bk0: 3576a 9922208i bk1: 3716a 9920687i bk2: 3576a 9924257i bk3: 3480a 9920382i bk4: 3660a 9919915i bk5: 3668a 9916851i bk6: 3564a 9919714i bk7: 3440a 9922630i bk8: 3392a 9923201i bk9: 3456a 9921753i bk10: 3556a 9922885i bk11: 3520a 9919555i bk12: 4060a 9915579i bk13: 3956a 9915526i bk14: 4020a 9917998i bk15: 3820a 9915902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263376
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9892321 n_act=7782 n_pre=7766 n_req=20232 n_rd=58276 n_write=12560 bw_util=0.0142
n_activity=325219 dram_eff=0.4356
bk0: 3664a 9922557i bk1: 3760a 9921549i bk2: 3564a 9916831i bk3: 3524a 9922386i bk4: 3588a 9921572i bk5: 3496a 9919567i bk6: 3412a 9924888i bk7: 3628a 9918874i bk8: 3464a 9919004i bk9: 3420a 9921361i bk10: 3524a 9918837i bk11: 3372a 9925698i bk12: 4056a 9917760i bk13: 3976a 9915638i bk14: 4008a 9916406i bk15: 3820a 9920841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250881
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9893297 n_act=7711 n_pre=7695 n_req=19818 n_rd=57776 n_write=12226 bw_util=0.01403
n_activity=322770 dram_eff=0.4338
bk0: 3648a 9925702i bk1: 3788a 9921082i bk2: 3380a 9926380i bk3: 3236a 9925406i bk4: 3536a 9918870i bk5: 3576a 9922733i bk6: 3628a 9922207i bk7: 3568a 9922121i bk8: 3340a 9923683i bk9: 3416a 9919598i bk10: 3460a 9922756i bk11: 3336a 9926687i bk12: 4060a 9914899i bk13: 4016a 9916043i bk14: 3888a 9919796i bk15: 3900a 9919184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978705 n_nop=9893228 n_act=7742 n_pre=7726 n_req=19822 n_rd=57884 n_write=12125 bw_util=0.01403
n_activity=322846 dram_eff=0.4337
bk0: 3680a 9920613i bk1: 3760a 9920447i bk2: 3496a 9920681i bk3: 3476a 9926311i bk4: 3528a 9923377i bk5: 3540a 9920359i bk6: 3516a 9922519i bk7: 3620a 9922034i bk8: 3388a 9920601i bk9: 3540a 9920385i bk10: 3424a 9924135i bk11: 3308a 9926072i bk12: 3808a 9918500i bk13: 3984a 9913734i bk14: 3868a 9916797i bk15: 3948a 9920065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7242, Miss_rate = 0.049, Pending_hits = 1367, Reservation_fails = 2
L2_cache_bank[1]: Access = 150344, Miss = 7338, Miss_rate = 0.049, Pending_hits = 1355, Reservation_fails = 5
L2_cache_bank[2]: Access = 149311, Miss = 7150, Miss_rate = 0.048, Pending_hits = 1336, Reservation_fails = 6
L2_cache_bank[3]: Access = 149772, Miss = 7298, Miss_rate = 0.049, Pending_hits = 1329, Reservation_fails = 13
L2_cache_bank[4]: Access = 149160, Miss = 7186, Miss_rate = 0.048, Pending_hits = 1310, Reservation_fails = 8
L2_cache_bank[5]: Access = 149918, Miss = 7413, Miss_rate = 0.049, Pending_hits = 1338, Reservation_fails = 11
L2_cache_bank[6]: Access = 150839, Miss = 7411, Miss_rate = 0.049, Pending_hits = 1353, Reservation_fails = 4
L2_cache_bank[7]: Access = 149526, Miss = 7258, Miss_rate = 0.049, Pending_hits = 1353, Reservation_fails = 6
L2_cache_bank[8]: Access = 150090, Miss = 7250, Miss_rate = 0.048, Pending_hits = 1361, Reservation_fails = 8
L2_cache_bank[9]: Access = 150338, Miss = 7276, Miss_rate = 0.048, Pending_hits = 1344, Reservation_fails = 5
L2_cache_bank[10]: Access = 150064, Miss = 7312, Miss_rate = 0.049, Pending_hits = 1322, Reservation_fails = 4
L2_cache_bank[11]: Access = 150340, Miss = 7326, Miss_rate = 0.049, Pending_hits = 1376, Reservation_fails = 4
L2_cache_bank[12]: Access = 150051, Miss = 7369, Miss_rate = 0.049, Pending_hits = 1383, Reservation_fails = 7
L2_cache_bank[13]: Access = 151211, Miss = 7398, Miss_rate = 0.049, Pending_hits = 1389, Reservation_fails = 4
L2_cache_bank[14]: Access = 150240, Miss = 7351, Miss_rate = 0.049, Pending_hits = 1324, Reservation_fails = 2
L2_cache_bank[15]: Access = 150024, Miss = 7264, Miss_rate = 0.048, Pending_hits = 1288, Reservation_fails = 3
L2_cache_bank[16]: Access = 179602, Miss = 7320, Miss_rate = 0.041, Pending_hits = 1617, Reservation_fails = 1
L2_cache_bank[17]: Access = 150021, Miss = 7249, Miss_rate = 0.048, Pending_hits = 1350, Reservation_fails = 8
L2_cache_bank[18]: Access = 148630, Miss = 7235, Miss_rate = 0.049, Pending_hits = 1347, Reservation_fails = 7
L2_cache_bank[19]: Access = 148611, Miss = 7209, Miss_rate = 0.049, Pending_hits = 1308, Reservation_fails = 1
L2_cache_bank[20]: Access = 148569, Miss = 7177, Miss_rate = 0.048, Pending_hits = 1370, Reservation_fails = 6
L2_cache_bank[21]: Access = 149553, Miss = 7294, Miss_rate = 0.049, Pending_hits = 1338, Reservation_fails = 4
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160326
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 29858
L2_total_cache_reservation_fails = 119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2099318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1035657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2207
	minimum = 6
	maximum = 885
Network latency average = 43.8706
	minimum = 6
	maximum = 632
Slowest packet = 6572592
Flit latency average = 52.5899
	minimum = 6
	maximum = 631
Slowest flit = 11323663
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535909
	minimum = 0.0445989 (at node 8)
	maximum = 0.316554 (at node 44)
Accepted packet rate average = 0.0535909
	minimum = 0.0445989 (at node 8)
	maximum = 0.316554 (at node 44)
Injected flit rate average = 0.0803863
	minimum = 0.0604709 (at node 45)
	maximum = 0.32872 (at node 44)
Accepted flit rate average= 0.0803863
	minimum = 0.0535187 (at node 8)
	maximum = 0.620942 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7574 (16 samples)
	minimum = 6 (16 samples)
	maximum = 446.438 (16 samples)
Network latency average = 20.2511 (16 samples)
	minimum = 6 (16 samples)
	maximum = 350.75 (16 samples)
Flit latency average = 21.3757 (16 samples)
	minimum = 6 (16 samples)
	maximum = 350.125 (16 samples)
Fragmentation average = 0.00704405 (16 samples)
	minimum = 0 (16 samples)
	maximum = 96.4375 (16 samples)
Injected packet rate average = 0.0306183 (16 samples)
	minimum = 0.0251481 (16 samples)
	maximum = 0.106581 (16 samples)
Accepted packet rate average = 0.0306183 (16 samples)
	minimum = 0.0251481 (16 samples)
	maximum = 0.106581 (16 samples)
Injected flit rate average = 0.0469296 (16 samples)
	minimum = 0.031846 (16 samples)
	maximum = 0.129465 (16 samples)
Accepted flit rate average = 0.0469296 (16 samples)
	minimum = 0.0346455 (16 samples)
	maximum = 0.199257 (16 samples)
Injected packet size average = 1.53273 (16 samples)
Accepted packet size average = 1.53273 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 35 sec (7355 sec)
gpgpu_simulation_rate = 12986 (inst/sec)
gpgpu_simulation_rate = 1219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 943153
gpu_sim_insn = 15785486
gpu_ipc =      16.7369
gpu_tot_sim_cycle = 10136812
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.9796
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3556929
gpu_stall_icnt2sh    = 11494717
partiton_reqs_in_parallel = 19257309
partiton_reqs_in_parallel_total    = 116163062
partiton_level_parallism =      20.4180
partiton_level_parallism_total  =      13.3593
partiton_reqs_in_parallel_util = 19257309
partiton_reqs_in_parallel_util_total    = 116163062
gpu_sim_cycle_parition_util = 936228
gpu_tot_sim_cycle_parition_util    = 5372032
partiton_level_parallism_util =      20.5690
partiton_level_parallism_util_total  =      21.4671
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     120.4678 GB/Sec
L2_BW_total  =      42.3008 GB/Sec
gpu_total_sim_rate=11890

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6427, 7003, 7142, 7472, 7894, 7189, 7619, 7494, 7836, 7417, 7133, 7304, 7872, 7253, 7153, 7002, 6640, 6621, 6032, 6236, 5696, 5534, 5847, 6013, 5922, 6287, 5343, 5590, 5840, 5643, 5324, 5688, 4762, 4990, 4830, 4831, 4629, 4633, 5471, 5339, 5075, 5606, 4449, 5013, 4892, 5749, 4985, 4325, 5226, 4509, 4518, 4919, 4699, 4860, 4558, 4596, 5015, 4592, 4680, 4561, 4397, 4669, 4313, 4803, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 13183906
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13078283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 100737
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15668083	W0_Idle:130814325	W0_Scoreboard:191164429	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1515 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 2751 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10136534 
mrq_lat_table:174901 	4956 	5747 	35891 	22274 	12735 	16589 	24066 	25876 	8796 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3273414 	1089751 	36640 	16308 	6215 	9185 	16213 	16383 	7087 	2734 	49823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	806713 	230734 	1481698 	854693 	451933 	498707 	83459 	4897 	4534 	5778 	8998 	16700 	15520 	7002 	2728 	49823 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	719687 	853225 	1592224 	198455 	15972 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	393906 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1905 	398 	214 	88 	72 	63 	67 	36 	35 	27 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        46        41        16        16        16        16        30        30        41        46        43        43        42        33 
dram[1]:        46        32        45        42        16        16        17        16        30        30        42        43        45        44        27        45 
dram[2]:        48        46        38        41        16        16        16        16        30        30        44        41        44        47        44        43 
dram[3]:        48        44        39        37        17        16        16        16        30        30        43        45        44        46        47        48 
dram[4]:        46        31        36        36        16        16        16        16        29        29        43        43        45        48        45        36 
dram[5]:        44        45        38        40        16        16        16        16        30        30        45        45        43        47        45        43 
dram[6]:        46        44        40        34        16        16        17        16        30        30        43        45        47        45        47        44 
dram[7]:        40        41        35        31        16        16        16        16        30        30        43        46        39        42        42        44 
dram[8]:        44        46        37        34        16        16        17        16        29        30        42        42        95        43        47        46 
dram[9]:        34        45        41        25        16        16        16        16        33        33        42        43        44        41        46        48 
dram[10]:        45        48        29        40        17        16        16        16        33        33        33        43        36        44        47        24 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.399498  2.500671  2.412342  2.393768  2.374840  2.305838  2.413564  2.410053  2.415567  2.363286  2.431818  2.365662  2.460727  2.445602  2.288061  2.456140 
dram[1]:  2.533333  2.478372  2.489051  2.370833  2.307895  2.234069  2.376197  2.311054  2.390850  2.314286  2.408708  2.463748  2.360190  2.342889  2.503606  2.497013 
dram[2]:  2.471371  2.469441  2.378492  2.328571  2.339744  2.309434  2.371094  2.328340  2.341527  2.402667  2.396717  2.328571  2.458637  2.418964  2.418823  2.477032 
dram[3]:  2.476378  2.457895  2.362416  2.294872  2.267792  2.256790  2.385235  2.283111  2.360553  2.380435  2.334171  2.421125  2.401837  2.444186  2.533007  2.478622 
dram[4]:  2.465450  2.493894  2.386207  2.355140  2.281327  2.256858  2.329897  2.290999  2.381748  2.386632  2.327654  2.368628  2.457747  2.468523  2.404306  2.390572 
dram[5]:  2.506057  2.369592  2.309934  2.322997  2.239802  2.299492  2.235849  2.226002  2.366127  2.371202  2.366623  2.423885  2.407323  2.343169  2.435239  2.447761 
dram[6]:  2.419154  2.511842  2.400000  2.279846  2.311284  2.316602  2.335373  2.361250  2.391528  2.391134  2.394256  2.442800  2.445359  2.460465  2.403371  2.433295 
dram[7]:  2.495957  2.471969  2.410082  2.312916  2.285538  2.351804  2.325347  2.466292  2.381457  2.462351  2.343750  2.426877  2.389269  2.428401  2.430380  2.440281 
dram[8]:  2.450000  2.473404  2.320261  2.424965  2.221557  2.238095  2.409904  2.275449  2.408190  2.441923  2.283088  2.339793  2.672241  2.419883  2.435927  2.466912 
dram[9]:  2.518672  2.468387  2.389368  2.479326  2.289474  2.284427  2.373116  2.401857  2.346203  2.262315  2.443836  2.341238  2.369541  2.447430  2.402582  2.542228 
dram[10]:  2.446034  2.509830  2.366216  2.326558  2.235145  2.392954  2.242979  2.307980  2.397117  2.433113  2.429752  2.397558  2.420482  2.380846  2.423963  2.438084 
average row locality = 332121/139052 = 2.388466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1400      1377      1309      1304      1367      1382      1368      1374      1311      1334      1266      1298      1495      1503      1469      1488 
dram[1]:      1419      1430      1294      1305      1338      1353      1327      1357      1327      1328      1264      1311      1416      1492      1474      1481 
dram[2]:      1392      1390      1299      1342      1366      1382      1368      1393      1307      1322      1287      1318      1444      1532      1459      1490 
dram[3]:      1409      1382      1329      1330      1399      1367      1356      1383      1339      1296      1336      1291      1484      1480      1469      1470 
dram[4]:      1412      1375      1310      1337      1370      1360      1347      1372      1327      1322      1297      1305      1482      1449      1458      1494 
dram[5]:      1390      1403      1315      1332      1362      1351      1398      1381      1356      1294      1297      1316      1475      1502      1477      1509 
dram[6]:      1439      1419      1357      1334      1326      1339      1412      1408      1335      1330      1329      1326      1473      1503      1485      1494 
dram[7]:      1370      1401      1342      1316      1386      1373      1371      1351      1315      1335      1332      1324      1492      1459      1501      1467 
dram[8]:      1384      1394      1333      1323      1378      1321      1329      1407      1333      1323      1332      1294      1499      1476      1504      1453 
dram[9]:      1371      1397      1276      1248      1359      1348      1410      1367      1303      1325      1299      1289      1490      1485      1464      1468 
dram[10]:      1393      1407      1319      1318      1346      1334      1382      1389      1318      1336      1296      1280      1438      1494      1472      1484 
total reads: 242779
bank skew: 1532/1248 = 1.23
chip skew: 22309/21899 = 1.02
number of total write accesses:
dram[0]:       510       486       411       386       483       435       447       448       520       507       446       507       604       610       620       612 
dram[1]:       519       518       411       402       416       470       410       441       502       535       451       490       576       633       609       609 
dram[2]:       464       509       404       451       459       454       453       472       503       480       465       475       577       662       597       613 
dram[3]:       478       486       431       460       481       461       421       496       540       456       522       474       608       622       603       617 
dram[4]:       479       463       420       427       487       450       461       486       526       499       479       507       612       590       552       636 
dram[5]:       472       514       429       466       450       461       498       451       544       501       504       531       629       642       610       623 
dram[6]:       506       490       443       442       456       461       496       481       528       504       505       489       608       613       654       640 
dram[7]:       482       495       427       421       463       452       473       405       483       529       543       518       601       576       611       617 
dram[8]:       478       466       442       406       477       418       423       493       490       506       531       517       898       593       625       560 
dram[9]:       450       516       387       371       468       427       479       444       520       512       485       488       626       610       583       609 
dram[10]:       488       508       432       399       422       432       455       462       511       501       468       487       571       644       632       603 
total reads: 89342
bank skew: 898/371 = 2.42
chip skew: 8325/7975 = 1.04
average mf latency per bank:
dram[0]:      38092     39975     44871     43484     39169     40042     38478     39100     35877     37068     38457     34230     33875     34579     34597     35274
dram[1]:      38506     38889     43452     43825     40238     39593     39506     39063     38873     35239     36608     37291     35339     32765     34325     34968
dram[2]:      39146     38757     41408     41040     40100     39190     38972     36995     37434     37544     35580     35540     34039     33234     36239     35784
dram[3]:      39357     38495     42751     39624     37360     39397     38015     38496     34609     38920     34380     36409     34284     32858     35305     35022
dram[4]:      40226     39843     42946     42276     38803     39819     37849     36982     36739     37901     35165     35659     35097     34351     35652     33177
dram[5]:      41471     38650     43443     41058     36952     38992     36008     38146     36683     35797     34413     33560     33447     34789     34560     35157
dram[6]:      37551     39770     42406     41117     40557     38778     35996     36762     36679     36059     35283     35016     34020     34196     34508     34436
dram[7]:      40178     39470     44341     43114     37916     40695     38452     40964     36577     37305     33284     35346     34585     33532     34842     34864
dram[8]:      39369     40796     41471     43750     38916     41448     38618     37371     37226     37314     34721     34046     33784     35125     34600     36437
dram[9]:      40181     39246     43307     45291     38890     40409     37774     40733     37948     36880     36007     35755     33502     34662     35388     34906
dram[10]:      38834     38404     42544     42252     39616     40051     38257     37469     35246     39006     35880     34472     34641     33871     35033     34724
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    256415    256452    256299    256488    256521    239531    256377    256381    239303    256700
dram[1]:     236921    239089    256333    256588    256551    256622    256712    256509    256587    256422    248804    256421    256741    240068    239313    240052
dram[2]:     239023    236969    256285    256639    256651    256769    256867    256503    256471    256359    239578    239671    239917    256720    256695    256704
dram[3]:     257915    237495    256310    256312    256526    256537    256546    256596    256277    256298    237536    237820    256816    238549    256645    256266
dram[4]:     256754    237533    256289    256271    256457    256664    256860    256636    256347    256217    256386    256725    256359    239782    256703    239774
dram[5]:     237691    238929    256197    256746    256760    256246    256425    256449    256281    256610    239173    256530    239611    256744    256641    240683
dram[6]:     237736    237713    256246    256246    256504    256657    256576    256778    256761    256287    239423    256524    239489    256488    256341    241294
dram[7]:     237528    237581    256541    256247    256717    256554    256704    256573    256636    256664    256530    256817    256818    256736    256386    257910
dram[8]:     237492    256859    256281    256283    256615    256748    256635    256668    256722    256754    256429    239054    240646    256814    256661    242326
dram[9]:     237175    256765    256320    256373    256372    256468    256576    256672    256264    256248    239151    239082    238584    238524    256248    239254
dram[10]:     237082    237148    256261    258751    256759    256774    256384    256505    256133    256749    239538    239574    238534    238547    240121    239350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11597075 n_act=12525 n_pre=12509 n_req=30077 n_rd=88180 n_write=19712 bw_util=0.0184
n_activity=483925 dram_eff=0.4459
bk0: 5600a 11639607i bk1: 5508a 11642047i bk2: 5236a 11645422i bk3: 5216a 11645035i bk4: 5468a 11638811i bk5: 5528a 11640124i bk6: 5472a 11640255i bk7: 5496a 11640879i bk8: 5244a 11639489i bk9: 5336a 11640028i bk10: 5064a 11641129i bk11: 5192a 11640253i bk12: 5980a 11633509i bk13: 6012a 11634022i bk14: 5876a 11632912i bk15: 5952a 11632247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11597770 n_act=12474 n_pre=12458 n_req=29908 n_rd=87664 n_write=19635 bw_util=0.01829
n_activity=482426 dram_eff=0.4448
bk0: 5676a 11642743i bk1: 5720a 11639676i bk2: 5176a 11644070i bk3: 5220a 11642188i bk4: 5352a 11647121i bk5: 5412a 11639042i bk6: 5308a 11643714i bk7: 5428a 11639590i bk8: 5308a 11638255i bk9: 5312a 11636238i bk10: 5056a 11646679i bk11: 5244a 11641769i bk12: 5664a 11634564i bk13: 5968a 11632388i bk14: 5896a 11635337i bk15: 5924a 11634619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11596747 n_act=12602 n_pre=12586 n_req=30129 n_rd=88364 n_write=19702 bw_util=0.01843
n_activity=487433 dram_eff=0.4434
bk0: 5568a 11642865i bk1: 5560a 11641838i bk2: 5196a 11647351i bk3: 5368a 11641337i bk4: 5464a 11640881i bk5: 5528a 11640109i bk6: 5472a 11639941i bk7: 5572a 11636712i bk8: 5228a 11637812i bk9: 5288a 11638825i bk10: 5148a 11646016i bk11: 5272a 11644776i bk12: 5776a 11637170i bk13: 6128a 11632978i bk14: 5836a 11636321i bk15: 5960a 11634007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11596145 n_act=12702 n_pre=12686 n_req=30276 n_rd=88480 n_write=19988 bw_util=0.01849
n_activity=491583 dram_eff=0.4413
bk0: 5636a 11642695i bk1: 5528a 11646114i bk2: 5316a 11644247i bk3: 5320a 11640570i bk4: 5596a 11639133i bk5: 5468a 11640181i bk6: 5424a 11640690i bk7: 5532a 11636581i bk8: 5356a 11636921i bk9: 5184a 11641721i bk10: 5344a 11638682i bk11: 5164a 11647996i bk12: 5936a 11637435i bk13: 5920a 11633427i bk14: 5876a 11637523i bk15: 5880a 11633333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11596786 n_act=12655 n_pre=12639 n_req=30091 n_rd=88068 n_write=19853 bw_util=0.0184
n_activity=489527 dram_eff=0.4409
bk0: 5648a 11646345i bk1: 5500a 11645848i bk2: 5240a 11643552i bk3: 5348a 11641707i bk4: 5480a 11635598i bk5: 5440a 11638079i bk6: 5388a 11639768i bk7: 5488a 11637764i bk8: 5308a 11636212i bk9: 5288a 11641523i bk10: 5188a 11645477i bk11: 5220a 11642783i bk12: 5928a 11635805i bk13: 5796a 11636903i bk14: 5832a 11638360i bk15: 5976a 11633327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11595096 n_act=12949 n_pre=12933 n_req=30483 n_rd=88632 n_write=20391 bw_util=0.01859
n_activity=492636 dram_eff=0.4426
bk0: 5560a 11648669i bk1: 5612a 11640057i bk2: 5260a 11644777i bk3: 5328a 11641040i bk4: 5448a 11643214i bk5: 5404a 11642872i bk6: 5592a 11636103i bk7: 5524a 11638741i bk8: 5424a 11638933i bk9: 5176a 11639704i bk10: 5188a 11641314i bk11: 5264a 11640327i bk12: 5900a 11634516i bk13: 6008a 11635968i bk14: 5908a 11637069i bk15: 6036a 11630175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11594868 n_act=12791 n_pre=12775 n_req=30625 n_rd=89236 n_write=20331 bw_util=0.01868
n_activity=492392 dram_eff=0.445
bk0: 5756a 11641180i bk1: 5676a 11639112i bk2: 5428a 11643430i bk3: 5336a 11640803i bk4: 5304a 11643601i bk5: 5356a 11639900i bk6: 5648a 11639054i bk7: 5632a 11638016i bk8: 5340a 11640565i bk9: 5320a 11636926i bk10: 5316a 11643348i bk11: 5304a 11639748i bk12: 5892a 11637637i bk13: 6012a 11634080i bk14: 5940a 11633328i bk15: 5976a 11631402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331104
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11596410 n_act=12592 n_pre=12576 n_req=30231 n_rd=88540 n_write=19883 bw_util=0.01849
n_activity=490088 dram_eff=0.4425
bk0: 5480a 11642912i bk1: 5604a 11643319i bk2: 5368a 11645924i bk3: 5264a 11642006i bk4: 5544a 11639268i bk5: 5492a 11637452i bk6: 5484a 11638590i bk7: 5404a 11642034i bk8: 5260a 11642854i bk9: 5340a 11638965i bk10: 5328a 11640875i bk11: 5296a 11639360i bk12: 5968a 11635464i bk13: 5836a 11637050i bk14: 6004a 11636277i bk15: 5868a 11629794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11596267 n_act=12702 n_pre=12686 n_req=30406 n_rd=88332 n_write=20014 bw_util=0.01847
n_activity=488365 dram_eff=0.4437
bk0: 5536a 11644051i bk1: 5576a 11644189i bk2: 5332a 11638934i bk3: 5292a 11642893i bk4: 5512a 11639486i bk5: 5284a 11640641i bk6: 5316a 11643223i bk7: 5628a 11636041i bk8: 5332a 11635605i bk9: 5292a 11639468i bk10: 5328a 11637008i bk11: 5176a 11645573i bk12: 5996a 11636779i bk13: 5904a 11634804i bk14: 6016a 11635726i bk15: 5812a 11638305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325461
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11597948 n_act=12468 n_pre=12452 n_req=29874 n_rd=87596 n_write=19537 bw_util=0.01827
n_activity=483440 dram_eff=0.4432
bk0: 5484a 11652214i bk1: 5588a 11644624i bk2: 5104a 11649096i bk3: 4992a 11647085i bk4: 5436a 11637920i bk5: 5392a 11641756i bk6: 5640a 11639692i bk7: 5468a 11641530i bk8: 5212a 11641357i bk9: 5300a 11638090i bk10: 5196a 11642576i bk11: 5156a 11644394i bk12: 5960a 11634109i bk13: 5940a 11635796i bk14: 5856a 11638411i bk15: 5872a 11636103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324574
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11730001 n_nop=11597227 n_act=12593 n_pre=12577 n_req=30021 n_rd=88024 n_write=19580 bw_util=0.01835
n_activity=486867 dram_eff=0.442
bk0: 5572a 11643257i bk1: 5628a 11643669i bk2: 5276a 11642222i bk3: 5272a 11649229i bk4: 5384a 11644262i bk5: 5336a 11643071i bk6: 5528a 11639576i bk7: 5556a 11639512i bk8: 5272a 11640254i bk9: 5344a 11639292i bk10: 5184a 11644277i bk11: 5120a 11644664i bk12: 5752a 11637105i bk13: 5976a 11632512i bk14: 5888a 11633591i bk15: 5936a 11636109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10985, Miss_rate = 0.054, Pending_hits = 1603, Reservation_fails = 4
L2_cache_bank[1]: Access = 204825, Miss = 11060, Miss_rate = 0.054, Pending_hits = 1586, Reservation_fails = 9
L2_cache_bank[2]: Access = 203921, Miss = 10859, Miss_rate = 0.053, Pending_hits = 1560, Reservation_fails = 6
L2_cache_bank[3]: Access = 204543, Miss = 11057, Miss_rate = 0.054, Pending_hits = 1550, Reservation_fails = 14
L2_cache_bank[4]: Access = 203926, Miss = 10922, Miss_rate = 0.054, Pending_hits = 1544, Reservation_fails = 10
L2_cache_bank[5]: Access = 205028, Miss = 11169, Miss_rate = 0.054, Pending_hits = 1576, Reservation_fails = 11
L2_cache_bank[6]: Access = 205141, Miss = 11121, Miss_rate = 0.054, Pending_hits = 1569, Reservation_fails = 5
L2_cache_bank[7]: Access = 204015, Miss = 10999, Miss_rate = 0.054, Pending_hits = 1563, Reservation_fails = 8
L2_cache_bank[8]: Access = 204756, Miss = 11003, Miss_rate = 0.054, Pending_hits = 1595, Reservation_fails = 10
L2_cache_bank[9]: Access = 204618, Miss = 11014, Miss_rate = 0.054, Pending_hits = 1570, Reservation_fails = 5
L2_cache_bank[10]: Access = 204736, Miss = 11070, Miss_rate = 0.054, Pending_hits = 1543, Reservation_fails = 4
L2_cache_bank[11]: Access = 204819, Miss = 11088, Miss_rate = 0.054, Pending_hits = 1595, Reservation_fails = 4
L2_cache_bank[12]: Access = 204923, Miss = 11156, Miss_rate = 0.054, Pending_hits = 1629, Reservation_fails = 9
L2_cache_bank[13]: Access = 205297, Miss = 11153, Miss_rate = 0.054, Pending_hits = 1597, Reservation_fails = 4
L2_cache_bank[14]: Access = 204654, Miss = 11109, Miss_rate = 0.054, Pending_hits = 1552, Reservation_fails = 2
L2_cache_bank[15]: Access = 205078, Miss = 11026, Miss_rate = 0.054, Pending_hits = 1501, Reservation_fails = 4
L2_cache_bank[16]: Access = 233916, Miss = 11092, Miss_rate = 0.047, Pending_hits = 1839, Reservation_fails = 1
L2_cache_bank[17]: Access = 204248, Miss = 10991, Miss_rate = 0.054, Pending_hits = 1579, Reservation_fails = 10
L2_cache_bank[18]: Access = 203028, Miss = 10972, Miss_rate = 0.054, Pending_hits = 1576, Reservation_fails = 10
L2_cache_bank[19]: Access = 202820, Miss = 10927, Miss_rate = 0.054, Pending_hits = 1504, Reservation_fails = 2
L2_cache_bank[20]: Access = 202456, Miss = 10964, Miss_rate = 0.054, Pending_hits = 1619, Reservation_fails = 7
L2_cache_bank[21]: Access = 203679, Miss = 11042, Miss_rate = 0.054, Pending_hits = 1567, Reservation_fails = 4
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242779
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 34817
L2_total_cache_reservation_fails = 143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3148738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1097546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 141
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.3301
	minimum = 6
	maximum = 2112
Network latency average = 42.3496
	minimum = 6
	maximum = 1333
Slowest packet = 6806731
Flit latency average = 32.1572
	minimum = 6
	maximum = 1333
Slowest flit = 11722252
Fragmentation average = 0.0220105
	minimum = 0
	maximum = 558
Injected packet rate average = 0.0254195
	minimum = 0.0201489 (at node 12)
	maximum = 0.0292159 (at node 33)
Accepted packet rate average = 0.0254195
	minimum = 0.0201489 (at node 12)
	maximum = 0.0292159 (at node 33)
Injected flit rate average = 0.0443832
	minimum = 0.0213937 (at node 12)
	maximum = 0.0710845 (at node 33)
Accepted flit rate average= 0.0443832
	minimum = 0.0302231 (at node 48)
	maximum = 0.0607437 (at node 15)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4381 (17 samples)
	minimum = 6 (17 samples)
	maximum = 544.412 (17 samples)
Network latency average = 21.551 (17 samples)
	minimum = 6 (17 samples)
	maximum = 408.529 (17 samples)
Flit latency average = 22.0099 (17 samples)
	minimum = 6 (17 samples)
	maximum = 407.941 (17 samples)
Fragmentation average = 0.00792443 (17 samples)
	minimum = 0 (17 samples)
	maximum = 123.588 (17 samples)
Injected packet rate average = 0.0303125 (17 samples)
	minimum = 0.0248541 (17 samples)
	maximum = 0.10203 (17 samples)
Accepted packet rate average = 0.0303125 (17 samples)
	minimum = 0.0248541 (17 samples)
	maximum = 0.10203 (17 samples)
Injected flit rate average = 0.0467798 (17 samples)
	minimum = 0.0312312 (17 samples)
	maximum = 0.12603 (17 samples)
Accepted flit rate average = 0.0467798 (17 samples)
	minimum = 0.0343853 (17 samples)
	maximum = 0.191109 (17 samples)
Injected packet size average = 1.54325 (17 samples)
Accepted packet size average = 1.54325 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 0 sec (9360 sec)
gpgpu_simulation_rate = 11890 (inst/sec)
gpgpu_simulation_rate = 1082 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10305
gpu_sim_insn = 4532584
gpu_ipc =     439.8432
gpu_tot_sim_cycle = 10369267
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      11.1706
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3557065
gpu_stall_icnt2sh    = 11494902
partiton_reqs_in_parallel = 226574
partiton_reqs_in_parallel_total    = 135420371
partiton_level_parallism =      21.9868
partiton_level_parallism_total  =      13.0816
partiton_reqs_in_parallel_util = 226574
partiton_reqs_in_parallel_util_total    = 135420371
gpu_sim_cycle_parition_util = 10305
gpu_tot_sim_cycle_parition_util    = 6308260
partiton_level_parallism_util =      21.9868
partiton_level_parallism_util_total  =      21.4680
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.1807 GB/Sec
L2_BW_total  =      41.6220 GB/Sec
gpu_total_sim_rate=12305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6577, 7153, 7262, 7592, 8044, 7324, 7769, 7644, 8016, 7582, 7283, 7454, 8022, 7418, 7303, 7137, 6790, 6771, 6167, 6416, 5876, 5639, 6012, 6148, 6087, 6437, 5508, 5740, 5975, 5778, 5489, 5823, 4897, 5170, 5010, 4981, 4749, 4798, 5636, 5474, 5225, 5786, 4599, 5163, 5072, 5914, 5105, 4490, 5346, 4629, 4683, 5054, 4864, 5025, 4723, 4761, 5165, 4757, 4845, 4711, 4577, 4804, 4478, 4983, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 13367207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13261410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 100911
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15974914	W0_Idle:130858805	W0_Scoreboard:191214387	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1515 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 2735 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10369266 
mrq_lat_table:178214 	5073 	5983 	36522 	22638 	12884 	16749 	24141 	25876 	8796 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3297850 	1094761 	36674 	16311 	6215 	9185 	16213 	16383 	7087 	2734 	49823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	810533 	231838 	1483061 	860993 	466199 	501189 	83591 	4913 	4534 	5778 	8998 	16700 	15520 	7002 	2728 	49823 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	727024 	854047 	1592236 	198455 	15972 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	415218 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1925 	399 	214 	88 	72 	63 	67 	36 	35 	27 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        46        41        16        16        16        16        30        30        41        46        43        43        42        35 
dram[1]:        46        32        45        42        16        16        17        16        30        30        42        43        45        44        27        45 
dram[2]:        48        46        38        41        16        16        16        16        30        30        44        41        44        47        44        43 
dram[3]:        48        44        39        37        17        16        16        16        30        30        43        45        44        46        47        48 
dram[4]:        46        31        36        36        16        16        16        16        29        29        43        43        45        48        45        36 
dram[5]:        44        45        38        40        16        16        16        16        30        30        45        45        43        47        45        43 
dram[6]:        46        44        40        34        16        16        17        16        30        30        43        45        47        45        47        44 
dram[7]:        40        41        35        31        16        16        16        16        30        30        43        46        39        42        42        44 
dram[8]:        44        46        37        34        16        16        17        16        29        30        42        42        95        43        47        46 
dram[9]:        34        45        41        25        16        16        16        16        33        33        42        43        44        41        46        48 
dram[10]:        45        48        29        40        17        16        16        16        33        33        33        43        36        44        47        32 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.443609  2.544236  2.444909  2.432815  2.373077  2.305450  2.409814  2.408190  2.440789  2.391805  2.476596  2.408377  2.505263  2.478111  2.321663  2.490676 
dram[1]:  2.581486  2.517067  2.527697  2.402490  2.308804  2.233496  2.370572  2.305236  2.419817  2.339109  2.458856  2.505450  2.401183  2.381738  2.541866  2.542312 
dram[2]:  2.509259  2.505168  2.408078  2.367056  2.340589  2.305764  2.365285  2.327930  2.369845  2.433511  2.440054  2.368217  2.493947  2.451045  2.453161  2.520564 
dram[3]:  2.520314  2.492167  2.399733  2.334187  2.269880  2.255240  2.382865  2.282424  2.379052  2.405954  2.367372  2.468493  2.442153  2.480324  2.578049  2.522512 
dram[4]:  2.507792  2.538566  2.422865  2.388298  2.280982  2.259029  2.326478  2.288698  2.412067  2.414922  2.370274  2.402597  2.497076  2.504808  2.446301  2.432735 
dram[5]:  2.553763  2.406135  2.334211  2.359173  2.243510  2.295828  2.234393  2.226667  2.393789  2.395806  2.414698  2.463542  2.446469  2.382096  2.471545  2.492554 
dram[6]:  2.458488  2.546997  2.426121  2.317136  2.312581  2.314910  2.335775  2.364544  2.411465  2.408797  2.436931  2.484605  2.481221  2.504640  2.442825  2.468856 
dram[7]:  2.534853  2.514286  2.445047  2.353254  2.285185  2.351804  2.326608  2.466292  2.410290  2.490789  2.381841  2.469120  2.431663  2.466112  2.466667  2.477855 
dram[8]:  2.498029  2.512583  2.348109  2.464986  2.218638  2.236504  2.413461  2.272076  2.432895  2.470745  2.325183  2.380463  2.801111  2.450639  2.481143  2.502439 
dram[9]:  2.573205  2.514175  2.426112  2.509119  2.294486  2.286632  2.367960  2.400000  2.374359  2.293612  2.489071  2.389253  2.407821  2.484919  2.442623  2.581311 
dram[10]:  2.492208  2.554830  2.391946  2.352703  2.233586  2.392422  2.246642  2.304726  2.434555  2.461133  2.463847  2.447297  2.456182  2.422222  2.458716  2.470930 
average row locality = 337166/139511 = 2.416770
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1415      1393      1322      1316      1367      1383      1369      1375      1321      1347      1281      1314      1513      1519      1483      1504 
dram[1]:      1435      1446      1306      1317      1339      1355      1328      1361      1337      1340      1284      1327      1432      1511      1492      1499 
dram[2]:      1407      1406      1310      1355      1368      1384      1370      1394      1320      1334      1305      1336      1461      1547      1477      1508 
dram[3]:      1425      1398      1341      1342      1400      1367      1358      1386      1350      1309      1354      1307      1504      1498      1488      1489 
dram[4]:      1428      1391      1322      1349      1371      1363      1348      1374      1337      1333      1315      1322      1498      1468      1475      1510 
dram[5]:      1406      1419      1327      1344      1365      1353      1399      1385      1367      1306      1312      1335      1494      1518      1494      1528 
dram[6]:      1454      1435      1370      1347      1327      1340      1416      1411      1347      1341      1347      1344      1488      1523      1502      1514 
dram[7]:      1386      1417      1355      1329      1388      1373      1372      1351      1327      1346      1349      1341      1512      1475      1517      1485 
dram[8]:      1400      1410      1344      1335      1379      1322      1333      1408      1344      1336      1348      1312      1517      1493      1520      1470 
dram[9]:      1387      1413      1288      1260      1363      1351      1412      1368      1315      1338      1315      1309      1507      1505      1481      1485 
dram[10]:      1409      1423      1330      1329      1346      1334      1385      1390      1331      1349      1313      1297      1454      1513      1489      1501 
total reads: 244875
bank skew: 1547/1260 = 1.23
chip skew: 22506/22097 = 1.02
number of total write accesses:
dram[0]:       535       505       431       404       484       436       448       448       534       521       465       526       629       632       639       633 
dram[1]:       545       545       428       420       418       472       412       444       519       550       479       512       597       654       633       634 
dram[2]:       490       533       419       470       460       456       456       473       519       496       486       497       599       681       618       637 
dram[3]:       498       511       454       481       484       462       422       497       558       469       547       495       628       645       626       640 
dram[4]:       503       485       437       447       488       451       462       489       542       512       503       528       637       616       575       660 
dram[5]:       494       542       447       482       450       463       498       452       560       522       528       557       654       664       634       648 
dram[6]:       530       516       469       465       456       461       497       483       546       521       527       512       626       636       677       666 
dram[7]:       505       519       447       443       463       452       473       405       500       547       566       538       623       599       629       641 
dram[8]:       501       487       457       425       478       418       424       496       505       522       554       540      1004       617       651       582 
dram[9]:       476       538       403       391       468       428       480       444       537       529       507       514       648       637       605       642 
dram[10]:       510       534       452       412       423       434       455       463       529       519       493       514       592       667       655       624 
total reads: 92291
bank skew: 1004/391 = 2.57
chip skew: 8661/8247 = 1.05
average mf latency per bank:
dram[0]:      37320     39249     44036     42736     39161     40012     38451     39093     35433     36551     37730     33599     33210     33983     34072     34677
dram[1]:      37700     38060     42735     43078     40183     39519     39453     38927     38327     34754     35632     36542     34709     32174     33662     34277
dram[2]:      38310     37966     40795     40330     40047     39117     38880     36969     36863     36989     34825     34784     33410     32740     35579     35098
dram[3]:      38630     37678     41928     38917     37293     39388     37966     38429     34103     38370     33622     35679     33655     32244     34618     34345
dram[4]:      39403     39045     42247     41533     38774     39744     37823     36897     36248     37426     34372     34945     34438     33624     34972     32580
dram[5]:      40652     37793     42719     40438     36905     38918     36003     38056     36187     35171     33706     32781     32776     34196     33909     34460
dram[6]:      36823     38924     41516     40310     40547     38770     35916     36679     36117     35535     34550     34263     33504     33531     33889     33725
dram[7]:      39360     38666     43539     42272     37889     40707     38446     40979     36018     36754     32609     34671     33920     32917     34304     34190
dram[8]:      38574     40012     40883     42990     38888     41440     38528     37309     36726     36754     34033     33316     32613     34460     33948     35762
dram[9]:      39286     38492     42601     44425     38818     40332     37731     40727     37374     36309     35277     34874     32910     33917     34742     34102
dram[10]:      38075     37590     41814     41679     39608     40020     38211     37445     34678     38379     35066     33656     34031     33232     34393     34117
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    256415    256452    256299    256488    256521    239531    256377    256381    239303    256700
dram[1]:     236921    239089    256333    256588    256551    256622    256712    256509    256587    256422    248804    256421    256741    240068    239313    240052
dram[2]:     239023    236969    256285    256639    256651    256769    256867    256503    256471    256359    239578    239671    239917    256720    256695    256704
dram[3]:     257915    237495    256310    256312    256526    256537    256546    256596    256277    256298    237536    237820    256816    238549    256645    256266
dram[4]:     256754    237533    256289    256271    256457    256664    256860    256636    256347    256217    256386    256725    256359    239782    256703    239774
dram[5]:     237691    238929    256197    256746    256760    256246    256425    256449    256281    256610    239173    256530    239611    256744    256641    240683
dram[6]:     237736    237713    256246    256246    256504    256657    256576    256778    256761    256287    239423    256524    239489    256488    256341    241294
dram[7]:     237528    237581    256541    256247    256717    256554    256704    256573    256636    256664    256530    256817    256818    256736    256386    257910
dram[8]:     237492    256859    256281    256283    256615    256748    256635    256668    256722    256754    256429    239054    240646    256814    256661    242326
dram[9]:     237175    256765    256320    256373    256372    256468    256576    256672    256264    256248    239151    239082    238584    238524    256248    239254
dram[10]:     237082    237148    256261    258751    256759    256774    256384    256505    256133    256749    239538    239574    238534    238547    240121    239350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11615166 n_act=12554 n_pre=12538 n_req=30492 n_rd=88888 n_write=19989 bw_util=0.01853
n_activity=489359 dram_eff=0.445
bk0: 5660a 11658310i bk1: 5572a 11660800i bk2: 5288a 11664088i bk3: 5264a 11663771i bk4: 5468a 11657906i bk5: 5532a 11659211i bk6: 5476a 11659313i bk7: 5500a 11659974i bk8: 5284a 11658245i bk9: 5388a 11658715i bk10: 5124a 11659862i bk11: 5256a 11658932i bk12: 6052a 11652162i bk13: 6076a 11652687i bk14: 5932a 11651675i bk15: 6016a 11650931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11615699 n_act=12518 n_pre=12502 n_req=30371 n_rd=88436 n_write=19980 bw_util=0.01846
n_activity=488445 dram_eff=0.4439
bk0: 5740a 11661375i bk1: 5784a 11658086i bk2: 5224a 11662828i bk3: 5268a 11660919i bk4: 5356a 11666211i bk5: 5420a 11658085i bk6: 5312a 11662711i bk7: 5444a 11658515i bk8: 5348a 11656921i bk9: 5360a 11654906i bk10: 5136a 11665234i bk11: 5308a 11660386i bk12: 5728a 11653212i bk13: 6044a 11651031i bk14: 5968a 11653946i bk15: 5996a 11653237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11614710 n_act=12648 n_pre=12632 n_req=30572 n_rd=89128 n_write=20017 bw_util=0.01858
n_activity=493343 dram_eff=0.4425
bk0: 5628a 11661409i bk1: 5624a 11660402i bk2: 5240a 11666126i bk3: 5420a 11660098i bk4: 5472a 11659962i bk5: 5536a 11659132i bk6: 5480a 11658903i bk7: 5576a 11655802i bk8: 5280a 11656467i bk9: 5336a 11657507i bk10: 5220a 11664647i bk11: 5344a 11663219i bk12: 5844a 11655757i bk13: 6188a 11651645i bk14: 5908a 11654871i bk15: 6032a 11652635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331959
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11614089 n_act=12746 n_pre=12730 n_req=30733 n_rd=89264 n_write=20306 bw_util=0.01865
n_activity=497770 dram_eff=0.4402
bk0: 5700a 11661434i bk1: 5592a 11664541i bk2: 5364a 11662981i bk3: 5368a 11659289i bk4: 5600a 11658208i bk5: 5468a 11659271i bk6: 5432a 11659764i bk7: 5544a 11655618i bk8: 5400a 11655517i bk9: 5236a 11660449i bk10: 5416a 11657127i bk11: 5228a 11666634i bk12: 6016a 11656085i bk13: 5992a 11651970i bk14: 5952a 11656200i bk15: 5956a 11651938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11614782 n_act=12694 n_pre=12678 n_req=30539 n_rd=88816 n_write=20165 bw_util=0.01855
n_activity=495388 dram_eff=0.44
bk0: 5712a 11664972i bk1: 5564a 11664478i bk2: 5288a 11662367i bk3: 5396a 11660462i bk4: 5484a 11654683i bk5: 5452a 11657146i bk6: 5392a 11658818i bk7: 5496a 11656783i bk8: 5348a 11654989i bk9: 5332a 11660314i bk10: 5260a 11664062i bk11: 5288a 11661297i bk12: 5992a 11654426i bk13: 5872a 11655392i bk14: 5900a 11657035i bk15: 6040a 11651992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325263
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11613039 n_act=12993 n_pre=12977 n_req=30947 n_rd=89408 n_write=20718 bw_util=0.01875
n_activity=498808 dram_eff=0.4416
bk0: 5624a 11667398i bk1: 5676a 11658550i bk2: 5308a 11663480i bk3: 5376a 11659844i bk4: 5460a 11662322i bk5: 5412a 11661888i bk6: 5596a 11655203i bk7: 5540a 11657757i bk8: 5468a 11657628i bk9: 5224a 11658258i bk10: 5248a 11659977i bk11: 5340a 11658810i bk12: 5976a 11653039i bk13: 6072a 11654590i bk14: 5976a 11655651i bk15: 6112a 11648756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11612756 n_act=12845 n_pre=12829 n_req=31094 n_rd=90024 n_write=20681 bw_util=0.01884
n_activity=498794 dram_eff=0.4439
bk0: 5816a 11659829i bk1: 5740a 11657634i bk2: 5480a 11661933i bk3: 5388a 11659444i bk4: 5308a 11662717i bk5: 5360a 11658996i bk6: 5664a 11658104i bk7: 5644a 11657063i bk8: 5388a 11659121i bk9: 5364a 11655517i bk10: 5388a 11661948i bk11: 5376a 11658296i bk12: 5952a 11656407i bk13: 6092a 11652650i bk14: 6008a 11652034i bk15: 6056a 11649881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11614420 n_act=12627 n_pre=12611 n_req=30673 n_rd=89292 n_write=20185 bw_util=0.01864
n_activity=495972 dram_eff=0.4415
bk0: 5544a 11661591i bk1: 5668a 11661962i bk2: 5420a 11664662i bk3: 5316a 11660685i bk4: 5552a 11658354i bk5: 5492a 11656579i bk6: 5488a 11657714i bk7: 5404a 11661171i bk8: 5308a 11661524i bk9: 5384a 11657666i bk10: 5396a 11659477i bk11: 5364a 11657983i bk12: 6048a 11654141i bk13: 5900a 11655657i bk14: 6068a 11655086i bk15: 5940a 11648346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11614183 n_act=12742 n_pre=12726 n_req=30932 n_rd=89084 n_write=20400 bw_util=0.01864
n_activity=494800 dram_eff=0.4425
bk0: 5600a 11662822i bk1: 5640a 11662812i bk2: 5376a 11657753i bk3: 5340a 11661687i bk4: 5516a 11658548i bk5: 5288a 11659740i bk6: 5332a 11662304i bk7: 5632a 11655072i bk8: 5376a 11654136i bk9: 5344a 11658256i bk10: 5392a 11655628i bk11: 5248a 11664193i bk12: 6068a 11655261i bk13: 5972a 11653389i bk14: 6080a 11654483i bk15: 5880a 11656977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325472
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11615888 n_act=12509 n_pre=12493 n_req=30344 n_rd=88388 n_write=19857 bw_util=0.01843
n_activity=489432 dram_eff=0.4423
bk0: 5548a 11670788i bk1: 5652a 11663304i bk2: 5152a 11667858i bk3: 5040a 11665715i bk4: 5452a 11657012i bk5: 5404a 11660820i bk6: 5648a 11658728i bk7: 5472a 11660636i bk8: 5260a 11659987i bk9: 5352a 11656736i bk10: 5260a 11661228i bk11: 5236a 11662901i bk12: 6028a 11652783i bk13: 6020a 11654264i bk14: 5924a 11657025i bk15: 5940a 11654512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11749135 n_nop=11615209 n_act=12636 n_pre=12620 n_req=30469 n_rd=88772 n_write=19898 bw_util=0.0185
n_activity=492682 dram_eff=0.4411
bk0: 5636a 11661920i bk1: 5692a 11662296i bk2: 5320a 11660909i bk3: 5316a 11668029i bk4: 5384a 11663348i bk5: 5336a 11662144i bk6: 5540a 11658693i bk7: 5560a 11658562i bk8: 5324a 11658896i bk9: 5396a 11657933i bk10: 5252a 11662772i bk11: 5188a 11663317i bk12: 5816a 11655722i bk13: 6052a 11651127i bk14: 5956a 11652168i bk15: 6004a 11654682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11071, Miss_rate = 0.054, Pending_hits = 1643, Reservation_fails = 4
L2_cache_bank[1]: Access = 205937, Miss = 11151, Miss_rate = 0.054, Pending_hits = 1619, Reservation_fails = 9
L2_cache_bank[2]: Access = 205029, Miss = 10953, Miss_rate = 0.053, Pending_hits = 1610, Reservation_fails = 9
L2_cache_bank[3]: Access = 205636, Miss = 11156, Miss_rate = 0.054, Pending_hits = 1600, Reservation_fails = 19
L2_cache_bank[4]: Access = 205010, Miss = 11018, Miss_rate = 0.054, Pending_hits = 1584, Reservation_fails = 10
L2_cache_bank[5]: Access = 206107, Miss = 11264, Miss_rate = 0.055, Pending_hits = 1622, Reservation_fails = 12
L2_cache_bank[6]: Access = 206240, Miss = 11220, Miss_rate = 0.054, Pending_hits = 1621, Reservation_fails = 6
L2_cache_bank[7]: Access = 205089, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1608, Reservation_fails = 9
L2_cache_bank[8]: Access = 205876, Miss = 11094, Miss_rate = 0.054, Pending_hits = 1639, Reservation_fails = 10
L2_cache_bank[9]: Access = 205691, Miss = 11110, Miss_rate = 0.054, Pending_hits = 1615, Reservation_fails = 5
L2_cache_bank[10]: Access = 205863, Miss = 11164, Miss_rate = 0.054, Pending_hits = 1593, Reservation_fails = 6
L2_cache_bank[11]: Access = 205901, Miss = 11188, Miss_rate = 0.054, Pending_hits = 1653, Reservation_fails = 5
L2_cache_bank[12]: Access = 206031, Miss = 11251, Miss_rate = 0.055, Pending_hits = 1673, Reservation_fails = 10
L2_cache_bank[13]: Access = 206398, Miss = 11255, Miss_rate = 0.055, Pending_hits = 1653, Reservation_fails = 10
L2_cache_bank[14]: Access = 205748, Miss = 11206, Miss_rate = 0.054, Pending_hits = 1592, Reservation_fails = 2
L2_cache_bank[15]: Access = 206195, Miss = 11117, Miss_rate = 0.054, Pending_hits = 1543, Reservation_fails = 7
L2_cache_bank[16]: Access = 240327, Miss = 11185, Miss_rate = 0.047, Pending_hits = 1966, Reservation_fails = 1
L2_cache_bank[17]: Access = 205364, Miss = 11086, Miss_rate = 0.054, Pending_hits = 1623, Reservation_fails = 10
L2_cache_bank[18]: Access = 204106, Miss = 11068, Miss_rate = 0.054, Pending_hits = 1628, Reservation_fails = 12
L2_cache_bank[19]: Access = 203935, Miss = 11029, Miss_rate = 0.054, Pending_hits = 1571, Reservation_fails = 2
L2_cache_bank[20]: Access = 203542, Miss = 11057, Miss_rate = 0.054, Pending_hits = 1660, Reservation_fails = 10
L2_cache_bank[21]: Access = 204790, Miss = 11136, Miss_rate = 0.054, Pending_hits = 1613, Reservation_fails = 4
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244875
L2_total_cache_miss_rate = 0.0538
L2_total_cache_pending_hits = 35929
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3156443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7895
	minimum = 6
	maximum = 748
Network latency average = 40.5467
	minimum = 6
	maximum = 568
Slowest packet = 9050609
Flit latency average = 47.1489
	minimum = 6
	maximum = 567
Slowest flit = 15631958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572235
	minimum = 0.0440584 (at node 3)
	maximum = 0.311078 (at node 44)
Accepted packet rate average = 0.0572235
	minimum = 0.0440584 (at node 3)
	maximum = 0.311078 (at node 44)
Injected flit rate average = 0.0858353
	minimum = 0.070115 (at node 37)
	maximum = 0.32908 (at node 44)
Accepted flit rate average= 0.0858353
	minimum = 0.0557038 (at node 3)
	maximum = 0.604154 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.5687 (18 samples)
	minimum = 6 (18 samples)
	maximum = 555.722 (18 samples)
Network latency average = 22.6063 (18 samples)
	minimum = 6 (18 samples)
	maximum = 417.389 (18 samples)
Flit latency average = 23.4065 (18 samples)
	minimum = 6 (18 samples)
	maximum = 416.778 (18 samples)
Fragmentation average = 0.00748418 (18 samples)
	minimum = 0 (18 samples)
	maximum = 116.722 (18 samples)
Injected packet rate average = 0.0318076 (18 samples)
	minimum = 0.025921 (18 samples)
	maximum = 0.113644 (18 samples)
Accepted packet rate average = 0.0318076 (18 samples)
	minimum = 0.025921 (18 samples)
	maximum = 0.113644 (18 samples)
Injected flit rate average = 0.0489496 (18 samples)
	minimum = 0.0333914 (18 samples)
	maximum = 0.137311 (18 samples)
Accepted flit rate average = 0.0489496 (18 samples)
	minimum = 0.0355697 (18 samples)
	maximum = 0.214056 (18 samples)
Injected packet size average = 1.53893 (18 samples)
Accepted packet size average = 1.53893 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 53 sec (9413 sec)
gpgpu_simulation_rate = 12305 (inst/sec)
gpgpu_simulation_rate = 1101 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1009353
gpu_sim_insn = 5569050
gpu_ipc =       5.5174
gpu_tot_sim_cycle = 11605842
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      10.4602
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3557520
gpu_stall_icnt2sh    = 11495161
partiton_reqs_in_parallel = 22205311
partiton_reqs_in_parallel_total    = 135646945
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      13.6011
partiton_reqs_in_parallel_util = 22205311
partiton_reqs_in_parallel_util_total    = 135646945
gpu_sim_cycle_parition_util = 1009353
gpu_tot_sim_cycle_parition_util    = 6318565
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.5412
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       9.0091 GB/Sec
L2_BW_total  =      37.9708 GB/Sec
gpu_total_sim_rate=11633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6907, 7608, 7772, 7947, 8574, 7763, 8254, 8028, 8401, 7997, 7738, 7969, 8512, 7888, 7758, 7551, 7020, 7330, 6607, 6984, 6506, 6209, 6342, 6448, 6527, 6867, 5748, 6025, 6460, 6063, 5829, 6407, 5344, 5402, 5312, 5318, 4941, 5145, 5983, 5766, 5487, 6078, 4761, 5440, 5164, 6261, 5397, 4836, 5648, 4991, 5030, 5634, 5111, 5472, 5030, 5098, 5442, 5078, 5107, 4858, 4994, 5196, 4870, 5449, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 13390444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13284607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 100951
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16001837	W0_Idle:152162170	W0_Scoreboard:225862331	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1515 
maxdqlatency = 0 
maxmflatency = 271053 
averagemflatency = 2811 
max_icnt2mem_latency = 270927 
max_icnt2sh_latency = 11603031 
mrq_lat_table:184913 	5318 	6354 	37384 	24293 	14833 	19101 	26354 	27147 	8841 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3379852 	1101801 	38086 	16311 	6215 	9283 	16396 	16871 	7648 	4354 	52356 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	895414 	233001 	1483102 	860993 	470565 	501192 	83591 	4913 	4534 	5778 	9149 	16830 	16008 	7603 	4308 	52356 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	810794 	860570 	1592527 	198455 	15972 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	420572 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2181 	401 	214 	89 	76 	70 	78 	47 	47 	32 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        46        41        16        16        16        16        30        30        41        46        43        43        42        35 
dram[1]:        46        32        45        42        16        16        17        16        30        30        42        43        45        44        27        45 
dram[2]:        48        46        38        41        16        16        16        16        30        30        44        41        44        47        44        43 
dram[3]:        48        44        39        37        17        16        16        16        30        30        43        45        44        46        47        48 
dram[4]:        46        37        36        36        16        16        16        16        29        29        43        43        45        48        45        40 
dram[5]:        44        45        38        40        16        16        16        16        30        30        45        45        43        47        45        43 
dram[6]:        46        44        40        34        16        16        17        16        30        30        43        45        47        45        47        44 
dram[7]:        40        41        35        34        16        16        16        16        30        30        43        46        39        42        42        44 
dram[8]:        44        46        37        34        16        16        17        16        29        30        42        42        95        43        47        46 
dram[9]:        42        45        41        25        16        16        16        16        33        33        42        43        44        41        46        48 
dram[10]:        45        48        29        40        17        16        16        16        33        33        33        43        36        44        47        32 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.452920  2.566838  2.443709  2.445491  2.390720  2.300716  2.419722  2.397516  2.425743  2.362319  2.446809  2.392857  2.512849  2.459016  2.328421  2.482911 
dram[1]:  2.603491  2.525424  2.543689  2.406869  2.318859  2.252927  2.376774  2.299639  2.407134  2.330200  2.447644  2.500647  2.403390  2.390890  2.525597  2.553022 
dram[2]:  2.529709  2.525990  2.414795  2.369727  2.324551  2.303721  2.376989  2.326627  2.353658  2.416141  2.427461  2.359318  2.508611  2.459831  2.457965  2.506727 
dram[3]:  2.535581  2.490660  2.405337  2.358282  2.258581  2.259953  2.387833  2.271478  2.367251  2.396662  2.375000  2.449351  2.445295  2.470067  2.580533  2.522034 
dram[4]:  2.513580  2.537468  2.421671  2.409899  2.293083  2.261229  2.330519  2.273684  2.392987  2.422167  2.364417  2.378973  2.481236  2.505708  2.434047  2.431330 
dram[5]:  2.560256  2.410377  2.334171  2.367372  2.264463  2.305489  2.245516  2.243056  2.381455  2.393484  2.414604  2.468244  2.436559  2.388542  2.476718  2.509351 
dram[6]:  2.447307  2.576779  2.435865  2.328867  2.334568  2.325980  2.347271  2.369847  2.416567  2.395405  2.430488  2.487310  2.471047  2.496689  2.425239  2.468039 
dram[7]:  2.537676  2.516089  2.434159  2.381795  2.285377  2.361858  2.325330  2.467721  2.413965  2.455990  2.384798  2.441032  2.436882  2.451025  2.474033  2.502800 
dram[8]:  2.503759  2.515763  2.361461  2.458167  2.240230  2.249386  2.434159  2.277149  2.423792  2.452949  2.326266  2.381885  2.783582  2.448619  2.467760  2.508102 
dram[9]:  2.569571  2.507389  2.422764  2.537226  2.292308  2.305147  2.377224  2.414358  2.379101  2.297203  2.475641  2.393750  2.415863  2.478070  2.442222  2.569284 
dram[10]:  2.488834  2.580324  2.403329  2.363165  2.242461  2.408031  2.263584  2.289941  2.434729  2.435484  2.470817  2.430218  2.455165  2.422175  2.458696  2.470457 
average row locality = 354828/146763 = 2.417694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1483      1402      1405      1456      1477      1450      1464      1401      1413      1359      1395      1605      1605      1566      1596 
dram[1]:      1535      1528      1397      1394      1431      1438      1410      1447      1414      1414      1370      1408      1516      1590      1573      1594 
dram[2]:      1505      1501      1398      1432      1453      1452      1467      1477      1392      1400      1372      1422      1569      1637      1582      1585 
dram[3]:      1523      1480      1433      1433      1477      1454      1443      1462      1443      1383      1434      1374      1592      1570      1584      1581 
dram[4]:      1527      1469      1407      1441      1453      1448      1449      1443      1413      1414      1399      1397      1591      1560      1564      1594 
dram[5]:      1495      1491      1403      1412      1455      1448      1486      1467      1448      1375      1403      1412      1592      1612      1582      1620 
dram[6]:      1547      1543      1472      1438      1419      1422      1503      1508      1439      1432      1436      1427      1573      1611      1589      1600 
dram[7]:      1470      1504      1415      1429      1464      1464      1443      1447      1414      1430      1429      1420      1589      1543      1599      1576 
dram[8]:      1489      1500      1413      1417      1459      1401      1427      1492      1429      1411      1410      1391      1593      1583      1591      1569 
dram[9]:      1487      1492      1375      1342      1451      1436      1504      1455      1402      1421      1398      1387      1590      1604      1576      1571 
dram[10]:      1486      1527      1419      1404      1424      1414      1483      1458      1424      1425      1396      1366      1551      1594      1586      1582 
total reads: 259828
bank skew: 1637/1342 = 1.22
chip skew: 23959/23459 = 1.02
number of total write accesses:
dram[0]:       546       514       443       412       502       451       464       466       559       543       481       548       644       645       646       656 
dram[1]:       553       558       437       428       438       486       432       464       543       569       500       525       611       667       647       645 
dram[2]:       496       540       430       478       488       467       475       489       538       516       502       515       616       690       640       651 
dram[3]:       508       520       460       489       497       476       441       521       581       484       561       512       643       658       643       651 
dram[4]:       509       495       448       458       503       465       483       501       566       531       528       549       657       635       595       672 
dram[5]:       502       553       455       489       463       484       517       471       581       535       548       570       674       681       652       661 
dram[6]:       543       521       484       474       472       476       518       504       574       549       557       533       646       651       698       678 
dram[7]:       517       529       452       455       474       468       494       426       522       579       579       567       631       609       640       659 
dram[8]:       509       495       462       434       490       430       440       521       527       544       565       555      1018       633       667       598 
dram[9]:       489       544       413       396       486       445       500       462       556       550       533       528       664       656       622       654 
dram[10]:       520       545       458       418       435       445       475       477       553       538       509       532       612       678       676       634 
total reads: 95000
bank skew: 1018/396 = 2.57
chip skew: 8888/8498 = 1.05
average mf latency per bank:
dram[0]:      37416     39352     43309     42679     38408     39692     38262     38674     35545     37057     37572     33587     32873     34463     34457     34609
dram[1]:      37692     37794     41954     42549     39461     39373     39468     38596     38083     35066     35983     36656     34878     31887     34114     34776
dram[2]:      38567     38198     40030     39808     39095     39147     38830     36379     36500     37024     35122     34769     33481     33041     36007     35092
dram[3]:      38495     37511     41347     38667     37288     38966     37610     38289     34121     38248     33518     35388     33759     32386     34534     34593
dram[4]:      38606     38560     41268     41317     38559     39440     37650     36890     36104     37637     34597     34838     34569     33572     34823     32826
dram[5]:      40296     37614     42499     40646     36499     38314     35859     37976     36194     34676     33807     32569     32428     34508     34187     34516
dram[6]:      36363     38659     40906     39873     40788     38954     36153     36263     35969     35446     35110     35144     33107     34104     33978     33846
dram[7]:      39319     38739     42871     41402     37307     40008     38358     41266     36049     36426     33203     34756     34495     33123     33879     33938
dram[8]:      38661     39770     40480     42208     38652     40979     38639     36785     36397     37159     34135     33962     32628     35071     33857     35945
dram[9]:      38816     38301     42074     43241     38549     39196     37508     40221     37271     36533     35230     34812     33242     34137     34300     33938
dram[10]:      37977     37592     41167     41125     39057     39550     37760     37513     35004     38075     34858     33252     34236     33077     34562     34651
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    259046    259205    256299    259088    256853    239531    256752    256843    256983    256974
dram[1]:     236921    239089    256333    256588    256551    256622    259132    259048    259074    259099    257305    257120    256887    240068    256973    256894
dram[2]:     239023    236969    256285    256639    256651    256769    259076    256503    258812    256359    257171    239671    257168    257272    257205    256903
dram[3]:     257915    237495    256310    256312    256526    256537    256546    259159    259179    256298    256948    257027    257243    257347    256893    257068
dram[4]:     256754    237533    256289    256271    256457    256664    258863    259166    258897    259116    257230    257004    257110    257260    257073    256883
dram[5]:     237691    238929    256197    256746    256760    256246    258834    258963    256281    256610    257122    257171    256883    256946    257106    256867
dram[6]:     237736    237713    256246    256246    256504    256657    259174    258884    256761    258905    257128    257020    256913    256798    271053    257137
dram[7]:     237528    237581    256541    256247    256717    256554    256704    258924    259013    256664    256977    257196    257209    256954    256386    257910
dram[8]:     237492    256859    256281    256283    256615    256748    258896    258952    258862    259200    257191    257008    257072    257191    256821    256991
dram[9]:     237175    256765    256320    256373    256372    256468    258931    258972    256264    258858    257091    256767    257158    256997    256248    239254
dram[10]:     237082    237148    256261    258751    256759    256774    258946    259089    259108    258822    256875    257125    257088    257118    256972    256948
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13481553 n_act=13236 n_pre=13220 n_req=32109 n_rd=94356 n_write=20989 bw_util=0.01693
n_activity=507594 dram_eff=0.4545
bk0: 6048a 13525434i bk1: 5932a 13528206i bk2: 5608a 13531384i bk3: 5620a 13532326i bk4: 5824a 13525270i bk5: 5908a 13526423i bk6: 5800a 13526755i bk7: 5856a 13526864i bk8: 5604a 13523884i bk9: 5652a 13524534i bk10: 5436a 13527019i bk11: 5580a 13524969i bk12: 6420a 13519694i bk13: 6420a 13519990i bk14: 6264a 13520542i bk15: 6384a 13517703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13482274 n_act=13158 n_pre=13142 n_req=31962 n_rd=93836 n_write=20944 bw_util=0.01685
n_activity=505394 dram_eff=0.4542
bk0: 6140a 13529128i bk1: 6112a 13526142i bk2: 5588a 13530951i bk3: 5576a 13529671i bk4: 5724a 13532562i bk5: 5752a 13525446i bk6: 5640a 13528948i bk7: 5788a 13524835i bk8: 5656a 13523667i bk9: 5656a 13521110i bk10: 5480a 13531855i bk11: 5632a 13528051i bk12: 6064a 13520996i bk13: 6360a 13518769i bk14: 6292a 13521143i bk15: 6376a 13521665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13481191 n_act=13311 n_pre=13295 n_req=32175 n_rd=94576 n_write=20981 bw_util=0.01696
n_activity=511102 dram_eff=0.4522
bk0: 6020a 13530680i bk1: 6004a 13528878i bk2: 5592a 13533953i bk3: 5728a 13528493i bk4: 5812a 13525630i bk5: 5808a 13527295i bk6: 5868a 13526396i bk7: 5908a 13522418i bk8: 5568a 13523754i bk9: 5600a 13524112i bk10: 5488a 13533337i bk11: 5688a 13530402i bk12: 6276a 13522633i bk13: 6548a 13519952i bk14: 6328a 13520889i bk15: 6340a 13519690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300056
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13480680 n_act=13404 n_pre=13388 n_req=32311 n_rd=94664 n_write=21218 bw_util=0.01701
n_activity=515202 dram_eff=0.4499
bk0: 6092a 13528669i bk1: 5920a 13532468i bk2: 5732a 13531365i bk3: 5732a 13527766i bk4: 5908a 13525973i bk5: 5816a 13526704i bk6: 5772a 13526711i bk7: 5848a 13521417i bk8: 5772a 13522501i bk9: 5532a 13527549i bk10: 5736a 13525565i bk11: 5496a 13534101i bk12: 6368a 13522826i bk13: 6280a 13520730i bk14: 6336a 13523717i bk15: 6324a 13520614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13481119 n_act=13385 n_pre=13369 n_req=32164 n_rd=94276 n_write=21205 bw_util=0.01695
n_activity=513867 dram_eff=0.4495
bk0: 6108a 13533093i bk1: 5876a 13532911i bk2: 5628a 13529984i bk3: 5764a 13528057i bk4: 5812a 13521832i bk5: 5792a 13523557i bk6: 5796a 13524688i bk7: 5772a 13524088i bk8: 5652a 13521480i bk9: 5656a 13527507i bk10: 5596a 13530739i bk11: 5588a 13528053i bk12: 6364a 13520037i bk13: 6240a 13522262i bk14: 6256a 13524167i bk15: 6376a 13520005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294331
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13479624 n_act=13630 n_pre=13614 n_req=32537 n_rd=94804 n_write=21682 bw_util=0.0171
n_activity=516420 dram_eff=0.4511
bk0: 5980a 13535788i bk1: 5964a 13526659i bk2: 5612a 13532993i bk3: 5648a 13529101i bk4: 5820a 13530717i bk5: 5792a 13528116i bk6: 5944a 13522324i bk7: 5868a 13524690i bk8: 5792a 13523758i bk9: 5500a 13525879i bk10: 5612a 13527086i bk11: 5648a 13527014i bk12: 6368a 13519822i bk13: 6448a 13521732i bk14: 6328a 13524002i bk15: 6480a 13516749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13478587 n_act=13553 n_pre=13537 n_req=32837 n_rd=95836 n_write=21841 bw_util=0.01728
n_activity=518106 dram_eff=0.4543
bk0: 6188a 13526462i bk1: 6172a 13525723i bk2: 5888a 13529364i bk3: 5752a 13526311i bk4: 5676a 13529054i bk5: 5688a 13524731i bk6: 6012a 13525273i bk7: 6032a 13522619i bk8: 5756a 13523999i bk9: 5728a 13520122i bk10: 5744a 13527718i bk11: 5708a 13525173i bk12: 6292a 13523074i bk13: 6444a 13520480i bk14: 6356a 13518109i bk15: 6400a 13516901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305209
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13481097 n_act=13270 n_pre=13254 n_req=32237 n_rd=94544 n_write=21189 bw_util=0.01699
n_activity=513449 dram_eff=0.4508
bk0: 5880a 13528650i bk1: 6016a 13529944i bk2: 5660a 13534662i bk3: 5716a 13528686i bk4: 5856a 13526452i bk5: 5856a 13523297i bk6: 5772a 13525250i bk7: 5788a 13527133i bk8: 5656a 13528016i bk9: 5720a 13522612i bk10: 5716a 13527276i bk11: 5680a 13524680i bk12: 6356a 13522292i bk13: 6172a 13524818i bk14: 6396a 13523115i bk15: 6304a 13514917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13481032 n_act=13365 n_pre=13349 n_req=32463 n_rd=94300 n_write=21308 bw_util=0.01697
n_activity=511473 dram_eff=0.4521
bk0: 5956a 13531247i bk1: 6000a 13531587i bk2: 5652a 13527314i bk3: 5668a 13529664i bk4: 5836a 13526540i bk5: 5604a 13528097i bk6: 5708a 13530483i bk7: 5968a 13521645i bk8: 5716a 13520757i bk9: 5644a 13524261i bk10: 5640a 13524656i bk11: 5564a 13531882i bk12: 6372a 13522638i bk13: 6332a 13521013i bk14: 6364a 13522279i bk15: 6276a 13524511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292901
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13482200 n_act=13174 n_pre=13158 n_req=31989 n_rd=93964 n_write=20858 bw_util=0.01686
n_activity=507690 dram_eff=0.4523
bk0: 5948a 13537138i bk1: 5968a 13532734i bk2: 5500a 13534467i bk3: 5368a 13534344i bk4: 5804a 13523506i bk5: 5744a 13527547i bk6: 6016a 13524166i bk7: 5820a 13527189i bk8: 5608a 13527074i bk9: 5684a 13523238i bk10: 5592a 13527921i bk11: 5548a 13530655i bk12: 6360a 13520220i bk13: 6416a 13519573i bk14: 6304a 13524222i bk15: 6284a 13521727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297467
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13623354 n_nop=13481850 n_act=13278 n_pre=13262 n_req=32044 n_rd=94156 n_write=20808 bw_util=0.01688
n_activity=510103 dram_eff=0.4507
bk0: 5944a 13530173i bk1: 6108a 13530079i bk2: 5676a 13529570i bk3: 5616a 13537285i bk4: 5696a 13531205i bk5: 5656a 13528909i bk6: 5932a 13525137i bk7: 5832a 13526534i bk8: 5696a 13524659i bk9: 5700a 13525751i bk10: 5584a 13529650i bk11: 5464a 13530483i bk12: 6204a 13522000i bk13: 6376a 13518498i bk14: 6344a 13518271i bk15: 6328a 13522649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11751, Miss_rate = 0.056, Pending_hits = 1652, Reservation_fails = 4
L2_cache_bank[1]: Access = 210322, Miss = 11838, Miss_rate = 0.056, Pending_hits = 1632, Reservation_fails = 9
L2_cache_bank[2]: Access = 209466, Miss = 11646, Miss_rate = 0.056, Pending_hits = 1617, Reservation_fails = 9
L2_cache_bank[3]: Access = 209934, Miss = 11813, Miss_rate = 0.056, Pending_hits = 1606, Reservation_fails = 19
L2_cache_bank[4]: Access = 209540, Miss = 11738, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 10
L2_cache_bank[5]: Access = 210392, Miss = 11906, Miss_rate = 0.057, Pending_hits = 1629, Reservation_fails = 12
L2_cache_bank[6]: Access = 210689, Miss = 11929, Miss_rate = 0.057, Pending_hits = 1628, Reservation_fails = 6
L2_cache_bank[7]: Access = 209302, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 9
L2_cache_bank[8]: Access = 210327, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1643, Reservation_fails = 10
L2_cache_bank[9]: Access = 209957, Miss = 11766, Miss_rate = 0.056, Pending_hits = 1624, Reservation_fails = 5
L2_cache_bank[10]: Access = 210261, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1600, Reservation_fails = 6
L2_cache_bank[11]: Access = 210055, Miss = 11837, Miss_rate = 0.056, Pending_hits = 1654, Reservation_fails = 5
L2_cache_bank[12]: Access = 210465, Miss = 11978, Miss_rate = 0.057, Pending_hits = 1690, Reservation_fails = 10
L2_cache_bank[13]: Access = 210869, Miss = 11981, Miss_rate = 0.057, Pending_hits = 1658, Reservation_fails = 10
L2_cache_bank[14]: Access = 209940, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1596, Reservation_fails = 2
L2_cache_bank[15]: Access = 210618, Miss = 11813, Miss_rate = 0.056, Pending_hits = 1553, Reservation_fails = 7
L2_cache_bank[16]: Access = 244634, Miss = 11811, Miss_rate = 0.048, Pending_hits = 1967, Reservation_fails = 1
L2_cache_bank[17]: Access = 209736, Miss = 11764, Miss_rate = 0.056, Pending_hits = 1630, Reservation_fails = 10
L2_cache_bank[18]: Access = 208560, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1644, Reservation_fails = 12
L2_cache_bank[19]: Access = 208272, Miss = 11708, Miss_rate = 0.056, Pending_hits = 1571, Reservation_fails = 2
L2_cache_bank[20]: Access = 208064, Miss = 11769, Miss_rate = 0.057, Pending_hits = 1669, Reservation_fails = 10
L2_cache_bank[21]: Access = 209003, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1615, Reservation_fails = 4
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259828
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 36084
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3231922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05346
	minimum = 6
	maximum = 60
Network latency average = 7.92849
	minimum = 6
	maximum = 60
Slowest packet = 9178866
Flit latency average = 7.4844
	minimum = 6
	maximum = 58
Slowest flit = 15826573
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00190098
	minimum = 0.0015074 (at node 12)
	maximum = 0.00224401 (at node 32)
Accepted packet rate average = 0.00190098
	minimum = 0.0015074 (at node 12)
	maximum = 0.00224401 (at node 32)
Injected flit rate average = 0.00295059
	minimum = 0.00159855 (at node 12)
	maximum = 0.00459651 (at node 32)
Accepted flit rate average= 0.00295059
	minimum = 0.00217565 (at node 39)
	maximum = 0.00387972 (at node 8)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.0153 (19 samples)
	minimum = 6 (19 samples)
	maximum = 529.632 (19 samples)
Network latency average = 21.8338 (19 samples)
	minimum = 6 (19 samples)
	maximum = 398.579 (19 samples)
Flit latency average = 22.5685 (19 samples)
	minimum = 6 (19 samples)
	maximum = 397.895 (19 samples)
Fragmentation average = 0.00709028 (19 samples)
	minimum = 0 (19 samples)
	maximum = 110.579 (19 samples)
Injected packet rate average = 0.0302336 (19 samples)
	minimum = 0.024636 (19 samples)
	maximum = 0.107781 (19 samples)
Accepted packet rate average = 0.0302336 (19 samples)
	minimum = 0.024636 (19 samples)
	maximum = 0.107781 (19 samples)
Injected flit rate average = 0.0465286 (19 samples)
	minimum = 0.0317181 (19 samples)
	maximum = 0.130326 (19 samples)
Accepted flit rate average = 0.0465286 (19 samples)
	minimum = 0.0338121 (19 samples)
	maximum = 0.202994 (19 samples)
Injected packet size average = 1.53897 (19 samples)
Accepted packet size average = 1.53897 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 53 min, 55 sec (10435 sec)
gpgpu_simulation_rate = 11633 (inst/sec)
gpgpu_simulation_rate = 1112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3385
gpu_sim_insn = 4446854
gpu_ipc =    1313.6940
gpu_tot_sim_cycle = 11831377
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.6367
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3557528
gpu_stall_icnt2sh    = 11495559
partiton_reqs_in_parallel = 74462
partiton_reqs_in_parallel_total    = 157852256
partiton_level_parallism =      21.9976
partiton_level_parallism_total  =      13.3481
partiton_reqs_in_parallel_util = 74462
partiton_reqs_in_parallel_util_total    = 157852256
gpu_sim_cycle_parition_util = 3385
gpu_tot_sim_cycle_parition_util    = 7327918
partiton_level_parallism_util =      21.9976
partiton_level_parallism_util_total  =      21.5414
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     229.3577 GB/Sec
L2_BW_total  =      37.3126 GB/Sec
gpu_total_sim_rate=12043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7012, 7713, 7877, 8052, 8679, 7868, 8359, 8133, 8506, 8102, 7843, 8074, 8617, 7993, 7863, 7656, 7125, 7435, 6712, 7089, 6611, 6314, 6447, 6553, 6632, 6972, 5853, 6130, 6565, 6168, 5934, 6512, 5428, 5486, 5396, 5402, 5025, 5229, 6067, 5850, 5571, 6162, 4845, 5524, 5248, 6345, 5481, 4920, 5732, 5075, 5114, 5718, 5195, 5556, 5114, 5182, 5526, 5162, 5191, 4942, 5078, 5280, 4954, 5533, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 13390444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13284607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 100951
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16018714	W0_Idle:152163368	W0_Scoreboard:225902330	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1515 
maxdqlatency = 0 
maxmflatency = 271053 
averagemflatency = 2807 
max_icnt2mem_latency = 270927 
max_icnt2sh_latency = 11831357 
mrq_lat_table:185562 	5365 	6372 	37423 	24325 	14841 	19106 	26354 	27147 	8841 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3385933 	1103911 	38086 	16311 	6215 	9283 	16396 	16871 	7648 	4354 	52356 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	897281 	233067 	1483102 	860993 	476823 	501192 	83591 	4913 	4534 	5778 	9149 	16830 	16008 	7603 	4308 	52356 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	817402 	861905 	1592755 	198455 	15972 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	420592 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2188 	401 	214 	89 	76 	70 	78 	47 	47 	32 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        46        41        16        16        16        16        30        30        41        46        43        43        42        35 
dram[1]:        46        32        45        42        16        16        17        16        30        30        42        43        45        44        27        45 
dram[2]:        48        46        38        41        16        16        16        16        30        30        44        41        44        47        44        43 
dram[3]:        48        44        39        37        17        16        16        16        30        30        43        45        44        46        47        48 
dram[4]:        46        37        36        36        16        16        16        16        29        29        43        43        45        48        45        40 
dram[5]:        44        45        38        40        16        16        16        16        30        30        45        45        43        47        45        43 
dram[6]:        46        44        40        34        16        16        17        16        30        30        43        45        47        45        47        44 
dram[7]:        40        41        35        34        16        16        16        16        30        30        43        46        39        42        42        44 
dram[8]:        44        46        37        34        16        16        17        16        29        30        42        42        95        43        47        46 
dram[9]:        42        45        41        25        16        16        16        16        33        33        42        43        44        41        46        48 
dram[10]:        45        48        29        40        17        16        16        16        33        33        33        43        36        44        47        32 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.452920  2.566838  2.443709  2.445491  2.395122  2.306683  2.420455  2.400744  2.425401  2.358604  2.446950  2.389229  2.513363  2.466157  2.332632  2.488987 
dram[1]:  2.603491  2.525424  2.543689  2.406869  2.325062  2.252632  2.378866  2.305656  2.406863  2.330986  2.444156  2.495496  2.410835  2.391534  2.528409  2.558087 
dram[2]:  2.529709  2.525990  2.414795  2.369727  2.333732  2.304556  2.382641  2.329787  2.349514  2.410513  2.432642  2.360097  2.521191  2.462513  2.462983  2.515695 
dram[3]:  2.535581  2.490660  2.405337  2.358282  2.258286  2.260819  2.392405  2.272311  2.365116  2.398718  2.378121  2.445019  2.450766  2.471239  2.586806  2.524831 
dram[4]:  2.513580  2.537468  2.421671  2.409899  2.296253  2.263282  2.334940  2.274533  2.395657  2.423077  2.362637  2.380488  2.484581  2.510832  2.439189  2.433012 
dram[5]:  2.560256  2.410377  2.334171  2.367372  2.270047  2.312277  2.251121  2.246243  2.381287  2.391740  2.412562  2.464596  2.443730  2.396050  2.482835  2.513187 
dram[6]:  2.447307  2.576779  2.435865  2.328867  2.339087  2.330882  2.354239  2.372941  2.421557  2.394231  2.438490  2.480454  2.475028  2.501654  2.430085  2.466523 
dram[7]:  2.537676  2.516089  2.434159  2.381795  2.288915  2.365079  2.330132  2.475000  2.414907  2.458537  2.383155  2.445399  2.439693  2.458998  2.477925  2.513423 
dram[8]:  2.503759  2.515763  2.361461  2.458167  2.242250  2.250307  2.436198  2.283616  2.427689  2.450000  2.324706  2.379268  2.781316  2.453039  2.471616  2.516763 
dram[9]:  2.569571  2.507389  2.422764  2.537226  2.297041  2.307222  2.380332  2.413836  2.381818  2.300000  2.480154  2.391521  2.419700  2.486309  2.445061  2.568627 
dram[10]:  2.488834  2.580324  2.403329  2.363165  2.246988  2.405685  2.267898  2.290780  2.434356  2.436341  2.465206  2.430396  2.448198  2.421725  2.462541  2.471047 
average row locality = 355626/146977 = 2.419603
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1483      1402      1405      1462      1482      1453      1469      1407      1416      1363      1402      1611      1611      1569      1601 
dram[1]:      1535      1528      1397      1394      1436      1440      1414      1452      1420      1417      1379      1412      1522      1592      1577      1599 
dram[2]:      1505      1501      1398      1432      1463      1455      1474      1482      1396      1407      1376      1425      1579      1641      1589      1590 
dram[3]:      1523      1480      1433      1433      1479      1457      1449      1465      1451      1386      1439      1377      1596      1573      1590      1584 
dram[4]:      1527      1469      1407      1441      1458      1452      1455      1446      1419      1420      1405      1402      1598      1565      1570      1597 
dram[5]:      1495      1491      1403      1412      1462      1456      1491      1472      1454      1376      1409      1413      1600      1620      1587      1625 
dram[6]:      1547      1543      1472      1438      1425      1426      1509      1513      1447      1441      1445      1432      1581      1616      1595      1605 
dram[7]:      1470      1504      1415      1429      1467      1469      1447      1455      1420      1436      1430      1426      1592      1548      1603      1584 
dram[8]:      1489      1500      1413      1417      1463      1404      1431      1500      1436      1415      1411      1395      1598      1587      1595      1577 
dram[9]:      1487      1492      1375      1342      1455      1440      1509      1457      1408      1426      1404      1389      1595      1611      1581      1573 
dram[10]:      1486      1527      1419      1404      1430      1416      1489      1461      1430      1432      1402      1370      1557      1596      1591      1585 
total reads: 260487
bank skew: 1641/1342 = 1.22
chip skew: 24035/23514 = 1.02
number of total write accesses:
dram[0]:       546       514       443       412       502       451       464       466       560       544       482       550       646       648       647       659 
dram[1]:       553       558       437       428       438       486       432       464       544       569       503       527       614       668       648       647 
dram[2]:       496       540       430       478       488       467       475       489       540       519       502       515       622       691       640       654 
dram[3]:       508       520       460       489       497       476       441       521       583       485       561       513       644       661       645       653 
dram[4]:       509       495       448       458       503       465       483       501       567       533       530       550       658       637       596       673 
dram[5]:       502       553       455       489       463       484       517       471       582       535       550       571       680       685       655       662 
dram[6]:       543       521       484       474       472       476       518       504       575       551       557       535       649       653       699       679 
dram[7]:       517       529       452       455       474       468       494       426       524       580       579       567       633       611       642       663 
dram[8]:       509       495       462       434       490       430       440       521       528       545       565       556      1022       633       669       600 
dram[9]:       489       544       413       396       486       445       500       462       557       552       533       529       665       659       622       654 
dram[10]:       520       545       458       418       435       446       475       477       554       539       511       533       617       678       677       634 
total reads: 95139
bank skew: 1022/396 = 2.58
chip skew: 8899/8506 = 1.05
average mf latency per bank:
dram[0]:      37416     39352     43309     42679     38296     39596     38210     38581     35427     36989     37478     33441     32764     34333     34402     34493
dram[1]:      37692     37794     41954     42549     39362     39338     39390     38502     37956     35020     35762     36551     34739     31851     34044     34675
dram[2]:      38567     38198     40030     39808     38902     39092     38699     36295     36396     36840     35055     34723     33245     32977     35902     34974
dram[3]:      38495     37511     41347     38667     37255     38911     37499     38238     33962     38174     33442     35321     33690     32305     34418     34523
dram[4]:      38606     38560     41268     41317     38466     39364     37542     36841     35985     37490     34463     34739     34454     33472     34718     32775
dram[5]:      40296     37614     42499     40646     36373     38162     35778     37886     36078     34665     33677     32543     32237     34336     34072     34432
dram[6]:      36363     38659     40906     39873     40666     38877     36054     36180     35818     35259     34961     35027     32951     34005     33882     33764
dram[7]:      39319     38739     42871     41402     37254     39910     38286     41099     35909     36308     33193     34659     34424     33023     33796     33764
dram[8]:      38661     39770     40480     42208     38579     40917     38564     36647     36258     37072     34125     33883     32523     35015     33774     35787
dram[9]:      38816     38301     42074     43241     38475     39119     37423     40186     37146     36411     35129     34764     33161     33994     34229     33914
dram[10]:      37977     37592     41167     41125     38938     39492     37653     37462     34889     37928     34721     33172     34070     33054     34477     34610
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    259046    259205    256299    259088    256853    239531    256752    256843    256983    256974
dram[1]:     236921    239089    256333    256588    256551    256622    259132    259048    259074    259099    257305    257120    256887    240068    256973    256894
dram[2]:     239023    236969    256285    256639    256651    256769    259076    256503    258812    256359    257171    239671    257168    257272    257205    256903
dram[3]:     257915    237495    256310    256312    256526    256537    256546    259159    259179    256298    256948    257027    257243    257347    256893    257068
dram[4]:     256754    237533    256289    256271    256457    256664    258863    259166    258897    259116    257230    257004    257110    257260    257073    256883
dram[5]:     237691    238929    256197    256746    256760    256246    258834    258963    256281    256610    257122    257171    256883    256946    257106    256867
dram[6]:     237736    237713    256246    256246    256504    256657    259174    258884    256761    258905    257128    257020    256913    256798    271053    257137
dram[7]:     237528    237581    256541    256247    256717    256554    256704    258924    259013    256664    256977    257196    257209    256954    256386    257910
dram[8]:     237492    256859    256281    256283    256615    256748    258896    258952    258862    259200    257191    257008    257072    257191    256821    256991
dram[9]:     237175    256765    256320    256373    256372    256468    258931    258972    256264    258858    257091    256767    257158    256997    256248    239254
dram[10]:     237082    237148    256261    258751    256759    256774    258946    259089    259108    258822    256875    257125    257088    257118    256972    256948
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13487503 n_act=13257 n_pre=13241 n_req=32182 n_rd=94592 n_write=21045 bw_util=0.01697
n_activity=509022 dram_eff=0.4543
bk0: 6048a 13531715i bk1: 5932a 13534488i bk2: 5608a 13537666i bk3: 5620a 13538610i bk4: 5848a 13531475i bk5: 5928a 13532616i bk6: 5812a 13532988i bk7: 5876a 13533076i bk8: 5628a 13530053i bk9: 5664a 13530722i bk10: 5452a 13533223i bk11: 5608a 13531069i bk12: 6444a 13525790i bk13: 6444a 13526116i bk14: 6276a 13526787i bk15: 6404a 13523842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13488246 n_act=13178 n_pre=13162 n_req=32030 n_rd=94056 n_write=20996 bw_util=0.01688
n_activity=506787 dram_eff=0.454
bk0: 6140a 13535408i bk1: 6112a 13532424i bk2: 5588a 13537233i bk3: 5576a 13535954i bk4: 5744a 13538777i bk5: 5760a 13531691i bk6: 5656a 13535181i bk7: 5808a 13531075i bk8: 5680a 13529835i bk9: 5668a 13527352i bk10: 5516a 13537893i bk11: 5648a 13534194i bk12: 6088a 13527180i bk13: 6368a 13525009i bk14: 6308a 13527362i bk15: 6396a 13527853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13487101 n_act=13330 n_pre=13314 n_req=32259 n_rd=94852 n_write=21041 bw_util=0.01701
n_activity=512663 dram_eff=0.4521
bk0: 6020a 13536961i bk1: 6004a 13535160i bk2: 5592a 13540235i bk3: 5728a 13534777i bk4: 5852a 13531752i bk5: 5820a 13533446i bk6: 5896a 13532593i bk7: 5928a 13528639i bk8: 5584a 13529898i bk9: 5628a 13530134i bk10: 5504a 13539585i bk11: 5700a 13536639i bk12: 6316a 13528739i bk13: 6564a 13526166i bk14: 6356a 13527095i bk15: 6360a 13525828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13486684 n_act=13422 n_pre=13406 n_req=32372 n_rd=94860 n_write=21266 bw_util=0.01704
n_activity=516513 dram_eff=0.4497
bk0: 6092a 13534949i bk1: 5920a 13538751i bk2: 5732a 13537650i bk3: 5732a 13534052i bk4: 5916a 13532220i bk5: 5828a 13532926i bk6: 5796a 13532926i bk7: 5860a 13527633i bk8: 5804a 13528601i bk9: 5544a 13533773i bk10: 5756a 13531787i bk11: 5508a 13540264i bk12: 6384a 13529045i bk13: 6292a 13526877i bk14: 6360a 13529866i bk15: 6336a 13526769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13487071 n_act=13405 n_pre=13389 n_req=32237 n_rd=94524 n_write=21249 bw_util=0.01699
n_activity=515298 dram_eff=0.4493
bk0: 6108a 13539374i bk1: 5876a 13539194i bk2: 5628a 13536267i bk3: 5764a 13534340i bk4: 5832a 13528040i bk5: 5808a 13529756i bk6: 5820a 13530904i bk7: 5784a 13530307i bk8: 5676a 13527666i bk9: 5680a 13533661i bk10: 5620a 13536858i bk11: 5608a 13534246i bk12: 6392a 13526178i bk13: 6260a 13528386i bk14: 6280a 13530350i bk15: 6388a 13526223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13485536 n_act=13650 n_pre=13634 n_req=32620 n_rd=95064 n_write=21754 bw_util=0.01714
n_activity=517823 dram_eff=0.4512
bk0: 5980a 13542067i bk1: 5964a 13532939i bk2: 5612a 13539274i bk3: 5648a 13535385i bk4: 5848a 13536925i bk5: 5824a 13534270i bk6: 5964a 13528567i bk7: 5888a 13530885i bk8: 5816a 13529919i bk9: 5504a 13532135i bk10: 5636a 13533192i bk11: 5652a 13533231i bk12: 6400a 13525784i bk13: 6480a 13527672i bk14: 6348a 13530156i bk15: 6500a 13522966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298401
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13484473 n_act=13576 n_pre=13560 n_req=32925 n_rd=96140 n_write=21889 bw_util=0.01732
n_activity=519880 dram_eff=0.4541
bk0: 6188a 13532737i bk1: 6172a 13532003i bk2: 5888a 13535649i bk3: 5752a 13532597i bk4: 5700a 13535270i bk5: 5704a 13530981i bk6: 6036a 13531518i bk7: 6052a 13528848i bk8: 5788a 13530178i bk9: 5764a 13526218i bk10: 5780a 13533907i bk11: 5728a 13531281i bk12: 6324a 13529158i bk13: 6464a 13526566i bk14: 6380a 13524317i bk15: 6420a 13523060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13487069 n_act=13282 n_pre=13266 n_req=32309 n_rd=94780 n_write=21241 bw_util=0.01702
n_activity=514743 dram_eff=0.4508
bk0: 5880a 13534931i bk1: 6016a 13536226i bk2: 5660a 13540946i bk3: 5716a 13534971i bk4: 5868a 13532698i bk5: 5876a 13529482i bk6: 5788a 13531490i bk7: 5820a 13533333i bk8: 5680a 13534162i bk9: 5744a 13528761i bk10: 5720a 13533525i bk11: 5704a 13530896i bk12: 6368a 13528498i bk13: 6192a 13531035i bk14: 6412a 13529287i bk15: 6336a 13521020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303406
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13487013 n_act=13384 n_pre=13368 n_req=32530 n_rd=94524 n_write=21349 bw_util=0.017
n_activity=512879 dram_eff=0.4519
bk0: 5956a 13537527i bk1: 6000a 13537869i bk2: 5652a 13533599i bk3: 5668a 13535950i bk4: 5852a 13532770i bk5: 5616a 13534311i bk6: 5724a 13536717i bk7: 6000a 13527815i bk8: 5744a 13526943i bk9: 5660a 13530423i bk10: 5644a 13530907i bk11: 5580a 13538054i bk12: 6392a 13528680i bk13: 6348a 13527258i bk14: 6380a 13528472i bk15: 6308a 13530658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292792
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13488212 n_act=13188 n_pre=13172 n_req=32050 n_rd=94176 n_write=20890 bw_util=0.01688
n_activity=508782 dram_eff=0.4523
bk0: 5948a 13543417i bk1: 5968a 13539016i bk2: 5500a 13540750i bk3: 5368a 13540630i bk4: 5820a 13529763i bk5: 5760a 13533758i bk6: 6036a 13530394i bk7: 5828a 13533437i bk8: 5632a 13533230i bk9: 5704a 13529424i bk10: 5616a 13534138i bk11: 5556a 13536873i bk12: 6380a 13526421i bk13: 6444a 13525691i bk14: 6324a 13530441i bk15: 6292a 13527965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297345
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629638 n_nop=13487806 n_act=13306 n_pre=13290 n_req=32112 n_rd=94380 n_write=20856 bw_util=0.01691
n_activity=511651 dram_eff=0.4504
bk0: 5944a 13536453i bk1: 6108a 13536361i bk2: 5676a 13535853i bk3: 5616a 13543570i bk4: 5720a 13537422i bk5: 5664a 13535109i bk6: 5956a 13531353i bk7: 5844a 13532769i bk8: 5720a 13530825i bk9: 5728a 13531907i bk10: 5608a 13535731i bk11: 5480a 13536675i bk12: 6228a 13528003i bk13: 6384a 13524736i bk14: 6364a 13524459i bk15: 6340a 13528873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1736, Reservation_fails = 4
L2_cache_bank[1]: Access = 210694, Miss = 11869, Miss_rate = 0.056, Pending_hits = 1724, Reservation_fails = 9
L2_cache_bank[2]: Access = 209838, Miss = 11680, Miss_rate = 0.056, Pending_hits = 1719, Reservation_fails = 9
L2_cache_bank[3]: Access = 210306, Miss = 11834, Miss_rate = 0.056, Pending_hits = 1669, Reservation_fails = 19
L2_cache_bank[4]: Access = 209912, Miss = 11780, Miss_rate = 0.056, Pending_hits = 1718, Reservation_fails = 10
L2_cache_bank[5]: Access = 210764, Miss = 11933, Miss_rate = 0.057, Pending_hits = 1710, Reservation_fails = 12
L2_cache_bank[6]: Access = 211062, Miss = 11960, Miss_rate = 0.057, Pending_hits = 1721, Reservation_fails = 6
L2_cache_bank[7]: Access = 209674, Miss = 11755, Miss_rate = 0.056, Pending_hits = 1667, Reservation_fails = 9
L2_cache_bank[8]: Access = 210700, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1751, Reservation_fails = 10
L2_cache_bank[9]: Access = 210329, Miss = 11792, Miss_rate = 0.056, Pending_hits = 1702, Reservation_fails = 5
L2_cache_bank[10]: Access = 210637, Miss = 11901, Miss_rate = 0.057, Pending_hits = 1711, Reservation_fails = 6
L2_cache_bank[11]: Access = 210428, Miss = 11865, Miss_rate = 0.056, Pending_hits = 1738, Reservation_fails = 5
L2_cache_bank[12]: Access = 210840, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1819, Reservation_fails = 10
L2_cache_bank[13]: Access = 211242, Miss = 12014, Miss_rate = 0.057, Pending_hits = 1757, Reservation_fails = 10
L2_cache_bank[14]: Access = 210315, Miss = 11844, Miss_rate = 0.056, Pending_hits = 1657, Reservation_fails = 2
L2_cache_bank[15]: Access = 210991, Miss = 11851, Miss_rate = 0.056, Pending_hits = 1667, Reservation_fails = 7
L2_cache_bank[16]: Access = 245010, Miss = 11836, Miss_rate = 0.048, Pending_hits = 2039, Reservation_fails = 1
L2_cache_bank[17]: Access = 210104, Miss = 11795, Miss_rate = 0.056, Pending_hits = 1723, Reservation_fails = 10
L2_cache_bank[18]: Access = 208928, Miss = 11814, Miss_rate = 0.057, Pending_hits = 1737, Reservation_fails = 12
L2_cache_bank[19]: Access = 208640, Miss = 11730, Miss_rate = 0.056, Pending_hits = 1637, Reservation_fails = 2
L2_cache_bank[20]: Access = 208436, Miss = 11804, Miss_rate = 0.057, Pending_hits = 1774, Reservation_fails = 10
L2_cache_bank[21]: Access = 209375, Miss = 11791, Miss_rate = 0.056, Pending_hits = 1678, Reservation_fails = 4
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260487
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 38054
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3237465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74576
	minimum = 6
	maximum = 50
Network latency average = 8.37798
	minimum = 6
	maximum = 41
Slowest packet = 9299251
Flit latency average = 8.30586
	minimum = 6
	maximum = 40
Slowest flit = 16020433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0484102
	minimum = 0.0425532 (at node 0)
	maximum = 0.0555556 (at node 38)
Accepted packet rate average = 0.0484102
	minimum = 0.0425532 (at node 0)
	maximum = 0.0555556 (at node 38)
Injected flit rate average = 0.0726152
	minimum = 0.0425532 (at node 0)
	maximum = 0.11052 (at node 38)
Accepted flit rate average= 0.0726152
	minimum = 0.0543735 (at node 45)
	maximum = 0.0904255 (at node 7)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6518 (20 samples)
	minimum = 6 (20 samples)
	maximum = 505.65 (20 samples)
Network latency average = 21.161 (20 samples)
	minimum = 6 (20 samples)
	maximum = 380.7 (20 samples)
Flit latency average = 21.8554 (20 samples)
	minimum = 6 (20 samples)
	maximum = 380 (20 samples)
Fragmentation average = 0.00673577 (20 samples)
	minimum = 0 (20 samples)
	maximum = 105.05 (20 samples)
Injected packet rate average = 0.0311424 (20 samples)
	minimum = 0.0255319 (20 samples)
	maximum = 0.105169 (20 samples)
Accepted packet rate average = 0.0311424 (20 samples)
	minimum = 0.0255319 (20 samples)
	maximum = 0.105169 (20 samples)
Injected flit rate average = 0.0478329 (20 samples)
	minimum = 0.0322598 (20 samples)
	maximum = 0.129336 (20 samples)
Accepted flit rate average = 0.0478329 (20 samples)
	minimum = 0.0348402 (20 samples)
	maximum = 0.197365 (20 samples)
Injected packet size average = 1.53594 (20 samples)
Accepted packet size average = 1.53594 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 54 min, 9 sec (10449 sec)
gpgpu_simulation_rate = 12043 (inst/sec)
gpgpu_simulation_rate = 1132 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 26542
gpu_sim_insn = 4970317
gpu_ipc =     187.2623
gpu_tot_sim_cycle = 12085141
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.8246
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3557528
gpu_stall_icnt2sh    = 11495601
partiton_reqs_in_parallel = 583924
partiton_reqs_in_parallel_total    = 157926718
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1162
partiton_reqs_in_parallel_util = 583924
partiton_reqs_in_parallel_util_total    = 157926718
gpu_sim_cycle_parition_util = 26542
gpu_tot_sim_cycle_parition_util    = 7331303
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5431
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      29.3258 GB/Sec
L2_BW_total  =      36.5935 GB/Sec
gpu_total_sim_rate=12482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7150, 7851, 8015, 8190, 8817, 8006, 8497, 8271, 8644, 8240, 7981, 8212, 8755, 8131, 8001, 7794, 7217, 7527, 6804, 7181, 6703, 6406, 6539, 6645, 6724, 7064, 5945, 6222, 6657, 6260, 6026, 6604, 5520, 5578, 5488, 5494, 5117, 5321, 6159, 5942, 5663, 6254, 4937, 5616, 5340, 6437, 5573, 5012, 5824, 5167, 5206, 5810, 5287, 5648, 5206, 5274, 5618, 5254, 5283, 5034, 5170, 5372, 5046, 5625, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 13390444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13284607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 100951
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16040829	W0_Idle:153349235	W0_Scoreboard:225953041	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1515 
maxdqlatency = 0 
maxmflatency = 271053 
averagemflatency = 2802 
max_icnt2mem_latency = 270927 
max_icnt2sh_latency = 12083495 
mrq_lat_table:185714 	5383 	6378 	37433 	24329 	14841 	19106 	26354 	27147 	8841 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3394032 	1104022 	38086 	16311 	6216 	9283 	16397 	16871 	7648 	4354 	52356 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	905404 	233138 	1483102 	860993 	476839 	501192 	83591 	4913 	4534 	5779 	9149 	16831 	16008 	7603 	4308 	52356 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	825241 	862260 	1592768 	198455 	15972 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	420597 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2201 	402 	214 	90 	76 	71 	78 	47 	47 	32 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        46        41        16        16        16        16        30        30        41        46        43        43        42        35 
dram[1]:        46        32        45        42        16        16        17        16        30        30        42        43        45        44        27        45 
dram[2]:        48        46        38        41        16        16        16        16        30        30        44        41        44        47        44        43 
dram[3]:        48        44        39        37        17        16        16        16        30        30        43        45        44        46        47        48 
dram[4]:        46        37        36        36        16        16        16        16        29        29        43        43        45        48        45        40 
dram[5]:        44        45        38        40        16        16        16        16        30        30        45        45        43        47        45        43 
dram[6]:        46        44        40        34        16        16        17        16        30        30        43        45        47        45        47        44 
dram[7]:        40        41        35        34        16        16        16        16        30        30        43        46        39        42        42        44 
dram[8]:        44        46        37        34        16        16        17        16        29        30        42        42        95        43        47        46 
dram[9]:        42        45        41        25        16        16        16        16        33        33        42        43        44        41        46        48 
dram[10]:        45        48        29        40        17        16        16        16        33        33        33        43        36        44        47        32 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.452920  2.566838  2.443709  2.445491  2.395122  2.306683  2.420455  2.400744  2.427340  2.358173  2.452255  2.391198  2.511680  2.464558  2.332632  2.488987 
dram[1]:  2.603491  2.525424  2.543689  2.406869  2.325062  2.252632  2.378866  2.305656  2.410037  2.331770  2.451362  2.496144  2.410835  2.391534  2.528409  2.558087 
dram[2]:  2.529709  2.525990  2.414795  2.369727  2.333732  2.304556  2.380952  2.329787  2.349879  2.416771  2.432083  2.359660  2.519451  2.460970  2.462983  2.515695 
dram[3]:  2.535581  2.490660  2.405337  2.358282  2.258286  2.260819  2.390645  2.272311  2.369338  2.400000  2.380048  2.443152  2.450766  2.469613  2.584971  2.524831 
dram[4]:  2.513580  2.537468  2.421671  2.409899  2.296253  2.263282  2.334940  2.274533  2.396385  2.428040  2.365854  2.386585  2.482948  2.510832  2.439189  2.433012 
dram[5]:  2.560256  2.410377  2.334171  2.367372  2.270047  2.310714  2.251121  2.246243  2.383178  2.391740  2.418719  2.465838  2.442184  2.394600  2.482835  2.513187 
dram[6]:  2.447307  2.576779  2.435865  2.328867  2.339087  2.330882  2.354239  2.372941  2.428742  2.398559  2.442822  2.483627  2.474501  2.501654  2.430085  2.463362 
dram[7]:  2.537676  2.516089  2.434159  2.381795  2.288915  2.365079  2.330132  2.475000  2.419876  2.462850  2.381517  2.448529  2.439693  2.458998  2.477925  2.513423 
dram[8]:  2.503759  2.515763  2.361461  2.458167  2.242250  2.250307  2.436198  2.283616  2.432633  2.450687  2.323149  2.381242  2.781316  2.453039  2.471616  2.516763 
dram[9]:  2.569571  2.507389  2.422764  2.537226  2.297041  2.307222  2.380332  2.413836  2.383777  2.304651  2.483376  2.394015  2.419700  2.486309  2.445061  2.568627 
dram[10]:  2.486989  2.580324  2.403329  2.363165  2.246988  2.405685  2.267898  2.290780  2.437500  2.437731  2.467181  2.429847  2.449944  2.421725  2.462541  2.471047 
average row locality = 355816/147027 = 2.420073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1483      1402      1405      1462      1482      1453      1469      1411      1418      1367      1406      1612      1612      1569      1601 
dram[1]:      1535      1528      1397      1394      1436      1440      1414      1452      1425      1420      1387      1415      1522      1592      1577      1599 
dram[2]:      1505      1501      1398      1432      1463      1455      1475      1482      1401      1412      1378      1427      1580      1642      1589      1590 
dram[3]:      1523      1480      1433      1433      1479      1457      1450      1465      1457      1387      1443      1378      1596      1574      1591      1584 
dram[4]:      1527      1469      1407      1441      1458      1452      1455      1446      1422      1424      1410      1407      1599      1565      1570      1597 
dram[5]:      1495      1491      1403      1412      1462      1457      1491      1472      1458      1376      1414      1414      1601      1621      1587      1625 
dram[6]:      1547      1543      1472      1438      1425      1426      1509      1513      1453      1447      1451      1437      1583      1616      1595      1607 
dram[7]:      1470      1504      1415      1429      1467      1469      1447      1455      1424      1442      1431      1431      1592      1548      1603      1584 
dram[8]:      1489      1500      1413      1417      1463      1404      1431      1500      1440      1418      1412      1399      1598      1587      1595      1577 
dram[9]:      1487      1492      1375      1342      1455      1440      1509      1457      1412      1430      1409      1391      1595      1611      1581      1573 
dram[10]:      1487      1527      1419      1404      1430      1416      1489      1461      1435      1438      1406      1372      1561      1596      1591      1585 
total reads: 260677
bank skew: 1642/1342 = 1.22
chip skew: 24062/23533 = 1.02
number of total write accesses:
dram[0]:       546       514       443       412       502       451       464       466       560       544       482       550       646       648       647       659 
dram[1]:       553       558       437       428       438       486       432       464       544       569       503       527       614       668       648       647 
dram[2]:       496       540       430       478       488       467       475       489       540       519       502       515       622       691       640       654 
dram[3]:       508       520       460       489       497       476       441       521       583       485       561       513       644       661       645       653 
dram[4]:       509       495       448       458       503       465       483       501       567       533       530       550       658       637       596       673 
dram[5]:       502       553       455       489       463       484       517       471       582       535       550       571       680       685       655       662 
dram[6]:       543       521       484       474       472       476       518       504       575       551       557       535       649       653       699       679 
dram[7]:       517       529       452       455       474       468       494       426       524       580       579       567       633       611       642       663 
dram[8]:       509       495       462       434       490       430       440       521       528       545       565       556      1022       633       669       600 
dram[9]:       489       544       413       396       486       445       500       462       557       552       533       529       665       659       622       654 
dram[10]:       520       545       458       418       435       446       475       477       554       539       511       533       617       678       677       634 
total reads: 95139
bank skew: 1022/396 = 2.58
chip skew: 8899/8506 = 1.05
average mf latency per bank:
dram[0]:      37420     39356     43313     42684     38297     39596     38210     38581     35359     36954     37402     33377     32753     34321     34405     34497
dram[1]:      37696     37798     41958     42553     39363     39338     39390     38502     37863     34971     35617     36499     34743     31855     34048     34679
dram[2]:      38571     38202     40034     39812     38903     39093     38680     36295     36307     36748     35023     34692     33234     32966     35906     34977
dram[3]:      38499     37516     41352     38671     37256     38912     37479     38238     33866     38157     33380     35307     33694     32295     34407     34526
dram[4]:      38610     38565     41273     41321     38467     39365     37542     36841     35934     37417     34379     34655     34443     33476     34722     32778
dram[5]:      40300     37619     42504     40651     36374     38144     35778     37886     36010     34668     33597     32531     32227     34325     34076     34436
dram[6]:      36367     38663     40911     39877     40666     38878     36054     36180     35715     35157     34862     34943     32926     34009     33886     33744
dram[7]:      39323     38743     42876     41407     37255     39911     38286     41099     35839     36204     33181     34577     34428     33026     33800     33768
dram[8]:      38665     39775     40485     42213     38580     40918     38564     36647     36187     37018     34112     33818     32526     35019     33778     35791
dram[9]:      38820     38305     42079     43246     38476     39119     37423     40186     37075     36341     35043     34733     33164     33998     34233     33917
dram[10]:      37962     37596     41172     41130     38938     39493     37653     37462     34804     37817     34653     33142     34012     33058     34481     34614
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    259046    259205    256299    259088    256853    239531    256752    256843    256983    256974
dram[1]:     236921    239089    256333    256588    256551    256622    259132    259048    259074    259099    257305    257120    256887    240068    256973    256894
dram[2]:     239023    236969    256285    256639    256651    256769    259076    256503    258812    256359    257171    239671    257168    257272    257205    256903
dram[3]:     257915    237495    256310    256312    256526    256537    256546    259159    259179    256298    256948    257027    257243    257347    256893    257068
dram[4]:     256754    237533    256289    256271    256457    256664    258863    259166    258897    259116    257230    257004    257110    257260    257073    256883
dram[5]:     237691    238929    256197    256746    256760    256246    258834    258963    256281    256610    257122    257171    256883    256946    257106    256867
dram[6]:     237736    237713    256246    256246    256504    256657    259174    258884    256761    258905    257128    257020    256913    256798    271053    257137
dram[7]:     237528    237581    256541    256247    256717    256554    256704    258924    259013    256664    256977    257196    257209    256954    256386    257910
dram[8]:     237492    256859    256281    256283    256615    256748    258896    258952    258862    259200    257191    257008    257072    257191    256821    256991
dram[9]:     237175    256765    256320    256373    256372    256468    258931    258972    256264    258858    257091    256767    257158    256997    256248    239254
dram[10]:     237082    237148    256261    258751    256759    256774    258946    259089    259108    258822    256875    257125    257088    257118    256972    256948
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13536712 n_act=13262 n_pre=13246 n_req=32198 n_rd=94656 n_write=21045 bw_util=0.01692
n_activity=509390 dram_eff=0.4543
bk0: 6048a 13580997i bk1: 5932a 13583770i bk2: 5608a 13586948i bk3: 5620a 13587892i bk4: 5848a 13580758i bk5: 5928a 13581900i bk6: 5812a 13582273i bk7: 5876a 13582361i bk8: 5644a 13579283i bk9: 5672a 13579955i bk10: 5468a 13582478i bk11: 5624a 13580300i bk12: 6448a 13575040i bk13: 6448a 13575366i bk14: 6276a 13576068i bk15: 6404a 13573124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13537445 n_act=13182 n_pre=13166 n_req=32049 n_rd=94132 n_write=20996 bw_util=0.01683
n_activity=507140 dram_eff=0.454
bk0: 6140a 13584691i bk1: 6112a 13581707i bk2: 5588a 13586516i bk3: 5576a 13585238i bk4: 5744a 13588061i bk5: 5760a 13580975i bk6: 5656a 13584465i bk7: 5808a 13580360i bk8: 5700a 13579057i bk9: 5680a 13576589i bk10: 5548a 13587092i bk11: 5660a 13583430i bk12: 6088a 13576460i bk13: 6368a 13574290i bk14: 6308a 13576643i bk15: 6396a 13577136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13536302 n_act=13337 n_pre=13321 n_req=32276 n_rd=94920 n_write=21041 bw_util=0.01695
n_activity=513072 dram_eff=0.452
bk0: 6020a 13586244i bk1: 6004a 13584443i bk2: 5592a 13589518i bk3: 5728a 13584060i bk4: 5852a 13581037i bk5: 5820a 13582731i bk6: 5900a 13581847i bk7: 5928a 13577924i bk8: 5604a 13579096i bk9: 5648a 13579371i bk10: 5512a 13588827i bk11: 5708a 13585882i bk12: 6320a 13577988i bk13: 6568a 13575416i bk14: 6356a 13576376i bk15: 6360a 13575110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13535895 n_act=13428 n_pre=13412 n_req=32387 n_rd=94920 n_write=21266 bw_util=0.01699
n_activity=516937 dram_eff=0.4495
bk0: 6092a 13584231i bk1: 5920a 13588034i bk2: 5732a 13586933i bk3: 5732a 13583335i bk4: 5916a 13581504i bk5: 5828a 13582210i bk6: 5800a 13582179i bk7: 5860a 13576916i bk8: 5828a 13577816i bk9: 5548a 13583050i bk10: 5772a 13581018i bk11: 5512a 13589515i bk12: 6384a 13578326i bk13: 6296a 13576127i bk14: 6364a 13579115i bk15: 6336a 13576050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13536276 n_act=13408 n_pre=13392 n_req=32255 n_rd=94596 n_write=21249 bw_util=0.01694
n_activity=515677 dram_eff=0.4493
bk0: 6108a 13588656i bk1: 5876a 13588476i bk2: 5628a 13585550i bk3: 5764a 13583623i bk4: 5832a 13577323i bk5: 5808a 13579041i bk6: 5820a 13580189i bk7: 5784a 13579593i bk8: 5688a 13576906i bk9: 5696a 13582917i bk10: 5640a 13586082i bk11: 5628a 13583484i bk12: 6396a 13575428i bk13: 6260a 13577666i bk14: 6280a 13579630i bk15: 6388a 13575504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293153
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13534759 n_act=13654 n_pre=13638 n_req=32633 n_rd=95116 n_write=21754 bw_util=0.01709
n_activity=518147 dram_eff=0.4511
bk0: 5980a 13591349i bk1: 5964a 13582221i bk2: 5612a 13588557i bk3: 5648a 13584669i bk4: 5848a 13586209i bk5: 5828a 13583523i bk6: 5964a 13577849i bk7: 5888a 13580169i bk8: 5832a 13579149i bk9: 5504a 13581417i bk10: 5656a 13582439i bk11: 5656a 13582500i bk12: 6404a 13575036i bk13: 6484a 13576922i bk14: 6348a 13579436i bk15: 6500a 13572248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13533636 n_act=13582 n_pre=13566 n_req=32952 n_rd=96248 n_write=21889 bw_util=0.01727
n_activity=520442 dram_eff=0.454
bk0: 6188a 13582015i bk1: 6172a 13581283i bk2: 5888a 13584931i bk3: 5752a 13581881i bk4: 5700a 13584554i bk5: 5704a 13580267i bk6: 6036a 13580804i bk7: 6052a 13578134i bk8: 5812a 13579420i bk9: 5788a 13575433i bk10: 5804a 13583122i bk11: 5748a 13580501i bk12: 6332a 13578400i bk13: 6464a 13575846i bk14: 6380a 13573597i bk15: 6428a 13572278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13536282 n_act=13285 n_pre=13269 n_req=32325 n_rd=94844 n_write=21241 bw_util=0.01697
n_activity=515076 dram_eff=0.4507
bk0: 5880a 13584212i bk1: 6016a 13585508i bk2: 5660a 13590229i bk3: 5716a 13584254i bk4: 5868a 13581982i bk5: 5876a 13578767i bk6: 5788a 13580776i bk7: 5820a 13582619i bk8: 5696a 13583420i bk9: 5768a 13577977i bk10: 5724a 13582777i bk11: 5724a 13580117i bk12: 6368a 13577778i bk13: 6192a 13580315i bk14: 6412a 13578567i bk15: 6336a 13570300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302315
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13536242 n_act=13387 n_pre=13371 n_req=32542 n_rd=94572 n_write=21349 bw_util=0.01695
n_activity=513160 dram_eff=0.4518
bk0: 5956a 13586810i bk1: 6000a 13587152i bk2: 5652a 13582882i bk3: 5668a 13585233i bk4: 5852a 13582054i bk5: 5616a 13583595i bk6: 5724a 13586002i bk7: 6000a 13577100i bk8: 5760a 13576199i bk9: 5672a 13579661i bk10: 5648a 13580158i bk11: 5596a 13587283i bk12: 6392a 13577961i bk13: 6348a 13576539i bk14: 6380a 13577753i bk15: 6308a 13579939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291739
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13537431 n_act=13190 n_pre=13174 n_req=32065 n_rd=94236 n_write=20890 bw_util=0.01683
n_activity=509032 dram_eff=0.4523
bk0: 5948a 13592700i bk1: 5968a 13588299i bk2: 5500a 13590033i bk3: 5368a 13589913i bk4: 5820a 13579046i bk5: 5760a 13583041i bk6: 6036a 13579679i bk7: 5828a 13582722i bk8: 5648a 13582460i bk9: 5720a 13578662i bk10: 5636a 13583360i bk11: 5564a 13586140i bk12: 6380a 13575703i bk13: 6444a 13574973i bk14: 6324a 13579723i bk15: 6292a 13577247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296277
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13678921 n_nop=13536987 n_act=13313 n_pre=13297 n_req=32134 n_rd=94468 n_write=20856 bw_util=0.01686
n_activity=512149 dram_eff=0.4504
bk0: 5948a 13585702i bk1: 6108a 13585642i bk2: 5676a 13585134i bk3: 5616a 13592854i bk4: 5720a 13586706i bk5: 5664a 13584393i bk6: 5956a 13580637i bk7: 5844a 13582055i bk8: 5740a 13580049i bk9: 5752a 13581090i bk10: 5624a 13584960i bk11: 5488a 13585919i bk12: 6244a 13577231i bk13: 6384a 13574017i bk14: 6364a 13573740i bk15: 6340a 13578154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1748, Reservation_fails = 4
L2_cache_bank[1]: Access = 211067, Miss = 11876, Miss_rate = 0.056, Pending_hits = 1735, Reservation_fails = 9
L2_cache_bank[2]: Access = 210211, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1738, Reservation_fails = 9
L2_cache_bank[3]: Access = 210680, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1676, Reservation_fails = 19
L2_cache_bank[4]: Access = 210288, Miss = 11789, Miss_rate = 0.056, Pending_hits = 1728, Reservation_fails = 10
L2_cache_bank[5]: Access = 211136, Miss = 11941, Miss_rate = 0.057, Pending_hits = 1723, Reservation_fails = 12
L2_cache_bank[6]: Access = 211440, Miss = 11972, Miss_rate = 0.057, Pending_hits = 1737, Reservation_fails = 6
L2_cache_bank[7]: Access = 210047, Miss = 11758, Miss_rate = 0.056, Pending_hits = 1670, Reservation_fails = 9
L2_cache_bank[8]: Access = 211072, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1764, Reservation_fails = 10
L2_cache_bank[9]: Access = 210701, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1711, Reservation_fails = 5
L2_cache_bank[10]: Access = 211012, Miss = 11911, Miss_rate = 0.056, Pending_hits = 1725, Reservation_fails = 6
L2_cache_bank[11]: Access = 210803, Miss = 11868, Miss_rate = 0.056, Pending_hits = 1740, Reservation_fails = 5
L2_cache_bank[12]: Access = 211213, Miss = 12035, Miss_rate = 0.057, Pending_hits = 1837, Reservation_fails = 10
L2_cache_bank[13]: Access = 211616, Miss = 12027, Miss_rate = 0.057, Pending_hits = 1774, Reservation_fails = 10
L2_cache_bank[14]: Access = 210687, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1666, Reservation_fails = 2
L2_cache_bank[15]: Access = 211362, Miss = 11862, Miss_rate = 0.056, Pending_hits = 1680, Reservation_fails = 7
L2_cache_bank[16]: Access = 245379, Miss = 11841, Miss_rate = 0.048, Pending_hits = 2046, Reservation_fails = 1
L2_cache_bank[17]: Access = 210474, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1733, Reservation_fails = 10
L2_cache_bank[18]: Access = 209302, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1749, Reservation_fails = 12
L2_cache_bank[19]: Access = 209012, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1648, Reservation_fails = 2
L2_cache_bank[20]: Access = 208811, Miss = 11818, Miss_rate = 0.057, Pending_hits = 1791, Reservation_fails = 10
L2_cache_bank[21]: Access = 209749, Miss = 11799, Miss_rate = 0.056, Pending_hits = 1689, Reservation_fails = 4
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260677
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 38308
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3245228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.48557
	minimum = 6
	maximum = 32
Network latency average = 7.42499
	minimum = 6
	maximum = 25
Slowest packet = 9316248
Flit latency average = 7.05821
	minimum = 6
	maximum = 24
Slowest flit = 16038162
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00618816
	minimum = 0.00525602 (at node 1)
	maximum = 0.00712106 (at node 34)
Accepted packet rate average = 0.00618816
	minimum = 0.00525602 (at node 1)
	maximum = 0.00712106 (at node 34)
Injected flit rate average = 0.00928224
	minimum = 0.00527486 (at node 1)
	maximum = 0.0142233 (at node 34)
Accepted flit rate average= 0.00928224
	minimum = 0.00695151 (at node 44)
	maximum = 0.0117742 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3582 (21 samples)
	minimum = 6 (21 samples)
	maximum = 483.095 (21 samples)
Network latency average = 20.5069 (21 samples)
	minimum = 6 (21 samples)
	maximum = 363.762 (21 samples)
Flit latency average = 21.1508 (21 samples)
	minimum = 6 (21 samples)
	maximum = 363.048 (21 samples)
Fragmentation average = 0.00641501 (21 samples)
	minimum = 0 (21 samples)
	maximum = 100.048 (21 samples)
Injected packet rate average = 0.0299541 (21 samples)
	minimum = 0.0245664 (21 samples)
	maximum = 0.100501 (21 samples)
Accepted packet rate average = 0.0299541 (21 samples)
	minimum = 0.0245664 (21 samples)
	maximum = 0.100501 (21 samples)
Injected flit rate average = 0.0459972 (21 samples)
	minimum = 0.0309748 (21 samples)
	maximum = 0.123854 (21 samples)
Accepted flit rate average = 0.0459972 (21 samples)
	minimum = 0.0335122 (21 samples)
	maximum = 0.188528 (21 samples)
Injected packet size average = 1.53559 (21 samples)
Accepted packet size average = 1.53559 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 54 min, 40 sec (10480 sec)
gpgpu_simulation_rate = 12482 (inst/sec)
gpgpu_simulation_rate = 1153 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3276
gpu_sim_insn = 4446804
gpu_ipc =    1357.3883
gpu_tot_sim_cycle = 12310567
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.9876
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3557528
gpu_stall_icnt2sh    = 11495601
partiton_reqs_in_parallel = 72072
partiton_reqs_in_parallel_total    = 158510642
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.8818
partiton_reqs_in_parallel_util = 72072
partiton_reqs_in_parallel_util_total    = 158510642
gpu_sim_cycle_parition_util = 3276
gpu_tot_sim_cycle_parition_util    = 7357845
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5433
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     236.4103 GB/Sec
L2_BW_total  =      35.9864 GB/Sec
gpu_total_sim_rate=12890

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7255, 7956, 8120, 8295, 8922, 8111, 8602, 8376, 8749, 8345, 8086, 8317, 8860, 8236, 8106, 7899, 7322, 7632, 6909, 7286, 6808, 6511, 6644, 6750, 6829, 7169, 6050, 6327, 6762, 6365, 6131, 6709, 5604, 5662, 5572, 5578, 5201, 5405, 6243, 6026, 5747, 6338, 5021, 5700, 5424, 6521, 5657, 5096, 5908, 5251, 5290, 5894, 5371, 5732, 5290, 5358, 5702, 5338, 5367, 5118, 5254, 5456, 5130, 5709, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 13390444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13284607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 100951
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16056724	W0_Idle:153351391	W0_Scoreboard:225986861	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1515 
maxdqlatency = 0 
maxmflatency = 271053 
averagemflatency = 2797 
max_icnt2mem_latency = 270927 
max_icnt2sh_latency = 12083495 
mrq_lat_table:185714 	5383 	6378 	37433 	24329 	14841 	19106 	26354 	27147 	8841 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3402202 	1104023 	38086 	16311 	6216 	9283 	16397 	16871 	7648 	4354 	52356 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	909587 	233234 	1483108 	860993 	480725 	501192 	83591 	4913 	4534 	5779 	9149 	16831 	16008 	7603 	4308 	52356 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	832345 	863275 	1592820 	198455 	15972 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	11198 	738127 	420597 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2207 	402 	214 	90 	76 	71 	78 	47 	47 	32 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        46        41        16        16        16        16        30        30        41        46        43        43        42        35 
dram[1]:        46        32        45        42        16        16        17        16        30        30        42        43        45        44        27        45 
dram[2]:        48        46        38        41        16        16        16        16        30        30        44        41        44        47        44        43 
dram[3]:        48        44        39        37        17        16        16        16        30        30        43        45        44        46        47        48 
dram[4]:        46        37        36        36        16        16        16        16        29        29        43        43        45        48        45        40 
dram[5]:        44        45        38        40        16        16        16        16        30        30        45        45        43        47        45        43 
dram[6]:        46        44        40        34        16        16        17        16        30        30        43        45        47        45        47        44 
dram[7]:        40        41        35        34        16        16        16        16        30        30        43        46        39        42        42        44 
dram[8]:        44        46        37        34        16        16        17        16        29        30        42        42        95        43        47        46 
dram[9]:        42        45        41        25        16        16        16        16        33        33        42        43        44        41        46        48 
dram[10]:        45        48        29        40        17        16        16        16        33        33        33        43        36        44        47        32 
maximum service time to same row:
dram[0]:    238544    238580    478896    431928    426758    239723    468563    236407    278201    431495    332834    513748    224403    272911    382917    460061 
dram[1]:    462666    282763    299030    430418    240117    263728    224557    238663    237102    238708    459725    496733    234829    426960    276777    746041 
dram[2]:    428347    217993    260748    336633    239181    236319    266664    228229    242715    275627    236182    270045    223031    466819    485654    747175 
dram[3]:    264056    248262    230342    567428    269719    321837    354392    236178    361436    268952    551436    584035    447535    499050    747525    223901 
dram[4]:    235702    306908    271712    301586    224260    238850    238806    293141    349571    434620    289887    446124    381675    228726    252585    224480 
dram[5]:    237690    239822    376647    458191    358050    336072    269180    387904    402845    267494    223772    221924    243669    265856    471366    233199 
dram[6]:    235747    307636    426073    239941    356723    329934    301590    236787    254644    387833    216833    251938    421221    417446    427372    289203 
dram[7]:    477618    238077    220610    230718    237850    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    223683    237370    239071    223839    218066    267354    224071    236979    230841    579987    584718    264651    221176    268329    278163    231577 
dram[9]:    216326    223355    239255    221617    335491    471074    291452    221077    516484    496384    237811    503333    272402    496868    493711    234633 
dram[10]:    443420    237952    249074    224448    416755    237593    246211    289556    276797    290418    237068    281505    279066    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.452920  2.566838  2.443709  2.445491  2.395122  2.306683  2.420455  2.400744  2.427340  2.358173  2.452255  2.391198  2.511680  2.464558  2.332632  2.488987 
dram[1]:  2.603491  2.525424  2.543689  2.406869  2.325062  2.252632  2.378866  2.305656  2.410037  2.331770  2.451362  2.496144  2.410835  2.391534  2.528409  2.558087 
dram[2]:  2.529709  2.525990  2.414795  2.369727  2.333732  2.304556  2.380952  2.329787  2.349879  2.416771  2.432083  2.359660  2.519451  2.460970  2.462983  2.515695 
dram[3]:  2.535581  2.490660  2.405337  2.358282  2.258286  2.260819  2.390645  2.272311  2.369338  2.400000  2.380048  2.443152  2.450766  2.469613  2.584971  2.524831 
dram[4]:  2.513580  2.537468  2.421671  2.409899  2.296253  2.263282  2.334940  2.274533  2.396385  2.428040  2.365854  2.386585  2.482948  2.510832  2.439189  2.433012 
dram[5]:  2.560256  2.410377  2.334171  2.367372  2.270047  2.310714  2.251121  2.246243  2.383178  2.391740  2.418719  2.465838  2.442184  2.394600  2.482835  2.513187 
dram[6]:  2.447307  2.576779  2.435865  2.328867  2.339087  2.330882  2.354239  2.372941  2.428742  2.398559  2.442822  2.483627  2.474501  2.501654  2.430085  2.463362 
dram[7]:  2.537676  2.516089  2.434159  2.381795  2.288915  2.365079  2.330132  2.475000  2.419876  2.462850  2.381517  2.448529  2.439693  2.458998  2.477925  2.513423 
dram[8]:  2.503759  2.515763  2.361461  2.458167  2.242250  2.250307  2.436198  2.283616  2.432633  2.450687  2.323149  2.381242  2.781316  2.453039  2.471616  2.516763 
dram[9]:  2.569571  2.507389  2.422764  2.537226  2.297041  2.307222  2.380332  2.413836  2.383777  2.304651  2.483376  2.394015  2.419700  2.486309  2.445061  2.568627 
dram[10]:  2.486989  2.580324  2.403329  2.363165  2.246988  2.405685  2.267898  2.290780  2.437500  2.437731  2.467181  2.429847  2.449944  2.421725  2.462541  2.471047 
average row locality = 355816/147027 = 2.420073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1483      1402      1405      1462      1482      1453      1469      1411      1418      1367      1406      1612      1612      1569      1601 
dram[1]:      1535      1528      1397      1394      1436      1440      1414      1452      1425      1420      1387      1415      1522      1592      1577      1599 
dram[2]:      1505      1501      1398      1432      1463      1455      1475      1482      1401      1412      1378      1427      1580      1642      1589      1590 
dram[3]:      1523      1480      1433      1433      1479      1457      1450      1465      1457      1387      1443      1378      1596      1574      1591      1584 
dram[4]:      1527      1469      1407      1441      1458      1452      1455      1446      1422      1424      1410      1407      1599      1565      1570      1597 
dram[5]:      1495      1491      1403      1412      1462      1457      1491      1472      1458      1376      1414      1414      1601      1621      1587      1625 
dram[6]:      1547      1543      1472      1438      1425      1426      1509      1513      1453      1447      1451      1437      1583      1616      1595      1607 
dram[7]:      1470      1504      1415      1429      1467      1469      1447      1455      1424      1442      1431      1431      1592      1548      1603      1584 
dram[8]:      1489      1500      1413      1417      1463      1404      1431      1500      1440      1418      1412      1399      1598      1587      1595      1577 
dram[9]:      1487      1492      1375      1342      1455      1440      1509      1457      1412      1430      1409      1391      1595      1611      1581      1573 
dram[10]:      1487      1527      1419      1404      1430      1416      1489      1461      1435      1438      1406      1372      1561      1596      1591      1585 
total reads: 260677
bank skew: 1642/1342 = 1.22
chip skew: 24062/23533 = 1.02
number of total write accesses:
dram[0]:       546       514       443       412       502       451       464       466       560       544       482       550       646       648       647       659 
dram[1]:       553       558       437       428       438       486       432       464       544       569       503       527       614       668       648       647 
dram[2]:       496       540       430       478       488       467       475       489       540       519       502       515       622       691       640       654 
dram[3]:       508       520       460       489       497       476       441       521       583       485       561       513       644       661       645       653 
dram[4]:       509       495       448       458       503       465       483       501       567       533       530       550       658       637       596       673 
dram[5]:       502       553       455       489       463       484       517       471       582       535       550       571       680       685       655       662 
dram[6]:       543       521       484       474       472       476       518       504       575       551       557       535       649       653       699       679 
dram[7]:       517       529       452       455       474       468       494       426       524       580       579       567       633       611       642       663 
dram[8]:       509       495       462       434       490       430       440       521       528       545       565       556      1022       633       669       600 
dram[9]:       489       544       413       396       486       445       500       462       557       552       533       529       665       659       622       654 
dram[10]:       520       545       458       418       435       446       475       477       554       539       511       533       617       678       677       634 
total reads: 95139
bank skew: 1022/396 = 2.58
chip skew: 8899/8506 = 1.05
average mf latency per bank:
dram[0]:      37420     39356     43313     42684     38301     39600     38216     38586     35365     36961     37409     33383     32758     34327     34411     34503
dram[1]:      37696     37798     41958     42553     39367     39342     39396     38508     37869     34976     35623     36505     34748     31861     34054     34684
dram[2]:      38571     38202     40034     39812     38907     39097     38685     36300     36313     36754     35029     34698     33240     32971     35912     34983
dram[3]:      38499     37516     41352     38671     37260     38916     37485     38243     33872     38163     33386     35313     33699     32299     34412     34532
dram[4]:      38610     38565     41273     41321     38471     39369     37547     36846     35940     37423     34385     34661     34448     33481     34727     32783
dram[5]:      40300     37619     42504     40651     36378     38147     35783     37891     36017     34675     33603     32537     32232     34330     34081     34441
dram[6]:      36367     38663     40911     39877     40670     38882     36060     36186     35721     35163     34868     34949     32931     34015     33891     33749
dram[7]:      39323     38743     42876     41407     37259     39914     38293     41105     35845     36210     33187     34582     34433     33032     33805     33773
dram[8]:      38665     39775     40485     42213     38583     40922     38570     36653     36194     37025     34118     33824     32531     35024     33784     35797
dram[9]:      38820     38305     42079     43246     38480     39123     37428     40191     37081     36347     35050     34739     33170     34003     34238     33922
dram[10]:      37962     37596     41172     41130     38943     39497     37658     37467     34811     37823     34660     33148     34018     33063     34486     34619
maximum mf latency per bank:
dram[0]:     256775    239377    256267    256438    256808    256666    259046    259205    256299    259088    256853    239531    256752    256843    256983    256974
dram[1]:     236921    239089    256333    256588    256551    256622    259132    259048    259074    259099    257305    257120    256887    240068    256973    256894
dram[2]:     239023    236969    256285    256639    256651    256769    259076    256503    258812    256359    257171    239671    257168    257272    257205    256903
dram[3]:     257915    237495    256310    256312    256526    256537    256546    259159    259179    256298    256948    257027    257243    257347    256893    257068
dram[4]:     256754    237533    256289    256271    256457    256664    258863    259166    258897    259116    257230    257004    257110    257260    257073    256883
dram[5]:     237691    238929    256197    256746    256760    256246    258834    258963    256281    256610    257122    257171    256883    256946    257106    256867
dram[6]:     237736    237713    256246    256246    256504    256657    259174    258884    256761    258905    257128    257020    256913    256798    271053    257137
dram[7]:     237528    237581    256541    256247    256717    256554    256704    258924    259013    256664    256977    257196    257209    256954    256386    257910
dram[8]:     237492    256859    256281    256283    256615    256748    258896    258952    258862    259200    257191    257008    257072    257191    256821    256991
dram[9]:     237175    256765    256320    256373    256372    256468    258931    258972    256264    258858    257091    256767    257158    256997    256248    239254
dram[10]:     237082    237148    256261    258751    256759    256774    258946    259089    259108    258822    256875    257125    257088    257118    256972    256948
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13542794 n_act=13262 n_pre=13246 n_req=32198 n_rd=94656 n_write=21045 bw_util=0.01691
n_activity=509390 dram_eff=0.4543
bk0: 6048a 13587079i bk1: 5932a 13589852i bk2: 5608a 13593030i bk3: 5620a 13593974i bk4: 5848a 13586840i bk5: 5928a 13587982i bk6: 5812a 13588355i bk7: 5876a 13588443i bk8: 5644a 13585365i bk9: 5672a 13586037i bk10: 5468a 13588560i bk11: 5624a 13586382i bk12: 6448a 13581122i bk13: 6448a 13581448i bk14: 6276a 13582150i bk15: 6404a 13579206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302592
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13543527 n_act=13182 n_pre=13166 n_req=32049 n_rd=94132 n_write=20996 bw_util=0.01683
n_activity=507140 dram_eff=0.454
bk0: 6140a 13590773i bk1: 6112a 13587789i bk2: 5588a 13592598i bk3: 5576a 13591320i bk4: 5744a 13594143i bk5: 5760a 13587057i bk6: 5656a 13590547i bk7: 5808a 13586442i bk8: 5700a 13585139i bk9: 5680a 13582671i bk10: 5548a 13593174i bk11: 5660a 13589512i bk12: 6088a 13582542i bk13: 6368a 13580372i bk14: 6308a 13582725i bk15: 6396a 13583218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298792
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13542384 n_act=13337 n_pre=13321 n_req=32276 n_rd=94920 n_write=21041 bw_util=0.01695
n_activity=513072 dram_eff=0.452
bk0: 6020a 13592326i bk1: 6004a 13590525i bk2: 5592a 13595600i bk3: 5728a 13590142i bk4: 5852a 13587119i bk5: 5820a 13588813i bk6: 5900a 13587929i bk7: 5928a 13584006i bk8: 5604a 13585178i bk9: 5648a 13585453i bk10: 5512a 13594909i bk11: 5708a 13591964i bk12: 6320a 13584070i bk13: 6568a 13581498i bk14: 6356a 13582458i bk15: 6360a 13581192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13541977 n_act=13428 n_pre=13412 n_req=32387 n_rd=94920 n_write=21266 bw_util=0.01698
n_activity=516937 dram_eff=0.4495
bk0: 6092a 13590313i bk1: 5920a 13594116i bk2: 5732a 13593015i bk3: 5732a 13589417i bk4: 5916a 13587586i bk5: 5828a 13588292i bk6: 5800a 13588261i bk7: 5860a 13582998i bk8: 5828a 13583898i bk9: 5548a 13589132i bk10: 5772a 13587100i bk11: 5512a 13595597i bk12: 6384a 13584408i bk13: 6296a 13582209i bk14: 6364a 13585197i bk15: 6336a 13582132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13542358 n_act=13408 n_pre=13392 n_req=32255 n_rd=94596 n_write=21249 bw_util=0.01693
n_activity=515677 dram_eff=0.4493
bk0: 6108a 13594738i bk1: 5876a 13594558i bk2: 5628a 13591632i bk3: 5764a 13589705i bk4: 5832a 13583405i bk5: 5808a 13585123i bk6: 5820a 13586271i bk7: 5784a 13585675i bk8: 5688a 13582988i bk9: 5696a 13588999i bk10: 5640a 13592164i bk11: 5628a 13589566i bk12: 6396a 13581510i bk13: 6260a 13583748i bk14: 6280a 13585712i bk15: 6388a 13581586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13540841 n_act=13654 n_pre=13638 n_req=32633 n_rd=95116 n_write=21754 bw_util=0.01708
n_activity=518147 dram_eff=0.4511
bk0: 5980a 13597431i bk1: 5964a 13588303i bk2: 5612a 13594639i bk3: 5648a 13590751i bk4: 5848a 13592291i bk5: 5828a 13589605i bk6: 5964a 13583931i bk7: 5888a 13586251i bk8: 5832a 13585231i bk9: 5504a 13587499i bk10: 5656a 13588521i bk11: 5656a 13588582i bk12: 6404a 13581118i bk13: 6484a 13583004i bk14: 6348a 13585518i bk15: 6500a 13578330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297196
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13539718 n_act=13582 n_pre=13566 n_req=32952 n_rd=96248 n_write=21889 bw_util=0.01727
n_activity=520442 dram_eff=0.454
bk0: 6188a 13588097i bk1: 6172a 13587365i bk2: 5888a 13591013i bk3: 5752a 13587963i bk4: 5700a 13590636i bk5: 5704a 13586349i bk6: 6036a 13586886i bk7: 6052a 13584216i bk8: 5812a 13585502i bk9: 5788a 13581515i bk10: 5804a 13589204i bk11: 5748a 13586583i bk12: 6332a 13584482i bk13: 6464a 13581928i bk14: 6380a 13579679i bk15: 6428a 13578360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13542364 n_act=13285 n_pre=13269 n_req=32325 n_rd=94844 n_write=21241 bw_util=0.01697
n_activity=515076 dram_eff=0.4507
bk0: 5880a 13590294i bk1: 6016a 13591590i bk2: 5660a 13596311i bk3: 5716a 13590336i bk4: 5868a 13588064i bk5: 5876a 13584849i bk6: 5788a 13586858i bk7: 5820a 13588701i bk8: 5696a 13589502i bk9: 5768a 13584059i bk10: 5724a 13588859i bk11: 5724a 13586199i bk12: 6368a 13583860i bk13: 6192a 13586397i bk14: 6412a 13584649i bk15: 6336a 13576382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30218
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13542324 n_act=13387 n_pre=13371 n_req=32542 n_rd=94572 n_write=21349 bw_util=0.01694
n_activity=513160 dram_eff=0.4518
bk0: 5956a 13592892i bk1: 6000a 13593234i bk2: 5652a 13588964i bk3: 5668a 13591315i bk4: 5852a 13588136i bk5: 5616a 13589677i bk6: 5724a 13592084i bk7: 6000a 13583182i bk8: 5760a 13582281i bk9: 5672a 13585743i bk10: 5648a 13586240i bk11: 5596a 13593365i bk12: 6392a 13584043i bk13: 6348a 13582621i bk14: 6380a 13583835i bk15: 6308a 13586021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291609
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13543513 n_act=13190 n_pre=13174 n_req=32065 n_rd=94236 n_write=20890 bw_util=0.01683
n_activity=509032 dram_eff=0.4523
bk0: 5948a 13598782i bk1: 5968a 13594381i bk2: 5500a 13596115i bk3: 5368a 13595995i bk4: 5820a 13585128i bk5: 5760a 13589123i bk6: 6036a 13585761i bk7: 5828a 13588804i bk8: 5648a 13588542i bk9: 5720a 13584744i bk10: 5636a 13589442i bk11: 5564a 13592222i bk12: 6380a 13581785i bk13: 6444a 13581055i bk14: 6324a 13585805i bk15: 6292a 13583329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296145
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13685003 n_nop=13543069 n_act=13313 n_pre=13297 n_req=32134 n_rd=94468 n_write=20856 bw_util=0.01685
n_activity=512149 dram_eff=0.4504
bk0: 5948a 13591784i bk1: 6108a 13591724i bk2: 5676a 13591216i bk3: 5616a 13598936i bk4: 5720a 13592788i bk5: 5664a 13590475i bk6: 5956a 13586719i bk7: 5844a 13588137i bk8: 5740a 13586131i bk9: 5752a 13587172i bk10: 5624a 13591042i bk11: 5488a 13592001i bk12: 6244a 13583313i bk13: 6384a 13580099i bk14: 6364a 13579822i bk15: 6340a 13584236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1748, Reservation_fails = 4
L2_cache_bank[1]: Access = 211439, Miss = 11876, Miss_rate = 0.056, Pending_hits = 1735, Reservation_fails = 9
L2_cache_bank[2]: Access = 210583, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1738, Reservation_fails = 9
L2_cache_bank[3]: Access = 211052, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1676, Reservation_fails = 19
L2_cache_bank[4]: Access = 210660, Miss = 11789, Miss_rate = 0.056, Pending_hits = 1728, Reservation_fails = 10
L2_cache_bank[5]: Access = 211508, Miss = 11941, Miss_rate = 0.056, Pending_hits = 1723, Reservation_fails = 12
L2_cache_bank[6]: Access = 211812, Miss = 11972, Miss_rate = 0.057, Pending_hits = 1737, Reservation_fails = 6
L2_cache_bank[7]: Access = 210419, Miss = 11758, Miss_rate = 0.056, Pending_hits = 1670, Reservation_fails = 9
L2_cache_bank[8]: Access = 211444, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1764, Reservation_fails = 10
L2_cache_bank[9]: Access = 211073, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1711, Reservation_fails = 5
L2_cache_bank[10]: Access = 211384, Miss = 11911, Miss_rate = 0.056, Pending_hits = 1725, Reservation_fails = 6
L2_cache_bank[11]: Access = 211175, Miss = 11868, Miss_rate = 0.056, Pending_hits = 1740, Reservation_fails = 5
L2_cache_bank[12]: Access = 211585, Miss = 12035, Miss_rate = 0.057, Pending_hits = 1837, Reservation_fails = 10
L2_cache_bank[13]: Access = 211988, Miss = 12027, Miss_rate = 0.057, Pending_hits = 1774, Reservation_fails = 10
L2_cache_bank[14]: Access = 211059, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1666, Reservation_fails = 2
L2_cache_bank[15]: Access = 211734, Miss = 11862, Miss_rate = 0.056, Pending_hits = 1680, Reservation_fails = 7
L2_cache_bank[16]: Access = 245750, Miss = 11841, Miss_rate = 0.048, Pending_hits = 2046, Reservation_fails = 1
L2_cache_bank[17]: Access = 210842, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1733, Reservation_fails = 10
L2_cache_bank[18]: Access = 209670, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1749, Reservation_fails = 12
L2_cache_bank[19]: Access = 209380, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1648, Reservation_fails = 2
L2_cache_bank[20]: Access = 209183, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1791, Reservation_fails = 10
L2_cache_bank[21]: Access = 210121, Miss = 11799, Miss_rate = 0.056, Pending_hits = 1689, Reservation_fails = 4
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260677
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 38308
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3253399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.24618
	minimum = 6
	maximum = 52
Network latency average = 8.19318
	minimum = 6
	maximum = 42
Slowest packet = 9338039
Flit latency average = 8.04006
	minimum = 6
	maximum = 41
Slowest flit = 16070932
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0498992
	minimum = 0.0439695 (at node 0)
	maximum = 0.0567939 (at node 28)
Accepted packet rate average = 0.0498992
	minimum = 0.0439695 (at node 0)
	maximum = 0.0567939 (at node 28)
Injected flit rate average = 0.0748489
	minimum = 0.0439695 (at node 0)
	maximum = 0.113588 (at node 28)
Accepted flit rate average= 0.0748489
	minimum = 0.0561832 (at node 45)
	maximum = 0.0928244 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2167 (22 samples)
	minimum = 6 (22 samples)
	maximum = 463.5 (22 samples)
Network latency average = 19.9472 (22 samples)
	minimum = 6 (22 samples)
	maximum = 349.136 (22 samples)
Flit latency average = 20.5548 (22 samples)
	minimum = 6 (22 samples)
	maximum = 348.409 (22 samples)
Fragmentation average = 0.00612342 (22 samples)
	minimum = 0 (22 samples)
	maximum = 95.5 (22 samples)
Injected packet rate average = 0.0308607 (22 samples)
	minimum = 0.0254483 (22 samples)
	maximum = 0.0985138 (22 samples)
Accepted packet rate average = 0.0308607 (22 samples)
	minimum = 0.0254483 (22 samples)
	maximum = 0.0985138 (22 samples)
Injected flit rate average = 0.0473086 (22 samples)
	minimum = 0.0315655 (22 samples)
	maximum = 0.123387 (22 samples)
Accepted flit rate average = 0.0473086 (22 samples)
	minimum = 0.0345427 (22 samples)
	maximum = 0.184178 (22 samples)
Injected packet size average = 1.53297 (22 samples)
Accepted packet size average = 1.53297 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 54 min, 53 sec (10493 sec)
gpgpu_simulation_rate = 12890 (inst/sec)
gpgpu_simulation_rate = 1173 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167006 Tlb_hit: 159653 Tlb_miss: 7353 Tlb_hit_rate: 0.955972
Shader1: Tlb_access: 167620 Tlb_hit: 160430 Tlb_miss: 7190 Tlb_hit_rate: 0.957105
Shader2: Tlb_access: 167831 Tlb_hit: 160396 Tlb_miss: 7435 Tlb_hit_rate: 0.955700
Shader3: Tlb_access: 167808 Tlb_hit: 160503 Tlb_miss: 7305 Tlb_hit_rate: 0.956468
Shader4: Tlb_access: 167980 Tlb_hit: 160949 Tlb_miss: 7031 Tlb_hit_rate: 0.958144
Shader5: Tlb_access: 167914 Tlb_hit: 160779 Tlb_miss: 7135 Tlb_hit_rate: 0.957508
Shader6: Tlb_access: 163852 Tlb_hit: 156830 Tlb_miss: 7022 Tlb_hit_rate: 0.957144
Shader7: Tlb_access: 159922 Tlb_hit: 153114 Tlb_miss: 6808 Tlb_hit_rate: 0.957429
Shader8: Tlb_access: 172020 Tlb_hit: 164506 Tlb_miss: 7514 Tlb_hit_rate: 0.956319
Shader9: Tlb_access: 169187 Tlb_hit: 161916 Tlb_miss: 7271 Tlb_hit_rate: 0.957024
Shader10: Tlb_access: 163537 Tlb_hit: 156452 Tlb_miss: 7085 Tlb_hit_rate: 0.956676
Shader11: Tlb_access: 163020 Tlb_hit: 155876 Tlb_miss: 7144 Tlb_hit_rate: 0.956177
Shader12: Tlb_access: 156967 Tlb_hit: 150119 Tlb_miss: 6848 Tlb_hit_rate: 0.956373
Shader13: Tlb_access: 160682 Tlb_hit: 153598 Tlb_miss: 7084 Tlb_hit_rate: 0.955913
Shader14: Tlb_access: 163166 Tlb_hit: 155982 Tlb_miss: 7184 Tlb_hit_rate: 0.955971
Shader15: Tlb_access: 165538 Tlb_hit: 157990 Tlb_miss: 7548 Tlb_hit_rate: 0.954403
Shader16: Tlb_access: 163659 Tlb_hit: 156454 Tlb_miss: 7205 Tlb_hit_rate: 0.955976
Shader17: Tlb_access: 169853 Tlb_hit: 162475 Tlb_miss: 7378 Tlb_hit_rate: 0.956562
Shader18: Tlb_access: 169472 Tlb_hit: 162136 Tlb_miss: 7336 Tlb_hit_rate: 0.956713
Shader19: Tlb_access: 171093 Tlb_hit: 163358 Tlb_miss: 7735 Tlb_hit_rate: 0.954791
Shader20: Tlb_access: 170052 Tlb_hit: 162708 Tlb_miss: 7344 Tlb_hit_rate: 0.956813
Shader21: Tlb_access: 167624 Tlb_hit: 160409 Tlb_miss: 7215 Tlb_hit_rate: 0.956957
Shader22: Tlb_access: 161010 Tlb_hit: 153747 Tlb_miss: 7263 Tlb_hit_rate: 0.954891
Shader23: Tlb_access: 164279 Tlb_hit: 157039 Tlb_miss: 7240 Tlb_hit_rate: 0.955929
Shader24: Tlb_access: 160893 Tlb_hit: 153726 Tlb_miss: 7167 Tlb_hit_rate: 0.955455
Shader25: Tlb_access: 168539 Tlb_hit: 161252 Tlb_miss: 7287 Tlb_hit_rate: 0.956764
Shader26: Tlb_access: 164023 Tlb_hit: 156850 Tlb_miss: 7173 Tlb_hit_rate: 0.956268
Shader27: Tlb_access: 164624 Tlb_hit: 157394 Tlb_miss: 7230 Tlb_hit_rate: 0.956082
Tlb_tot_access: 4639171 Tlb_tot_hit: 4436641, Tlb_tot_miss: 202530, Tlb_tot_hit_rate: 0.956343
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 960 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader1: Tlb_validate: 955 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader2: Tlb_validate: 956 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader3: Tlb_validate: 966 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader4: Tlb_validate: 948 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader5: Tlb_validate: 951 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader6: Tlb_validate: 940 Tlb_invalidate: 768 Tlb_evict: 0 Tlb_page_evict: 768
Shader7: Tlb_validate: 942 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader8: Tlb_validate: 961 Tlb_invalidate: 788 Tlb_evict: 0 Tlb_page_evict: 788
Shader9: Tlb_validate: 949 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader10: Tlb_validate: 934 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader11: Tlb_validate: 943 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader12: Tlb_validate: 913 Tlb_invalidate: 750 Tlb_evict: 0 Tlb_page_evict: 750
Shader13: Tlb_validate: 937 Tlb_invalidate: 768 Tlb_evict: 0 Tlb_page_evict: 768
Shader14: Tlb_validate: 945 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader15: Tlb_validate: 945 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader16: Tlb_validate: 933 Tlb_invalidate: 765 Tlb_evict: 0 Tlb_page_evict: 765
Shader17: Tlb_validate: 955 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader18: Tlb_validate: 950 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader19: Tlb_validate: 970 Tlb_invalidate: 793 Tlb_evict: 0 Tlb_page_evict: 793
Shader20: Tlb_validate: 945 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader21: Tlb_validate: 945 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader22: Tlb_validate: 933 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader23: Tlb_validate: 940 Tlb_invalidate: 772 Tlb_evict: 0 Tlb_page_evict: 772
Shader24: Tlb_validate: 936 Tlb_invalidate: 762 Tlb_evict: 0 Tlb_page_evict: 762
Shader25: Tlb_validate: 936 Tlb_invalidate: 768 Tlb_evict: 0 Tlb_page_evict: 768
Shader26: Tlb_validate: 938 Tlb_invalidate: 770 Tlb_evict: 0 Tlb_page_evict: 770
Shader27: Tlb_validate: 952 Tlb_invalidate: 772 Tlb_evict: 0 Tlb_page_evict: 772
Tlb_tot_valiate: 26478 Tlb_invalidate: 21666, Tlb_tot_evict: 0, Tlb_tot_evict page: 21666
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787319 Trashed: 2 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788638 Trashed: 1 | Total 73
Shader1: Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787470 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788474 Trashed: 1 | Total 71
Shader2: Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787157 Trashed: 2 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788644 Trashed: 1 | Total 74
Shader3: Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787244 Trashed: 2 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787328 Trashed: 2 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787393 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788647 Trashed: 1 | Total 74
Shader4: Page: 787010 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787247 Trashed: 2 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787331 Trashed: 2 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788562 Trashed: 1 | Total 76
Shader5: Page: 787010 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787313 Trashed: 2 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787481 Trashed: 2 | Page: 787482 Trashed: 1 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787634 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Total 84
Shader6: Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787169 Trashed: 2 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787337 Trashed: 2 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788655 Trashed: 1 | Total 82
Shader7: Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787639 Trashed: 1 | Page: 787640 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788698 Trashed: 1 | Total 75
Shader8: Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788924 Trashed: 1 | Total 79
Shader9: Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788561 Trashed: 1 | Total 76
Shader10: Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788504 Trashed: 1 | Total 72
Shader11: Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788618 Trashed: 1 | Total 72
Shader12: Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787355 Trashed: 2 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788838 Trashed: 1 | Total 69
Shader13: Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787190 Trashed: 2 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788513 Trashed: 1 | Total 78
Shader14: Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787173 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788513 Trashed: 1 | Total 75
Shader15: Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787343 Trashed: 2 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787364 Trashed: 2 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788647 Trashed: 1 | Total 72
Shader16: Page: 787008 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787833 Trashed: 2 | Page: 788001 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 2 | Total 79
Shader17: Page: 787008 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787265 Trashed: 2 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787518 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788525 Trashed: 1 | Total 72
Shader18: Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787289 Trashed: 2 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788611 Trashed: 1 | Total 80
Shader19: Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Total 81
Shader20: Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 74
Shader21: Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787382 Trashed: 2 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 2 | Page: 788282 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Total 83
Shader22: Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787767 Trashed: 2 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788838 Trashed: 1 | Total 79
Shader23: Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787304 Trashed: 2 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787453 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Total 79
Shader24: Page: 787009 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788459 Trashed: 1 | Total 67
Shader25: Page: 787009 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787226 Trashed: 2 | Page: 787227 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788612 Trashed: 1 | Total 71
Shader26: Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788921 Trashed: 1 | Total 72
Shader27: Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788635 Trashed: 1 | Total 71
Tlb_tot_thrash: 2110
========================================Page fault statistics==============================
Shader0: Page_table_access:7353 Page_hit: 4382 Page_miss: 2971 Page_hit_rate: 0.595947
Shader1: Page_table_access:7190 Page_hit: 4572 Page_miss: 2618 Page_hit_rate: 0.635883
Shader2: Page_table_access:7435 Page_hit: 4640 Page_miss: 2795 Page_hit_rate: 0.624075
Shader3: Page_table_access:7305 Page_hit: 4693 Page_miss: 2612 Page_hit_rate: 0.642437
Shader4: Page_table_access:7031 Page_hit: 4582 Page_miss: 2449 Page_hit_rate: 0.651685
Shader5: Page_table_access:7135 Page_hit: 4341 Page_miss: 2794 Page_hit_rate: 0.608409
Shader6: Page_table_access:7022 Page_hit: 4502 Page_miss: 2520 Page_hit_rate: 0.641128
Shader7: Page_table_access:6808 Page_hit: 4139 Page_miss: 2669 Page_hit_rate: 0.607961
Shader8: Page_table_access:7514 Page_hit: 4690 Page_miss: 2824 Page_hit_rate: 0.624168
Shader9: Page_table_access:7271 Page_hit: 4690 Page_miss: 2581 Page_hit_rate: 0.645028
Shader10: Page_table_access:7085 Page_hit: 4184 Page_miss: 2901 Page_hit_rate: 0.590543
Shader11: Page_table_access:7144 Page_hit: 3932 Page_miss: 3212 Page_hit_rate: 0.550392
Shader12: Page_table_access:6848 Page_hit: 3900 Page_miss: 2948 Page_hit_rate: 0.569509
Shader13: Page_table_access:7084 Page_hit: 4207 Page_miss: 2877 Page_hit_rate: 0.593874
Shader14: Page_table_access:7184 Page_hit: 4095 Page_miss: 3089 Page_hit_rate: 0.570017
Shader15: Page_table_access:7548 Page_hit: 4264 Page_miss: 3284 Page_hit_rate: 0.564918
Shader16: Page_table_access:7205 Page_hit: 4001 Page_miss: 3204 Page_hit_rate: 0.555309
Shader17: Page_table_access:7378 Page_hit: 4541 Page_miss: 2837 Page_hit_rate: 0.615478
Shader18: Page_table_access:7336 Page_hit: 4452 Page_miss: 2884 Page_hit_rate: 0.606870
Shader19: Page_table_access:7735 Page_hit: 4634 Page_miss: 3101 Page_hit_rate: 0.599095
Shader20: Page_table_access:7344 Page_hit: 4519 Page_miss: 2825 Page_hit_rate: 0.615332
Shader21: Page_table_access:7215 Page_hit: 4286 Page_miss: 2929 Page_hit_rate: 0.594040
Shader22: Page_table_access:7263 Page_hit: 4397 Page_miss: 2866 Page_hit_rate: 0.605397
Shader23: Page_table_access:7240 Page_hit: 4257 Page_miss: 2983 Page_hit_rate: 0.587983
Shader24: Page_table_access:7167 Page_hit: 4346 Page_miss: 2821 Page_hit_rate: 0.606390
Shader25: Page_table_access:7287 Page_hit: 4724 Page_miss: 2563 Page_hit_rate: 0.648278
Shader26: Page_table_access:7173 Page_hit: 4431 Page_miss: 2742 Page_hit_rate: 0.617733
Shader27: Page_table_access:7230 Page_hit: 4484 Page_miss: 2746 Page_hit_rate: 0.620194
Page_table_tot_access: 202530 Page_tot_hit: 122885, Page_tot_miss 79645, Page_tot_hit_rate: 0.606750 Page_tot_fault: 130 Page_tot_pending: 79515
Total_memory_access_page_fault: 130, Average_latency: 9369412.000000
========================================Page thrashing statistics==============================
Page_validate: 10000 Page_evict_dirty: 160 Page_evict_not_dirty: 7824
Page: 787008 Thrashed: 1
Page: 787009 Thrashed: 1
Page: 787010 Thrashed: 1
Page: 787011 Thrashed: 1
Page: 787012 Thrashed: 1
Page: 787013 Thrashed: 1
Page: 787014 Thrashed: 1
Page: 787015 Thrashed: 1
Page: 787016 Thrashed: 1
Page: 787017 Thrashed: 1
Page: 787018 Thrashed: 1
Page: 787019 Thrashed: 1
Page: 787020 Thrashed: 1
Page: 787021 Thrashed: 1
Page: 787022 Thrashed: 1
Page: 787023 Thrashed: 1
Page: 787024 Thrashed: 1
Page: 787025 Thrashed: 1
Page: 787026 Thrashed: 1
Page: 787027 Thrashed: 1
Page: 787028 Thrashed: 1
Page: 787029 Thrashed: 1
Page: 787030 Thrashed: 1
Page: 787031 Thrashed: 1
Page: 787032 Thrashed: 1
Page: 787033 Thrashed: 1
Page: 787034 Thrashed: 1
Page: 787035 Thrashed: 1
Page: 787036 Thrashed: 1
Page: 787037 Thrashed: 1
Page: 787038 Thrashed: 1
Page: 787039 Thrashed: 1
Page: 787040 Thrashed: 1
Page: 787041 Thrashed: 1
Page: 787042 Thrashed: 1
Page: 787043 Thrashed: 1
Page: 787044 Thrashed: 1
Page: 787045 Thrashed: 1
Page: 787046 Thrashed: 1
Page: 787047 Thrashed: 1
Page: 787048 Thrashed: 1
Page: 787049 Thrashed: 1
Page: 787050 Thrashed: 1
Page: 787051 Thrashed: 1
Page: 787052 Thrashed: 1
Page: 787053 Thrashed: 1
Page: 787054 Thrashed: 1
Page: 787055 Thrashed: 1
Page: 787056 Thrashed: 1
Page: 787057 Thrashed: 1
Page: 787058 Thrashed: 1
Page: 787059 Thrashed: 1
Page: 787060 Thrashed: 1
Page: 787061 Thrashed: 1
Page: 787062 Thrashed: 1
Page: 787063 Thrashed: 1
Page: 787064 Thrashed: 1
Page: 787065 Thrashed: 1
Page: 787066 Thrashed: 1
Page: 787067 Thrashed: 1
Page: 787068 Thrashed: 1
Page: 787069 Thrashed: 1
Page: 787070 Thrashed: 1
Page: 787071 Thrashed: 1
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 6
Page: 787153 Thrashed: 6
Page: 787154 Thrashed: 6
Page: 787155 Thrashed: 6
Page: 787156 Thrashed: 6
Page: 787157 Thrashed: 6
Page: 787158 Thrashed: 6
Page: 787159 Thrashed: 6
Page: 787160 Thrashed: 6
Page: 787161 Thrashed: 6
Page: 787162 Thrashed: 6
Page: 787163 Thrashed: 6
Page: 787164 Thrashed: 6
Page: 787165 Thrashed: 6
Page: 787166 Thrashed: 6
Page: 787167 Thrashed: 6
Page: 787168 Thrashed: 6
Page: 787169 Thrashed: 6
Page: 787170 Thrashed: 6
Page: 787171 Thrashed: 6
Page: 787172 Thrashed: 6
Page: 787173 Thrashed: 6
Page: 787174 Thrashed: 6
Page: 787175 Thrashed: 6
Page: 787176 Thrashed: 6
Page: 787177 Thrashed: 6
Page: 787178 Thrashed: 6
Page: 787179 Thrashed: 6
Page: 787180 Thrashed: 6
Page: 787181 Thrashed: 6
Page: 787182 Thrashed: 6
Page: 787183 Thrashed: 6
Page: 787184 Thrashed: 6
Page: 787185 Thrashed: 6
Page: 787186 Thrashed: 6
Page: 787187 Thrashed: 6
Page: 787188 Thrashed: 6
Page: 787189 Thrashed: 6
Page: 787190 Thrashed: 6
Page: 787191 Thrashed: 6
Page: 787192 Thrashed: 6
Page: 787193 Thrashed: 6
Page: 787194 Thrashed: 6
Page: 787195 Thrashed: 6
Page: 787196 Thrashed: 6
Page: 787197 Thrashed: 6
Page: 787198 Thrashed: 6
Page: 787199 Thrashed: 6
Page: 787200 Thrashed: 6
Page: 787201 Thrashed: 6
Page: 787202 Thrashed: 6
Page: 787203 Thrashed: 6
Page: 787204 Thrashed: 6
Page: 787205 Thrashed: 6
Page: 787206 Thrashed: 6
Page: 787207 Thrashed: 6
Page: 787208 Thrashed: 6
Page: 787209 Thrashed: 6
Page: 787210 Thrashed: 6
Page: 787211 Thrashed: 6
Page: 787212 Thrashed: 6
Page: 787213 Thrashed: 6
Page: 787214 Thrashed: 6
Page: 787215 Thrashed: 6
Page: 787216 Thrashed: 6
Page: 787217 Thrashed: 6
Page: 787218 Thrashed: 6
Page: 787219 Thrashed: 6
Page: 787220 Thrashed: 6
Page: 787221 Thrashed: 6
Page: 787222 Thrashed: 6
Page: 787223 Thrashed: 6
Page: 787224 Thrashed: 6
Page: 787225 Thrashed: 6
Page: 787226 Thrashed: 6
Page: 787227 Thrashed: 6
Page: 787228 Thrashed: 6
Page: 787229 Thrashed: 6
Page: 787230 Thrashed: 6
Page: 787231 Thrashed: 6
Page: 787232 Thrashed: 6
Page: 787233 Thrashed: 6
Page: 787234 Thrashed: 6
Page: 787235 Thrashed: 6
Page: 787236 Thrashed: 6
Page: 787237 Thrashed: 6
Page: 787238 Thrashed: 6
Page: 787239 Thrashed: 6
Page: 787240 Thrashed: 6
Page: 787241 Thrashed: 6
Page: 787242 Thrashed: 6
Page: 787243 Thrashed: 6
Page: 787244 Thrashed: 6
Page: 787245 Thrashed: 6
Page: 787246 Thrashed: 6
Page: 787247 Thrashed: 6
Page: 787248 Thrashed: 6
Page: 787249 Thrashed: 6
Page: 787250 Thrashed: 6
Page: 787251 Thrashed: 6
Page: 787252 Thrashed: 6
Page: 787253 Thrashed: 6
Page: 787254 Thrashed: 6
Page: 787255 Thrashed: 6
Page: 787256 Thrashed: 6
Page: 787257 Thrashed: 6
Page: 787258 Thrashed: 6
Page: 787259 Thrashed: 6
Page: 787260 Thrashed: 6
Page: 787261 Thrashed: 6
Page: 787262 Thrashed: 6
Page: 787263 Thrashed: 6
Page: 787264 Thrashed: 6
Page: 787265 Thrashed: 6
Page: 787266 Thrashed: 6
Page: 787267 Thrashed: 6
Page: 787268 Thrashed: 6
Page: 787269 Thrashed: 6
Page: 787270 Thrashed: 6
Page: 787271 Thrashed: 6
Page: 787272 Thrashed: 6
Page: 787273 Thrashed: 6
Page: 787274 Thrashed: 6
Page: 787275 Thrashed: 6
Page: 787276 Thrashed: 6
Page: 787277 Thrashed: 6
Page: 787278 Thrashed: 6
Page: 787279 Thrashed: 6
Page: 787280 Thrashed: 6
Page: 787281 Thrashed: 6
Page: 787282 Thrashed: 6
Page: 787283 Thrashed: 6
Page: 787284 Thrashed: 6
Page: 787285 Thrashed: 6
Page: 787286 Thrashed: 6
Page: 787287 Thrashed: 6
Page: 787288 Thrashed: 6
Page: 787289 Thrashed: 6
Page: 787290 Thrashed: 6
Page: 787291 Thrashed: 6
Page: 787292 Thrashed: 6
Page: 787293 Thrashed: 6
Page: 787294 Thrashed: 6
Page: 787295 Thrashed: 6
Page: 787296 Thrashed: 7
Page: 787297 Thrashed: 7
Page: 787298 Thrashed: 7
Page: 787299 Thrashed: 7
Page: 787300 Thrashed: 7
Page: 787301 Thrashed: 7
Page: 787302 Thrashed: 7
Page: 787303 Thrashed: 7
Page: 787304 Thrashed: 7
Page: 787305 Thrashed: 7
Page: 787306 Thrashed: 7
Page: 787307 Thrashed: 7
Page: 787308 Thrashed: 7
Page: 787309 Thrashed: 7
Page: 787310 Thrashed: 7
Page: 787311 Thrashed: 7
Page: 787312 Thrashed: 6
Page: 787313 Thrashed: 6
Page: 787314 Thrashed: 6
Page: 787315 Thrashed: 6
Page: 787316 Thrashed: 6
Page: 787317 Thrashed: 6
Page: 787318 Thrashed: 6
Page: 787319 Thrashed: 6
Page: 787320 Thrashed: 6
Page: 787321 Thrashed: 6
Page: 787322 Thrashed: 6
Page: 787323 Thrashed: 6
Page: 787324 Thrashed: 6
Page: 787325 Thrashed: 6
Page: 787326 Thrashed: 6
Page: 787327 Thrashed: 6
Page: 787328 Thrashed: 7
Page: 787329 Thrashed: 7
Page: 787330 Thrashed: 7
Page: 787331 Thrashed: 7
Page: 787332 Thrashed: 7
Page: 787333 Thrashed: 7
Page: 787334 Thrashed: 7
Page: 787335 Thrashed: 7
Page: 787336 Thrashed: 7
Page: 787337 Thrashed: 7
Page: 787338 Thrashed: 7
Page: 787339 Thrashed: 7
Page: 787340 Thrashed: 7
Page: 787341 Thrashed: 7
Page: 787342 Thrashed: 7
Page: 787343 Thrashed: 7
Page: 787344 Thrashed: 6
Page: 787345 Thrashed: 6
Page: 787346 Thrashed: 6
Page: 787347 Thrashed: 6
Page: 787348 Thrashed: 6
Page: 787349 Thrashed: 6
Page: 787350 Thrashed: 6
Page: 787351 Thrashed: 6
Page: 787352 Thrashed: 6
Page: 787353 Thrashed: 6
Page: 787354 Thrashed: 6
Page: 787355 Thrashed: 6
Page: 787356 Thrashed: 6
Page: 787357 Thrashed: 6
Page: 787358 Thrashed: 6
Page: 787359 Thrashed: 6
Page: 787360 Thrashed: 6
Page: 787361 Thrashed: 6
Page: 787362 Thrashed: 6
Page: 787363 Thrashed: 6
Page: 787364 Thrashed: 6
Page: 787365 Thrashed: 6
Page: 787366 Thrashed: 6
Page: 787367 Thrashed: 6
Page: 787368 Thrashed: 6
Page: 787369 Thrashed: 6
Page: 787370 Thrashed: 6
Page: 787371 Thrashed: 6
Page: 787372 Thrashed: 6
Page: 787373 Thrashed: 6
Page: 787374 Thrashed: 6
Page: 787375 Thrashed: 6
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 3
Page: 787393 Thrashed: 3
Page: 787394 Thrashed: 3
Page: 787395 Thrashed: 3
Page: 787396 Thrashed: 3
Page: 787397 Thrashed: 3
Page: 787398 Thrashed: 3
Page: 787399 Thrashed: 3
Page: 787400 Thrashed: 3
Page: 787401 Thrashed: 3
Page: 787402 Thrashed: 3
Page: 787403 Thrashed: 3
Page: 787404 Thrashed: 3
Page: 787405 Thrashed: 3
Page: 787406 Thrashed: 3
Page: 787407 Thrashed: 3
Page: 787408 Thrashed: 4
Page: 787409 Thrashed: 4
Page: 787410 Thrashed: 4
Page: 787411 Thrashed: 4
Page: 787412 Thrashed: 4
Page: 787413 Thrashed: 4
Page: 787414 Thrashed: 4
Page: 787415 Thrashed: 4
Page: 787416 Thrashed: 4
Page: 787417 Thrashed: 4
Page: 787418 Thrashed: 4
Page: 787419 Thrashed: 4
Page: 787420 Thrashed: 4
Page: 787421 Thrashed: 4
Page: 787422 Thrashed: 4
Page: 787423 Thrashed: 4
Page: 787424 Thrashed: 3
Page: 787425 Thrashed: 3
Page: 787426 Thrashed: 3
Page: 787427 Thrashed: 3
Page: 787428 Thrashed: 3
Page: 787429 Thrashed: 3
Page: 787430 Thrashed: 3
Page: 787431 Thrashed: 3
Page: 787432 Thrashed: 3
Page: 787433 Thrashed: 3
Page: 787434 Thrashed: 3
Page: 787435 Thrashed: 3
Page: 787436 Thrashed: 3
Page: 787437 Thrashed: 3
Page: 787438 Thrashed: 3
Page: 787439 Thrashed: 3
Page: 787440 Thrashed: 3
Page: 787441 Thrashed: 3
Page: 787442 Thrashed: 3
Page: 787443 Thrashed: 3
Page: 787444 Thrashed: 3
Page: 787445 Thrashed: 3
Page: 787446 Thrashed: 3
Page: 787447 Thrashed: 3
Page: 787448 Thrashed: 3
Page: 787449 Thrashed: 3
Page: 787450 Thrashed: 3
Page: 787451 Thrashed: 3
Page: 787452 Thrashed: 3
Page: 787453 Thrashed: 3
Page: 787454 Thrashed: 3
Page: 787455 Thrashed: 3
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 3
Page: 787473 Thrashed: 3
Page: 787474 Thrashed: 3
Page: 787475 Thrashed: 3
Page: 787476 Thrashed: 3
Page: 787477 Thrashed: 3
Page: 787478 Thrashed: 3
Page: 787479 Thrashed: 3
Page: 787480 Thrashed: 3
Page: 787481 Thrashed: 3
Page: 787482 Thrashed: 3
Page: 787483 Thrashed: 3
Page: 787484 Thrashed: 3
Page: 787485 Thrashed: 3
Page: 787486 Thrashed: 3
Page: 787487 Thrashed: 3
Page: 787488 Thrashed: 3
Page: 787489 Thrashed: 3
Page: 787490 Thrashed: 3
Page: 787491 Thrashed: 3
Page: 787492 Thrashed: 3
Page: 787493 Thrashed: 3
Page: 787494 Thrashed: 3
Page: 787495 Thrashed: 3
Page: 787496 Thrashed: 3
Page: 787497 Thrashed: 3
Page: 787498 Thrashed: 3
Page: 787499 Thrashed: 3
Page: 787500 Thrashed: 3
Page: 787501 Thrashed: 3
Page: 787502 Thrashed: 3
Page: 787503 Thrashed: 3
Page: 787504 Thrashed: 3
Page: 787505 Thrashed: 3
Page: 787506 Thrashed: 3
Page: 787507 Thrashed: 3
Page: 787508 Thrashed: 3
Page: 787509 Thrashed: 3
Page: 787510 Thrashed: 3
Page: 787511 Thrashed: 3
Page: 787512 Thrashed: 3
Page: 787513 Thrashed: 3
Page: 787514 Thrashed: 3
Page: 787515 Thrashed: 3
Page: 787516 Thrashed: 3
Page: 787517 Thrashed: 3
Page: 787518 Thrashed: 3
Page: 787519 Thrashed: 3
Page: 787520 Thrashed: 3
Page: 787521 Thrashed: 3
Page: 787522 Thrashed: 3
Page: 787523 Thrashed: 3
Page: 787524 Thrashed: 3
Page: 787525 Thrashed: 3
Page: 787526 Thrashed: 3
Page: 787527 Thrashed: 3
Page: 787528 Thrashed: 3
Page: 787529 Thrashed: 3
Page: 787530 Thrashed: 3
Page: 787531 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 3
Page: 787534 Thrashed: 3
Page: 787535 Thrashed: 3
Page: 787536 Thrashed: 3
Page: 787537 Thrashed: 3
Page: 787538 Thrashed: 3
Page: 787539 Thrashed: 3
Page: 787540 Thrashed: 3
Page: 787541 Thrashed: 3
Page: 787542 Thrashed: 3
Page: 787543 Thrashed: 3
Page: 787544 Thrashed: 3
Page: 787545 Thrashed: 3
Page: 787546 Thrashed: 3
Page: 787547 Thrashed: 3
Page: 787548 Thrashed: 3
Page: 787549 Thrashed: 3
Page: 787550 Thrashed: 3
Page: 787551 Thrashed: 3
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 4
Page: 787569 Thrashed: 4
Page: 787570 Thrashed: 4
Page: 787571 Thrashed: 4
Page: 787572 Thrashed: 4
Page: 787573 Thrashed: 4
Page: 787574 Thrashed: 4
Page: 787575 Thrashed: 4
Page: 787576 Thrashed: 4
Page: 787577 Thrashed: 4
Page: 787578 Thrashed: 4
Page: 787579 Thrashed: 4
Page: 787580 Thrashed: 4
Page: 787581 Thrashed: 4
Page: 787582 Thrashed: 4
Page: 787583 Thrashed: 4
Page: 787584 Thrashed: 6
Page: 787585 Thrashed: 6
Page: 787586 Thrashed: 6
Page: 787587 Thrashed: 6
Page: 787588 Thrashed: 6
Page: 787589 Thrashed: 6
Page: 787590 Thrashed: 6
Page: 787591 Thrashed: 6
Page: 787592 Thrashed: 6
Page: 787593 Thrashed: 6
Page: 787594 Thrashed: 6
Page: 787595 Thrashed: 6
Page: 787596 Thrashed: 6
Page: 787597 Thrashed: 6
Page: 787598 Thrashed: 6
Page: 787599 Thrashed: 6
Page: 787600 Thrashed: 5
Page: 787601 Thrashed: 5
Page: 787602 Thrashed: 5
Page: 787603 Thrashed: 5
Page: 787604 Thrashed: 5
Page: 787605 Thrashed: 5
Page: 787606 Thrashed: 5
Page: 787607 Thrashed: 5
Page: 787608 Thrashed: 5
Page: 787609 Thrashed: 5
Page: 787610 Thrashed: 5
Page: 787611 Thrashed: 5
Page: 787612 Thrashed: 5
Page: 787613 Thrashed: 5
Page: 787614 Thrashed: 5
Page: 787615 Thrashed: 5
Page: 787616 Thrashed: 3
Page: 787617 Thrashed: 3
Page: 787618 Thrashed: 3
Page: 787619 Thrashed: 3
Page: 787620 Thrashed: 3
Page: 787621 Thrashed: 3
Page: 787622 Thrashed: 3
Page: 787623 Thrashed: 3
Page: 787624 Thrashed: 3
Page: 787625 Thrashed: 3
Page: 787626 Thrashed: 3
Page: 787627 Thrashed: 3
Page: 787628 Thrashed: 3
Page: 787629 Thrashed: 3
Page: 787630 Thrashed: 3
Page: 787631 Thrashed: 3
Page: 787632 Thrashed: 4
Page: 787633 Thrashed: 4
Page: 787634 Thrashed: 4
Page: 787635 Thrashed: 4
Page: 787636 Thrashed: 4
Page: 787637 Thrashed: 4
Page: 787638 Thrashed: 4
Page: 787639 Thrashed: 4
Page: 787640 Thrashed: 4
Page: 787641 Thrashed: 4
Page: 787642 Thrashed: 4
Page: 787643 Thrashed: 4
Page: 787644 Thrashed: 4
Page: 787645 Thrashed: 4
Page: 787646 Thrashed: 4
Page: 787647 Thrashed: 4
Page: 787648 Thrashed: 5
Page: 787649 Thrashed: 5
Page: 787650 Thrashed: 5
Page: 787651 Thrashed: 5
Page: 787652 Thrashed: 5
Page: 787653 Thrashed: 5
Page: 787654 Thrashed: 5
Page: 787655 Thrashed: 5
Page: 787656 Thrashed: 5
Page: 787657 Thrashed: 5
Page: 787658 Thrashed: 5
Page: 787659 Thrashed: 5
Page: 787660 Thrashed: 5
Page: 787661 Thrashed: 5
Page: 787662 Thrashed: 5
Page: 787663 Thrashed: 5
Page: 787664 Thrashed: 5
Page: 787665 Thrashed: 5
Page: 787666 Thrashed: 5
Page: 787667 Thrashed: 5
Page: 787668 Thrashed: 5
Page: 787669 Thrashed: 5
Page: 787670 Thrashed: 5
Page: 787671 Thrashed: 5
Page: 787672 Thrashed: 5
Page: 787673 Thrashed: 5
Page: 787674 Thrashed: 5
Page: 787675 Thrashed: 5
Page: 787676 Thrashed: 5
Page: 787677 Thrashed: 5
Page: 787678 Thrashed: 5
Page: 787679 Thrashed: 5
Page: 787680 Thrashed: 5
Page: 787681 Thrashed: 5
Page: 787682 Thrashed: 5
Page: 787683 Thrashed: 5
Page: 787684 Thrashed: 5
Page: 787685 Thrashed: 5
Page: 787686 Thrashed: 5
Page: 787687 Thrashed: 5
Page: 787688 Thrashed: 5
Page: 787689 Thrashed: 5
Page: 787690 Thrashed: 5
Page: 787691 Thrashed: 5
Page: 787692 Thrashed: 5
Page: 787693 Thrashed: 5
Page: 787694 Thrashed: 5
Page: 787695 Thrashed: 5
Page: 787696 Thrashed: 5
Page: 787697 Thrashed: 5
Page: 787698 Thrashed: 5
Page: 787699 Thrashed: 5
Page: 787700 Thrashed: 5
Page: 787701 Thrashed: 5
Page: 787702 Thrashed: 5
Page: 787703 Thrashed: 5
Page: 787704 Thrashed: 5
Page: 787705 Thrashed: 5
Page: 787706 Thrashed: 5
Page: 787707 Thrashed: 5
Page: 787708 Thrashed: 5
Page: 787709 Thrashed: 5
Page: 787710 Thrashed: 5
Page: 787711 Thrashed: 5
Page: 787712 Thrashed: 5
Page: 787713 Thrashed: 5
Page: 787714 Thrashed: 5
Page: 787715 Thrashed: 5
Page: 787716 Thrashed: 5
Page: 787717 Thrashed: 5
Page: 787718 Thrashed: 5
Page: 787719 Thrashed: 5
Page: 787720 Thrashed: 5
Page: 787721 Thrashed: 5
Page: 787722 Thrashed: 5
Page: 787723 Thrashed: 5
Page: 787724 Thrashed: 5
Page: 787725 Thrashed: 5
Page: 787726 Thrashed: 5
Page: 787727 Thrashed: 5
Page: 787728 Thrashed: 5
Page: 787729 Thrashed: 5
Page: 787730 Thrashed: 5
Page: 787731 Thrashed: 5
Page: 787732 Thrashed: 5
Page: 787733 Thrashed: 5
Page: 787734 Thrashed: 5
Page: 787735 Thrashed: 5
Page: 787736 Thrashed: 5
Page: 787737 Thrashed: 5
Page: 787738 Thrashed: 5
Page: 787739 Thrashed: 5
Page: 787740 Thrashed: 5
Page: 787741 Thrashed: 5
Page: 787742 Thrashed: 5
Page: 787743 Thrashed: 5
Page: 787744 Thrashed: 5
Page: 787745 Thrashed: 5
Page: 787746 Thrashed: 5
Page: 787747 Thrashed: 5
Page: 787748 Thrashed: 5
Page: 787749 Thrashed: 5
Page: 787750 Thrashed: 5
Page: 787751 Thrashed: 5
Page: 787752 Thrashed: 5
Page: 787753 Thrashed: 5
Page: 787754 Thrashed: 5
Page: 787755 Thrashed: 5
Page: 787756 Thrashed: 5
Page: 787757 Thrashed: 5
Page: 787758 Thrashed: 5
Page: 787759 Thrashed: 5
Page: 787760 Thrashed: 5
Page: 787761 Thrashed: 5
Page: 787762 Thrashed: 5
Page: 787763 Thrashed: 5
Page: 787764 Thrashed: 5
Page: 787765 Thrashed: 5
Page: 787766 Thrashed: 5
Page: 787767 Thrashed: 5
Page: 787768 Thrashed: 5
Page: 787769 Thrashed: 5
Page: 787770 Thrashed: 5
Page: 787771 Thrashed: 5
Page: 787772 Thrashed: 5
Page: 787773 Thrashed: 5
Page: 787774 Thrashed: 5
Page: 787775 Thrashed: 5
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 6
Page: 787857 Thrashed: 6
Page: 787858 Thrashed: 6
Page: 787859 Thrashed: 6
Page: 787860 Thrashed: 6
Page: 787861 Thrashed: 6
Page: 787862 Thrashed: 6
Page: 787863 Thrashed: 6
Page: 787864 Thrashed: 6
Page: 787865 Thrashed: 6
Page: 787866 Thrashed: 6
Page: 787867 Thrashed: 6
Page: 787868 Thrashed: 6
Page: 787869 Thrashed: 6
Page: 787870 Thrashed: 6
Page: 787871 Thrashed: 6
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 2
Page: 787905 Thrashed: 2
Page: 787906 Thrashed: 2
Page: 787907 Thrashed: 2
Page: 787908 Thrashed: 2
Page: 787909 Thrashed: 2
Page: 787910 Thrashed: 2
Page: 787911 Thrashed: 2
Page: 787912 Thrashed: 2
Page: 787913 Thrashed: 2
Page: 787914 Thrashed: 2
Page: 787915 Thrashed: 2
Page: 787916 Thrashed: 2
Page: 787917 Thrashed: 2
Page: 787918 Thrashed: 2
Page: 787919 Thrashed: 2
Page: 787920 Thrashed: 3
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 3
Page: 787924 Thrashed: 3
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 3
Page: 787929 Thrashed: 3
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 3
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 3
Page: 787934 Thrashed: 3
Page: 787935 Thrashed: 3
Page: 787936 Thrashed: 2
Page: 787937 Thrashed: 2
Page: 787938 Thrashed: 2
Page: 787939 Thrashed: 2
Page: 787940 Thrashed: 2
Page: 787941 Thrashed: 2
Page: 787942 Thrashed: 2
Page: 787943 Thrashed: 2
Page: 787944 Thrashed: 2
Page: 787945 Thrashed: 2
Page: 787946 Thrashed: 2
Page: 787947 Thrashed: 2
Page: 787948 Thrashed: 2
Page: 787949 Thrashed: 2
Page: 787950 Thrashed: 2
Page: 787951 Thrashed: 2
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 2
Page: 787969 Thrashed: 2
Page: 787970 Thrashed: 2
Page: 787971 Thrashed: 2
Page: 787972 Thrashed: 2
Page: 787973 Thrashed: 2
Page: 787974 Thrashed: 2
Page: 787975 Thrashed: 2
Page: 787976 Thrashed: 2
Page: 787977 Thrashed: 2
Page: 787978 Thrashed: 2
Page: 787979 Thrashed: 2
Page: 787980 Thrashed: 2
Page: 787981 Thrashed: 2
Page: 787982 Thrashed: 2
Page: 787983 Thrashed: 2
Page: 787984 Thrashed: 3
Page: 787985 Thrashed: 3
Page: 787986 Thrashed: 3
Page: 787987 Thrashed: 3
Page: 787988 Thrashed: 3
Page: 787989 Thrashed: 3
Page: 787990 Thrashed: 3
Page: 787991 Thrashed: 3
Page: 787992 Thrashed: 3
Page: 787993 Thrashed: 3
Page: 787994 Thrashed: 3
Page: 787995 Thrashed: 3
Page: 787996 Thrashed: 3
Page: 787997 Thrashed: 3
Page: 787998 Thrashed: 3
Page: 787999 Thrashed: 3
Page: 788000 Thrashed: 2
Page: 788001 Thrashed: 2
Page: 788002 Thrashed: 2
Page: 788003 Thrashed: 2
Page: 788004 Thrashed: 2
Page: 788005 Thrashed: 2
Page: 788006 Thrashed: 2
Page: 788007 Thrashed: 2
Page: 788008 Thrashed: 2
Page: 788009 Thrashed: 2
Page: 788010 Thrashed: 2
Page: 788011 Thrashed: 2
Page: 788012 Thrashed: 2
Page: 788013 Thrashed: 2
Page: 788014 Thrashed: 2
Page: 788015 Thrashed: 2
Page: 788016 Thrashed: 3
Page: 788017 Thrashed: 3
Page: 788018 Thrashed: 3
Page: 788019 Thrashed: 3
Page: 788020 Thrashed: 3
Page: 788021 Thrashed: 3
Page: 788022 Thrashed: 3
Page: 788023 Thrashed: 3
Page: 788024 Thrashed: 3
Page: 788025 Thrashed: 3
Page: 788026 Thrashed: 3
Page: 788027 Thrashed: 3
Page: 788028 Thrashed: 3
Page: 788029 Thrashed: 3
Page: 788030 Thrashed: 3
Page: 788031 Thrashed: 3
Page: 788032 Thrashed: 3
Page: 788033 Thrashed: 3
Page: 788034 Thrashed: 3
Page: 788035 Thrashed: 3
Page: 788036 Thrashed: 3
Page: 788037 Thrashed: 3
Page: 788038 Thrashed: 3
Page: 788039 Thrashed: 3
Page: 788040 Thrashed: 3
Page: 788041 Thrashed: 3
Page: 788042 Thrashed: 3
Page: 788043 Thrashed: 3
Page: 788044 Thrashed: 3
Page: 788045 Thrashed: 3
Page: 788046 Thrashed: 3
Page: 788047 Thrashed: 3
Page: 788048 Thrashed: 4
Page: 788049 Thrashed: 4
Page: 788050 Thrashed: 4
Page: 788051 Thrashed: 4
Page: 788052 Thrashed: 4
Page: 788053 Thrashed: 4
Page: 788054 Thrashed: 4
Page: 788055 Thrashed: 4
Page: 788056 Thrashed: 4
Page: 788057 Thrashed: 4
Page: 788058 Thrashed: 4
Page: 788059 Thrashed: 4
Page: 788060 Thrashed: 4
Page: 788061 Thrashed: 4
Page: 788062 Thrashed: 4
Page: 788063 Thrashed: 4
Page: 788064 Thrashed: 4
Page: 788065 Thrashed: 4
Page: 788066 Thrashed: 4
Page: 788067 Thrashed: 4
Page: 788068 Thrashed: 4
Page: 788069 Thrashed: 4
Page: 788070 Thrashed: 4
Page: 788071 Thrashed: 4
Page: 788072 Thrashed: 4
Page: 788073 Thrashed: 4
Page: 788074 Thrashed: 4
Page: 788075 Thrashed: 4
Page: 788076 Thrashed: 4
Page: 788077 Thrashed: 4
Page: 788078 Thrashed: 4
Page: 788079 Thrashed: 4
Page: 788080 Thrashed: 3
Page: 788081 Thrashed: 3
Page: 788082 Thrashed: 3
Page: 788083 Thrashed: 3
Page: 788084 Thrashed: 3
Page: 788085 Thrashed: 3
Page: 788086 Thrashed: 3
Page: 788087 Thrashed: 3
Page: 788088 Thrashed: 3
Page: 788089 Thrashed: 3
Page: 788090 Thrashed: 3
Page: 788091 Thrashed: 3
Page: 788092 Thrashed: 3
Page: 788093 Thrashed: 3
Page: 788094 Thrashed: 3
Page: 788095 Thrashed: 3
Page: 788096 Thrashed: 3
Page: 788097 Thrashed: 3
Page: 788098 Thrashed: 3
Page: 788099 Thrashed: 3
Page: 788100 Thrashed: 3
Page: 788101 Thrashed: 3
Page: 788102 Thrashed: 3
Page: 788103 Thrashed: 3
Page: 788104 Thrashed: 3
Page: 788105 Thrashed: 3
Page: 788106 Thrashed: 3
Page: 788107 Thrashed: 3
Page: 788108 Thrashed: 3
Page: 788109 Thrashed: 3
Page: 788110 Thrashed: 3
Page: 788111 Thrashed: 3
Page: 788112 Thrashed: 4
Page: 788113 Thrashed: 4
Page: 788114 Thrashed: 4
Page: 788115 Thrashed: 4
Page: 788116 Thrashed: 4
Page: 788117 Thrashed: 4
Page: 788118 Thrashed: 4
Page: 788119 Thrashed: 4
Page: 788120 Thrashed: 4
Page: 788121 Thrashed: 4
Page: 788122 Thrashed: 4
Page: 788123 Thrashed: 4
Page: 788124 Thrashed: 4
Page: 788125 Thrashed: 4
Page: 788126 Thrashed: 4
Page: 788127 Thrashed: 4
Page: 788128 Thrashed: 4
Page: 788129 Thrashed: 4
Page: 788130 Thrashed: 4
Page: 788131 Thrashed: 4
Page: 788132 Thrashed: 4
Page: 788133 Thrashed: 4
Page: 788134 Thrashed: 4
Page: 788135 Thrashed: 4
Page: 788136 Thrashed: 4
Page: 788137 Thrashed: 4
Page: 788138 Thrashed: 4
Page: 788139 Thrashed: 4
Page: 788140 Thrashed: 4
Page: 788141 Thrashed: 4
Page: 788142 Thrashed: 4
Page: 788143 Thrashed: 4
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 2
Page: 788417 Thrashed: 2
Page: 788418 Thrashed: 2
Page: 788419 Thrashed: 2
Page: 788420 Thrashed: 2
Page: 788421 Thrashed: 2
Page: 788422 Thrashed: 2
Page: 788423 Thrashed: 2
Page: 788424 Thrashed: 2
Page: 788425 Thrashed: 2
Page: 788426 Thrashed: 2
Page: 788427 Thrashed: 2
Page: 788428 Thrashed: 2
Page: 788429 Thrashed: 2
Page: 788430 Thrashed: 2
Page: 788431 Thrashed: 2
Page: 788432 Thrashed: 2
Page: 788433 Thrashed: 2
Page: 788434 Thrashed: 2
Page: 788435 Thrashed: 2
Page: 788436 Thrashed: 2
Page: 788437 Thrashed: 2
Page: 788438 Thrashed: 2
Page: 788439 Thrashed: 2
Page: 788440 Thrashed: 2
Page: 788441 Thrashed: 2
Page: 788442 Thrashed: 2
Page: 788443 Thrashed: 2
Page: 788444 Thrashed: 2
Page: 788445 Thrashed: 2
Page: 788446 Thrashed: 2
Page: 788447 Thrashed: 2
Page: 788448 Thrashed: 2
Page: 788449 Thrashed: 2
Page: 788450 Thrashed: 2
Page: 788451 Thrashed: 2
Page: 788452 Thrashed: 2
Page: 788453 Thrashed: 2
Page: 788454 Thrashed: 2
Page: 788455 Thrashed: 2
Page: 788456 Thrashed: 2
Page: 788457 Thrashed: 2
Page: 788458 Thrashed: 2
Page: 788459 Thrashed: 2
Page: 788460 Thrashed: 2
Page: 788461 Thrashed: 2
Page: 788462 Thrashed: 2
Page: 788463 Thrashed: 2
Page: 788464 Thrashed: 3
Page: 788465 Thrashed: 3
Page: 788466 Thrashed: 3
Page: 788467 Thrashed: 3
Page: 788468 Thrashed: 3
Page: 788469 Thrashed: 3
Page: 788470 Thrashed: 3
Page: 788471 Thrashed: 3
Page: 788472 Thrashed: 3
Page: 788473 Thrashed: 3
Page: 788474 Thrashed: 3
Page: 788475 Thrashed: 3
Page: 788476 Thrashed: 3
Page: 788477 Thrashed: 3
Page: 788478 Thrashed: 3
Page: 788479 Thrashed: 3
Page: 788480 Thrashed: 3
Page: 788481 Thrashed: 3
Page: 788482 Thrashed: 3
Page: 788483 Thrashed: 3
Page: 788484 Thrashed: 3
Page: 788485 Thrashed: 3
Page: 788486 Thrashed: 3
Page: 788487 Thrashed: 3
Page: 788488 Thrashed: 3
Page: 788489 Thrashed: 3
Page: 788490 Thrashed: 3
Page: 788491 Thrashed: 3
Page: 788492 Thrashed: 3
Page: 788493 Thrashed: 3
Page: 788494 Thrashed: 3
Page: 788495 Thrashed: 3
Page: 788496 Thrashed: 2
Page: 788497 Thrashed: 2
Page: 788498 Thrashed: 2
Page: 788499 Thrashed: 2
Page: 788500 Thrashed: 2
Page: 788501 Thrashed: 2
Page: 788502 Thrashed: 2
Page: 788503 Thrashed: 2
Page: 788504 Thrashed: 2
Page: 788505 Thrashed: 2
Page: 788506 Thrashed: 2
Page: 788507 Thrashed: 2
Page: 788508 Thrashed: 2
Page: 788509 Thrashed: 2
Page: 788510 Thrashed: 2
Page: 788511 Thrashed: 2
Page: 788512 Thrashed: 3
Page: 788513 Thrashed: 3
Page: 788514 Thrashed: 3
Page: 788515 Thrashed: 3
Page: 788516 Thrashed: 3
Page: 788517 Thrashed: 3
Page: 788518 Thrashed: 3
Page: 788519 Thrashed: 3
Page: 788520 Thrashed: 3
Page: 788521 Thrashed: 3
Page: 788522 Thrashed: 3
Page: 788523 Thrashed: 3
Page: 788524 Thrashed: 3
Page: 788525 Thrashed: 3
Page: 788526 Thrashed: 3
Page: 788527 Thrashed: 3
Page: 788528 Thrashed: 2
Page: 788529 Thrashed: 2
Page: 788530 Thrashed: 2
Page: 788531 Thrashed: 2
Page: 788532 Thrashed: 2
Page: 788533 Thrashed: 2
Page: 788534 Thrashed: 2
Page: 788535 Thrashed: 2
Page: 788536 Thrashed: 2
Page: 788537 Thrashed: 2
Page: 788538 Thrashed: 2
Page: 788539 Thrashed: 2
Page: 788540 Thrashed: 2
Page: 788541 Thrashed: 2
Page: 788542 Thrashed: 2
Page: 788543 Thrashed: 2
Page: 788544 Thrashed: 4
Page: 788545 Thrashed: 4
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 4
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 4
Page: 788550 Thrashed: 4
Page: 788551 Thrashed: 4
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 4
Page: 788554 Thrashed: 4
Page: 788555 Thrashed: 4
Page: 788556 Thrashed: 4
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 4
Page: 788560 Thrashed: 3
Page: 788561 Thrashed: 3
Page: 788562 Thrashed: 3
Page: 788563 Thrashed: 3
Page: 788564 Thrashed: 3
Page: 788565 Thrashed: 3
Page: 788566 Thrashed: 3
Page: 788567 Thrashed: 3
Page: 788568 Thrashed: 3
Page: 788569 Thrashed: 3
Page: 788570 Thrashed: 3
Page: 788571 Thrashed: 3
Page: 788572 Thrashed: 3
Page: 788573 Thrashed: 3
Page: 788574 Thrashed: 3
Page: 788575 Thrashed: 3
Page: 788576 Thrashed: 2
Page: 788577 Thrashed: 2
Page: 788578 Thrashed: 2
Page: 788579 Thrashed: 2
Page: 788580 Thrashed: 2
Page: 788581 Thrashed: 2
Page: 788582 Thrashed: 2
Page: 788583 Thrashed: 2
Page: 788584 Thrashed: 2
Page: 788585 Thrashed: 2
Page: 788586 Thrashed: 2
Page: 788587 Thrashed: 2
Page: 788588 Thrashed: 2
Page: 788589 Thrashed: 2
Page: 788590 Thrashed: 2
Page: 788591 Thrashed: 2
Page: 788592 Thrashed: 2
Page: 788593 Thrashed: 2
Page: 788594 Thrashed: 2
Page: 788595 Thrashed: 2
Page: 788596 Thrashed: 2
Page: 788597 Thrashed: 2
Page: 788598 Thrashed: 2
Page: 788599 Thrashed: 2
Page: 788600 Thrashed: 2
Page: 788601 Thrashed: 2
Page: 788602 Thrashed: 2
Page: 788603 Thrashed: 2
Page: 788604 Thrashed: 2
Page: 788605 Thrashed: 2
Page: 788606 Thrashed: 2
Page: 788607 Thrashed: 2
Page: 788608 Thrashed: 5
Page: 788609 Thrashed: 5
Page: 788610 Thrashed: 5
Page: 788611 Thrashed: 5
Page: 788612 Thrashed: 5
Page: 788613 Thrashed: 5
Page: 788614 Thrashed: 5
Page: 788615 Thrashed: 5
Page: 788616 Thrashed: 5
Page: 788617 Thrashed: 5
Page: 788618 Thrashed: 5
Page: 788619 Thrashed: 5
Page: 788620 Thrashed: 5
Page: 788621 Thrashed: 5
Page: 788622 Thrashed: 5
Page: 788623 Thrashed: 5
Page: 788624 Thrashed: 6
Page: 788625 Thrashed: 6
Page: 788626 Thrashed: 6
Page: 788627 Thrashed: 6
Page: 788628 Thrashed: 6
Page: 788629 Thrashed: 6
Page: 788630 Thrashed: 6
Page: 788631 Thrashed: 6
Page: 788632 Thrashed: 6
Page: 788633 Thrashed: 6
Page: 788634 Thrashed: 6
Page: 788635 Thrashed: 6
Page: 788636 Thrashed: 6
Page: 788637 Thrashed: 6
Page: 788638 Thrashed: 6
Page: 788639 Thrashed: 6
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 6
Page: 788657 Thrashed: 6
Page: 788658 Thrashed: 6
Page: 788659 Thrashed: 6
Page: 788660 Thrashed: 6
Page: 788661 Thrashed: 6
Page: 788662 Thrashed: 6
Page: 788663 Thrashed: 6
Page: 788664 Thrashed: 6
Page: 788665 Thrashed: 6
Page: 788666 Thrashed: 6
Page: 788667 Thrashed: 6
Page: 788668 Thrashed: 6
Page: 788669 Thrashed: 6
Page: 788670 Thrashed: 6
Page: 788671 Thrashed: 6
Page: 788688 Thrashed: 1
Page: 788689 Thrashed: 1
Page: 788690 Thrashed: 1
Page: 788691 Thrashed: 1
Page: 788692 Thrashed: 1
Page: 788693 Thrashed: 1
Page: 788694 Thrashed: 1
Page: 788695 Thrashed: 1
Page: 788696 Thrashed: 1
Page: 788697 Thrashed: 1
Page: 788698 Thrashed: 1
Page: 788699 Thrashed: 1
Page: 788700 Thrashed: 1
Page: 788701 Thrashed: 1
Page: 788702 Thrashed: 1
Page: 788703 Thrashed: 1
Page: 788736 Thrashed: 1
Page: 788737 Thrashed: 1
Page: 788738 Thrashed: 1
Page: 788739 Thrashed: 1
Page: 788740 Thrashed: 1
Page: 788741 Thrashed: 1
Page: 788742 Thrashed: 1
Page: 788743 Thrashed: 1
Page: 788744 Thrashed: 1
Page: 788745 Thrashed: 1
Page: 788746 Thrashed: 1
Page: 788747 Thrashed: 1
Page: 788748 Thrashed: 1
Page: 788749 Thrashed: 1
Page: 788750 Thrashed: 1
Page: 788751 Thrashed: 1
Page: 788752 Thrashed: 1
Page: 788753 Thrashed: 1
Page: 788754 Thrashed: 1
Page: 788755 Thrashed: 1
Page: 788756 Thrashed: 1
Page: 788757 Thrashed: 1
Page: 788758 Thrashed: 1
Page: 788759 Thrashed: 1
Page: 788760 Thrashed: 1
Page: 788761 Thrashed: 1
Page: 788762 Thrashed: 1
Page: 788763 Thrashed: 1
Page: 788764 Thrashed: 1
Page: 788765 Thrashed: 1
Page: 788766 Thrashed: 1
Page: 788767 Thrashed: 1
Page: 788832 Thrashed: 1
Page: 788833 Thrashed: 1
Page: 788834 Thrashed: 1
Page: 788835 Thrashed: 1
Page: 788836 Thrashed: 1
Page: 788837 Thrashed: 1
Page: 788838 Thrashed: 1
Page: 788839 Thrashed: 1
Page: 788840 Thrashed: 1
Page: 788841 Thrashed: 1
Page: 788842 Thrashed: 1
Page: 788843 Thrashed: 1
Page: 788844 Thrashed: 1
Page: 788845 Thrashed: 1
Page: 788846 Thrashed: 1
Page: 788847 Thrashed: 1
Page: 788912 Thrashed: 1
Page: 788913 Thrashed: 1
Page: 788914 Thrashed: 1
Page: 788915 Thrashed: 1
Page: 788916 Thrashed: 1
Page: 788917 Thrashed: 1
Page: 788918 Thrashed: 1
Page: 788919 Thrashed: 1
Page: 788920 Thrashed: 1
Page: 788921 Thrashed: 1
Page: 788922 Thrashed: 1
Page: 788923 Thrashed: 1
Page: 788924 Thrashed: 1
Page: 788925 Thrashed: 1
Page: 788926 Thrashed: 1
Page: 788927 Thrashed: 1
Page_tot_thrash: 7504
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.699154
[0-25]: 0.008172, [26-50]: 0.025593, [51-75]: 0.966235, [76-100]: 0.000000
Pcie_write_utilization: 0.703016
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3351728 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(409.706940)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2755808 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2755808----T:  2764510 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2764510----T:  2780673 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2780673----T:  2811866 	 St: c06c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2811866----T:  2873173 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2836864----T:  2860536 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2860536----T:  2869238 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2869238----T:  2938075 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  2939383----T:  2944898 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2939383----T:  2948085 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2948085----T:  2956787 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2956787----T:  2965489 	 St: c08a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2965489----T:  2974191 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2974191----T:  2982893 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2982893----T:  2991595 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2991595----T:  3000297 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3000297----T:  3008999 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3008999----T:  3017701 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3017701----T:  3026403 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3026403----T:  3035105 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3035105----T:  3043807 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3043807----T:  3052509 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3052509----T:  3061211 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3061211----T:  3178534 	 St: c06c9000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F:  3061211----T:  3069913 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3179473----T:  3188175 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3179473----T:  3188175 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3188175----T:  3208560 	 St: c0880000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  3188175----T:  3204338 	 St: c02f0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3204338----T:  3250585 	 St: c0320000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  3208560----T:  3220514 	 St: c08a9000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  3250585----T:  3266748 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3266748----T:  3328055 	 St: c03f0000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3328055----T:  3351727 	 St: c0480000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3573878----T:  3577753 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.616475)
F:  3577753----T:  3580288 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3580289----T:  3582824 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3804975----T:  4504392 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(472.259949)
F:  3806044----T:  3809474 	 St: c02d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3806301----T:  3815003 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3809474----T:  3816339 	 St: c02d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3815003----T:  3823705 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3816339----T:  3825041 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3823705----T:  3832407 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3825041----T:  3830115 	 St: c02c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3830115----T:  3835189 	 St: c02c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3832407----T:  3841109 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3835189----T:  3837794 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3837794----T:  3853489 	 St: c02e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3841109----T:  3872302 	 St: c0580000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3853489----T:  3877161 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3872302----T:  3881004 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3877161----T:  3896138 	 St: c0340000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  3881004----T:  3889706 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3889706----T:  3898408 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3896138----T:  3939562 	 St: c0366000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F:  3898408----T:  3907110 	 St: c0690000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3907110----T:  3915812 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3915812----T:  3924514 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3924515----T:  3933217 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3939562----T:  3942648 	 St: c03c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3942648----T:  4062796 	 St: c03c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  4064415----T:  4067845 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4064415----T:  4073117 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4073117----T:  4081819 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4081819----T:  4090521 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4090521----T:  4099223 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4099223----T:  4107925 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4107925----T:  4116627 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4116627----T:  4176051 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4116627----T:  4132790 	 St: c0700000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4132790----T:  4163983 	 St: c06c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4163983----T:  4172685 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4172685----T:  4181387 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4176051----T:  4184753 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4181387----T:  4197550 	 St: c07a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4184753----T:  4193455 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4193455----T:  4202157 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4202157----T:  4218320 	 St: c0640000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4218320----T:  4227022 	 St: c0690000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4227022----T:  4235724 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4237378----T:  4240808 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4237378----T:  4246080 	 St: c08a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4246080----T:  4254782 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4254782----T:  4263484 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4263484----T:  4272186 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4272186----T:  4280888 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4280888----T:  4289590 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4289590----T:  4298292 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4298292----T:  4314455 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4314455----T:  4338127 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  4338127----T:  4457804 	 St: c06c4000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:  4338127----T:  4399434 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4463325----T:  4466411 	 St: c0880000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4466411----T:  4496194 	 St: c0883000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  4726542----T:  4734345 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.268737)
F:  4734345----T:  4736880 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4736881----T:  4739416 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4961567----T:  5955698 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(671.256592)
F:  4962535----T:  4971237 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4971237----T:  4995379 	 St: c02c0000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  4971237----T:  4979939 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4979939----T:  4988641 	 St: c0480000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4988641----T:  4997343 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4997343----T:  5006045 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5006045----T:  5014747 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5014747----T:  5023449 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5023449----T:  5039612 	 St: c04d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5039612----T:  5048314 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5048314----T:  5057016 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5057016----T:  5065718 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5065718----T:  5164211 	 St: c02f1000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F:  5065718----T:  5127025 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5164211----T:  5167297 	 St: c03d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5167297----T:  5174619 	 St: c03d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5175682----T:  5178482 	 St: c0480000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5175721----T:  5184423 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5178482----T:  5186262 	 St: c0482000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5184423----T:  5193125 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5186262----T:  5189348 	 St: c0460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5189348----T:  5196670 	 St: c0463000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5193125----T:  5201827 	 St: c0660000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5196670----T:  5201744 	 St: c0490000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5201744----T:  5206818 	 St: c0498000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5201827----T:  5210529 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5206818----T:  5217374 	 St: c04c0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5210529----T:  5219231 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5219231----T:  5227933 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5227933----T:  5236635 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5236635----T:  5245337 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5245337----T:  5254039 	 St: c0630000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5254039----T:  5262741 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5262741----T:  5271443 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5271443----T:  5280145 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5280145----T:  5288847 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5288847----T:  5297549 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5297550----T:  5409695 	 St: c04d4000 Sz: 966656 	 Sm: 0 	 T: memcpy_h2d(75.722488)
F:  5297550----T:  5306252 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5416212----T:  5418817 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416212----T:  5424914 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5418817----T:  5427057 	 St: c0631000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5424914----T:  5441077 	 St: c0860000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5427057----T:  5443220 	 St: c0650000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5441078----T:  5464750 	 St: c06e0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  5443220----T:  5451922 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5464750----T:  5488422 	 St: c0720000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  5488422----T:  5497124 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5497124----T:  5513287 	 St: c0780000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5513287----T:  5521989 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5521989----T:  5530691 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5530691----T:  5539393 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5539393----T:  5555556 	 St: c0820000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5555556----T:  5586749 	 St: c0880000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5587774----T:  5592415 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5592415----T:  5597930 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5597930----T:  5601742 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5601742----T:  5608154 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5608154----T:  5614115 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5614115----T:  5618334 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5618334----T:  5627036 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5627036----T:  5651648 	 St: c0700000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  5651648----T:  5659428 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5659428----T:  5664069 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5664069----T:  5722081 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  5723014----T:  5728975 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5723014----T:  5731716 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5731716----T:  5740418 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5740418----T:  5749120 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5749120----T:  5757822 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5757822----T:  5804069 	 St: c02c0000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  5804069----T:  5812771 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5812771----T:  5821473 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5821473----T:  5830175 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5830175----T:  5947027 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  5830175----T:  5853847 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  6177848----T:  6192467 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.871033)
F:  6192467----T:  6195002 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6195003----T:  6197538 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6419689----T:  7315497 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(604.867004)
F:  6420629----T:  6429331 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6429331----T:  6438033 	 St: c0480000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6438033----T:  6472048 	 St: c02c0000 Sz: 286720 	 Sm: 0 	 T: memcpy_h2d(22.967590)
F:  6438033----T:  6446735 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6446735----T:  6455437 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6455437----T:  6464139 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6464139----T:  6472841 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6472841----T:  6481543 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6481543----T:  6490245 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6490245----T:  6498947 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6498947----T:  6507649 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6507649----T:  6523812 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6523812----T:  6612419 	 St: c0306000 Sz: 761856 	 Sm: 0 	 T: memcpy_h2d(59.829170)
F:  6523812----T:  6577588 	 St: c0550000 Sz: 458752 	 Sm: 0 	 T: write_back(36.310600)
F:  6614508----T:  6617113 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617113----T:  6625353 	 St: c0461000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6625353----T:  6641516 	 St: c0480000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6642555----T:  6652182 	 St: c04c0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6642555----T:  6651257 	 St: c06a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6651257----T:  6659959 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6659959----T:  6668661 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6668661----T:  6677363 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6677363----T:  6686065 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6686065----T:  6694767 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6694767----T:  6703469 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6703469----T:  6734662 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6734662----T:  6743364 	 St: c0660000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6743364----T:  6856450 	 St: c04d2000 Sz: 974848 	 Sm: 0 	 T: memcpy_h2d(76.357864)
F:  6743364----T:  6804671 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6880593----T:  6885234 	 St: c0660000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6885234----T:  6898122 	 St: c0667000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  6898122----T:  6914285 	 St: c06a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6915469----T:  6933977 	 St: c06c0000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  6915469----T:  6924171 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6924171----T:  6932873 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6932873----T:  6941575 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6941575----T:  6950277 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6950277----T:  6958979 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6958979----T:  6975142 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6975142----T:  7006335 	 St: c0400000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7006335----T:  7015037 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7015037----T:  7023739 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7023739----T:  7032441 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7032442----T:  7136584 	 St: c06e5000 Sz: 897024 	 Sm: 0 	 T: memcpy_h2d(70.318703)
F:  7032442----T:  7041144 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7139010----T:  7147712 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7139010----T:  7147712 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7147712----T:  7152353 	 St: c0820000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7147712----T:  7216549 	 St: c02e0000 Sz: 589824 	 Sm: 0 	 T: write_back(46.480080)
F:  7152353----T:  7157868 	 St: c0827000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7157868----T:  7166570 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7166570----T:  7175272 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7216549----T:  7240221 	 St: c0380000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  7240221----T:  7301528 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7537647----T:  7552848 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.264010)
F:  7552848----T:  7555383 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7555384----T:  7557919 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7780070----T:  8729039 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(640.762329)
F:  7781329----T:  7786844 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7782038----T:  7790740 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7786844----T:  7791485 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7790740----T:  7799442 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7791485----T:  7796126 	 St: c02c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7796126----T:  7801641 	 St: c02c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7799442----T:  7808144 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7801641----T:  7805071 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7805071----T:  7811936 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7808144----T:  7824307 	 St: c0540000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7811936----T:  7825758 	 St: c02d0000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  7824307----T:  7833009 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7825758----T:  7829570 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7829570----T:  7853242 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7833009----T:  7841711 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7841711----T:  7850413 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7850413----T:  7859115 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7853242----T:  7858316 	 St: c0340000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7858316----T:  7915857 	 St: c0348000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  7859115----T:  7867817 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7867817----T:  7876519 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7876519----T:  7885221 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7885221----T:  7893923 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7893923----T:  7955230 	 St: c04c0000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7915857----T:  7939999 	 St: c03c0000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  7939999----T:  8038492 	 St: c03f1000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F:  7955230----T:  7963932 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7963932----T:  7972634 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7972634----T:  7981336 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7981336----T:  7990038 	 St: c0630000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7990038----T:  8043814 	 St: c0650000 Sz: 458752 	 Sm: 0 	 T: write_back(36.310600)
F:  8045789----T:  8051304 	 St: c04c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8051304----T:  8055945 	 St: c04c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8055945----T:  8061019 	 St: c0530000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8061019----T:  8066093 	 St: c0538000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8066093----T:  8070734 	 St: c0520000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8070734----T:  8076249 	 St: c0527000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8076249----T:  8083114 	 St: c04e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8083114----T:  8086544 	 St: c04ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8086544----T:  8091618 	 St: c04d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8091618----T:  8096692 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8096692----T:  8120364 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8120364----T:  8122969 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8122969----T:  8183805 	 St: c0541000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  8185303----T:  8201466 	 St: c05c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8185303----T:  8194005 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8194005----T:  8202707 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8202707----T:  8211409 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8211409----T:  8220111 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8220111----T:  8273887 	 St: c06c0000 Sz: 458752 	 Sm: 0 	 T: write_back(36.310600)
F:  8273887----T:  8282589 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8282589----T:  8389085 	 St: c05e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  8282589----T:  8306261 	 St: c0760000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  8306261----T:  8314963 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8410298----T:  8418538 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8410298----T:  8419000 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8419000----T:  8427702 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8427702----T:  8436404 	 St: c08a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8436404----T:  8445106 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8445106----T:  8453808 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8453808----T:  8462510 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8462510----T:  8478673 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8478673----T:  8502345 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  8502345----T:  8511047 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8511047----T:  8625546 	 St: c06cf000 Sz: 987136 	 Sm: 0 	 T: memcpy_h2d(77.311951)
F:  8511047----T:  8572354 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8679329----T:  8692217 	 St: c0840000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  8692217----T:  8696858 	 St: c0859000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8696858----T:  8713021 	 St: c08a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8951189----T:  8966437 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.295746)
F:  8966437----T:  8968972 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8968973----T:  8971508 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9193659----T: 10136812 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(636.835266)
F:  9195066----T:  9199707 	 St: c02c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9195066----T:  9203768 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9203768----T:  9212470 	 St: c0480000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9212470----T:  9221172 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9221172----T:  9229874 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9229874----T:  9238576 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9238576----T:  9247278 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9247278----T:  9278471 	 St: c04e0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9278471----T:  9287173 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9287173----T:  9405438 	 St: c02c7000 Sz: 1019904 	 Sm: 0 	 T: memcpy_h2d(79.854828)
F:  9287173----T:  9348480 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9428769----T:  9443527 	 St: c0470000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  9443527----T:  9446613 	 St: c048d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9446613----T:  9455315 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9456439----T:  9461954 	 St: c04c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9456439----T:  9465141 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9465141----T:  9473843 	 St: c06a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9473843----T:  9490006 	 St: c0680000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9490006----T:  9498708 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9498708----T:  9507410 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9507410----T:  9516112 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9516112----T:  9524814 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9524814----T:  9540977 	 St: c06f0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9540977----T:  9557140 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9557140----T:  9674463 	 St: c04c9000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F:  9557140----T:  9618447 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9701629----T:  9708494 	 St: c0680000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9708494----T:  9734046 	 St: c068c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F:  9735329----T:  9751961 	 St: c06c0000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F:  9735329----T:  9744031 	 St: c08a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9744031----T:  9752733 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9752733----T:  9761435 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9761435----T:  9770137 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9770137----T:  9778839 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9778839----T:  9787541 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9787541----T:  9796243 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9796243----T:  9804945 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9804945----T:  9813647 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9813647----T:  9822349 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9822349----T:  9831051 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9831051----T:  9937076 	 St: c06e1000 Sz: 913408 	 Sm: 0 	 T: memcpy_h2d(71.590141)
F:  9831051----T:  9862244 	 St: c0400000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9966055----T:  9971570 	 St: c0880000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9966055----T:  9982218 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9982218----T: 10009180 	 St: c0889000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  9982218----T: 10066118 	 St: c0310000 Sz: 720896 	 Sm: 0 	 T: write_back(56.650913)
F: 10066118----T: 10127425 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10358962----T: 10369267 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.958137)
F: 10369267----T: 10371802 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10371803----T: 10374338 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10596489----T: 11605842 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(681.534790)
F: 10597472----T: 10603884 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10597747----T: 10606449 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10603884----T: 10607696 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10606449----T: 10615151 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10607696----T: 10610782 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10610782----T: 10618104 	 St: c0313000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10615151----T: 10623853 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10618104----T: 10621190 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10621190----T: 10628512 	 St: c02d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10623853----T: 10632555 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10628512----T: 10637214 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10632555----T: 10656227 	 St: c0540000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 10637214----T: 10643626 	 St: c02f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10643626----T: 10654648 	 St: c02fb000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F: 10654648----T: 10670811 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10656227----T: 10664929 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10664929----T: 10673631 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10670811----T: 10673611 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10673611----T: 10733976 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 10673631----T: 10682333 	 St: c0630000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10682333----T: 10691035 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10691035----T: 10699737 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10699737----T: 10708439 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10708439----T: 10717141 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10717142----T: 10778449 	 St: c04c0000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10733976----T: 10766580 	 St: c03c0000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F: 10766580----T: 10856600 	 St: c0403000 Sz: 774144 	 Sm: 0 	 T: memcpy_h2d(60.783253)
F: 10778449----T: 10794612 	 St: c05d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10794612----T: 10810775 	 St: c0610000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10810775----T: 10826938 	 St: c0650000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10826938----T: 10858131 	 St: c0680000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10859262----T: 10867502 	 St: c04f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10867502----T: 10870107 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10870107----T: 10872712 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10872712----T: 10880952 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10880952----T: 10888274 	 St: c0540000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10888274----T: 10891360 	 St: c054d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10891360----T: 10898682 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10898682----T: 10901768 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10901768----T: 10909548 	 St: c0530000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10909548----T: 10912348 	 St: c053e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10912348----T: 10915434 	 St: c0550000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10915434----T: 10922756 	 St: c0553000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10922756----T: 10935177 	 St: c04c0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 10935177----T: 10940251 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10940251----T: 10956414 	 St: c0510000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10956414----T: 11002661 	 St: c0560000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 11003834----T: 11012536 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11012536----T: 11021238 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11021238----T: 11029940 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11029940----T: 11038642 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11038642----T: 11047344 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11047344----T: 11056046 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11056046----T: 11122530 	 St: c05c0000 Sz: 569344 	 Sm: 0 	 T: memcpy_h2d(44.891289)
F: 11056046----T: 11064748 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11064748----T: 11073450 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11073450----T: 11082152 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11082152----T: 11090854 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11090854----T: 11099556 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11099556----T: 11108258 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11108258----T: 11199690 	 St: c06c0000 Sz: 786432 	 Sm: 0 	 T: write_back(61.736664)
F: 11122530----T: 11178660 	 St: c064b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F: 11199690----T: 11260997 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11262084----T: 11267158 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11262231----T: 11270933 	 St: c0910000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11267158----T: 11272232 	 St: c06d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11270933----T: 11279635 	 St: c0960000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11272232----T: 11275318 	 St: c06f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11275318----T: 11282640 	 St: c06f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11279635----T: 11288337 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11282640----T: 11291342 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11288337----T: 11297039 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11291342----T: 11296416 	 St: c06e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11296416----T: 11301490 	 St: c06e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11297039----T: 11305741 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11301490----T: 11327982 	 St: c0700000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F: 11305741----T: 11314443 	 St: c08d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11314443----T: 11323145 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11323145----T: 11339308 	 St: c0260000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11327982----T: 11333943 	 St: c0736000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11333943----T: 11339017 	 St: c0740000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11339017----T: 11396558 	 St: c0748000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F: 11339308----T: 11348010 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11348010----T: 11356712 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11356712----T: 11365414 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11365414----T: 11374116 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11374116----T: 11390279 	 St: c02f0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11390279----T: 11406442 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11396558----T: 11412721 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11406442----T: 11415144 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11412721----T: 11519217 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F: 11415144----T: 11423846 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11423846----T: 11432548 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11432548----T: 11441250 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11441250----T: 11449952 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11449952----T: 11518789 	 St: c0340000 Sz: 589824 	 Sm: 0 	 T: write_back(46.480080)
F: 11518789----T: 11534952 	 St: c03e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11519217----T: 11527919 	 St: c08d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11527919----T: 11544082 	 St: c0900000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11534952----T: 11551115 	 St: c0410000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11544082----T: 11548723 	 St: c0960000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11548723----T: 11554238 	 St: c0967000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11551115----T: 11582308 	 St: c0450000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 11554238----T: 11562940 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11562940----T: 11568901 	 St: c0260000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11568901----T: 11573120 	 St: c026a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11573120----T: 11578635 	 St: c0240000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11578635----T: 11583276 	 St: c0249000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11582308----T: 11598471 	 St: c04a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11583276----T: 11591978 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11591978----T: 11600680 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11827992----T: 11831377 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.285618)
F: 11831377----T: 11833912 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11833913----T: 11836448 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12058599----T: 12085141 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(17.921675)
F: 12059941----T: 12062546 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12062546----T: 12070786 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12070786----T: 12073391 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12073391----T: 12081631 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12307291----T: 12310567 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.212019)
F: 12310567----T: 12313102 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12313103----T: 12315708 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12313103----T: 12321343 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12323948----T: 12326553 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12323948----T: 12332188 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12334793----T: 12337398 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12334793----T: 12350488 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12353093----T: 12355698 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12353093----T: 12383816 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12386421----T: 12389026 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12386421----T: 12447257 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12449862----T: 12452467 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12449862----T: 12476354 	 St: 0 Sz: 221184 	 Sm: 0 	 T: device_sync(17.887913)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7370011(cycle), 4976.374512(us)
Tot_kernel_exec_time_and_fault_time: 16033861(cycle), 10826.375000(us)
Tot_memcpy_h2d_time: 5128264(cycle), 3462.703613(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 5156149(cycle), 3481.531982(us)
Tot_devicesync_time: 165856(cycle), 111.989197(us)
Tot_writeback_time: 4065598(cycle), 2745.170898(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 4259339(cycle), 2875.988525(us)
GPGPU-Sim: *** exit detected ***
