// Seed: 1252673694
module module_0 #(
    parameter id_1 = 32'd45
) ();
  wire _id_1, id_2;
  assign id_1 = id_2;
  parameter [-1 'b0 : id_1  &  1] id_3 = (1);
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wand  id_3
);
  always id_2 = (id_3);
  wire id_5;
  wire id_6;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  uwire id_4,
    output wand  id_5
    , id_10,
    input  wire  id_6,
    input  tri0  id_7,
    input  tri0  id_8
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
