

================================================================
== Vivado HLS Report for 'integer_divide'
================================================================
* Date:           Fri Feb  1 18:57:57 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        integer_division
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030sbv485-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   35|   35|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    4566|   3476|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    4602|   3492|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |integer_divide_sdbkb_U1  |integer_divide_sdbkb  |        0|      0|  2283|  1738|
    |integer_divide_srcud_U2  |integer_divide_srcud  |        0|      0|  2283|  1738|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  4566|  3476|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  16|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 36|   0|   36|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | integer_divide | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | integer_divide | return value |
|ap_start      |  in |    1| ap_ctrl_hs | integer_divide | return value |
|ap_done       | out |    1| ap_ctrl_hs | integer_divide | return value |
|ap_idle       | out |    1| ap_ctrl_hs | integer_divide | return value |
|ap_ready      | out |    1| ap_ctrl_hs | integer_divide | return value |
|dividend      |  in |   32|   ap_none  |    dividend    |    scalar    |
|divisor       |  in |   32|   ap_none  |     divisor    |    scalar    |
|q             | out |   32|   ap_vld   |        q       |    pointer   |
|q_ap_vld      | out |    1|   ap_vld   |        q       |    pointer   |
|rem_r         | out |   32|   ap_vld   |      rem_r     |    pointer   |
|rem_r_ap_vld  | out |    1|   ap_vld   |      rem_r     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

