#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Mar 25 15:17:30 2021
# Process ID: 31261
# Current directory: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/impl_1
# Command line: vivado -log zcu104_base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zcu104_base_wrapper.tcl -notrace
# Log file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/impl_1/zcu104_base_wrapper.vdi
# Journal file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zcu104_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41279
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerupdate_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_down_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_dense_optical_flow_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerTracker_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.129 ; gain = 0.000 ; free physical = 13209 ; free virtual = 23742
Command: link_design -top zcu104_base_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_intc_0_0/zcu104_base_axi_intc_0_0.dcp' for cell 'zcu104_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_register_slice_0_0/zcu104_base_axi_register_slice_0_0.dcp' for cell 'zcu104_base_i/axi_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_vip_0_0/zcu104_base_axi_vip_0_0.dcp' for cell 'zcu104_base_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_vip_1_0/zcu104_base_axi_vip_1_0.dcp' for cell 'zcu104_base_i/axi_vip_1'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0.dcp' for cell 'zcu104_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_cornerTracker_1_0/zcu104_base_cornerTracker_1_0.dcp' for cell 'zcu104_base_i/cornerTracker_1'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_cornerupdate_accel_1_0/zcu104_base_cornerupdate_accel_1_0.dcp' for cell 'zcu104_base_i/cornerupdate_accel_1'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_0_0/zcu104_base_proc_sys_reset_0_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_1_0/zcu104_base_proc_sys_reset_1_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_2_0/zcu104_base_proc_sys_reset_2_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_3_0/zcu104_base_proc_sys_reset_3_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_4_0/zcu104_base_proc_sys_reset_4_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_5_0/zcu104_base_proc_sys_reset_5_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_6_0/zcu104_base_proc_sys_reset_6_0.dcp' for cell 'zcu104_base_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_ps_e_0/zcu104_base_ps_e_0.dcp' for cell 'zcu104_base_i/ps_e'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_dense_optical_flow_accel_1_0/zcu104_base_pyr_dense_optical_flow_accel_1_0.dcp' for cell 'zcu104_base_i/pyr_dense_optical_flow_accel_1'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_down_accel_1_0/zcu104_base_pyr_down_accel_1_0.dcp' for cell 'zcu104_base_i/pyr_down_accel_1'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_xbar_1/zcu104_base_xbar_1.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_data_fifo_0/zcu104_base_m00_data_fifo_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_regslice_0/zcu104_base_m00_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_0/zcu104_base_auto_us_df_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s00_regslice_0/zcu104_base_s00_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_1/zcu104_base_auto_us_df_1.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s01_regslice_0/zcu104_base_s01_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_data_fifo_0/zcu104_base_s02_data_fifo_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_regslice_0/zcu104_base_s02_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_2/zcu104_base_auto_us_df_2.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s03_regslice_0/zcu104_base_s03_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_3/zcu104_base_auto_us_df_3.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s04_regslice_0/zcu104_base_s04_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/s04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_4/zcu104_base_auto_us_df_4.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s05_regslice_0/zcu104_base_s05_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/s05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_5/zcu104_base_auto_us_df_5.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s06_regslice_0/zcu104_base_s06_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/s06_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_6/zcu104_base_auto_us_df_6.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s07_regslice_0/zcu104_base_s07_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/s07_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_7/zcu104_base_auto_us_df_7.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s08_regslice_0/zcu104_base_s08_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/s08_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_8/zcu104_base_auto_us_df_8.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s09_regslice_0/zcu104_base_s09_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/s09_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_9/zcu104_base_auto_us_df_9.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s10_regslice_0/zcu104_base_s10_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/s10_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_10/zcu104_base_auto_us_df_10.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s11_regslice_0/zcu104_base_s11_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/s11_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_11/zcu104_base_auto_us_df_11.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s12_regslice_0/zcu104_base_s12_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_12/zcu104_base_auto_us_df_12.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s13_regslice_0/zcu104_base_s13_regslice_0.dcp' for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/s13_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_0/zcu104_base_auto_us_0.dcp' for cell 'zcu104_base_i/interconnect_axifull/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_xbar_0/zcu104_base_xbar_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m01_regslice_0/zcu104_base_m01_regslice_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1.dcp' for cell 'zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m02_regslice_0/zcu104_base_m02_regslice_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2.dcp' for cell 'zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m03_regslice_0/zcu104_base_m03_regslice_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3.dcp' for cell 'zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m04_regslice_0/zcu104_base_m04_regslice_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_pc_0/zcu104_base_auto_pc_0.dcp' for cell 'zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2990.645 ; gain = 10.000 ; free physical = 11973 ; free virtual = 22509
INFO: [Netlist 29-17] Analyzing 6157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zcu104_base_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zcu104_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_intc_0_0/zcu104_base_axi_intc_0_0.xdc] for cell 'zcu104_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_intc_0_0/zcu104_base_axi_intc_0_0.xdc] for cell 'zcu104_base_i/axi_intc_0/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0_board.xdc] for cell 'zcu104_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0_board.xdc] for cell 'zcu104_base_i/clk_wiz_0/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0.xdc] for cell 'zcu104_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4369.539 ; gain = 610.555 ; free physical = 10763 ; free virtual = 21302
WARNING: [Vivado 12-2489] -input_jitter contains time 0.100010 which will be rounded to 0.100 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_clk_wiz_0_0/zcu104_base_clk_wiz_0_0.xdc] for cell 'zcu104_base_i/clk_wiz_0/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_0_0/zcu104_base_proc_sys_reset_0_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_0_0/zcu104_base_proc_sys_reset_0_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_0_0/zcu104_base_proc_sys_reset_0_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_0_0/zcu104_base_proc_sys_reset_0_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_1_0/zcu104_base_proc_sys_reset_1_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_1_0/zcu104_base_proc_sys_reset_1_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_1_0/zcu104_base_proc_sys_reset_1_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_1_0/zcu104_base_proc_sys_reset_1_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_2_0/zcu104_base_proc_sys_reset_2_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_2_0/zcu104_base_proc_sys_reset_2_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_2/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_2_0/zcu104_base_proc_sys_reset_2_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_2_0/zcu104_base_proc_sys_reset_2_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_2/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_3_0/zcu104_base_proc_sys_reset_3_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_3_0/zcu104_base_proc_sys_reset_3_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_3/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_3_0/zcu104_base_proc_sys_reset_3_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_3_0/zcu104_base_proc_sys_reset_3_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_3/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_4_0/zcu104_base_proc_sys_reset_4_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_4_0/zcu104_base_proc_sys_reset_4_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_4/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_4_0/zcu104_base_proc_sys_reset_4_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_4_0/zcu104_base_proc_sys_reset_4_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_4/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_5_0/zcu104_base_proc_sys_reset_5_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_5_0/zcu104_base_proc_sys_reset_5_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_5/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_5_0/zcu104_base_proc_sys_reset_5_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_5_0/zcu104_base_proc_sys_reset_5_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_5/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_6_0/zcu104_base_proc_sys_reset_6_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_6_0/zcu104_base_proc_sys_reset_6_0_board.xdc] for cell 'zcu104_base_i/proc_sys_reset_6/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_6_0/zcu104_base_proc_sys_reset_6_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_proc_sys_reset_6_0/zcu104_base_proc_sys_reset_6_0.xdc] for cell 'zcu104_base_i/proc_sys_reset_6/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_ps_e_0/zcu104_base_ps_e_0.xdc] for cell 'zcu104_base_i/ps_e/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_ps_e_0/zcu104_base_ps_e_0.xdc] for cell 'zcu104_base_i/ps_e/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_intc_0_0/zcu104_base_axi_intc_0_0_clocks.xdc] for cell 'zcu104_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_intc_0_0/zcu104_base_axi_intc_0_0_clocks.xdc] for cell 'zcu104_base_i/axi_intc_0/U0'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_register_slice_0_0/zcu104_base_axi_register_slice_0_0_clocks.xdc] for cell 'zcu104_base_i/axi_register_slice_0/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_register_slice_0_0/zcu104_base_axi_register_slice_0_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_register_slice_0_0/zcu104_base_axi_register_slice_0_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_register_slice_0_0/zcu104_base_axi_register_slice_0_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_axi_register_slice_0_0/zcu104_base_axi_register_slice_0_0_clocks.xdc] for cell 'zcu104_base_i/axi_register_slice_0/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_0/zcu104_base_auto_us_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_0/zcu104_base_auto_us_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m01_regslice_0/zcu104_base_m01_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m01_regslice_0/zcu104_base_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m01_regslice_0/zcu104_base_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m01_regslice_0/zcu104_base_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m01_regslice_0/zcu104_base_m01_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc:14]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc:18]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_0/zcu104_base_auto_cc_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m02_regslice_0/zcu104_base_m02_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m02_regslice_0/zcu104_base_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m02_regslice_0/zcu104_base_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m02_regslice_0/zcu104_base_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m02_regslice_0/zcu104_base_m02_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc:14]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc:18]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_1/zcu104_base_auto_cc_1_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m03_regslice_0/zcu104_base_m03_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m03_regslice_0/zcu104_base_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m03_regslice_0/zcu104_base_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m03_regslice_0/zcu104_base_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m03_regslice_0/zcu104_base_m03_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc:14]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc:18]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_2/zcu104_base_auto_cc_2_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m04_regslice_0/zcu104_base_m04_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m04_regslice_0/zcu104_base_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m04_regslice_0/zcu104_base_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m04_regslice_0/zcu104_base_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m04_regslice_0/zcu104_base_m04_regslice_0_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc:14]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc:18]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_cc_3/zcu104_base_auto_cc_3_clocks.xdc] for cell 'zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s00_regslice_0/zcu104_base_s00_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s00_regslice_0/zcu104_base_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s00_regslice_0/zcu104_base_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s00_regslice_0/zcu104_base_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s00_regslice_0/zcu104_base_s00_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_0/zcu104_base_auto_us_df_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_0/zcu104_base_auto_us_df_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s01_regslice_0/zcu104_base_s01_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s01_regslice_0/zcu104_base_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s01_regslice_0/zcu104_base_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s01_regslice_0/zcu104_base_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s01_regslice_0/zcu104_base_s01_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_1/zcu104_base_auto_us_df_1_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_1/zcu104_base_auto_us_df_1_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_regslice_0/zcu104_base_s02_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_regslice_0/zcu104_base_s02_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_regslice_0/zcu104_base_s02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_regslice_0/zcu104_base_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_regslice_0/zcu104_base_s02_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_data_fifo_0/zcu104_base_s02_data_fifo_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s02_data_fifo_0/zcu104_base_s02_data_fifo_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s03_regslice_0/zcu104_base_s03_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s03_regslice_0/zcu104_base_s03_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s03_regslice_0/zcu104_base_s03_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s03_regslice_0/zcu104_base_s03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s03_regslice_0/zcu104_base_s03_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_2/zcu104_base_auto_us_df_2_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_2/zcu104_base_auto_us_df_2_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s04_regslice_0/zcu104_base_s04_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/s04_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s04_regslice_0/zcu104_base_s04_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s04_regslice_0/zcu104_base_s04_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s04_regslice_0/zcu104_base_s04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s04_regslice_0/zcu104_base_s04_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/s04_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_3/zcu104_base_auto_us_df_3_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_3/zcu104_base_auto_us_df_3_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s05_regslice_0/zcu104_base_s05_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/s05_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s05_regslice_0/zcu104_base_s05_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s05_regslice_0/zcu104_base_s05_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s05_regslice_0/zcu104_base_s05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s05_regslice_0/zcu104_base_s05_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/s05_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_4/zcu104_base_auto_us_df_4_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_4/zcu104_base_auto_us_df_4_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s06_regslice_0/zcu104_base_s06_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/s06_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s06_regslice_0/zcu104_base_s06_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s06_regslice_0/zcu104_base_s06_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s06_regslice_0/zcu104_base_s06_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s06_regslice_0/zcu104_base_s06_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/s06_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_5/zcu104_base_auto_us_df_5_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_5/zcu104_base_auto_us_df_5_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s07_regslice_0/zcu104_base_s07_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/s07_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s07_regslice_0/zcu104_base_s07_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s07_regslice_0/zcu104_base_s07_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s07_regslice_0/zcu104_base_s07_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s07_regslice_0/zcu104_base_s07_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/s07_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_6/zcu104_base_auto_us_df_6_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_6/zcu104_base_auto_us_df_6_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s08_regslice_0/zcu104_base_s08_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/s08_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s08_regslice_0/zcu104_base_s08_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s08_regslice_0/zcu104_base_s08_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s08_regslice_0/zcu104_base_s08_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s08_regslice_0/zcu104_base_s08_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/s08_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_7/zcu104_base_auto_us_df_7_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_7/zcu104_base_auto_us_df_7_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s09_regslice_0/zcu104_base_s09_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/s09_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s09_regslice_0/zcu104_base_s09_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s09_regslice_0/zcu104_base_s09_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s09_regslice_0/zcu104_base_s09_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s09_regslice_0/zcu104_base_s09_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/s09_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_8/zcu104_base_auto_us_df_8_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_8/zcu104_base_auto_us_df_8_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s10_regslice_0/zcu104_base_s10_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/s10_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s10_regslice_0/zcu104_base_s10_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s10_regslice_0/zcu104_base_s10_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s10_regslice_0/zcu104_base_s10_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s10_regslice_0/zcu104_base_s10_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/s10_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_9/zcu104_base_auto_us_df_9_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_9/zcu104_base_auto_us_df_9_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s11_regslice_0/zcu104_base_s11_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/s11_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s11_regslice_0/zcu104_base_s11_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s11_regslice_0/zcu104_base_s11_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s11_regslice_0/zcu104_base_s11_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s11_regslice_0/zcu104_base_s11_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/s11_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_10/zcu104_base_auto_us_df_10_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_10/zcu104_base_auto_us_df_10_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s12_regslice_0/zcu104_base_s12_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s12_regslice_0/zcu104_base_s12_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s12_regslice_0/zcu104_base_s12_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s12_regslice_0/zcu104_base_s12_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s12_regslice_0/zcu104_base_s12_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_11/zcu104_base_auto_us_df_11_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_11/zcu104_base_auto_us_df_11_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s13_regslice_0/zcu104_base_s13_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/s13_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s13_regslice_0/zcu104_base_s13_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s13_regslice_0/zcu104_base_s13_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s13_regslice_0/zcu104_base_s13_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_s13_regslice_0/zcu104_base_s13_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/s13_regslice/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_12/zcu104_base_auto_us_df_12_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_auto_us_df_12/zcu104_base_auto_us_df_12_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_data_fifo_0/zcu104_base_m00_data_fifo_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_data_fifo_0/zcu104_base_m00_data_fifo_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_regslice_0/zcu104_base_m00_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_regslice_0/zcu104_base_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_regslice_0/zcu104_base_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_regslice_0/zcu104_base_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_m00_regslice_0/zcu104_base_m00_regslice_0_clocks.xdc] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 11020 ; free virtual = 21560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 517 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 145 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 260 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 107 instances

77 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 4961.828 ; gain = 2784.699 ; free physical = 11020 ; free virtual = 21560
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/output/_user_impl_clk.xdc]
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 63209
   registers : 60548
   brams     : 146
   dsps      : 150
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 11008 ; free virtual = 21549

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9b098064

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10745 ; free virtual = 21286

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 155 inverter(s) to 2749 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1196e7bf4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10862 ; free virtual = 21405
INFO: [Opt 31-389] Phase Retarget created 918 cells and removed 2025 cells
INFO: [Opt 31-1021] In phase Retarget, 378 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 43 inverter(s) to 49 load pin(s).
Phase 2 Constant propagation | Checksum: 10a9a2c0b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10867 ; free virtual = 21410
INFO: [Opt 31-389] Phase Constant propagation created 880 cells and removed 8672 cells
INFO: [Opt 31-1021] In phase Constant propagation, 404 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e6032fa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10844 ; free virtual = 21387
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4717 cells
INFO: [Opt 31-1021] In phase Sweep, 2131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: e6032fa6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10867 ; free virtual = 21414
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e6032fa6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10864 ; free virtual = 21411
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e6032fa6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10862 ; free virtual = 21409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 613 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             918  |            2025  |                                            378  |
|  Constant propagation         |             880  |            8672  |                                            404  |
|  Sweep                        |               0  |            4717  |                                           2131  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            613  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10866 ; free virtual = 21409
Ending Logic Optimization Task | Checksum: 302d119d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4961.828 ; gain = 0.000 ; free physical = 10866 ; free virtual = 21409

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 273 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 45 WE to EN ports
Number of BRAM Ports augmented: 119 newly gated: 51 Total Ports: 546
Ending PowerOpt Patch Enables Task | Checksum: 90d8e5e7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10638 ; free virtual = 21186
Ending Power Optimization Task | Checksum: 90d8e5e7

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 5589.324 ; gain = 627.496 ; free physical = 10784 ; free virtual = 21332

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 90d8e5e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10784 ; free virtual = 21332

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10784 ; free virtual = 21332
Ending Netlist Obfuscation Task | Checksum: 84ff0c59

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10784 ; free virtual = 21332
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:05 . Memory (MB): peak = 5589.324 ; gain = 627.496 ; free physical = 10784 ; free virtual = 21332
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_opt_post.tcl
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10582 ; free virtual = 21131
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 558166df

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10582 ; free virtual = 21131
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5589.324 ; gain = 0.000 ; free physical = 10581 ; free virtual = 21131

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19086fdb0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 5668.668 ; gain = 79.344 ; free physical = 9934 ; free virtual = 20620

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed03306b

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 5791.551 ; gain = 202.227 ; free physical = 9632 ; free virtual = 20320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed03306b

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 5791.551 ; gain = 202.227 ; free physical = 9631 ; free virtual = 20319
Phase 1 Placer Initialization | Checksum: 1ed03306b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 5791.551 ; gain = 202.227 ; free physical = 9616 ; free virtual = 20304

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 22614511c

Time (s): cpu = 00:03:27 ; elapsed = 00:01:26 . Memory (MB): peak = 5871.590 ; gain = 282.266 ; free physical = 9513 ; free virtual = 20204

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bf560e5e

Time (s): cpu = 00:03:29 ; elapsed = 00:01:28 . Memory (MB): peak = 5871.590 ; gain = 282.266 ; free physical = 9507 ; free virtual = 20198

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 12e4e2cd2

Time (s): cpu = 00:03:29 ; elapsed = 00:01:29 . Memory (MB): peak = 5871.590 ; gain = 282.266 ; free physical = 9503 ; free virtual = 20194

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 12e4e2cd2

Time (s): cpu = 00:03:31 ; elapsed = 00:01:30 . Memory (MB): peak = 5886.809 ; gain = 297.484 ; free physical = 9479 ; free virtual = 20170

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1dc247abe

Time (s): cpu = 00:03:32 ; elapsed = 00:01:31 . Memory (MB): peak = 5886.809 ; gain = 297.484 ; free physical = 9474 ; free virtual = 20165

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1e2687f98

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 5886.809 ; gain = 297.484 ; free physical = 9427 ; free virtual = 20118

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1e2687f98

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 5886.809 ; gain = 297.484 ; free physical = 9429 ; free virtual = 20120
Phase 2.1.1 Partition Driven Placement | Checksum: 1e2687f98

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 5886.809 ; gain = 297.484 ; free physical = 9474 ; free virtual = 20165
Phase 2.1 Floorplanning | Checksum: 1e2687f98

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 5886.809 ; gain = 297.484 ; free physical = 9474 ; free virtual = 20165

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
Skip LUT combine in SDX flow
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5949.820 ; gain = 0.000 ; free physical = 9406 ; free virtual = 20103

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1f670067a

Time (s): cpu = 00:06:31 ; elapsed = 00:02:48 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9396 ; free virtual = 20100
Phase 2.2 Global Placement Core | Checksum: 203151d1e

Time (s): cpu = 00:06:53 ; elapsed = 00:02:57 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9396 ; free virtual = 20093
Phase 2 Global Placement | Checksum: 203151d1e

Time (s): cpu = 00:06:54 ; elapsed = 00:02:57 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9467 ; free virtual = 20164

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21002a555

Time (s): cpu = 00:07:03 ; elapsed = 00:03:02 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9471 ; free virtual = 20168

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23b9a3c66

Time (s): cpu = 00:07:32 ; elapsed = 00:03:20 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9404 ; free virtual = 20107

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200e6f74d

Time (s): cpu = 00:07:35 ; elapsed = 00:03:23 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9413 ; free virtual = 20112

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22bb4e7fb

Time (s): cpu = 00:07:36 ; elapsed = 00:03:23 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9413 ; free virtual = 20113

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: 209f37d23

Time (s): cpu = 00:07:44 ; elapsed = 00:03:30 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9282 ; free virtual = 19983

Phase 3.5.2 Flow Legalize Slice Clusters
Phase 3.5.2 Flow Legalize Slice Clusters | Checksum: 1762ad066

Time (s): cpu = 00:07:47 ; elapsed = 00:03:32 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9279 ; free virtual = 19979

Phase 3.5.3 Slice Area Swap
Phase 3.5.3 Slice Area Swap | Checksum: 1f64b4a43

Time (s): cpu = 00:07:57 ; elapsed = 00:03:40 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9267 ; free virtual = 19968
Phase 3.5 Small Shape DP | Checksum: 1852aa417

Time (s): cpu = 00:08:26 ; elapsed = 00:03:50 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9274 ; free virtual = 19980

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1958f9814

Time (s): cpu = 00:08:31 ; elapsed = 00:03:56 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9281 ; free virtual = 19984

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14e013010

Time (s): cpu = 00:08:32 ; elapsed = 00:03:57 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9283 ; free virtual = 19985
Phase 3 Detail Placement | Checksum: 14e013010

Time (s): cpu = 00:08:33 ; elapsed = 00:03:58 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9284 ; free virtual = 19985

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fd412da8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.668 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1958aebe9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5949.820 ; gain = 0.000 ; free physical = 9276 ; free virtual = 19986
INFO: [Place 46-35] Processed net zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/ap_rst_n_inv, inserted BUFG to drive 4969 loads.
INFO: [Place 46-45] Replicated bufg driver zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/ap_rst_n_inv_reg_replica
INFO: [Place 46-35] Processed net zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sdiv_45ns_54ns_40_49_1_U368/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_U/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_u_0/ap_CS_fsm_reg[2], inserted BUFG to drive 4735 loads.
INFO: [Place 46-35] Processed net zcu104_base_i/pyr_down_accel_1/inst/ap_rst_n_inv, inserted BUFG to drive 4029 loads.
INFO: [Place 46-45] Replicated bufg driver zcu104_base_i/pyr_down_accel_1/inst/ap_rst_n_inv_reg_replica
INFO: [Place 46-35] Processed net zcu104_base_i/cornerTracker_1/inst/ap_rst_n_inv, inserted BUFG to drive 3968 loads.
INFO: [Place 46-45] Replicated bufg driver zcu104_base_i/cornerTracker_1/inst/ap_rst_n_inv_reg_replica
INFO: [Place 46-35] Processed net zcu104_base_i/cornerupdate_accel_1/inst/ap_rst_n_inv, inserted BUFG to drive 3669 loads.
INFO: [Place 46-45] Replicated bufg driver zcu104_base_i/cornerupdate_accel_1/inst/ap_rst_n_inv_reg_replica
INFO: [Place 46-35] Processed net zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66/buf_0_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ap_block_pp3_stage0_11001, inserted BUFG to drive 2453 loads.
INFO: [Place 46-35] Processed net zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_44/buf_0_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ap_block_pp3_stage0_11001, inserted BUFG to drive 2453 loads.
INFO: [Place 46-35] Processed net zcu104_base_i/proc_sys_reset_0/U0/interconnect_aresetn[0], inserted BUFG to drive 1065 loads.
INFO: [Place 46-45] Replicated bufg driver zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 8, Replicated BUFG Driver: 5, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d23d8df0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 5949.820 ; gain = 0.000 ; free physical = 9273 ; free virtual = 19976
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cdac1f45

Time (s): cpu = 00:10:03 ; elapsed = 00:04:27 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9281 ; free virtual = 19984
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.668. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1666a0321

Time (s): cpu = 00:10:04 ; elapsed = 00:04:28 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9280 ; free virtual = 19983
Phase 4.1 Post Commit Optimization | Checksum: 1666a0321

Time (s): cpu = 00:10:05 ; elapsed = 00:04:30 . Memory (MB): peak = 5949.820 ; gain = 360.496 ; free physical = 9275 ; free virtual = 19979

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1666a0321

Time (s): cpu = 00:10:08 ; elapsed = 00:04:31 . Memory (MB): peak = 6072.086 ; gain = 482.762 ; free physical = 9282 ; free virtual = 19985
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 6072.086 ; gain = 0.000 ; free physical = 9258 ; free virtual = 19962

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16cba3138

Time (s): cpu = 00:10:15 ; elapsed = 00:04:38 . Memory (MB): peak = 6072.086 ; gain = 482.762 ; free physical = 9265 ; free virtual = 19969

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6072.086 ; gain = 0.000 ; free physical = 9265 ; free virtual = 19969
Phase 4.4 Final Placement Cleanup | Checksum: f6df54f4

Time (s): cpu = 00:10:16 ; elapsed = 00:04:39 . Memory (MB): peak = 6072.086 ; gain = 482.762 ; free physical = 9265 ; free virtual = 19968
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f6df54f4

Time (s): cpu = 00:10:17 ; elapsed = 00:04:40 . Memory (MB): peak = 6072.086 ; gain = 482.762 ; free physical = 9264 ; free virtual = 19967
Ending Placer Task | Checksum: c7d9ec66

Time (s): cpu = 00:10:17 ; elapsed = 00:04:40 . Memory (MB): peak = 6072.086 ; gain = 482.762 ; free physical = 9264 ; free virtual = 19967
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:46 ; elapsed = 00:04:49 . Memory (MB): peak = 6072.086 ; gain = 482.762 ; free physical = 9535 ; free virtual = 20238
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_place_post.tcl
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:15 . Memory (MB): peak = 6072.086 ; gain = 0.000 ; free physical = 9407 ; free virtual = 20111
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b14dc215 ConstDB: 0 ShapeSum: 103bfc3a RouteDB: 6502e17

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 6072.086 ; gain = 0.000 ; free physical = 9175 ; free virtual = 19885
Phase 1 Build RT Design | Checksum: 145185a4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6088.094 ; gain = 16.008 ; free physical = 9061 ; free virtual = 19772
Post Restoration Checksum: NetGraph: cf0cc1f NumContArr: d618b873 Constraints: 315cfe06 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 114668298

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 6088.094 ; gain = 16.008 ; free physical = 9120 ; free virtual = 19831

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 114668298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 6088.094 ; gain = 16.008 ; free physical = 9039 ; free virtual = 19750

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 114668298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 6088.094 ; gain = 16.008 ; free physical = 9038 ; free virtual = 19750

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1cc8e0a48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 6088.094 ; gain = 16.008 ; free physical = 9011 ; free virtual = 19724

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 147caf9ad

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 6088.094 ; gain = 16.008 ; free physical = 8915 ; free virtual = 19629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.700  | TNS=0.000  | WHS=-0.455 | THS=-196.686|

Phase 2 Router Initialization | Checksum: 1601967ac

Time (s): cpu = 00:02:59 ; elapsed = 00:00:58 . Memory (MB): peak = 6271.234 ; gain = 199.148 ; free physical = 8875 ; free virtual = 19589

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.56272e-05 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 146609
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 123729
  Number of Partially Routed Nets     = 22880
  Number of Node Overlaps             = 6


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f44475fa

Time (s): cpu = 00:03:57 ; elapsed = 00:01:15 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8770 ; free virtual = 19493

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27150
 Number of Nodes with overlaps = 2393
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_11_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 27
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_31_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=-0.028 | THS=-1.080 |

Phase 4.1 Global Iteration 0 | Checksum: 1c6aa7953

Time (s): cpu = 00:10:03 ; elapsed = 00:04:08 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8503 ; free virtual = 19447

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 101817abc

Time (s): cpu = 00:10:36 ; elapsed = 00:04:29 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8485 ; free virtual = 19430

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c0aab375

Time (s): cpu = 00:10:48 ; elapsed = 00:04:39 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8493 ; free virtual = 19438
Phase 4 Rip-up And Reroute | Checksum: 1c0aab375

Time (s): cpu = 00:10:48 ; elapsed = 00:04:39 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8494 ; free virtual = 19439

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ee19f1a6

Time (s): cpu = 00:11:27 ; elapsed = 00:04:51 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8498 ; free virtual = 19443
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: ee19f1a6

Time (s): cpu = 00:11:27 ; elapsed = 00:04:51 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8513 ; free virtual = 19458

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ee19f1a6

Time (s): cpu = 00:11:27 ; elapsed = 00:04:51 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8512 ; free virtual = 19457
Phase 5 Delay and Skew Optimization | Checksum: ee19f1a6

Time (s): cpu = 00:11:28 ; elapsed = 00:04:52 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8512 ; free virtual = 19457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 161afcbe2

Time (s): cpu = 00:11:57 ; elapsed = 00:05:01 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8500 ; free virtual = 19445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c072dc63

Time (s): cpu = 00:11:58 ; elapsed = 00:05:01 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8499 ; free virtual = 19445
Phase 6 Post Hold Fix | Checksum: c072dc63

Time (s): cpu = 00:11:58 ; elapsed = 00:05:01 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8499 ; free virtual = 19444

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.97459 %
  Global Horizontal Routing Utilization  = 9.83017 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1318141e5

Time (s): cpu = 00:12:00 ; elapsed = 00:05:02 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8496 ; free virtual = 19442

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1318141e5

Time (s): cpu = 00:12:00 ; elapsed = 00:05:03 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8493 ; free virtual = 19438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1318141e5

Time (s): cpu = 00:12:08 ; elapsed = 00:05:11 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8472 ; free virtual = 19419

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1318141e5

Time (s): cpu = 00:12:09 ; elapsed = 00:05:12 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8486 ; free virtual = 19432
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:09 ; elapsed = 00:05:12 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8703 ; free virtual = 19649

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
172 Infos, 88 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:35 ; elapsed = 00:05:20 . Memory (MB): peak = 6512.234 ; gain = 440.148 ; free physical = 8703 ; free virtual = 19649
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_route_post.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 6520.238 ; gain = 0.000 ; free physical = 8052 ; free virtual = 19411
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/impl_1/zcu104_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 6520.238 ; gain = 8.004 ; free physical = 8432 ; free virtual = 19467
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zcu104_base_wrapper_timing_summary_routed.rpt -pb zcu104_base_wrapper_timing_summary_routed.pb -rpx zcu104_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Command: write_bitstream -force zcu104_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/buff0_reg input zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/buff0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/tmp_product input zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg input zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg input zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p input zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p input zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p input zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p input zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p__0 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2 input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p input zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/tmp_product output zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p output zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p output zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p output zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p output zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p__0 output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 output zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 output zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p output zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0 output zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p output zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0 output zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p output zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/buff0_reg multiplier stage zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/tmp_product multiplier stage zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0/mul_30s_13ns_43_3_1_U196/cornerTracker_mul_30s_13ns_43_3_1_Mul_DSP_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/cornerupdate_accel_1/inst/grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_25_U0/grp_Axi2Mat_1_fu_78/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/bound_reg_761_reg multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/bound_reg_761_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/AxiStream2MatStream_1_U0/mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_1_fu_56/addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/bound_reg_741_reg multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/bound_reg_741_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/Array2xfMat_32_3_1080_1920_1_U0/grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln708_1_reg_1705_reg multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln708_1_reg_1705_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln708_1_reg_1705_reg__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln708_1_reg_1705_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln_reg_1700_reg multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln_reg_1700_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln_reg_1700_reg__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/trunc_ln_reg_1700_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0/grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_262/grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_384_reg multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_384_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_384_reg__0 multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_384_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/xfMat2Array_32_3_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bound_reg_761_reg multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bound_reg_761_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_6_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bound_reg_761_reg multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bound_reg_761_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0 multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/Array2xfMat_32_0_1080_1920_1_U0/grp_Axi2Mat_fu_78/addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0 multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg__0 multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_8_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0 multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg__0 multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p multiplier stage zcu104_base_i/pyr_down_accel_1/inst/xfMat2Array_32_0_1080_1920_1_U0/grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 597 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 445 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 218 Warnings, 77 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zcu104_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
261 Infos, 306 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 6759.398 ; gain = 239.160 ; free physical = 8299 ; free virtual = 19361
source /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 15:32:26 2021...
