
///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 13:23:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 14:06:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 15:38:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 16:06:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 16:39:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:27:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:32:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:266)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:35:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:134)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:142)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:143)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:144)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:147)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:152)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:36:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:37:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:266)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:39:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:42:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 10:04:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 13:06:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:08:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:25:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:26:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:29:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:29:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:31:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] case statement does not cover all choices; 'others' clause is needed (VHDL-1037) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:304)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:32:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] case statement does not cover all choices; 'others' clause is needed (VHDL-1037) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:304)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:33:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 09:48:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 09:51:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:13:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:14:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:17:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:22:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:46:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:54:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:57:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:45:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:51:40
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:52:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:53:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:55:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:57:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:00:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:02:34
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:02:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:09:07
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'S1[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:565)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:27:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:23:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:28:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:48:59
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice '"01100"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:615)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:49:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:58:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 15:01:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 15:03:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:10:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:14:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:30:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'ERR' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:31:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'RES[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:563)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:32:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'RES[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:563)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:35:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'ARGM[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:817)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:36:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:43:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:46:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'argm'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:798)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:821)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:48:05
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:798)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:821)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:48:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:56:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'err0' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:478)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:808)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:56:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 10:01:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 10:10:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 10:23:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 11:42:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 11:56:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 12:03:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 14:56:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'type' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0010 VERI-ERROR] enumeration value 'i_slli' is already declared in type 'risc_v_instruction_set' (VHDL-1064) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] 'load_fp' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1010)
[EFX-0010 VERI-ERROR] 'custom_0' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1011)
[EFX-0010 VERI-ERROR] 'misc_mem' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1012)
[EFX-0010 VERI-ERROR] 'auipc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1013)
[EFX-0010 VERI-ERROR] 'op_imm_32' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1049)
[EFX-0010 VERI-ERROR] 'store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1050)
[EFX-0010 VERI-ERROR] 'store_fp' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1051)
[EFX-0010 VERI-ERROR] 'custom_1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1052)
[EFX-0010 VERI-ERROR] 'amo' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1053)
[EFX-0010 VERI-ERROR] 'op_32' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1054)
[EFX-0010 VERI-ERROR] 'madd' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1055)
[EFX-0010 VERI-ERROR] 'msub' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1056)
[EFX-0010 VERI-ERROR] 'nmsub' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1057)
[EFX-0010 VERI-ERROR] 'nmadd' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1058)
[EFX-0010 VERI-ERROR] 'op_fp' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1059)
[EFX-0010 VERI-ERROR] 'reserved_0' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1060)
[EFX-0010 VERI-ERROR] 'custom_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1061)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 14:58:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] enumeration value 'i_srli' is already declared in type 'risc_v_instruction_set' (VHDL-1064) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1071)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 14:59:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 15:56:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:21:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'i_srliw' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0010 VERI-ERROR] 'i_srliw' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:739)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1033)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:23:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice 'i_slli' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:714)
[EFX-0010 VERI-ERROR] choice 'i_srli' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:719)
[EFX-0010 VERI-ERROR] choice 'i_srai' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:724)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:24:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:27:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 08:50:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:18:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:27:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:40:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:58:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:21:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:35:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'to_signed' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:38:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'signed' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:40:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:41:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'natural' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:44:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:506)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:593)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:688)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:842)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:45:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:506)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:593)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:688)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:842)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:47:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:506)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:593)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:688)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:842)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:50:07
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:05:07
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'res'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:203)
[EFX-0010 VERI-ERROR] 0 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:500)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:06:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:500)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:07:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:08:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:17:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:27:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:34:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:39:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:43:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'res'; expected type 'unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:183)
[EFX-0010 VERI-ERROR] type error near 'res'; expected type 'unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:946)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:44:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:04:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 31 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:594)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:05:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:10:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:18:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:31:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "??" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:678)
[EFX-0010 VERI-ERROR] syntax error near '=>' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:678)
[EFX-0010 VERI-ERROR] 0 definitions of operator "??" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:693)
[EFX-0010 VERI-ERROR] syntax error near '=>' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:693)
[EFX-0010 VERI-ERROR] 0 definitions of operator "??" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:698)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:955)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:32:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:16:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:24:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:582)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:904)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:27:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:582)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:904)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:27:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:32:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:132)
[EFX-0010 VERI-ERROR] 'stage2_en' is already declared in this region (VHDL-1223) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0010 VERI-ERROR] 'stage3_en' is already declared in this region (VHDL-1223) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:841)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:33:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:172)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:173)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:174)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:176)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:177)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:179)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:181)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:182)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:183)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:33:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] use <= to assign to signal 'shift' (VHDL-1288) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:906)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:34:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:37:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:49:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'sra' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:904)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:50:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 14:03:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:39:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] 0 definitions of operator "=" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:454)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'stage_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'srage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:39:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "=" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:454)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'stage_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'srage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:40:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'stage_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'srage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:40:52
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] type error near 'stage_2'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'stage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:42:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:53:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:57:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:596)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:01:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:05:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:09:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:22:19
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 64 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:24:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:28:45
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '(' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:947)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:32:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:947)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:32:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:34:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:36:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:04:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '&' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:09:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 64 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:143)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:10:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 64 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:10:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 32 elements; expected 64 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:589)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:16:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 32 elements; expected 64 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:16:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:24:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:46:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:460)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:464)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:467)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:957)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:48:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:461)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:467)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:957)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:50:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:03:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:26:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'RES[0]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:887)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:901)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:29:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:36:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:43:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 11:10:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:521)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:998)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 11:11:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 11:44:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:16:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] type conversion expression type for 'std_logic_vector' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:18:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:20:11
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:26:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:26:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:28:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:29:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:32:11
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:907)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:907)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1010)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:33:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:34:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:38:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:42:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 13:20:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:21:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:28:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:831)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:29:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:36:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0010 VERI-ERROR] 'current_instruction_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0010 VERI-ERROR] 'current_instruction_3' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:191)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:193)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:194)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:195)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:207)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:210)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:37:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:425)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:427)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:836)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:38:24
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:425)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:427)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:836)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:38:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:52:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:640)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:641)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:643)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:644)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:668)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:54:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:56:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:57:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:59:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:01:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:05:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:05:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:09:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:124)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] 'stage_4_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0010 VERI-ERROR] 'u_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:10:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] type 'std_ulogic' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] type 'std_ulogic' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0010 VERI-ERROR] type 'std_ulogic' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:670)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:11:30
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:124)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] 'stage_4_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0010 VERI-ERROR] 'u_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:12:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:13:25
///////////////////////////////////

[EFX-0010 VERI-ERROR] 0 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] type error near 'load_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:637)
[EFX-0010 VERI-ERROR] type error near 'custom_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:638)
[EFX-0010 VERI-ERROR] type error near 'misc_mem'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:639)
[EFX-0010 VERI-ERROR] type error near 'auipc'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:640)
[EFX-0010 VERI-ERROR] type error near 'store'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:648)
[EFX-0010 VERI-ERROR] type error near 'store_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:649)
[EFX-0010 VERI-ERROR] type error near 'custom_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)
[EFX-0010 VERI-ERROR] type error near 'amo'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)
[EFX-0010 VERI-ERROR] type error near 'op_32'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:652)
[EFX-0010 VERI-ERROR] type error near 'madd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:653)
[EFX-0010 VERI-ERROR] type error near 'msub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)
[EFX-0010 VERI-ERROR] type error near 'nmsub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:655)
[EFX-0010 VERI-ERROR] type error near 'nmadd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:656)
[EFX-0010 VERI-ERROR] type error near 'op_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:657)
[EFX-0010 VERI-ERROR] type error near 'reserved_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)
[EFX-0010 VERI-ERROR] type error near 'custom_2'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)
[EFX-0010 VERI-ERROR] type error near 'branch'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)
[EFX-0010 VERI-ERROR] type error near 'reserved_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:661)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:14:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'load_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:637)
[EFX-0010 VERI-ERROR] type error near 'custom_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:638)
[EFX-0010 VERI-ERROR] type error near 'misc_mem'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:639)
[EFX-0010 VERI-ERROR] type error near 'auipc'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:640)
[EFX-0010 VERI-ERROR] type error near 'store'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:648)
[EFX-0010 VERI-ERROR] type error near 'store_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:649)
[EFX-0010 VERI-ERROR] type error near 'custom_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)
[EFX-0010 VERI-ERROR] type error near 'amo'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)
[EFX-0010 VERI-ERROR] type error near 'op_32'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:652)
[EFX-0010 VERI-ERROR] type error near 'madd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:653)
[EFX-0010 VERI-ERROR] type error near 'msub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)
[EFX-0010 VERI-ERROR] type error near 'nmsub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:655)
[EFX-0010 VERI-ERROR] type error near 'nmadd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:656)
[EFX-0010 VERI-ERROR] type error near 'op_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:657)
[EFX-0010 VERI-ERROR] type error near 'reserved_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)
[EFX-0010 VERI-ERROR] type error near 'custom_2'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)
[EFX-0010 VERI-ERROR] type error near 'branch'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)
[EFX-0010 VERI-ERROR] type error near 'reserved_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:661)
[EFX-0010 VERI-ERROR] type error near 'reserved_2'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:662)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:17:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:19:24
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:20:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:22:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:29:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'end' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:690)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:695)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:30:11
///////////////////////////////////

[EFX-0010 VERI-ERROR] choice '30' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:672)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:30:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:37:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:42:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:43:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:43:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:48:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:50:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:50:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:53:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:01:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:31:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:33:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:33:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:36:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:37:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:43:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:45:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:46:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:48:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:50:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:51:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:53:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 08:46:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 08:55:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ',' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] 'risc_v_instruction_set' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] 'risc_v_instruction_set' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0010 VERI-ERROR] 'risc_v_instruction_set' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:55)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:56)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:57)
[EFX-0010 VERI-ERROR] 'current_instruction_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0010 VERI-ERROR] 'current_instruction_3' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:129)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:131)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:132)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:133)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:134)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:00:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] missing full type definition for 'ram_mem' (VHDL-1432) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:01:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ',' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] missing full type definition for 'ram_mem' (VHDL-1432) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:01:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (SORT-1008) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (VHDL-1431) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:04:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (SORT-1008) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (VHDL-1431) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:06:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:09:01
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:607)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:612)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:09:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:607)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:612)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:10:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:14:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:18:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:613)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:18:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:21:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 09:55:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:03:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '00000001' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:59)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0010 VERI-ERROR] type conversion expression type for 'std_logic_vector' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:616)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:03:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:16:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] type 'risc_v_instruction_set' does not match with a string literal (VHDL-1276) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0010 VERI-ERROR] syntax error near ':' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:626)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:17:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ':' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:262)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:18:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:24:52
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 32 elements; expected 64 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:70)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:25:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:70)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:26:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:70)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:27:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:38:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'SYNC_RES' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0010 VERI-ERROR] type error near 'sync_res'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:116)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sync_res' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:38:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'SYNC_RES' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sync_res' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:287)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:652)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:39:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:48:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:57:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 11:01:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 11:30:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:21:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '^' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:569)
[EFX-0010 VERI-ERROR] syntax error near '|' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:584)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:675)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:31:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:34:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:55:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:19:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'function' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0010 VERI-ERROR] syntax error near 'then' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0010 VERI-ERROR] type error near 'verify'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0010 VERI-ERROR] formal 'a' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0010 VERI-ERROR] subprogram 'verify' does not have a body (VHDL-1255) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:676)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:21:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:23:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:36:45
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'indexed name' is not a type (VHDL-1238) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'signed_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:681)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:39:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:681)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:40:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] index value 11 is out of range 31 downto 20 (VHDL-1124) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:42:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:55:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'in' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] 'a' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0010 VERI-ERROR] 'a' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] type error near 'stage_2_reg'; expected type 'natural' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0010 VERI-ERROR] cannot convert type 'std_ulogic' to type 'signed' (VHDL-1029) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0010 VERI-ERROR] type error near 'stage_2_reg'; expected type 'natural' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] cannot convert type 'std_ulogic' to type 'signed' (VHDL-1029) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:686)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:56:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_j' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:686)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:57:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_j' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:686)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:57:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:03:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:10:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:14:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:20:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:31:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:01:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot access 'xi' from inside pure function 'sr1'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:680)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:23:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'shift_i' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:23:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:30:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 's2'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:537)
[EFX-0010 VERI-ERROR] type error near 's2'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:563)
[EFX-0010 VERI-ERROR] type error near 's2'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:568)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:664)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:31:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:49:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:339)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:341)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:343)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:51:45
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'x0'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0010 VERI-ERROR] type error near 'x1'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0010 VERI-ERROR] type error near 'x2'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] type error near 'x3'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0010 VERI-ERROR] type error near 'x4'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0010 VERI-ERROR] type error near 'x5'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0010 VERI-ERROR] type error near 'x6'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0010 VERI-ERROR] type error near 'x7'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:339)
[EFX-0010 VERI-ERROR] type error near 'x8'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0010 VERI-ERROR] type error near 'x9'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:341)
[EFX-0010 VERI-ERROR] type error near 'x10'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0010 VERI-ERROR] type error near 'x11'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:343)
[EFX-0010 VERI-ERROR] type error near 'x12'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0010 VERI-ERROR] type error near 'x13'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0010 VERI-ERROR] type error near 'x14'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0010 VERI-ERROR] type error near 'x15'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] type error near 'x16'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0010 VERI-ERROR] type error near 'x17'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0010 VERI-ERROR] type error near 'x18'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:52:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 09:34:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 09:45:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'RS1[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 09:46:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:20:26
///////////////////////////////////

[EFX-0010 VERI-ERROR] character ''0'' is not in type 'integer' (VHDL-1040) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sum_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:21:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'sum_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:21:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:22:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:34:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:41:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:45:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:50:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:56:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:07:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:11:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:20:01
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'sub_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0010 VERI-ERROR] 'i_sum' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:20:51
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'i_sum' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:21:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:26:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:39:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] type error near 'stage_2_reg(24 downto 20)'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] formal 'arg' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] indexed name prefix type 'integer' is not an array type (VHDL-1122) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] 'sr2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:40:00
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'sr2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:40:30
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:52:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ',' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0010 VERI-ERROR] 'shift_left_s1_s2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:112)
[EFX-0010 VERI-ERROR] cannot assign signal 'mem_oe' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:56:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'shift_r' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:550)
[EFX-0010 VERI-ERROR] 'shift_r' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:555)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:555)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:00:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'shift_right_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:656)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:01:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:07:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:53:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:59:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'sum_s1_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:513)
[EFX-0010 VERI-ERROR] 'sub_s1_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:518)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:00:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:57:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] mismatch on label; expected 'sum_arg1_arg2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:152)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:57:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:152)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:59:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:00:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'std_ulogic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:01:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:11:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:26:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:47:34
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'mem_oe' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:210)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:48:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'PC_WRITE' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:396)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:49:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:13:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:15:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:420)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:17:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:26:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:27:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:42:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:457)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:43:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:46:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'of' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0010 VERI-ERROR] 'risc_v_operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:43)
[EFX-0010 VERI-ERROR] type of aggregate cannot be determined without context ; 0 visible types match here (VHDL-1275) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0010 VERI-ERROR] indexed name prefix type 'ram_mem' is not an array type (VHDL-1122) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0010 VERI-ERROR] 'xi' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0010 VERI-ERROR] 'xii' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0010 VERI-ERROR] 'xii' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:317)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:428)
[EFX-0010 VERI-ERROR] 'xi' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:454)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:46:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 1000 elements; expected 512 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:47:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:54:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:56:24
///////////////////////////////////

[EFX-0010 VERI-ERROR] expression has 5 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:57:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:59:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:02:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:04:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:07:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:10:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:13:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:19:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:23:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:25:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:479)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:26:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:26:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:30:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'X"740A4661"' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:576)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:30:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:37:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:457)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:38:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:39:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:43:56
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:461)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0010 VERI-ERROR] syntax error near 'if' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:44:26
///////////////////////////////////

[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:477)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:44:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:45:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:55:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:24:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:34:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:41:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:45:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:57:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:02:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'o_add' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:560)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:12:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:22:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:27:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:518)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:560)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:28:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:29:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:31:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:35:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'load_op_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:556)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:35:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:16:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:20:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:23:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:28:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:30:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:50:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] type conversion of 'signed' expects one single argument (VHDL-1154) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:309)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0010 VERI-ERROR] syntax error near 'function' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0010 VERI-ERROR] type error near 'zero_extended_16'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0010 VERI-ERROR] formal 'a' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] cannot access 'sys_res' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] cannot assign signal 'sys_res' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t1' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t1' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t2' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t2' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t3' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t3' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t1' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t1' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t2' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t2' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t3' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:52:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] type conversion of 'signed' expects one single argument (VHDL-1154) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:309)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:611)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:53:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:309)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:611)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:54:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:56:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 12:00:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 12:37:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:12:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:16:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:18:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:23:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'data_format_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:557)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:595)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:25:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:26:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:28:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:36:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:42:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'mem_store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:555)
[EFX-0010 VERI-ERROR] 'mem_store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:571)
[EFX-0010 VERI-ERROR] 'mem_store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:590)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:43:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:05:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:07:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:14:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:28:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:31:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:37:47
///////////////////////////////////

