Anant Agarwal, Liewei Bao, John Brown, Bruce Edwards, Matt Mattina, Chyi-Chang Miao, Carl Ramey, and David Wentzlaff. 2007. Tile processor: Embedded multicore for networking and multimedia. In Hot Chips 19.
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 33--42.
Minseon Ahn , Eun Jung Kim, Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.399-408, December 04-08, 2010[doi>10.1109/MICRO.2010.10]
Nick Barrow-Williams , Christian Fensch , Simon Moore, A communication characterisation of Splash-2 and Parsec, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.86-97, October 04-06, 2009[doi>10.1109/IISWC.2009.5306792]
Abhishek Bhattacharjee , Margaret Martonosi, Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555792]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Jeffery A. Brown , Leo Porter , Dean M. Tullsen, Fast thread migration via cache working set prediction, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.193-204, February 12-16, 2011
Qiong Cai , José González , Ryan Rakvic , Grigorios Magklis , Pedro Chaparro , Antonio González, Meeting points: using thread criticality to adapt multicore hardware to parallel regions, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454149]
George Chrysos. 2012. Knights Corner, Intel's first many integrated core (MIC) architecture product. In Hot Chips 24.
Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , Bill Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, v.30 n.2, p.16-29, March 2010[doi>10.1109/MM.2010.31]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Aérgia: exploiting packet latency slack in on-chip networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815976]
Eiman Ebrahimi , Rustam Miftakhutdinov , Chris Fallin , Chang Joo Lee , José A. Joao , Onur Mutlu , Yale N. Patt, Parallel application memory scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155663]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Natalie D.  Enright Jerger , Li-Shiuan Peh , Mikko H. Lipasti, Circuit-Switched Coherence, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.193-202, April 07-10, 2008
Yuho Jin , Ruisheng Wang , Woojin Choi , Timothy Mark Pinkston, Thread criticality support in on-chip networks, Proceedings of the Third International Workshop on Network on Chip Architectures, December 04-04, 2010, Atlanta, Georgia[doi>10.1145/1921249.1921253]
José A. Joao , M. Aater Suleman , Onur Mutlu , Yale N. Patt, Bottleneck identification and scheduling in multithreaded applications, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2151001]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Jian Li , Jose F. Martinez , Michael C. Huang, The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.14, February 14-18, 2004[doi>10.1109/HPCA.2004.10018]
Chun Liu , Anand Sivasubramaniam , Mahmut Kandemir , Mary Jane Irwin, Exploiting Barriers to Optimize Power Consumption of CMPs, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers, p.5.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.211]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, and Tsutomu Yoshinaga. 2009. Prediction router: Yet another low latency on-chip router architecture. In Proceedings of the International Symposium on High-Performance Computer Architecture. 367--378.
Richard McDougall and Jim Mauro. 2006. Solaris Internals: Solaris 10 and OpenSolaris Kernel Architecture. Prentice Hall.
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Angeles Navarro , Rafael Asenjo , Siham Tabik , Calin Cascaval, Analytical Modeling of Pipeline Parallelism, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.281-290, September 12-16, 2009[doi>10.1109/PACT.2009.28]
Ivan Miro-Panades , Fabien Clermidy , Pascal Vivet , Alain Greiner, Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.139-148, April 07-10, 2008
Dongkook Park , Reetuparna Das , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Ravishankar Iyer , Chita R. Das, Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects, Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects, p.15-20, August 22-24, 2007[doi>10.1109/HOTI.2007.13]
Praveen Salihundam, Shailendra Jain, Tiju Jacob, Shasi Kumar, Vasantha Erraguntla, Yatin Hoskote, Sriram Vangal, Gregory Ruhl, and Nitin Borkar. 2011. A 2 Tb/s 6 x 4 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS. IEEE J. Solid-State Circuits 46, 4, 757--766.
Yong Ho Song , Timothy Mark Pinkston, A Progressive Approach to Handling Message-Dependent Deadlock in Parallel Computer Systems, IEEE Transactions on Parallel and Distributed Systems, v.14 n.3, p.259-275, March 2003[doi>10.1109/TPDS.2003.1189584]
M. Aater Suleman , Onur Mutlu , Moinuddin K. Qureshi , Yale N. Patt, Accelerating critical section execution with asymmetric multi-core architectures, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508274]
Pascal T. Wolkotte , Gerard J.  M. Smit , Gerard K. Rauwerda , Lodewijk T. Smit, An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.155.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.95]
