# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v" \
"../../../../MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v" \
"../../../../Laynernorm.srcs/sources_1/new/align_fifo.v" \
"../../../../Laynernorm.srcs/sources_1/new/process_mean_top.v" \
"../../../../Laynernorm.srcs/sim_1/new/process_mean_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
