
F405_FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011eac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  08012040  08012040  00013040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012844  08012844  000142c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012844  08012844  00013844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801284c  0801284c  000142c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801284c  0801284c  0001384c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012850  08012850  00013850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c8  20000000  08012854  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000142c8  2**0
                  CONTENTS
 10 .bss          00002830  200002c8  200002c8  000142c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002af8  20002af8  000142c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000142c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d0eb  00000000  00000000  000142f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004af0  00000000  00000000  000313e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001890  00000000  00000000  00035ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012c3  00000000  00000000  00037768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002493d  00000000  00000000  00038a2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fef9  00000000  00000000  0005d368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9c2e  00000000  00000000  0007d261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146e8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000791c  00000000  00000000  00146ed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0014e7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c8 	.word	0x200002c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012024 	.word	0x08012024

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002cc 	.word	0x200002cc
 80001cc:	08012024 	.word	0x08012024

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <Check_valid_Frame>:
//    uint8_t data[MAX_PAYLOAD];
//    uint8_t CRC_val;
//}__attribute__((packed)) CrsF_Frame;


bool Check_valid_Frame(CrsF_Frame *frame){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    if(frame->header != CRSF_HEADER){
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2bc8      	cmp	r3, #200	@ 0xc8
 8000f82:	d001      	beq.n	8000f88 <Check_valid_Frame+0x14>
//        CDC_Transmit_FS((uint8_t *)"Invalid header", 16);
        return false;
 8000f84:	2300      	movs	r3, #0
 8000f86:	e01d      	b.n	8000fc4 <Check_valid_Frame+0x50>
    }
    if(frame ->length <2 || frame ->length > (MAX_PAYLOAD+2)){
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	785b      	ldrb	r3, [r3, #1]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d903      	bls.n	8000f98 <Check_valid_Frame+0x24>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	785b      	ldrb	r3, [r3, #1]
 8000f94:	2b18      	cmp	r3, #24
 8000f96:	d901      	bls.n	8000f9c <Check_valid_Frame+0x28>
//        CDC_Transmit_FS((uint8_t *)"Invalid length", 14);
        return false;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e013      	b.n	8000fc4 <Check_valid_Frame+0x50>
    }
    uint8_t calCRC = getCRC8(&frame->type , (frame->length)-1);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	1c9a      	adds	r2, r3, #2
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	785b      	ldrb	r3, [r3, #1]
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4610      	mov	r0, r2
 8000fac:	f000 f97a 	bl	80012a4 <getCRC8>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
    if(calCRC != frame->CRC_val){
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	7e5b      	ldrb	r3, [r3, #25]
 8000fb8:	7bfa      	ldrb	r2, [r7, #15]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d001      	beq.n	8000fc2 <Check_valid_Frame+0x4e>
//        CDC_Transmit_FS((uint8_t *)"Invalid CRC", 12);
        return false;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e000      	b.n	8000fc4 <Check_valid_Frame+0x50>
    }
    return true;
 8000fc2:	2301      	movs	r3, #1
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <Payload_CRsF>:
    }
    frame->CRC_val = getCRC8(&frame->type, (frame->length)-1);
}

//X l payload vi 16 knh iu khin
void Payload_CRsF(uint8_t* data){
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
    CRsFChannel[0] = ((data[0]    | data[1] <<8)                     & 0x07FF);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b21a      	sxth	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	4b9a      	ldr	r3, [pc, #616]	@ (800125c <Payload_CRsF+0x290>)
 8000ff4:	801a      	strh	r2, [r3, #0]
    CRsFChannel[1] = ((data[1] >>3 | data[2] <<5)                     & 0x07FF);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	08db      	lsrs	r3, r3, #3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	b21a      	sxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3302      	adds	r3, #2
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b21b      	sxth	r3, r3
 800100a:	015b      	lsls	r3, r3, #5
 800100c:	b21b      	sxth	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b21b      	sxth	r3, r3
 8001012:	b29b      	uxth	r3, r3
 8001014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001018:	b29a      	uxth	r2, r3
 800101a:	4b90      	ldr	r3, [pc, #576]	@ (800125c <Payload_CRsF+0x290>)
 800101c:	805a      	strh	r2, [r3, #2]
    CRsFChannel[2] = ((data[2] >>6 | data[3] <<2 | data[4]<<10)      & 0x07FF);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3302      	adds	r3, #2
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	099b      	lsrs	r3, r3, #6
 8001026:	b2db      	uxtb	r3, r3
 8001028:	b21a      	sxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3303      	adds	r3, #3
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b21b      	sxth	r3, r3
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	b21b      	sxth	r3, r3
 8001036:	4313      	orrs	r3, r2
 8001038:	b21a      	sxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3304      	adds	r3, #4
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b21b      	sxth	r3, r3
 8001042:	029b      	lsls	r3, r3, #10
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
 800104c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b82      	ldr	r3, [pc, #520]	@ (800125c <Payload_CRsF+0x290>)
 8001054:	809a      	strh	r2, [r3, #4]
    CRsFChannel[3] = ((data[4] >>1 | data[5] <<7)                     & 0x07FF);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3304      	adds	r3, #4
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	085b      	lsrs	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	b21a      	sxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3305      	adds	r3, #5
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	b21b      	sxth	r3, r3
 800106a:	01db      	lsls	r3, r3, #7
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	b29b      	uxth	r3, r3
 8001074:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001078:	b29a      	uxth	r2, r3
 800107a:	4b78      	ldr	r3, [pc, #480]	@ (800125c <Payload_CRsF+0x290>)
 800107c:	80da      	strh	r2, [r3, #6]
    CRsFChannel[4] = ((data[5] >>4 | data[6] <<4)                     & 0x07FF);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3305      	adds	r3, #5
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	091b      	lsrs	r3, r3, #4
 8001086:	b2db      	uxtb	r3, r3
 8001088:	b21a      	sxth	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3306      	adds	r3, #6
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b21b      	sxth	r3, r3
 8001092:	011b      	lsls	r3, r3, #4
 8001094:	b21b      	sxth	r3, r3
 8001096:	4313      	orrs	r3, r2
 8001098:	b21b      	sxth	r3, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	4b6e      	ldr	r3, [pc, #440]	@ (800125c <Payload_CRsF+0x290>)
 80010a4:	811a      	strh	r2, [r3, #8]
    CRsFChannel[5] = ((data[6] >>7 | data[7] <<1 | data[8]<<9)       & 0x07FF);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3306      	adds	r3, #6
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	09db      	lsrs	r3, r3, #7
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3307      	adds	r3, #7
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21a      	sxth	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	3308      	adds	r3, #8
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	025b      	lsls	r3, r3, #9
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010d8:	b29a      	uxth	r2, r3
 80010da:	4b60      	ldr	r3, [pc, #384]	@ (800125c <Payload_CRsF+0x290>)
 80010dc:	815a      	strh	r2, [r3, #10]
    CRsFChannel[6] = ((data[8] >>2 | data[9] <<6)                    & 0x07FF);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3308      	adds	r3, #8
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	089b      	lsrs	r3, r3, #2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	b21a      	sxth	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	3309      	adds	r3, #9
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	019b      	lsls	r3, r3, #6
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001100:	b29a      	uxth	r2, r3
 8001102:	4b56      	ldr	r3, [pc, #344]	@ (800125c <Payload_CRsF+0x290>)
 8001104:	819a      	strh	r2, [r3, #12]
    CRsFChannel[7] = ((data[9] >>5 | data[10] <<3)                   & 0x07FF);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3309      	adds	r3, #9
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	095b      	lsrs	r3, r3, #5
 800110e:	b2db      	uxtb	r3, r3
 8001110:	b21a      	sxth	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	330a      	adds	r3, #10
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	b21b      	sxth	r3, r3
 800111a:	00db      	lsls	r3, r3, #3
 800111c:	b21b      	sxth	r3, r3
 800111e:	4313      	orrs	r3, r2
 8001120:	b21b      	sxth	r3, r3
 8001122:	b29b      	uxth	r3, r3
 8001124:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001128:	b29a      	uxth	r2, r3
 800112a:	4b4c      	ldr	r3, [pc, #304]	@ (800125c <Payload_CRsF+0x290>)
 800112c:	81da      	strh	r2, [r3, #14]
    CRsFChannel[8] = ((data[11]   | data[12] <<8)                    & 0x07FF);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	330b      	adds	r3, #11
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b21a      	sxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	330c      	adds	r3, #12
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b21b      	sxth	r3, r3
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	b21b      	sxth	r3, r3
 8001146:	b29b      	uxth	r3, r3
 8001148:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800114c:	b29a      	uxth	r2, r3
 800114e:	4b43      	ldr	r3, [pc, #268]	@ (800125c <Payload_CRsF+0x290>)
 8001150:	821a      	strh	r2, [r3, #16]
    CRsFChannel[9] = ((data[12] >>3 | data[13] <<5)                  & 0x07FF);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	330c      	adds	r3, #12
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	08db      	lsrs	r3, r3, #3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	b21a      	sxth	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	330d      	adds	r3, #13
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	b21b      	sxth	r3, r3
 8001166:	015b      	lsls	r3, r3, #5
 8001168:	b21b      	sxth	r3, r3
 800116a:	4313      	orrs	r3, r2
 800116c:	b21b      	sxth	r3, r3
 800116e:	b29b      	uxth	r3, r3
 8001170:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001174:	b29a      	uxth	r2, r3
 8001176:	4b39      	ldr	r3, [pc, #228]	@ (800125c <Payload_CRsF+0x290>)
 8001178:	825a      	strh	r2, [r3, #18]
    CRsFChannel[10] = ((data[13] >>6 | data[14] <<2 | data[15] <<10) & 0x07FF);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	330d      	adds	r3, #13
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	099b      	lsrs	r3, r3, #6
 8001182:	b2db      	uxtb	r3, r3
 8001184:	b21a      	sxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	330e      	adds	r3, #14
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b21b      	sxth	r3, r3
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	b21b      	sxth	r3, r3
 8001192:	4313      	orrs	r3, r2
 8001194:	b21a      	sxth	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	330f      	adds	r3, #15
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b21b      	sxth	r3, r3
 800119e:	029b      	lsls	r3, r3, #10
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	4b2b      	ldr	r3, [pc, #172]	@ (800125c <Payload_CRsF+0x290>)
 80011b0:	829a      	strh	r2, [r3, #20]
    CRsFChannel[11] = ((data[15] >>1 | data[16] <<7)                 & 0x07FF);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	330f      	adds	r3, #15
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	085b      	lsrs	r3, r3, #1
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	b21a      	sxth	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3310      	adds	r3, #16
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	01db      	lsls	r3, r3, #7
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	4b21      	ldr	r3, [pc, #132]	@ (800125c <Payload_CRsF+0x290>)
 80011d8:	82da      	strh	r2, [r3, #22]
    CRsFChannel[12] = ((data[16] >>4 | data[17] <<4)                 & 0x07FF);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3310      	adds	r3, #16
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	3311      	adds	r3, #17
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	011b      	lsls	r3, r3, #4
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	4b17      	ldr	r3, [pc, #92]	@ (800125c <Payload_CRsF+0x290>)
 8001200:	831a      	strh	r2, [r3, #24]
    CRsFChannel[13] = ((data[17] >>7 | data[18] <<1 | data[19] <<9)  & 0x07FF);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3311      	adds	r3, #17
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	09db      	lsrs	r3, r3, #7
 800120a:	b2db      	uxtb	r3, r3
 800120c:	b21a      	sxth	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3312      	adds	r3, #18
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	b21b      	sxth	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	b21a      	sxth	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3313      	adds	r3, #19
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b21b      	sxth	r3, r3
 8001226:	025b      	lsls	r3, r3, #9
 8001228:	b21b      	sxth	r3, r3
 800122a:	4313      	orrs	r3, r2
 800122c:	b21b      	sxth	r3, r3
 800122e:	b29b      	uxth	r3, r3
 8001230:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <Payload_CRsF+0x290>)
 8001238:	835a      	strh	r2, [r3, #26]
    CRsFChannel[14] = ((data[19] >>2 | data[20] <<6)                 & 0x07FF);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3313      	adds	r3, #19
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	089b      	lsrs	r3, r3, #2
 8001242:	b2db      	uxtb	r3, r3
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	3314      	adds	r3, #20
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b21b      	sxth	r3, r3
 800124e:	019b      	lsls	r3, r3, #6
 8001250:	b21b      	sxth	r3, r3
 8001252:	4313      	orrs	r3, r2
 8001254:	b21b      	sxth	r3, r3
 8001256:	b29b      	uxth	r3, r3
 8001258:	e002      	b.n	8001260 <Payload_CRsF+0x294>
 800125a:	bf00      	nop
 800125c:	200002e4 	.word	0x200002e4
 8001260:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001264:	b29a      	uxth	r2, r3
 8001266:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <Payload_CRsF+0x2d4>)
 8001268:	839a      	strh	r2, [r3, #28]
    CRsFChannel[15] = ((data[20] >>5 | data[21] <<3)                 & 0x07FF);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3314      	adds	r3, #20
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	095b      	lsrs	r3, r3, #5
 8001272:	b2db      	uxtb	r3, r3
 8001274:	b21a      	sxth	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3315      	adds	r3, #21
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b21b      	sxth	r3, r3
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	b21b      	sxth	r3, r3
 8001282:	4313      	orrs	r3, r2
 8001284:	b21b      	sxth	r3, r3
 8001286:	b29b      	uxth	r3, r3
 8001288:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800128c:	b29a      	uxth	r2, r3
 800128e:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <Payload_CRsF+0x2d4>)
 8001290:	83da      	strh	r2, [r3, #30]
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	200002e4 	.word	0x200002e4

080012a4 <getCRC8>:

//CRC8
 uint8_t getCRC8(uint8_t *buf, uint8_t size)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	70fb      	strb	r3, [r7, #3]
    uint8_t crc8 = 0x00;
 80012b0:	2300      	movs	r3, #0
 80012b2:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < size; i++)
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	e022      	b.n	8001300 <getCRC8+0x5c>
    {
        crc8 ^= buf[i];
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	4413      	add	r3, r2
 80012c0:	781a      	ldrb	r2, [r3, #0]
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	4053      	eors	r3, r2
 80012c6:	75fb      	strb	r3, [r7, #23]

        for (int j = 0; j < 8; j++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	e012      	b.n	80012f4 <getCRC8+0x50>
        {
            if (crc8 & 0x80)
 80012ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	da08      	bge.n	80012e8 <getCRC8+0x44>
            {
                crc8 <<= 1;
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	75fb      	strb	r3, [r7, #23]
                crc8 ^= CRSF_CRC_POLY;
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 80012e2:	43db      	mvns	r3, r3
 80012e4:	75fb      	strb	r3, [r7, #23]
 80012e6:	e002      	b.n	80012ee <getCRC8+0x4a>
            }
            else
            {
                crc8 <<= 1;
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	3301      	adds	r3, #1
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b07      	cmp	r3, #7
 80012f8:	dde9      	ble.n	80012ce <getCRC8+0x2a>
    for (int i = 0; i < size; i++)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	3301      	adds	r3, #1
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	dbd8      	blt.n	80012ba <getCRC8+0x16>
            }
        }
    }
    return crc8;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
}
 800130a:	4618      	mov	r0, r3
 800130c:	371c      	adds	r7, #28
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <Check_Status>:
//    Wait_CRC,
//}CRsF_Status;



bool Check_Status(uint8_t byte , CrsF_Frame* frame){
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	6039      	str	r1, [r7, #0]
 8001322:	71fb      	strb	r3, [r7, #7]
    switch(status){
 8001324:	4b3c      	ldr	r3, [pc, #240]	@ (8001418 <Check_Status+0x100>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b04      	cmp	r3, #4
 800132a:	d86f      	bhi.n	800140c <Check_Status+0xf4>
 800132c:	a201      	add	r2, pc, #4	@ (adr r2, 8001334 <Check_Status+0x1c>)
 800132e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001332:	bf00      	nop
 8001334:	08001349 	.word	0x08001349
 8001338:	08001363 	.word	0x08001363
 800133c:	08001391 	.word	0x08001391
 8001340:	080013b5 	.word	0x080013b5
 8001344:	080013e1 	.word	0x080013e1
        case Wait_Header:
            if(byte == CRSF_HEADER){
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	2bc8      	cmp	r3, #200	@ 0xc8
 800134c:	d15b      	bne.n	8001406 <Check_Status+0xee>
                frame_buff[0] = byte;
 800134e:	4a33      	ldr	r2, [pc, #204]	@ (800141c <Check_Status+0x104>)
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	7013      	strb	r3, [r2, #0]
                frame_index = 1;
 8001354:	4b32      	ldr	r3, [pc, #200]	@ (8001420 <Check_Status+0x108>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
                status = Wait_Length;
 800135a:	4b2f      	ldr	r3, [pc, #188]	@ (8001418 <Check_Status+0x100>)
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001360:	e051      	b.n	8001406 <Check_Status+0xee>

        case Wait_Length:
            if(byte >=2 && byte <= (MAX_PAYLOAD+2)){
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d90f      	bls.n	8001388 <Check_Status+0x70>
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2b18      	cmp	r3, #24
 800136c:	d80c      	bhi.n	8001388 <Check_Status+0x70>
                frame_buff[1] = byte;
 800136e:	4a2b      	ldr	r2, [pc, #172]	@ (800141c <Check_Status+0x104>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	7053      	strb	r3, [r2, #1]
                expected_length = byte;
 8001374:	4a2b      	ldr	r2, [pc, #172]	@ (8001424 <Check_Status+0x10c>)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	7013      	strb	r3, [r2, #0]
                frame_index = 2;
 800137a:	4b29      	ldr	r3, [pc, #164]	@ (8001420 <Check_Status+0x108>)
 800137c:	2202      	movs	r2, #2
 800137e:	701a      	strb	r2, [r3, #0]
                status = Wait_Type;
 8001380:	4b25      	ldr	r3, [pc, #148]	@ (8001418 <Check_Status+0x100>)
 8001382:	2202      	movs	r2, #2
 8001384:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_Header;
            }
            break;
 8001386:	e041      	b.n	800140c <Check_Status+0xf4>
                status = Wait_Header;
 8001388:	4b23      	ldr	r3, [pc, #140]	@ (8001418 <Check_Status+0x100>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
            break;
 800138e:	e03d      	b.n	800140c <Check_Status+0xf4>

        case Wait_Type:
            frame_buff[2] = byte;
 8001390:	4a22      	ldr	r2, [pc, #136]	@ (800141c <Check_Status+0x104>)
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	7093      	strb	r3, [r2, #2]
            frame_index = 3;
 8001396:	4b22      	ldr	r3, [pc, #136]	@ (8001420 <Check_Status+0x108>)
 8001398:	2203      	movs	r2, #3
 800139a:	701a      	strb	r2, [r3, #0]
            if(expected_length ==2){
 800139c:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <Check_Status+0x10c>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d103      	bne.n	80013ac <Check_Status+0x94>
                status = Wait_CRC;
 80013a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001418 <Check_Status+0x100>)
 80013a6:	2204      	movs	r2, #4
 80013a8:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_PayLoad;
            }
            break;
 80013aa:	e02f      	b.n	800140c <Check_Status+0xf4>
                status = Wait_PayLoad;
 80013ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001418 <Check_Status+0x100>)
 80013ae:	2203      	movs	r2, #3
 80013b0:	701a      	strb	r2, [r3, #0]
            break;
 80013b2:	e02b      	b.n	800140c <Check_Status+0xf4>

        case Wait_PayLoad:
            frame_buff[frame_index] = byte;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <Check_Status+0x108>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4619      	mov	r1, r3
 80013ba:	4a18      	ldr	r2, [pc, #96]	@ (800141c <Check_Status+0x104>)
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	5453      	strb	r3, [r2, r1]
            frame_index++;
 80013c0:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <Check_Status+0x108>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	3301      	adds	r3, #1
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <Check_Status+0x108>)
 80013ca:	701a      	strb	r2, [r3, #0]
            if(frame_index >= (expected_length + 1)){
 80013cc:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <Check_Status+0x10c>)
 80013ce:	781a      	ldrb	r2, [r3, #0]
 80013d0:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <Check_Status+0x108>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d218      	bcs.n	800140a <Check_Status+0xf2>
                status = Wait_CRC;
 80013d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <Check_Status+0x100>)
 80013da:	2204      	movs	r2, #4
 80013dc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013de:	e014      	b.n	800140a <Check_Status+0xf2>

        case Wait_CRC:
            frame_buff[frame_index] = byte;
 80013e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <Check_Status+0x108>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4a0d      	ldr	r2, [pc, #52]	@ (800141c <Check_Status+0x104>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	5453      	strb	r3, [r2, r1]
            memcpy(frame, frame_buff, (frame_index+1));
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <Check_Status+0x108>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	3301      	adds	r3, #1
 80013f2:	461a      	mov	r2, r3
 80013f4:	4909      	ldr	r1, [pc, #36]	@ (800141c <Check_Status+0x104>)
 80013f6:	6838      	ldr	r0, [r7, #0]
 80013f8:	f00d fdaf 	bl	800ef5a <memcpy>
            status = Wait_Header;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <Check_Status+0x100>)
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]
            return true;
 8001402:	2301      	movs	r3, #1
 8001404:	e003      	b.n	800140e <Check_Status+0xf6>
            break;
 8001406:	bf00      	nop
 8001408:	e000      	b.n	800140c <Check_Status+0xf4>
            break;
 800140a:	bf00      	nop
            break;
    }
    return false;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	2000032a 	.word	0x2000032a
 800141c:	2000032c 	.word	0x2000032c
 8001420:	20000346 	.word	0x20000346
 8001424:	20000347 	.word	0x20000347

08001428 <map_float>:
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001432:	edc7 0a04 	vstr	s1, [r7, #16]
 8001436:	ed87 1a03 	vstr	s2, [r7, #12]
 800143a:	edc7 1a02 	vstr	s3, [r7, #8]
 800143e:	ed87 2a01 	vstr	s4, [r7, #4]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001442:	ed97 7a05 	vldr	s14, [r7, #20]
 8001446:	edd7 7a04 	vldr	s15, [r7, #16]
 800144a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800144e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001452:	edd7 7a02 	vldr	s15, [r7, #8]
 8001456:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800145a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800145e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001462:	edd7 7a04 	vldr	s15, [r7, #16]
 8001466:	ee77 7a67 	vsub.f32	s15, s14, s15
 800146a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800146e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001472:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001476:	eeb0 0a67 	vmov.f32	s0, s15
 800147a:	371c      	adds	r7, #28
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <CRsF_Process>:
void CRsF_Process(CrsF_Frame*frame){
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
    if(frame == NULL){
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 80ad 	beq.w	80015ee <CRsF_Process+0x16a>
//        CDC_Transmit_FS((uint8_t*)"Frame NULL", 10);
        return;
    }

    if(!Check_valid_Frame(frame)){
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fd6d 	bl	8000f74 <Check_valid_Frame>
 800149a:	4603      	mov	r3, r0
 800149c:	f083 0301 	eor.w	r3, r3, #1
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f040 80a5 	bne.w	80015f2 <CRsF_Process+0x16e>
//        CDC_Transmit_FS((uint8_t*)"Frame Invalid", 12);
        return;
    }

    uint8_t total_length = frame->length + 2;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	785b      	ldrb	r3, [r3, #1]
 80014ac:	3302      	adds	r3, #2
 80014ae:	72fb      	strb	r3, [r7, #11]
    if(total_length > MAX_FRAME_SIZE){
 80014b0:	7afb      	ldrb	r3, [r7, #11]
 80014b2:	2b1a      	cmp	r3, #26
 80014b4:	f200 809f 	bhi.w	80015f6 <CRsF_Process+0x172>
//        CDC_Transmit_FS((uint8_t*)"Frame too long", 14);
        return;
    }

    Data_Frame[0] = frame->header;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	781a      	ldrb	r2, [r3, #0]
 80014bc:	4b50      	ldr	r3, [pc, #320]	@ (8001600 <CRsF_Process+0x17c>)
 80014be:	701a      	strb	r2, [r3, #0]
    Data_Frame[1] = frame->length;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	785a      	ldrb	r2, [r3, #1]
 80014c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001600 <CRsF_Process+0x17c>)
 80014c6:	705a      	strb	r2, [r3, #1]
    Data_Frame[2] = frame->type;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	789a      	ldrb	r2, [r3, #2]
 80014cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001600 <CRsF_Process+0x17c>)
 80014ce:	709a      	strb	r2, [r3, #2]
    uint8_t payload_length = frame->length - 2;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	785b      	ldrb	r3, [r3, #1]
 80014d4:	3b02      	subs	r3, #2
 80014d6:	72bb      	strb	r3, [r7, #10]
    for(int i = 0 ; i<payload_length ; i++){
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e00b      	b.n	80014f6 <CRsF_Process+0x72>
        Data_Frame[i+3] = frame->data[i];
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3303      	adds	r3, #3
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	440a      	add	r2, r1
 80014e8:	3203      	adds	r2, #3
 80014ea:	7811      	ldrb	r1, [r2, #0]
 80014ec:	4a44      	ldr	r2, [pc, #272]	@ (8001600 <CRsF_Process+0x17c>)
 80014ee:	54d1      	strb	r1, [r2, r3]
    for(int i = 0 ; i<payload_length ; i++){
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3301      	adds	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	7abb      	ldrb	r3, [r7, #10]
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	dbef      	blt.n	80014de <CRsF_Process+0x5a>
    }
    Data_Frame[3+payload_length] = frame->CRC_val;
 80014fe:	7abb      	ldrb	r3, [r7, #10]
 8001500:	3303      	adds	r3, #3
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	7e51      	ldrb	r1, [r2, #25]
 8001506:	4a3e      	ldr	r2, [pc, #248]	@ (8001600 <CRsF_Process+0x17c>)
 8001508:	54d1      	strb	r1, [r2, r3]

    if(frame->type == RC_Channel && payload_length >= 22){
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	789b      	ldrb	r3, [r3, #2]
 800150e:	2b16      	cmp	r3, #22
 8001510:	d107      	bne.n	8001522 <CRsF_Process+0x9e>
 8001512:	7abb      	ldrb	r3, [r7, #10]
 8001514:	2b15      	cmp	r3, #21
 8001516:	d904      	bls.n	8001522 <CRsF_Process+0x9e>
        Payload_CRsF(frame->data);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3303      	adds	r3, #3
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fd55 	bl	8000fcc <Payload_CRsF>
//			CRsFChannel[CH_ROLL],
//			CRsFChannel[CH_PITCH],
//			CRsFChannel[CH_YAW],
//			CRsFChannel[CH_ARM]);
//    CDC_Transmit_FS((uint8_t*)logbuf, strlen(logbuf));
    ScaledControllerOutput[CH_THROTTLE] = map_float(CRsFChannel[CH_THROTTLE], 183, 1811, 0, 1600);
 8001522:	4b38      	ldr	r3, [pc, #224]	@ (8001604 <CRsF_Process+0x180>)
 8001524:	885b      	ldrh	r3, [r3, #2]
 8001526:	ee07 3a90 	vmov	s15, r3
 800152a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800152e:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 8001608 <CRsF_Process+0x184>
 8001532:	eddf 1a36 	vldr	s3, [pc, #216]	@ 800160c <CRsF_Process+0x188>
 8001536:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001610 <CRsF_Process+0x18c>
 800153a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8001614 <CRsF_Process+0x190>
 800153e:	eeb0 0a67 	vmov.f32	s0, s15
 8001542:	f7ff ff71 	bl	8001428 <map_float>
 8001546:	eef0 7a40 	vmov.f32	s15, s0
 800154a:	4b33      	ldr	r3, [pc, #204]	@ (8001618 <CRsF_Process+0x194>)
 800154c:	edc3 7a01 	vstr	s15, [r3, #4]
    ScaledControllerOutput[CH_ROLL] = map_float(CRsFChannel[CH_ROLL], 175, 1805, 1000, 2000);
 8001550:	4b2c      	ldr	r3, [pc, #176]	@ (8001604 <CRsF_Process+0x180>)
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	ee07 3a90 	vmov	s15, r3
 8001558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800155c:	ed9f 2a2f 	vldr	s4, [pc, #188]	@ 800161c <CRsF_Process+0x198>
 8001560:	eddf 1a2f 	vldr	s3, [pc, #188]	@ 8001620 <CRsF_Process+0x19c>
 8001564:	ed9f 1a2f 	vldr	s2, [pc, #188]	@ 8001624 <CRsF_Process+0x1a0>
 8001568:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001628 <CRsF_Process+0x1a4>
 800156c:	eeb0 0a67 	vmov.f32	s0, s15
 8001570:	f7ff ff5a 	bl	8001428 <map_float>
 8001574:	eef0 7a40 	vmov.f32	s15, s0
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <CRsF_Process+0x194>)
 800157a:	edc3 7a00 	vstr	s15, [r3]
    ScaledControllerOutput[CH_PITCH] = map_float(CRsFChannel[CH_PITCH], 174, 1811, 1000, 2000);
 800157e:	4b21      	ldr	r3, [pc, #132]	@ (8001604 <CRsF_Process+0x180>)
 8001580:	889b      	ldrh	r3, [r3, #4]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158a:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 800161c <CRsF_Process+0x198>
 800158e:	eddf 1a24 	vldr	s3, [pc, #144]	@ 8001620 <CRsF_Process+0x19c>
 8001592:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8001610 <CRsF_Process+0x18c>
 8001596:	eddf 0a25 	vldr	s1, [pc, #148]	@ 800162c <CRsF_Process+0x1a8>
 800159a:	eeb0 0a67 	vmov.f32	s0, s15
 800159e:	f7ff ff43 	bl	8001428 <map_float>
 80015a2:	eef0 7a40 	vmov.f32	s15, s0
 80015a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001618 <CRsF_Process+0x194>)
 80015a8:	edc3 7a02 	vstr	s15, [r3, #8]
    ScaledControllerOutput[CH_YAW] = map_float(CRsFChannel[CH_YAW], 174, 1801, 1000, 2000);
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <CRsF_Process+0x180>)
 80015ae:	88db      	ldrh	r3, [r3, #6]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b8:	ed9f 2a18 	vldr	s4, [pc, #96]	@ 800161c <CRsF_Process+0x198>
 80015bc:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8001620 <CRsF_Process+0x19c>
 80015c0:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8001630 <CRsF_Process+0x1ac>
 80015c4:	eddf 0a19 	vldr	s1, [pc, #100]	@ 800162c <CRsF_Process+0x1a8>
 80015c8:	eeb0 0a67 	vmov.f32	s0, s15
 80015cc:	f7ff ff2c 	bl	8001428 <map_float>
 80015d0:	eef0 7a40 	vmov.f32	s15, s0
 80015d4:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <CRsF_Process+0x194>)
 80015d6:	edc3 7a03 	vstr	s15, [r3, #12]
    ScaledControllerOutput[CH_ARM] = CRsFChannel[CH_ARM];
 80015da:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <CRsF_Process+0x180>)
 80015dc:	891b      	ldrh	r3, [r3, #8]
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <CRsF_Process+0x194>)
 80015e8:	edc3 7a04 	vstr	s15, [r3, #16]
 80015ec:	e004      	b.n	80015f8 <CRsF_Process+0x174>
        return;
 80015ee:	bf00      	nop
 80015f0:	e002      	b.n	80015f8 <CRsF_Process+0x174>
        return;
 80015f2:	bf00      	nop
 80015f4:	e000      	b.n	80015f8 <CRsF_Process+0x174>
        return;
 80015f6:	bf00      	nop


}
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000310 	.word	0x20000310
 8001604:	200002e4 	.word	0x200002e4
 8001608:	44c80000 	.word	0x44c80000
 800160c:	00000000 	.word	0x00000000
 8001610:	44e26000 	.word	0x44e26000
 8001614:	43370000 	.word	0x43370000
 8001618:	2000087c 	.word	0x2000087c
 800161c:	44fa0000 	.word	0x44fa0000
 8001620:	447a0000 	.word	0x447a0000
 8001624:	44e1a000 	.word	0x44e1a000
 8001628:	432f0000 	.word	0x432f0000
 800162c:	432e0000 	.word	0x432e0000
 8001630:	44e12000 	.word	0x44e12000

08001634 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	4b2b      	ldr	r3, [pc, #172]	@ (80016ec <MX_DMA_Init+0xb8>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a2a      	ldr	r2, [pc, #168]	@ (80016ec <MX_DMA_Init+0xb8>)
 8001644:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b28      	ldr	r3, [pc, #160]	@ (80016ec <MX_DMA_Init+0xb8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	4b24      	ldr	r3, [pc, #144]	@ (80016ec <MX_DMA_Init+0xb8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a23      	ldr	r2, [pc, #140]	@ (80016ec <MX_DMA_Init+0xb8>)
 8001660:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b21      	ldr	r3, [pc, #132]	@ (80016ec <MX_DMA_Init+0xb8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2101      	movs	r1, #1
 8001676:	200b      	movs	r0, #11
 8001678:	f002 fe47 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800167c:	200b      	movs	r0, #11
 800167e:	f002 fe60 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 1, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2101      	movs	r1, #1
 8001686:	200d      	movs	r0, #13
 8001688:	f002 fe3f 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800168c:	200d      	movs	r0, #13
 800168e:	f002 fe58 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2101      	movs	r1, #1
 8001696:	200e      	movs	r0, #14
 8001698:	f002 fe37 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800169c:	200e      	movs	r0, #14
 800169e:	f002 fe50 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 1, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2101      	movs	r1, #1
 80016a6:	202f      	movs	r0, #47	@ 0x2f
 80016a8:	f002 fe2f 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80016ac:	202f      	movs	r0, #47	@ 0x2f
 80016ae:	f002 fe48 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2101      	movs	r1, #1
 80016b6:	2038      	movs	r0, #56	@ 0x38
 80016b8:	f002 fe27 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016bc:	2038      	movs	r0, #56	@ 0x38
 80016be:	f002 fe40 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2100      	movs	r1, #0
 80016c6:	2039      	movs	r0, #57	@ 0x39
 80016c8:	f002 fe1f 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80016cc:	2039      	movs	r0, #57	@ 0x39
 80016ce:	f002 fe38 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2101      	movs	r1, #1
 80016d6:	203b      	movs	r0, #59	@ 0x3b
 80016d8:	f002 fe17 	bl	800430a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80016dc:	203b      	movs	r0, #59	@ 0x3b
 80016de:	f002 fe30 	bl	8004342 <HAL_NVIC_EnableIRQ>

}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <Dshot_CalculateCRCandTelemtryBit>:
#include "dshot.h"



uint16_t Dshot_CalculateCRCandTelemtryBit(uint16_t value) {
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]
    value = value << 1;
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	80fb      	strh	r3, [r7, #6]
    return ((value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	091b      	lsrs	r3, r3, #4
 8001704:	b29a      	uxth	r2, r3
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	4053      	eors	r3, r2
 800170a:	b29a      	uxth	r2, r3
 800170c:	88fb      	ldrh	r3, [r7, #6]
 800170e:	0a1b      	lsrs	r3, r3, #8
 8001710:	b29b      	uxth	r3, r3
 8001712:	4053      	eors	r3, r2
 8001714:	b29b      	uxth	r3, r3
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	b29b      	uxth	r3, r3
}
 800171c:	4618      	mov	r0, r3
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <Dshot_GetDshotFrame>:

uint16_t Dshot_GetDshotFrame(uint16_t value) {
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	80fb      	strh	r3, [r7, #6]
    return ((value << 5) | Dshot_CalculateCRCandTelemtryBit(value));
 8001732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001736:	015b      	lsls	r3, r3, #5
 8001738:	b21c      	sxth	r4, r3
 800173a:	88fb      	ldrh	r3, [r7, #6]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ffd7 	bl	80016f0 <Dshot_CalculateCRCandTelemtryBit>
 8001742:	4603      	mov	r3, r0
 8001744:	b21b      	sxth	r3, r3
 8001746:	4323      	orrs	r3, r4
 8001748:	b21b      	sxth	r3, r3
 800174a:	b29b      	uxth	r3, r3
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	bd90      	pop	{r4, r7, pc}

08001754 <Dshot_DMABuffer_init>:

void Dshot_DMABuffer_init(uint32_t *MemoryBuffer){
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	e008      	b.n	8001774 <Dshot_DMABuffer_init+0x20>
		MemoryBuffer[i] = BIT_0_CCR_REG_VALUE;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	2269      	movs	r2, #105	@ 0x69
 800176c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	3301      	adds	r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2b0f      	cmp	r3, #15
 8001778:	ddf3      	ble.n	8001762 <Dshot_DMABuffer_init+0xe>
	}

}
 800177a:	bf00      	nop
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <Dshot_MemoryBuffer_init>:
void Dshot_MemoryBuffer_init(uint32_t *dmaBuffer){
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 8001790:	2310      	movs	r3, #16
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	e008      	b.n	80017a8 <Dshot_MemoryBuffer_init+0x20>
		dmaBuffer[i] = 0;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3301      	adds	r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2b1f      	cmp	r3, #31
 80017ac:	ddf3      	ble.n	8001796 <Dshot_MemoryBuffer_init+0xe>
	}

}
 80017ae:	bf00      	nop
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <Dshot_Calibrate>:
            (DshotFrame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
        DshotFrame >>= 1;
    }
}

void Dshot_Calibrate(uint32_t *mem_buffer) {
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80017c4:	2300      	movs	r3, #0
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	e008      	b.n	80017dc <Dshot_Calibrate+0x20>
        mem_buffer[i] = BIT_0_CCR_REG_VALUE;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	2269      	movs	r2, #105	@ 0x69
 80017d4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	3301      	adds	r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2b0f      	cmp	r3, #15
 80017e0:	ddf3      	ble.n	80017ca <Dshot_Calibrate+0xe>
    }
}
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <Dshot_PrepareFrame>:

void Dshot_PrepareFrame(uint16_t throttleValue, uint32_t *mem_buffer) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	80fb      	strh	r3, [r7, #6]
	throttleValue += 48; //v Dshot i t 48 -> 2047
 80017fc:	88fb      	ldrh	r3, [r7, #6]
 80017fe:	3330      	adds	r3, #48	@ 0x30
 8001800:	80fb      	strh	r3, [r7, #6]
    uint16_t frame = Dshot_GetDshotFrame(throttleValue);
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff ff8f 	bl	8001728 <Dshot_GetDshotFrame>
 800180a:	4603      	mov	r3, r0
 800180c:	81fb      	strh	r3, [r7, #14]

    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	e014      	b.n	800183e <Dshot_PrepareFrame+0x4e>
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
            (frame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
 8001814:	89fb      	ldrh	r3, [r7, #14]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <Dshot_PrepareFrame+0x32>
 800181e:	22d2      	movs	r2, #210	@ 0xd2
 8001820:	e000      	b.n	8001824 <Dshot_PrepareFrame+0x34>
 8001822:	2269      	movs	r2, #105	@ 0x69
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	f1c3 030f 	rsb	r3, r3, #15
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	6839      	ldr	r1, [r7, #0]
 800182e:	440b      	add	r3, r1
 8001830:	601a      	str	r2, [r3, #0]
        frame >>= 1;
 8001832:	89fb      	ldrh	r3, [r7, #14]
 8001834:	085b      	lsrs	r3, r3, #1
 8001836:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	3301      	adds	r3, #1
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2b0f      	cmp	r3, #15
 8001842:	dde7      	ble.n	8001814 <Dshot_PrepareFrame+0x24>
    }
}
 8001844:	bf00      	nop
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <IIR_Filter_1D_Init>:
#include "filter.h"

void IIR_Filter_1D_Init(IIR_Filter_1D *f, float alpha, float beta){
 800184e:	b480      	push	{r7}
 8001850:	b085      	sub	sp, #20
 8001852:	af00      	add	r7, sp, #0
 8001854:	60f8      	str	r0, [r7, #12]
 8001856:	ed87 0a02 	vstr	s0, [r7, #8]
 800185a:	edc7 0a01 	vstr	s1, [r7, #4]
    f->alpha = alpha;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	601a      	str	r2, [r3, #0]
    f->beta = beta;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	605a      	str	r2, [r3, #4]
    f->prev_input = 0.0f;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
    f->prev_output = 0.0f;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	609a      	str	r2, [r3, #8]
}
 800187a:	bf00      	nop
 800187c:	3714      	adds	r7, #20
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <IIR_Filter_1D_Update>:
float IIR_Filter_1D_Update(IIR_Filter_1D *f, float input){
 8001886:	b480      	push	{r7}
 8001888:	b085      	sub	sp, #20
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
 800188e:	ed87 0a00 	vstr	s0, [r7]
    float output = f->alpha * f->prev_output + f->beta * input + f->beta * f->prev_input;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	ed93 7a00 	vldr	s14, [r3]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	edd3 7a02 	vldr	s15, [r3, #8]
 800189e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	edd3 6a01 	vldr	s13, [r3, #4]
 80018a8:	edd7 7a00 	vldr	s15, [r7]
 80018ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	edd3 6a01 	vldr	s13, [r3, #4]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80018c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c8:	edc7 7a03 	vstr	s15, [r7, #12]
    f->prev_input = input;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	60da      	str	r2, [r3, #12]
    f->prev_output = output;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	609a      	str	r2, [r3, #8]
    return output;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	ee07 3a90 	vmov	s15, r3
}
 80018de:	eeb0 0a67 	vmov.f32	s0, s15
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <IIR_Filter_3D_Init>:
void IIR_Filter_3D_Init(IIR_Filter_3D *f, float alpha, float beta){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80018f8:	edc7 0a01 	vstr	s1, [r7, #4]
	IIR_Filter_1D_Init(&f->x, alpha, beta);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	edd7 0a01 	vldr	s1, [r7, #4]
 8001902:	ed97 0a02 	vldr	s0, [r7, #8]
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff ffa1 	bl	800184e <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->y, alpha, beta);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	3310      	adds	r3, #16
 8001910:	edd7 0a01 	vldr	s1, [r7, #4]
 8001914:	ed97 0a02 	vldr	s0, [r7, #8]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ff98 	bl	800184e <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->z, alpha, beta);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	3320      	adds	r3, #32
 8001922:	edd7 0a01 	vldr	s1, [r7, #4]
 8001926:	ed97 0a02 	vldr	s0, [r7, #8]
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff ff8f 	bl	800184e <IIR_Filter_1D_Init>
}
 8001930:	bf00      	nop
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <IIR_Filter_3D_Update>:
void IIR_Filter_3D_Update(IIR_Filter_3D *f, float x_in, float y_in, float z_in, float *x_out, float *y_out, float *z_out){
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
 800193e:	61f8      	str	r0, [r7, #28]
 8001940:	ed87 0a06 	vstr	s0, [r7, #24]
 8001944:	edc7 0a05 	vstr	s1, [r7, #20]
 8001948:	ed87 1a04 	vstr	s2, [r7, #16]
 800194c:	60f9      	str	r1, [r7, #12]
 800194e:	60ba      	str	r2, [r7, #8]
 8001950:	607b      	str	r3, [r7, #4]
    *x_out = IIR_Filter_1D_Update(&f->x, x_in);
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	ed97 0a06 	vldr	s0, [r7, #24]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff94 	bl	8001886 <IIR_Filter_1D_Update>
 800195e:	eef0 7a40 	vmov.f32	s15, s0
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	edc3 7a00 	vstr	s15, [r3]
    *y_out = IIR_Filter_1D_Update(&f->y, y_in);
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	3310      	adds	r3, #16
 800196c:	ed97 0a05 	vldr	s0, [r7, #20]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff88 	bl	8001886 <IIR_Filter_1D_Update>
 8001976:	eef0 7a40 	vmov.f32	s15, s0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	edc3 7a00 	vstr	s15, [r3]
    *z_out = IIR_Filter_1D_Update(&f->z, z_in);
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	3320      	adds	r3, #32
 8001984:	ed97 0a04 	vldr	s0, [r7, #16]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ff7c 	bl	8001886 <IIR_Filter_1D_Update>
 800198e:	eef0 7a40 	vmov.f32	s15, s0
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	edc3 7a00 	vstr	s15, [r3]
}
 8001998:	bf00      	nop
 800199a:	3720      	adds	r7, #32
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	@ 0x28
 80019a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	4b26      	ldr	r3, [pc, #152]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	4a25      	ldr	r2, [pc, #148]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c6:	4b23      	ldr	r3, [pc, #140]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a1e      	ldr	r2, [pc, #120]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a17      	ldr	r2, [pc, #92]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 80019f8:	f043 0302 	orr.w	r3, r3, #2
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	4a10      	ldr	r2, [pc, #64]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 8001a14:	f043 0304 	orr.w	r3, r3, #4
 8001a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <MX_GPIO_Init+0xb4>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	f003 0304 	and.w	r3, r3, #4
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a26:	2201      	movs	r2, #1
 8001a28:	2110      	movs	r1, #16
 8001a2a:	480b      	ldr	r0, [pc, #44]	@ (8001a58 <MX_GPIO_Init+0xb8>)
 8001a2c:	f003 fa42 	bl	8004eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a30:	2310      	movs	r3, #16
 8001a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a34:	2301      	movs	r3, #1
 8001a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	4619      	mov	r1, r3
 8001a46:	4804      	ldr	r0, [pc, #16]	@ (8001a58 <MX_GPIO_Init+0xb8>)
 8001a48:	f003 f898 	bl	8004b7c <HAL_GPIO_Init>

}
 8001a4c:	bf00      	nop
 8001a4e:	3728      	adds	r7, #40	@ 0x28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40020000 	.word	0x40020000

08001a5c <HAL_TIM_PeriodElapsedCallback>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

// Hm call back gi MPU mi 1ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a6c:	d10c      	bne.n	8001a88 <HAL_TIM_PeriodElapsedCallback+0x2c>
        if (mpu.state == 0) {
 8001a6e:	4b08      	ldr	r3, [pc, #32]	@ (8001a90 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a70:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d106      	bne.n	8001a88 <HAL_TIM_PeriodElapsedCallback+0x2c>
            mpu.state = 1; // request new transfer
 8001a7a:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            MPU6000_Start_DMA(&mpu);
 8001a82:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a84:	f000 ffd4 	bl	8002a30 <MPU6000_Start_DMA>
        }
    }
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	200004ac 	.word	0x200004ac

08001a94 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a09      	ldr	r2, [pc, #36]	@ (8001ac8 <HAL_SPI_TxRxCpltCallback+0x34>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d10c      	bne.n	8001ac0 <HAL_SPI_TxRxCpltCallback+0x2c>
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2110      	movs	r1, #16
 8001aaa:	4808      	ldr	r0, [pc, #32]	@ (8001acc <HAL_SPI_TxRxCpltCallback+0x38>)
 8001aac:	f003 fa02 	bl	8004eb4 <HAL_GPIO_WritePin>
        mpu.state = 2; // DMA finished
 8001ab0:	4b07      	ldr	r3, [pc, #28]	@ (8001ad0 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        mpu.spi_transfer_done = true;
 8001ab8:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    }
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40013000 	.word	0x40013000
 8001acc:	40020000 	.word	0x40020000
 8001ad0:	200004ac 	.word	0x200004ac

08001ad4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

//Hm call back gi DSHOT cho ng c
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8001ad4:	b4b0      	push	{r4, r5, r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8001b90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xbc>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d125      	bne.n	8001b32 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x5e>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	7f1b      	ldrb	r3, [r3, #28]
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	d10e      	bne.n	8001b0c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
        {
            memcpy(DShot_DMABufferMotor2, DShot_MemoryBufferMotor2,
 8001aee:	4a29      	ldr	r2, [pc, #164]	@ (8001b94 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc0>)
 8001af0:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc4>)
 8001af2:	4614      	mov	r4, r2
 8001af4:	461d      	mov	r5, r3
 8001af6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001afa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001afc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001afe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b02:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
                   MEM_BUFFER_LENGTH * sizeof(DShot_DMABufferMotor4[0]));
        }
    }
}
 8001b0a:	e03c      	b.n	8001b86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	7f1b      	ldrb	r3, [r3, #28]
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d138      	bne.n	8001b86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor3, DShot_MemoryBufferMotor3,
 8001b14:	4a21      	ldr	r2, [pc, #132]	@ (8001b9c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>)
 8001b16:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xcc>)
 8001b18:	4614      	mov	r4, r2
 8001b1a:	461d      	mov	r5, r3
 8001b1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b28:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001b30:	e029      	b.n	8001b86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
    else if (htim->Instance == TIM3){
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd0>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d124      	bne.n	8001b86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	7f1b      	ldrb	r3, [r3, #28]
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d10e      	bne.n	8001b62 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8e>
            memcpy(DShot_DMABufferMotor1, DShot_MemoryBufferMotor1,
 8001b44:	4a18      	ldr	r2, [pc, #96]	@ (8001ba8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd4>)
 8001b46:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>)
 8001b48:	4614      	mov	r4, r2
 8001b4a:	461d      	mov	r5, r3
 8001b4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001b60:	e011      	b.n	8001b86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	7f1b      	ldrb	r3, [r3, #28]
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	d10d      	bne.n	8001b86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
 8001b6a:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xdc>)
 8001b6c:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>)
 8001b6e:	4614      	mov	r4, r2
 8001b70:	461d      	mov	r5, r3
 8001b72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b7e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bcb0      	pop	{r4, r5, r7}
 8001b8e:	4770      	bx	lr
 8001b90:	40000c00 	.word	0x40000c00
 8001b94:	20000640 	.word	0x20000640
 8001b98:	20000600 	.word	0x20000600
 8001b9c:	20000700 	.word	0x20000700
 8001ba0:	200006c0 	.word	0x200006c0
 8001ba4:	40000400 	.word	0x40000400
 8001ba8:	20000580 	.word	0x20000580
 8001bac:	20000540 	.word	0x20000540
 8001bb0:	200007c0 	.word	0x200007c0
 8001bb4:	20000780 	.word	0x20000780

08001bb8 <constrain>:

static inline float constrain(float value, float min_val, float max_val)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	ed87 0a03 	vstr	s0, [r7, #12]
 8001bc2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001bc6:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min_val) return min_val;
 8001bca:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bce:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bda:	d501      	bpl.n	8001be0 <constrain+0x28>
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	e00b      	b.n	8001bf8 <constrain+0x40>
    else if (value > max_val) return max_val;
 8001be0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001be4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001be8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	dd01      	ble.n	8001bf6 <constrain+0x3e>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	e000      	b.n	8001bf8 <constrain+0x40>
    else return value;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
}
 8001bf8:	ee07 3a90 	vmov	s15, r3
 8001bfc:	eeb0 0a67 	vmov.f32	s0, s15
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <init_PIDs>:
float get_roll(float Ax, float Az) {
    return atan2f(-Ax, Az) * 180.0f / M_PI;
}

void init_PIDs(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
//    PID_Init(&pid_roll,  1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_pitch, 1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_yaw,   2.0f, 0.0f, 0.10f, 400.0f, 100.0f);
	PID_Init(&PID_Controller_Pitch.inner_loop, PID_KP_PITCH_INNER, PID_KI_PITCH_INNER, PID_KD_PITCH_INNER, 200.0f, 100.0f);
 8001c10:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 8001cb0 <init_PIDs+0xa4>
 8001c14:	eddf 1a27 	vldr	s3, [pc, #156]	@ 8001cb4 <init_PIDs+0xa8>
 8001c18:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8001cb8 <init_PIDs+0xac>
 8001c1c:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001cbc <init_PIDs+0xb0>
 8001c20:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8001cc0 <init_PIDs+0xb4>
 8001c24:	4827      	ldr	r0, [pc, #156]	@ (8001cc4 <init_PIDs+0xb8>)
 8001c26:	f001 f90c 	bl	8002e42 <PID_Init>
	PID_Init(&PID_Controller_Roll.inner_loop, PID_KP_ROLL_INNER, PID_KI_ROLL_INNER, PID_KD_ROLL_INNER, 200.0f, 100.0f);
 8001c2a:	ed9f 2a21 	vldr	s4, [pc, #132]	@ 8001cb0 <init_PIDs+0xa4>
 8001c2e:	eddf 1a21 	vldr	s3, [pc, #132]	@ 8001cb4 <init_PIDs+0xa8>
 8001c32:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 8001cb8 <init_PIDs+0xac>
 8001c36:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8001cbc <init_PIDs+0xb0>
 8001c3a:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8001cc0 <init_PIDs+0xb4>
 8001c3e:	4822      	ldr	r0, [pc, #136]	@ (8001cc8 <init_PIDs+0xbc>)
 8001c40:	f001 f8ff 	bl	8002e42 <PID_Init>
	PID_Init(&PID_Controller_Yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW, 400.0f, 100.0f);
 8001c44:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 8001cb0 <init_PIDs+0xa4>
 8001c48:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8001ccc <init_PIDs+0xc0>
 8001c4c:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 8001cd0 <init_PIDs+0xc4>
 8001c50:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8001cd0 <init_PIDs+0xc4>
 8001c54:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8001c58:	481e      	ldr	r0, [pc, #120]	@ (8001cd4 <init_PIDs+0xc8>)
 8001c5a:	f001 f8f2 	bl	8002e42 <PID_Init>

	PID_Init(&PID_Controller_Pitch.outer_loop, PID_KP_PITCH_OUTER, PID_KI_PITCH_OUTER, PID_KD_PITCH_OUTER, 200.0f, 50.0f);
 8001c5e:	ed9f 2a1e 	vldr	s4, [pc, #120]	@ 8001cd8 <init_PIDs+0xcc>
 8001c62:	eddf 1a14 	vldr	s3, [pc, #80]	@ 8001cb4 <init_PIDs+0xa8>
 8001c66:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8001cd0 <init_PIDs+0xc4>
 8001c6a:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8001cd0 <init_PIDs+0xc4>
 8001c6e:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8001c72:	481a      	ldr	r0, [pc, #104]	@ (8001cdc <init_PIDs+0xd0>)
 8001c74:	f001 f8e5 	bl	8002e42 <PID_Init>
	PID_Init(&PID_Controller_Roll.outer_loop, PID_KP_ROLL_OUTER, PID_KI_ROLL_OUTER, PID_KD_ROLL_OUTER, 200.0f, 50.0f);
 8001c78:	ed9f 2a17 	vldr	s4, [pc, #92]	@ 8001cd8 <init_PIDs+0xcc>
 8001c7c:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 8001cb4 <init_PIDs+0xa8>
 8001c80:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8001cd0 <init_PIDs+0xc4>
 8001c84:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8001cd0 <init_PIDs+0xc4>
 8001c88:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8001c8c:	4814      	ldr	r0, [pc, #80]	@ (8001ce0 <init_PIDs+0xd4>)
 8001c8e:	f001 f8d8 	bl	8002e42 <PID_Init>
	PID_Init(&PID_Controller_Yaw_Rate, PID_KP_YAW_RATE, PID_KI_YAW_RATE, PID_KD_YAW_RATE, 200.0f, 50.0f);
 8001c92:	ed9f 2a11 	vldr	s4, [pc, #68]	@ 8001cd8 <init_PIDs+0xcc>
 8001c96:	eddf 1a07 	vldr	s3, [pc, #28]	@ 8001cb4 <init_PIDs+0xa8>
 8001c9a:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 8001cd0 <init_PIDs+0xc4>
 8001c9e:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8001cd0 <init_PIDs+0xc4>
 8001ca2:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8001ca6:	480f      	ldr	r0, [pc, #60]	@ (8001ce4 <init_PIDs+0xd8>)
 8001ca8:	f001 f8cb 	bl	8002e42 <PID_Init>

}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	42c80000 	.word	0x42c80000
 8001cb4:	43480000 	.word	0x43480000
 8001cb8:	3ba3d70a 	.word	0x3ba3d70a
 8001cbc:	3e4ccccd 	.word	0x3e4ccccd
 8001cc0:	3f4ccccd 	.word	0x3f4ccccd
 8001cc4:	20000410 	.word	0x20000410
 8001cc8:	200003a8 	.word	0x200003a8
 8001ccc:	43c80000 	.word	0x43c80000
 8001cd0:	00000000 	.word	0x00000000
 8001cd4:	20000444 	.word	0x20000444
 8001cd8:	42480000 	.word	0x42480000
 8001cdc:	200003dc 	.word	0x200003dc
 8001ce0:	20000374 	.word	0x20000374
 8001ce4:	20000478 	.word	0x20000478

08001ce8 <CRSF_IdleHandler>:

void CRSF_IdleHandler(void) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
    uint16_t dma_remaining = __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);
 8001cee:	4b2d      	ldr	r3, [pc, #180]	@ (8001da4 <CRSF_IdleHandler+0xbc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	813b      	strh	r3, [r7, #8]
    uint16_t new_pos = CRSF_DMA_BUF_SIZE - dma_remaining;
 8001cf6:	893b      	ldrh	r3, [r7, #8]
 8001cf8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001cfc:	80fb      	strh	r3, [r7, #6]

    if(new_pos >= old_pos) {
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001da8 <CRSF_IdleHandler+0xc0>)
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	88fa      	ldrh	r2, [r7, #6]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d318      	bcc.n	8001d3a <CRSF_IdleHandler+0x52>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8001d08:	4b27      	ldr	r3, [pc, #156]	@ (8001da8 <CRSF_IdleHandler+0xc0>)
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	81fb      	strh	r3, [r7, #14]
 8001d0e:	e00f      	b.n	8001d30 <CRSF_IdleHandler+0x48>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8001d10:	89fb      	ldrh	r3, [r7, #14]
 8001d12:	4a26      	ldr	r2, [pc, #152]	@ (8001dac <CRSF_IdleHandler+0xc4>)
 8001d14:	5cd3      	ldrb	r3, [r2, r3]
 8001d16:	4926      	ldr	r1, [pc, #152]	@ (8001db0 <CRSF_IdleHandler+0xc8>)
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fafd 	bl	8001318 <Check_Status>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d002      	beq.n	8001d2a <CRSF_IdleHandler+0x42>
                CRsF_Process(&receive_frame);
 8001d24:	4822      	ldr	r0, [pc, #136]	@ (8001db0 <CRSF_IdleHandler+0xc8>)
 8001d26:	f7ff fbad 	bl	8001484 <CRsF_Process>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8001d2a:	89fb      	ldrh	r3, [r7, #14]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	81fb      	strh	r3, [r7, #14]
 8001d30:	89fa      	ldrh	r2, [r7, #14]
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d3eb      	bcc.n	8001d10 <CRSF_IdleHandler+0x28>
 8001d38:	e02d      	b.n	8001d96 <CRSF_IdleHandler+0xae>
            }
        }
    } else {
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <CRSF_IdleHandler+0xc0>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	81bb      	strh	r3, [r7, #12]
 8001d40:	e00f      	b.n	8001d62 <CRSF_IdleHandler+0x7a>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8001d42:	89bb      	ldrh	r3, [r7, #12]
 8001d44:	4a19      	ldr	r2, [pc, #100]	@ (8001dac <CRSF_IdleHandler+0xc4>)
 8001d46:	5cd3      	ldrb	r3, [r2, r3]
 8001d48:	4919      	ldr	r1, [pc, #100]	@ (8001db0 <CRSF_IdleHandler+0xc8>)
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fae4 	bl	8001318 <Check_Status>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d002      	beq.n	8001d5c <CRSF_IdleHandler+0x74>
                CRsF_Process(&receive_frame);
 8001d56:	4816      	ldr	r0, [pc, #88]	@ (8001db0 <CRSF_IdleHandler+0xc8>)
 8001d58:	f7ff fb94 	bl	8001484 <CRsF_Process>
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8001d5c:	89bb      	ldrh	r3, [r7, #12]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	81bb      	strh	r3, [r7, #12]
 8001d62:	89bb      	ldrh	r3, [r7, #12]
 8001d64:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d66:	d9ec      	bls.n	8001d42 <CRSF_IdleHandler+0x5a>
            }
        }
        for(uint16_t i = 0; i < new_pos; i++) {
 8001d68:	2300      	movs	r3, #0
 8001d6a:	817b      	strh	r3, [r7, #10]
 8001d6c:	e00f      	b.n	8001d8e <CRSF_IdleHandler+0xa6>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8001d6e:	897b      	ldrh	r3, [r7, #10]
 8001d70:	4a0e      	ldr	r2, [pc, #56]	@ (8001dac <CRSF_IdleHandler+0xc4>)
 8001d72:	5cd3      	ldrb	r3, [r2, r3]
 8001d74:	490e      	ldr	r1, [pc, #56]	@ (8001db0 <CRSF_IdleHandler+0xc8>)
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff face 	bl	8001318 <Check_Status>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d002      	beq.n	8001d88 <CRSF_IdleHandler+0xa0>
                CRsF_Process(&receive_frame);
 8001d82:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <CRSF_IdleHandler+0xc8>)
 8001d84:	f7ff fb7e 	bl	8001484 <CRsF_Process>
        for(uint16_t i = 0; i < new_pos; i++) {
 8001d88:	897b      	ldrh	r3, [r7, #10]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	817b      	strh	r3, [r7, #10]
 8001d8e:	897a      	ldrh	r2, [r7, #10]
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d3eb      	bcc.n	8001d6e <CRSF_IdleHandler+0x86>
            }
        }
    }

    old_pos = new_pos;
 8001d96:	4a04      	ldr	r2, [pc, #16]	@ (8001da8 <CRSF_IdleHandler+0xc0>)
 8001d98:	88fb      	ldrh	r3, [r7, #6]
 8001d9a:	8013      	strh	r3, [r2, #0]
}
 8001d9c:	bf00      	nop
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000d64 	.word	0x20000d64
 8001da8:	20000910 	.word	0x20000910
 8001dac:	20000890 	.word	0x20000890
 8001db0:	20000860 	.word	0x20000860
 8001db4:	00000000 	.word	0x00000000

08001db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dbc:	ed2d 8b02 	vpush	{d8}
 8001dc0:	b090      	sub	sp, #64	@ 0x40
 8001dc2:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dc4:	f002 f930 	bl	8004028 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dc8:	f000 fd22 	bl	8002810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dcc:	f7ff fde8 	bl	80019a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dd0:	f7ff fc30 	bl	8001634 <MX_DMA_Init>
  MX_SPI1_Init();
 8001dd4:	f001 fa96 	bl	8003304 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001dd8:	f001 fd34 	bl	8003844 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001ddc:	f001 fd7e 	bl	80038dc <MX_TIM3_Init>
  MX_TIM5_Init();
 8001de0:	f001 fe00 	bl	80039e4 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8001de4:	f002 f846 	bl	8003e74 <MX_USART6_UART_Init>
  MX_USB_DEVICE_Init();
 8001de8:	f00b fda0 	bl	800d92c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  //IIR_Filter_3D_Init(&acc_filtered, IIR_ACC_ALPHA, IIR_ACC_BETA);
  IIR_Filter_3D_Init(&gyro_filtered, IIR_GYR_ALPHA, IIR_GYR_BETA);
 8001dec:	eddf 0a50 	vldr	s1, [pc, #320]	@ 8001f30 <main+0x178>
 8001df0:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 8001f34 <main+0x17c>
 8001df4:	4850      	ldr	r0, [pc, #320]	@ (8001f38 <main+0x180>)
 8001df6:	f7ff fd79 	bl	80018ec <IIR_Filter_3D_Init>
  MPU6000_Init(&mpu, &hspi1);
 8001dfa:	4950      	ldr	r1, [pc, #320]	@ (8001f3c <main+0x184>)
 8001dfc:	4850      	ldr	r0, [pc, #320]	@ (8001f40 <main+0x188>)
 8001dfe:	f000 fdcb 	bl	8002998 <MPU6000_Init>

  mpu.state=0;
 8001e02:	4b4f      	ldr	r3, [pc, #316]	@ (8001f40 <main+0x188>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
  for(int i=0;i<=14;i++) mpu.tx_buffer[i]=0xFF;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
 8001e0e:	e008      	b.n	8001e22 <main+0x6a>
 8001e10:	4a4b      	ldr	r2, [pc, #300]	@ (8001f40 <main+0x188>)
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	4413      	add	r3, r2
 8001e16:	3338      	adds	r3, #56	@ 0x38
 8001e18:	22ff      	movs	r2, #255	@ 0xff
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	2b0e      	cmp	r3, #14
 8001e26:	ddf3      	ble.n	8001e10 <main+0x58>
  init_PIDs();
 8001e28:	f7ff fef0 	bl	8001c0c <init_PIDs>
  MPU6000_Calibrate(&mpu);
 8001e2c:	4844      	ldr	r0, [pc, #272]	@ (8001f40 <main+0x188>)
 8001e2e:	f000 ff3d 	bl	8002cac <MPU6000_Calibrate>

  Dshot_DMABuffer_init(DShot_DMABufferMotor1);
 8001e32:	4844      	ldr	r0, [pc, #272]	@ (8001f44 <main+0x18c>)
 8001e34:	f7ff fc8e 	bl	8001754 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor2);
 8001e38:	4843      	ldr	r0, [pc, #268]	@ (8001f48 <main+0x190>)
 8001e3a:	f7ff fc8b 	bl	8001754 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor3);
 8001e3e:	4843      	ldr	r0, [pc, #268]	@ (8001f4c <main+0x194>)
 8001e40:	f7ff fc88 	bl	8001754 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor4);
 8001e44:	4842      	ldr	r0, [pc, #264]	@ (8001f50 <main+0x198>)
 8001e46:	f7ff fc85 	bl	8001754 <Dshot_DMABuffer_init>


  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor1);
 8001e4a:	4842      	ldr	r0, [pc, #264]	@ (8001f54 <main+0x19c>)
 8001e4c:	f7ff fc9c 	bl	8001788 <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor2);
 8001e50:	4841      	ldr	r0, [pc, #260]	@ (8001f58 <main+0x1a0>)
 8001e52:	f7ff fc99 	bl	8001788 <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor3);
 8001e56:	4841      	ldr	r0, [pc, #260]	@ (8001f5c <main+0x1a4>)
 8001e58:	f7ff fc96 	bl	8001788 <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor4);
 8001e5c:	4840      	ldr	r0, [pc, #256]	@ (8001f60 <main+0x1a8>)
 8001e5e:	f7ff fc93 	bl	8001788 <Dshot_MemoryBuffer_init>

  Dshot_Calibrate(DShot_DMABufferMotor1);
 8001e62:	4838      	ldr	r0, [pc, #224]	@ (8001f44 <main+0x18c>)
 8001e64:	f7ff fcaa 	bl	80017bc <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor2);
 8001e68:	4837      	ldr	r0, [pc, #220]	@ (8001f48 <main+0x190>)
 8001e6a:	f7ff fca7 	bl	80017bc <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor3);
 8001e6e:	4837      	ldr	r0, [pc, #220]	@ (8001f4c <main+0x194>)
 8001e70:	f7ff fca4 	bl	80017bc <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor4);
 8001e74:	4836      	ldr	r0, [pc, #216]	@ (8001f50 <main+0x198>)
 8001e76:	f7ff fca1 	bl	80017bc <Dshot_Calibrate>

  //HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_1, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
 8001e7a:	2320      	movs	r3, #32
 8001e7c:	4a31      	ldr	r2, [pc, #196]	@ (8001f44 <main+0x18c>)
 8001e7e:	210c      	movs	r1, #12
 8001e80:	4838      	ldr	r0, [pc, #224]	@ (8001f64 <main+0x1ac>)
 8001e82:	f005 fffd 	bl	8007e80 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, DShot_DMABufferMotor2, DMA_BUFFER_LENGTH);
 8001e86:	2320      	movs	r3, #32
 8001e88:	4a2f      	ldr	r2, [pc, #188]	@ (8001f48 <main+0x190>)
 8001e8a:	2108      	movs	r1, #8
 8001e8c:	4836      	ldr	r0, [pc, #216]	@ (8001f68 <main+0x1b0>)
 8001e8e:	f005 fff7 	bl	8007e80 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4, DShot_DMABufferMotor3, DMA_BUFFER_LENGTH);
 8001e92:	2320      	movs	r3, #32
 8001e94:	4a2d      	ldr	r2, [pc, #180]	@ (8001f4c <main+0x194>)
 8001e96:	210c      	movs	r1, #12
 8001e98:	4833      	ldr	r0, [pc, #204]	@ (8001f68 <main+0x1b0>)
 8001e9a:	f005 fff1 	bl	8007e80 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_3, DShot_DMABufferMotor4, DMA_BUFFER_LENGTH);
 8001e9e:	2320      	movs	r3, #32
 8001ea0:	4a2b      	ldr	r2, [pc, #172]	@ (8001f50 <main+0x198>)
 8001ea2:	2108      	movs	r1, #8
 8001ea4:	482f      	ldr	r0, [pc, #188]	@ (8001f64 <main+0x1ac>)
 8001ea6:	f005 ffeb 	bl	8007e80 <HAL_TIM_PWM_Start_DMA>
  motor_armed = true;
 8001eaa:	4b30      	ldr	r3, [pc, #192]	@ (8001f6c <main+0x1b4>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]

  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8001eb0:	4928      	ldr	r1, [pc, #160]	@ (8001f54 <main+0x19c>)
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f7ff fc9c 	bl	80017f0 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 8001eb8:	4927      	ldr	r1, [pc, #156]	@ (8001f58 <main+0x1a0>)
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f7ff fc98 	bl	80017f0 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8001ec0:	4926      	ldr	r1, [pc, #152]	@ (8001f5c <main+0x1a4>)
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f7ff fc94 	bl	80017f0 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 8001ec8:	4925      	ldr	r1, [pc, #148]	@ (8001f60 <main+0x1a8>)
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f7ff fc90 	bl	80017f0 <Dshot_PrepareFrame>

  HAL_Delay(3000);
 8001ed0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001ed4:	f002 f91a 	bl	800410c <HAL_Delay>

  HAL_UART_Receive_DMA(&huart6, crsf_dma_buf, CRSF_DMA_BUF_SIZE);
 8001ed8:	2280      	movs	r2, #128	@ 0x80
 8001eda:	4925      	ldr	r1, [pc, #148]	@ (8001f70 <main+0x1b8>)
 8001edc:	4825      	ldr	r0, [pc, #148]	@ (8001f74 <main+0x1bc>)
 8001ede:	f007 f909 	bl	80090f4 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);  // enable IDLE interrupt
 8001ee2:	4b24      	ldr	r3, [pc, #144]	@ (8001f74 <main+0x1bc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	4b22      	ldr	r3, [pc, #136]	@ (8001f74 <main+0x1bc>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0210 	orr.w	r2, r2, #16
 8001ef0:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 8001ef2:	4821      	ldr	r0, [pc, #132]	@ (8001f78 <main+0x1c0>)
 8001ef4:	f005 fefa 	bl	8007cec <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (ScaledControllerOutput[CH_ARM] < 1500){
 8001ef8:	4b20      	ldr	r3, [pc, #128]	@ (8001f7c <main+0x1c4>)
 8001efa:	edd3 7a04 	vldr	s15, [r3, #16]
 8001efe:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001f80 <main+0x1c8>
 8001f02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0a:	d53b      	bpl.n	8001f84 <main+0x1cc>
		  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8001f0c:	4911      	ldr	r1, [pc, #68]	@ (8001f54 <main+0x19c>)
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f7ff fc6e 	bl	80017f0 <Dshot_PrepareFrame>
		  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 8001f14:	4910      	ldr	r1, [pc, #64]	@ (8001f58 <main+0x1a0>)
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7ff fc6a 	bl	80017f0 <Dshot_PrepareFrame>
		  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8001f1c:	490f      	ldr	r1, [pc, #60]	@ (8001f5c <main+0x1a4>)
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f7ff fc66 	bl	80017f0 <Dshot_PrepareFrame>
		  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 8001f24:	490e      	ldr	r1, [pc, #56]	@ (8001f60 <main+0x1a8>)
 8001f26:	2000      	movs	r0, #0
 8001f28:	f7ff fc62 	bl	80017f0 <Dshot_PrepareFrame>
 8001f2c:	e05a      	b.n	8001fe4 <main+0x22c>
 8001f2e:	bf00      	nop
 8001f30:	3e3b15b5 	.word	0x3e3b15b5
 8001f34:	3f227525 	.word	0x3f227525
 8001f38:	20000510 	.word	0x20000510
 8001f3c:	200009a8 	.word	0x200009a8
 8001f40:	200004ac 	.word	0x200004ac
 8001f44:	20000580 	.word	0x20000580
 8001f48:	20000640 	.word	0x20000640
 8001f4c:	20000700 	.word	0x20000700
 8001f50:	200007c0 	.word	0x200007c0
 8001f54:	20000540 	.word	0x20000540
 8001f58:	20000600 	.word	0x20000600
 8001f5c:	200006c0 	.word	0x200006c0
 8001f60:	20000780 	.word	0x20000780
 8001f64:	20000b54 	.word	0x20000b54
 8001f68:	20000b0c 	.word	0x20000b0c
 8001f6c:	2000084c 	.word	0x2000084c
 8001f70:	20000890 	.word	0x20000890
 8001f74:	20000d1c 	.word	0x20000d1c
 8001f78:	20000ac4 	.word	0x20000ac4
 8001f7c:	2000087c 	.word	0x2000087c
 8001f80:	44bb8000 	.word	0x44bb8000

	  }
	  else{
		  //0 <= m1, m2, m3, m4 <= 1999
		  Dshot_PrepareFrame(m1, DShot_MemoryBufferMotor1);
 8001f84:	4bd2      	ldr	r3, [pc, #840]	@ (80022d0 <main+0x518>)
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f8e:	ee17 3a90 	vmov	r3, s15
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	49cf      	ldr	r1, [pc, #828]	@ (80022d4 <main+0x51c>)
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff fc2a 	bl	80017f0 <Dshot_PrepareFrame>
		  Dshot_PrepareFrame(m2, DShot_MemoryBufferMotor2);
 8001f9c:	4bce      	ldr	r3, [pc, #824]	@ (80022d8 <main+0x520>)
 8001f9e:	edd3 7a00 	vldr	s15, [r3]
 8001fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fa6:	ee17 3a90 	vmov	r3, s15
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	49cb      	ldr	r1, [pc, #812]	@ (80022dc <main+0x524>)
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff fc1e 	bl	80017f0 <Dshot_PrepareFrame>
		  Dshot_PrepareFrame(m3, DShot_MemoryBufferMotor3);
 8001fb4:	4bca      	ldr	r3, [pc, #808]	@ (80022e0 <main+0x528>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fbe:	ee17 3a90 	vmov	r3, s15
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	49c7      	ldr	r1, [pc, #796]	@ (80022e4 <main+0x52c>)
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fc12 	bl	80017f0 <Dshot_PrepareFrame>
		  Dshot_PrepareFrame(m4, DShot_MemoryBufferMotor4);
 8001fcc:	4bc6      	ldr	r3, [pc, #792]	@ (80022e8 <main+0x530>)
 8001fce:	edd3 7a00 	vldr	s15, [r3]
 8001fd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fd6:	ee17 3a90 	vmov	r3, s15
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	49c3      	ldr	r1, [pc, #780]	@ (80022ec <main+0x534>)
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff fc06 	bl	80017f0 <Dshot_PrepareFrame>
	  }

	  if (mpu.state==2){
 8001fe4:	4bc2      	ldr	r3, [pc, #776]	@ (80022f0 <main+0x538>)
 8001fe6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d183      	bne.n	8001ef8 <main+0x140>
		  MPU6000_Process_DMA(&mpu);
 8001ff0:	48bf      	ldr	r0, [pc, #764]	@ (80022f0 <main+0x538>)
 8001ff2:	f000 fd53 	bl	8002a9c <MPU6000_Process_DMA>
		  mpu.state = 0;
 8001ff6:	4bbe      	ldr	r3, [pc, #760]	@ (80022f0 <main+0x538>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

		  /*low-pass filter*/
//		  IIR_Filter_3D_Update(&acc_filtered, mpu.acc[0], mpu.acc[1], mpu.acc[2], &acc_x, &acc_y, &acc_z);
		  acc_x = mpu.acc[0];
 8001ffe:	4bbc      	ldr	r3, [pc, #752]	@ (80022f0 <main+0x538>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	4abc      	ldr	r2, [pc, #752]	@ (80022f4 <main+0x53c>)
 8002004:	6013      	str	r3, [r2, #0]
		  acc_y = mpu.acc[1];
 8002006:	4bba      	ldr	r3, [pc, #744]	@ (80022f0 <main+0x538>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	4abb      	ldr	r2, [pc, #748]	@ (80022f8 <main+0x540>)
 800200c:	6013      	str	r3, [r2, #0]
		  acc_z = mpu.acc[2];
 800200e:	4bb8      	ldr	r3, [pc, #736]	@ (80022f0 <main+0x538>)
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	4aba      	ldr	r2, [pc, #744]	@ (80022fc <main+0x544>)
 8002014:	6013      	str	r3, [r2, #0]
		  IIR_Filter_3D_Update(&gyro_filtered, mpu.gyro[0], mpu.gyro[1], mpu.gyro[2], &gyro_p, &gyro_q, &gyro_r);
 8002016:	4bb6      	ldr	r3, [pc, #728]	@ (80022f0 <main+0x538>)
 8002018:	edd3 7a04 	vldr	s15, [r3, #16]
 800201c:	4bb4      	ldr	r3, [pc, #720]	@ (80022f0 <main+0x538>)
 800201e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002022:	4bb3      	ldr	r3, [pc, #716]	@ (80022f0 <main+0x538>)
 8002024:	edd3 6a06 	vldr	s13, [r3, #24]
 8002028:	4bb5      	ldr	r3, [pc, #724]	@ (8002300 <main+0x548>)
 800202a:	4ab6      	ldr	r2, [pc, #728]	@ (8002304 <main+0x54c>)
 800202c:	49b6      	ldr	r1, [pc, #728]	@ (8002308 <main+0x550>)
 800202e:	eeb0 1a66 	vmov.f32	s2, s13
 8002032:	eef0 0a47 	vmov.f32	s1, s14
 8002036:	eeb0 0a67 	vmov.f32	s0, s15
 800203a:	48b4      	ldr	r0, [pc, #720]	@ (800230c <main+0x554>)
 800203c:	f7ff fc7c 	bl	8001938 <IIR_Filter_3D_Update>

		  /*Estimate pitch and roll*/
		  rollHat_acc_rad = atan2f(acc_y, acc_z);
 8002040:	4bad      	ldr	r3, [pc, #692]	@ (80022f8 <main+0x540>)
 8002042:	edd3 7a00 	vldr	s15, [r3]
 8002046:	4bad      	ldr	r3, [pc, #692]	@ (80022fc <main+0x544>)
 8002048:	ed93 7a00 	vldr	s14, [r3]
 800204c:	eef0 0a47 	vmov.f32	s1, s14
 8002050:	eeb0 0a67 	vmov.f32	s0, s15
 8002054:	f00e ffce 	bl	8010ff4 <atan2f>
 8002058:	eef0 7a40 	vmov.f32	s15, s0
 800205c:	4bac      	ldr	r3, [pc, #688]	@ (8002310 <main+0x558>)
 800205e:	edc3 7a00 	vstr	s15, [r3]
		  pitchHat_acc_rad = atan2f(-acc_x, sqrtf(acc_y * acc_y + acc_z * acc_z));
 8002062:	4ba4      	ldr	r3, [pc, #656]	@ (80022f4 <main+0x53c>)
 8002064:	edd3 7a00 	vldr	s15, [r3]
 8002068:	eeb1 8a67 	vneg.f32	s16, s15
 800206c:	4ba2      	ldr	r3, [pc, #648]	@ (80022f8 <main+0x540>)
 800206e:	ed93 7a00 	vldr	s14, [r3]
 8002072:	4ba1      	ldr	r3, [pc, #644]	@ (80022f8 <main+0x540>)
 8002074:	edd3 7a00 	vldr	s15, [r3]
 8002078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800207c:	4b9f      	ldr	r3, [pc, #636]	@ (80022fc <main+0x544>)
 800207e:	edd3 6a00 	vldr	s13, [r3]
 8002082:	4b9e      	ldr	r3, [pc, #632]	@ (80022fc <main+0x544>)
 8002084:	edd3 7a00 	vldr	s15, [r3]
 8002088:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800208c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002090:	eeb0 0a67 	vmov.f32	s0, s15
 8002094:	f00e ffb0 	bl	8010ff8 <sqrtf>
 8002098:	eef0 7a40 	vmov.f32	s15, s0
 800209c:	eef0 0a67 	vmov.f32	s1, s15
 80020a0:	eeb0 0a48 	vmov.f32	s0, s16
 80020a4:	f00e ffa6 	bl	8010ff4 <atan2f>
 80020a8:	eef0 7a40 	vmov.f32	s15, s0
 80020ac:	4b99      	ldr	r3, [pc, #612]	@ (8002314 <main+0x55c>)
 80020ae:	edc3 7a00 	vstr	s15, [r3]
		  float rollDot_rad = (gyro_p * (M_PI / 180.0f) + tanf(pitchHat_acc_rad) * sinf(rollHat_acc_rad) * gyro_q * (M_PI / 180.0f) + tanf(pitchHat_acc_rad) * cosf(rollHat_acc_rad) * gyro_r * (M_PI / 180.0f));
 80020b2:	4b95      	ldr	r3, [pc, #596]	@ (8002308 <main+0x550>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe fa46 	bl	8000548 <__aeabi_f2d>
 80020bc:	a37e      	add	r3, pc, #504	@ (adr r3, 80022b8 <main+0x500>)
 80020be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c2:	f7fe fa99 	bl	80005f8 <__aeabi_dmul>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	4614      	mov	r4, r2
 80020cc:	461d      	mov	r5, r3
 80020ce:	4b91      	ldr	r3, [pc, #580]	@ (8002314 <main+0x55c>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	eeb0 0a67 	vmov.f32	s0, s15
 80020d8:	f00f f836 	bl	8011148 <tanf>
 80020dc:	eeb0 8a40 	vmov.f32	s16, s0
 80020e0:	4b8b      	ldr	r3, [pc, #556]	@ (8002310 <main+0x558>)
 80020e2:	edd3 7a00 	vldr	s15, [r3]
 80020e6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ea:	f00e ffe7 	bl	80110bc <sinf>
 80020ee:	eef0 7a40 	vmov.f32	s15, s0
 80020f2:	ee28 7a27 	vmul.f32	s14, s16, s15
 80020f6:	4b83      	ldr	r3, [pc, #524]	@ (8002304 <main+0x54c>)
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002100:	ee17 0a90 	vmov	r0, s15
 8002104:	f7fe fa20 	bl	8000548 <__aeabi_f2d>
 8002108:	a36b      	add	r3, pc, #428	@ (adr r3, 80022b8 <main+0x500>)
 800210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210e:	f7fe fa73 	bl	80005f8 <__aeabi_dmul>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4620      	mov	r0, r4
 8002118:	4629      	mov	r1, r5
 800211a:	f7fe f8b7 	bl	800028c <__adddf3>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4614      	mov	r4, r2
 8002124:	461d      	mov	r5, r3
 8002126:	4b7b      	ldr	r3, [pc, #492]	@ (8002314 <main+0x55c>)
 8002128:	edd3 7a00 	vldr	s15, [r3]
 800212c:	eeb0 0a67 	vmov.f32	s0, s15
 8002130:	f00f f80a 	bl	8011148 <tanf>
 8002134:	eeb0 8a40 	vmov.f32	s16, s0
 8002138:	4b75      	ldr	r3, [pc, #468]	@ (8002310 <main+0x558>)
 800213a:	edd3 7a00 	vldr	s15, [r3]
 800213e:	eeb0 0a67 	vmov.f32	s0, s15
 8002142:	f00e ff77 	bl	8011034 <cosf>
 8002146:	eef0 7a40 	vmov.f32	s15, s0
 800214a:	ee28 7a27 	vmul.f32	s14, s16, s15
 800214e:	4b6c      	ldr	r3, [pc, #432]	@ (8002300 <main+0x548>)
 8002150:	edd3 7a00 	vldr	s15, [r3]
 8002154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002158:	ee17 0a90 	vmov	r0, s15
 800215c:	f7fe f9f4 	bl	8000548 <__aeabi_f2d>
 8002160:	a355      	add	r3, pc, #340	@ (adr r3, 80022b8 <main+0x500>)
 8002162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002166:	f7fe fa47 	bl	80005f8 <__aeabi_dmul>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4620      	mov	r0, r4
 8002170:	4629      	mov	r1, r5
 8002172:	f7fe f88b 	bl	800028c <__adddf3>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	f7fe fd13 	bl	8000ba8 <__aeabi_d2f>
 8002182:	4603      	mov	r3, r0
 8002184:	613b      	str	r3, [r7, #16]
		  float pitchDot_rad = (cosf(rollHat_acc_rad) * gyro_q * (M_PI / 180.0f) - sinf(rollHat_acc_rad) * gyro_r * (M_PI / 180.0f));
 8002186:	4b62      	ldr	r3, [pc, #392]	@ (8002310 <main+0x558>)
 8002188:	edd3 7a00 	vldr	s15, [r3]
 800218c:	eeb0 0a67 	vmov.f32	s0, s15
 8002190:	f00e ff50 	bl	8011034 <cosf>
 8002194:	eeb0 7a40 	vmov.f32	s14, s0
 8002198:	4b5a      	ldr	r3, [pc, #360]	@ (8002304 <main+0x54c>)
 800219a:	edd3 7a00 	vldr	s15, [r3]
 800219e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a2:	ee17 0a90 	vmov	r0, s15
 80021a6:	f7fe f9cf 	bl	8000548 <__aeabi_f2d>
 80021aa:	a343      	add	r3, pc, #268	@ (adr r3, 80022b8 <main+0x500>)
 80021ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b0:	f7fe fa22 	bl	80005f8 <__aeabi_dmul>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4614      	mov	r4, r2
 80021ba:	461d      	mov	r5, r3
 80021bc:	4b54      	ldr	r3, [pc, #336]	@ (8002310 <main+0x558>)
 80021be:	edd3 7a00 	vldr	s15, [r3]
 80021c2:	eeb0 0a67 	vmov.f32	s0, s15
 80021c6:	f00e ff79 	bl	80110bc <sinf>
 80021ca:	eeb0 7a40 	vmov.f32	s14, s0
 80021ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002300 <main+0x548>)
 80021d0:	edd3 7a00 	vldr	s15, [r3]
 80021d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d8:	ee17 0a90 	vmov	r0, s15
 80021dc:	f7fe f9b4 	bl	8000548 <__aeabi_f2d>
 80021e0:	a335      	add	r3, pc, #212	@ (adr r3, 80022b8 <main+0x500>)
 80021e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e6:	f7fe fa07 	bl	80005f8 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4620      	mov	r0, r4
 80021f0:	4629      	mov	r1, r5
 80021f2:	f7fe f849 	bl	8000288 <__aeabi_dsub>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4610      	mov	r0, r2
 80021fc:	4619      	mov	r1, r3
 80021fe:	f7fe fcd3 	bl	8000ba8 <__aeabi_d2f>
 8002202:	4603      	mov	r3, r0
 8002204:	60fb      	str	r3, [r7, #12]

		  //Complementary filter
		  roll_rad = (1.0f - COMP_ALPHA) * rollHat_acc_rad + COMP_ALPHA * (roll_rad + rollDot_rad * dt );
 8002206:	4b42      	ldr	r3, [pc, #264]	@ (8002310 <main+0x558>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe f99c 	bl	8000548 <__aeabi_f2d>
 8002210:	a32b      	add	r3, pc, #172	@ (adr r3, 80022c0 <main+0x508>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	f7fe f9ef 	bl	80005f8 <__aeabi_dmul>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	4614      	mov	r4, r2
 8002220:	461d      	mov	r5, r3
 8002222:	4b3d      	ldr	r3, [pc, #244]	@ (8002318 <main+0x560>)
 8002224:	ed93 7a00 	vldr	s14, [r3]
 8002228:	edd7 7a04 	vldr	s15, [r7, #16]
 800222c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002230:	4b3a      	ldr	r3, [pc, #232]	@ (800231c <main+0x564>)
 8002232:	edd3 7a00 	vldr	s15, [r3]
 8002236:	ee77 7a27 	vadd.f32	s15, s14, s15
 800223a:	ee17 0a90 	vmov	r0, s15
 800223e:	f7fe f983 	bl	8000548 <__aeabi_f2d>
 8002242:	a321      	add	r3, pc, #132	@ (adr r3, 80022c8 <main+0x510>)
 8002244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002248:	f7fe f9d6 	bl	80005f8 <__aeabi_dmul>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	4620      	mov	r0, r4
 8002252:	4629      	mov	r1, r5
 8002254:	f7fe f81a 	bl	800028c <__adddf3>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4610      	mov	r0, r2
 800225e:	4619      	mov	r1, r3
 8002260:	f7fe fca2 	bl	8000ba8 <__aeabi_d2f>
 8002264:	4603      	mov	r3, r0
 8002266:	4a2d      	ldr	r2, [pc, #180]	@ (800231c <main+0x564>)
 8002268:	6013      	str	r3, [r2, #0]
		  pitch_rad = (1.0f - COMP_ALPHA) * pitchHat_acc_rad + COMP_ALPHA * (pitch_rad + pitchDot_rad * dt );
 800226a:	4b2a      	ldr	r3, [pc, #168]	@ (8002314 <main+0x55c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe f96a 	bl	8000548 <__aeabi_f2d>
 8002274:	a312      	add	r3, pc, #72	@ (adr r3, 80022c0 <main+0x508>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	f7fe f9bd 	bl	80005f8 <__aeabi_dmul>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	4614      	mov	r4, r2
 8002284:	461d      	mov	r5, r3
 8002286:	4b24      	ldr	r3, [pc, #144]	@ (8002318 <main+0x560>)
 8002288:	ed93 7a00 	vldr	s14, [r3]
 800228c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002290:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002294:	4b22      	ldr	r3, [pc, #136]	@ (8002320 <main+0x568>)
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800229e:	ee17 0a90 	vmov	r0, s15
 80022a2:	f7fe f951 	bl	8000548 <__aeabi_f2d>
 80022a6:	a308      	add	r3, pc, #32	@ (adr r3, 80022c8 <main+0x510>)
 80022a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ac:	f7fe f9a4 	bl	80005f8 <__aeabi_dmul>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4620      	mov	r0, r4
 80022b6:	e035      	b.n	8002324 <main+0x56c>
 80022b8:	a2529d39 	.word	0xa2529d39
 80022bc:	3f91df46 	.word	0x3f91df46
 80022c0:	999999a0 	.word	0x999999a0
 80022c4:	3fa99999 	.word	0x3fa99999
 80022c8:	66666666 	.word	0x66666666
 80022cc:	3fee6666 	.word	0x3fee6666
 80022d0:	20000850 	.word	0x20000850
 80022d4:	20000540 	.word	0x20000540
 80022d8:	20000854 	.word	0x20000854
 80022dc:	20000600 	.word	0x20000600
 80022e0:	20000858 	.word	0x20000858
 80022e4:	200006c0 	.word	0x200006c0
 80022e8:	2000085c 	.word	0x2000085c
 80022ec:	20000780 	.word	0x20000780
 80022f0:	200004ac 	.word	0x200004ac
 80022f4:	20000348 	.word	0x20000348
 80022f8:	2000034c 	.word	0x2000034c
 80022fc:	20000350 	.word	0x20000350
 8002300:	2000035c 	.word	0x2000035c
 8002304:	20000358 	.word	0x20000358
 8002308:	20000354 	.word	0x20000354
 800230c:	20000510 	.word	0x20000510
 8002310:	20000508 	.word	0x20000508
 8002314:	2000050c 	.word	0x2000050c
 8002318:	20000000 	.word	0x20000000
 800231c:	2000036c 	.word	0x2000036c
 8002320:	20000370 	.word	0x20000370
 8002324:	4629      	mov	r1, r5
 8002326:	f7fd ffb1 	bl	800028c <__adddf3>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	4610      	mov	r0, r2
 8002330:	4619      	mov	r1, r3
 8002332:	f7fe fc39 	bl	8000ba8 <__aeabi_d2f>
 8002336:	4603      	mov	r3, r0
 8002338:	4a8d      	ldr	r2, [pc, #564]	@ (8002570 <main+0x7b8>)
 800233a:	6013      	str	r3, [r2, #0]
		  float yawDot = gyro_r;
 800233c:	4b8d      	ldr	r3, [pc, #564]	@ (8002574 <main+0x7bc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	60bb      	str	r3, [r7, #8]

		  rollDot = rollDot_rad * (180.0f / M_PI);
 8002342:	6938      	ldr	r0, [r7, #16]
 8002344:	f7fe f900 	bl	8000548 <__aeabi_f2d>
 8002348:	a387      	add	r3, pc, #540	@ (adr r3, 8002568 <main+0x7b0>)
 800234a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234e:	f7fe f953 	bl	80005f8 <__aeabi_dmul>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4610      	mov	r0, r2
 8002358:	4619      	mov	r1, r3
 800235a:	f7fe fc25 	bl	8000ba8 <__aeabi_d2f>
 800235e:	4603      	mov	r3, r0
 8002360:	4a85      	ldr	r2, [pc, #532]	@ (8002578 <main+0x7c0>)
 8002362:	6013      	str	r3, [r2, #0]
		  pitchDot = pitchDot_rad * (180.0f / M_PI);
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f7fe f8ef 	bl	8000548 <__aeabi_f2d>
 800236a:	a37f      	add	r3, pc, #508	@ (adr r3, 8002568 <main+0x7b0>)
 800236c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002370:	f7fe f942 	bl	80005f8 <__aeabi_dmul>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	f7fe fc14 	bl	8000ba8 <__aeabi_d2f>
 8002380:	4603      	mov	r3, r0
 8002382:	4a7e      	ldr	r2, [pc, #504]	@ (800257c <main+0x7c4>)
 8002384:	6013      	str	r3, [r2, #0]
		  roll = roll_rad * (180.0f / M_PI);
 8002386:	4b7e      	ldr	r3, [pc, #504]	@ (8002580 <main+0x7c8>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe f8dc 	bl	8000548 <__aeabi_f2d>
 8002390:	a375      	add	r3, pc, #468	@ (adr r3, 8002568 <main+0x7b0>)
 8002392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002396:	f7fe f92f 	bl	80005f8 <__aeabi_dmul>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	f7fe fc01 	bl	8000ba8 <__aeabi_d2f>
 80023a6:	4603      	mov	r3, r0
 80023a8:	4a76      	ldr	r2, [pc, #472]	@ (8002584 <main+0x7cc>)
 80023aa:	6013      	str	r3, [r2, #0]
		  pitch = pitch_rad * (180.0f / M_PI);
 80023ac:	4b70      	ldr	r3, [pc, #448]	@ (8002570 <main+0x7b8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe f8c9 	bl	8000548 <__aeabi_f2d>
 80023b6:	a36c      	add	r3, pc, #432	@ (adr r3, 8002568 <main+0x7b0>)
 80023b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023bc:	f7fe f91c 	bl	80005f8 <__aeabi_dmul>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	f7fe fbee 	bl	8000ba8 <__aeabi_d2f>
 80023cc:	4603      	mov	r3, r0
 80023ce:	4a6e      	ldr	r2, [pc, #440]	@ (8002588 <main+0x7d0>)
 80023d0:	6013      	str	r3, [r2, #0]
		  yaw = yaw + yawDot * dt;
 80023d2:	4b6e      	ldr	r3, [pc, #440]	@ (800258c <main+0x7d4>)
 80023d4:	ed93 7a00 	vldr	s14, [r3]
 80023d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80023dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002590 <main+0x7d8>)
 80023e2:	edd3 7a00 	vldr	s15, [r3]
 80023e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ea:	4b69      	ldr	r3, [pc, #420]	@ (8002590 <main+0x7d8>)
 80023ec:	edc3 7a00 	vstr	s15, [r3]
		  while (yaw>= 360.0f) yaw -= 360.0f;
 80023f0:	e009      	b.n	8002406 <main+0x64e>
 80023f2:	4b67      	ldr	r3, [pc, #412]	@ (8002590 <main+0x7d8>)
 80023f4:	edd3 7a00 	vldr	s15, [r3]
 80023f8:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8002594 <main+0x7dc>
 80023fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002400:	4b63      	ldr	r3, [pc, #396]	@ (8002590 <main+0x7d8>)
 8002402:	edc3 7a00 	vstr	s15, [r3]
 8002406:	4b62      	ldr	r3, [pc, #392]	@ (8002590 <main+0x7d8>)
 8002408:	edd3 7a00 	vldr	s15, [r3]
 800240c:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8002594 <main+0x7dc>
 8002410:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002418:	daeb      	bge.n	80023f2 <main+0x63a>
		  while (yaw < 0.0f)         yaw += 360.0f;
 800241a:	e009      	b.n	8002430 <main+0x678>
 800241c:	4b5c      	ldr	r3, [pc, #368]	@ (8002590 <main+0x7d8>)
 800241e:	edd3 7a00 	vldr	s15, [r3]
 8002422:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8002594 <main+0x7dc>
 8002426:	ee77 7a87 	vadd.f32	s15, s15, s14
 800242a:	4b59      	ldr	r3, [pc, #356]	@ (8002590 <main+0x7d8>)
 800242c:	edc3 7a00 	vstr	s15, [r3]
 8002430:	4b57      	ldr	r3, [pc, #348]	@ (8002590 <main+0x7d8>)
 8002432:	edd3 7a00 	vldr	s15, [r3]
 8002436:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800243a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243e:	d4ed      	bmi.n	800241c <main+0x664>


		  global_counter++;
 8002440:	4b55      	ldr	r3, [pc, #340]	@ (8002598 <main+0x7e0>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	3301      	adds	r3, #1
 8002446:	4a54      	ldr	r2, [pc, #336]	@ (8002598 <main+0x7e0>)
 8002448:	6013      	str	r3, [r2, #0]
		  PID_outer_loop_activation_flag = (global_counter % 4 == 0);
 800244a:	4b53      	ldr	r3, [pc, #332]	@ (8002598 <main+0x7e0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	2b00      	cmp	r3, #0
 8002454:	bf0c      	ite	eq
 8002456:	2301      	moveq	r3, #1
 8002458:	2300      	movne	r3, #0
 800245a:	b2da      	uxtb	r2, r3
 800245c:	4b4f      	ldr	r3, [pc, #316]	@ (800259c <main+0x7e4>)
 800245e:	701a      	strb	r2, [r3, #0]

		  float roll_target = (ScaledControllerOutput[CH_ROLL]- 1500.0f) * 0.08f;
 8002460:	4b4f      	ldr	r3, [pc, #316]	@ (80025a0 <main+0x7e8>)
 8002462:	edd3 7a00 	vldr	s15, [r3]
 8002466:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80025a4 <main+0x7ec>
 800246a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800246e:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80025a8 <main+0x7f0>
 8002472:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002476:	edc7 7a01 	vstr	s15, [r7, #4]
		  float pitch_target = (ScaledControllerOutput[CH_PITCH]- 1500.0f) * -0.08f;
 800247a:	4b49      	ldr	r3, [pc, #292]	@ (80025a0 <main+0x7e8>)
 800247c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002480:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80025a4 <main+0x7ec>
 8002484:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002488:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80025ac <main+0x7f4>
 800248c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002490:	edc7 7a00 	vstr	s15, [r7]
		  roll_out = PID_Double_Calculation(&PID_Controller_Roll, roll_target, roll, rollDot, dt);
 8002494:	4b3b      	ldr	r3, [pc, #236]	@ (8002584 <main+0x7cc>)
 8002496:	edd3 7a00 	vldr	s15, [r3]
 800249a:	4b37      	ldr	r3, [pc, #220]	@ (8002578 <main+0x7c0>)
 800249c:	ed93 7a00 	vldr	s14, [r3]
 80024a0:	4b3a      	ldr	r3, [pc, #232]	@ (800258c <main+0x7d4>)
 80024a2:	edd3 6a00 	vldr	s13, [r3]
 80024a6:	eef0 1a66 	vmov.f32	s3, s13
 80024aa:	eeb0 1a47 	vmov.f32	s2, s14
 80024ae:	eef0 0a67 	vmov.f32	s1, s15
 80024b2:	ed97 0a01 	vldr	s0, [r7, #4]
 80024b6:	483e      	ldr	r0, [pc, #248]	@ (80025b0 <main+0x7f8>)
 80024b8:	f000 fd06 	bl	8002ec8 <PID_Double_Calculation>
 80024bc:	eef0 7a40 	vmov.f32	s15, s0
 80024c0:	4b3c      	ldr	r3, [pc, #240]	@ (80025b4 <main+0x7fc>)
 80024c2:	edc3 7a00 	vstr	s15, [r3]
		  pitch_out = PID_Double_Calculation(&PID_Controller_Pitch, pitch_target, pitch, pitchDot, dt);
 80024c6:	4b30      	ldr	r3, [pc, #192]	@ (8002588 <main+0x7d0>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	4b2b      	ldr	r3, [pc, #172]	@ (800257c <main+0x7c4>)
 80024ce:	ed93 7a00 	vldr	s14, [r3]
 80024d2:	4b2e      	ldr	r3, [pc, #184]	@ (800258c <main+0x7d4>)
 80024d4:	edd3 6a00 	vldr	s13, [r3]
 80024d8:	eef0 1a66 	vmov.f32	s3, s13
 80024dc:	eeb0 1a47 	vmov.f32	s2, s14
 80024e0:	eef0 0a67 	vmov.f32	s1, s15
 80024e4:	ed97 0a00 	vldr	s0, [r7]
 80024e8:	4833      	ldr	r0, [pc, #204]	@ (80025b8 <main+0x800>)
 80024ea:	f000 fced 	bl	8002ec8 <PID_Double_Calculation>
 80024ee:	eef0 7a40 	vmov.f32	s15, s0
 80024f2:	4b32      	ldr	r3, [pc, #200]	@ (80025bc <main+0x804>)
 80024f4:	edc3 7a00 	vstr	s15, [r3]

		  if (ScaledControllerOutput[CH_YAW] < 1485 || ScaledControllerOutput[CH_YAW] > 1515){
 80024f8:	4b29      	ldr	r3, [pc, #164]	@ (80025a0 <main+0x7e8>)
 80024fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80024fe:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80025c0 <main+0x808>
 8002502:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250a:	d409      	bmi.n	8002520 <main+0x768>
 800250c:	4b24      	ldr	r3, [pc, #144]	@ (80025a0 <main+0x7e8>)
 800250e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002512:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80025c4 <main+0x80c>
 8002516:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251e:	dd59      	ble.n	80025d4 <main+0x81c>
			  yaw_heading_reference = yaw;
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <main+0x7d8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a28      	ldr	r2, [pc, #160]	@ (80025c8 <main+0x810>)
 8002526:	6013      	str	r3, [r2, #0]
			  yaw_out = PID_Yaw_Rate_Calculation(&PID_Controller_Yaw_Rate, (ScaledControllerOutput[CH_YAW] - 1500.0f) * 0.08f , yawDot, dt);
 8002528:	4b1d      	ldr	r3, [pc, #116]	@ (80025a0 <main+0x7e8>)
 800252a:	edd3 7a03 	vldr	s15, [r3, #12]
 800252e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80025a4 <main+0x7ec>
 8002532:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002536:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80025a8 <main+0x7f0>
 800253a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800253e:	4b13      	ldr	r3, [pc, #76]	@ (800258c <main+0x7d4>)
 8002540:	ed93 7a00 	vldr	s14, [r3]
 8002544:	eeb0 1a47 	vmov.f32	s2, s14
 8002548:	edd7 0a02 	vldr	s1, [r7, #8]
 800254c:	eeb0 0a67 	vmov.f32	s0, s15
 8002550:	481e      	ldr	r0, [pc, #120]	@ (80025cc <main+0x814>)
 8002552:	f000 fe6d 	bl	8003230 <PID_Yaw_Rate_Calculation>
 8002556:	eef0 7a40 	vmov.f32	s15, s0
 800255a:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <main+0x818>)
 800255c:	edc3 7a00 	vstr	s15, [r3]
 8002560:	e051      	b.n	8002606 <main+0x84e>
 8002562:	bf00      	nop
 8002564:	f3af 8000 	nop.w
 8002568:	1a63c1f8 	.word	0x1a63c1f8
 800256c:	404ca5dc 	.word	0x404ca5dc
 8002570:	20000370 	.word	0x20000370
 8002574:	2000035c 	.word	0x2000035c
 8002578:	200009a0 	.word	0x200009a0
 800257c:	200009a4 	.word	0x200009a4
 8002580:	2000036c 	.word	0x2000036c
 8002584:	20000364 	.word	0x20000364
 8002588:	20000360 	.word	0x20000360
 800258c:	20000000 	.word	0x20000000
 8002590:	20000368 	.word	0x20000368
 8002594:	43b40000 	.word	0x43b40000
 8002598:	20000918 	.word	0x20000918
 800259c:	2000091c 	.word	0x2000091c
 80025a0:	2000087c 	.word	0x2000087c
 80025a4:	44bb8000 	.word	0x44bb8000
 80025a8:	3da3d70a 	.word	0x3da3d70a
 80025ac:	bda3d70a 	.word	0xbda3d70a
 80025b0:	20000374 	.word	0x20000374
 80025b4:	20000840 	.word	0x20000840
 80025b8:	200003dc 	.word	0x200003dc
 80025bc:	20000844 	.word	0x20000844
 80025c0:	44b9a000 	.word	0x44b9a000
 80025c4:	44bd6000 	.word	0x44bd6000
 80025c8:	20000914 	.word	0x20000914
 80025cc:	20000478 	.word	0x20000478
 80025d0:	20000848 	.word	0x20000848
		  }
		  else{
			  yaw_out = PID_Yaw_Angle_Calculation(&PID_Controller_Yaw, yaw_heading_reference , yaw, yawDot, dt);
 80025d4:	4b7b      	ldr	r3, [pc, #492]	@ (80027c4 <main+0xa0c>)
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	4b7b      	ldr	r3, [pc, #492]	@ (80027c8 <main+0xa10>)
 80025dc:	ed93 7a00 	vldr	s14, [r3]
 80025e0:	4b7a      	ldr	r3, [pc, #488]	@ (80027cc <main+0xa14>)
 80025e2:	edd3 6a00 	vldr	s13, [r3]
 80025e6:	eef0 1a66 	vmov.f32	s3, s13
 80025ea:	ed97 1a02 	vldr	s2, [r7, #8]
 80025ee:	eef0 0a47 	vmov.f32	s1, s14
 80025f2:	eeb0 0a67 	vmov.f32	s0, s15
 80025f6:	4876      	ldr	r0, [pc, #472]	@ (80027d0 <main+0xa18>)
 80025f8:	f000 fd8e 	bl	8003118 <PID_Yaw_Angle_Calculation>
 80025fc:	eef0 7a40 	vmov.f32	s15, s0
 8002600:	4b74      	ldr	r3, [pc, #464]	@ (80027d4 <main+0xa1c>)
 8002602:	edc3 7a00 	vstr	s15, [r3]
//		  roll_out  = constrain(roll_out,  -max_correction, max_correction);
//		  pitch_out = constrain(pitch_out, -max_correction, max_correction);
//		  yaw_out   = constrain(yaw_out,   -max_correction, max_correction);

		  // Motor mix
		  m1 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out - roll_out + yaw_out;
 8002606:	4b74      	ldr	r3, [pc, #464]	@ (80027d8 <main+0xa20>)
 8002608:	edd3 7a01 	vldr	s15, [r3, #4]
 800260c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80027dc <main+0xa24>
 8002610:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002614:	4b72      	ldr	r3, [pc, #456]	@ (80027e0 <main+0xa28>)
 8002616:	edd3 7a00 	vldr	s15, [r3]
 800261a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800261e:	4b71      	ldr	r3, [pc, #452]	@ (80027e4 <main+0xa2c>)
 8002620:	edd3 7a00 	vldr	s15, [r3]
 8002624:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002628:	4b6a      	ldr	r3, [pc, #424]	@ (80027d4 <main+0xa1c>)
 800262a:	edd3 7a00 	vldr	s15, [r3]
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	4b6d      	ldr	r3, [pc, #436]	@ (80027e8 <main+0xa30>)
 8002634:	edc3 7a00 	vstr	s15, [r3]
		  m2 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out - roll_out - yaw_out;
 8002638:	4b67      	ldr	r3, [pc, #412]	@ (80027d8 <main+0xa20>)
 800263a:	edd3 7a01 	vldr	s15, [r3, #4]
 800263e:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80027dc <main+0xa24>
 8002642:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002646:	4b66      	ldr	r3, [pc, #408]	@ (80027e0 <main+0xa28>)
 8002648:	edd3 7a00 	vldr	s15, [r3]
 800264c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002650:	4b64      	ldr	r3, [pc, #400]	@ (80027e4 <main+0xa2c>)
 8002652:	edd3 7a00 	vldr	s15, [r3]
 8002656:	ee37 7a67 	vsub.f32	s14, s14, s15
 800265a:	4b5e      	ldr	r3, [pc, #376]	@ (80027d4 <main+0xa1c>)
 800265c:	edd3 7a00 	vldr	s15, [r3]
 8002660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002664:	4b61      	ldr	r3, [pc, #388]	@ (80027ec <main+0xa34>)
 8002666:	edc3 7a00 	vstr	s15, [r3]
		  m3 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out + roll_out - yaw_out;
 800266a:	4b5b      	ldr	r3, [pc, #364]	@ (80027d8 <main+0xa20>)
 800266c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002670:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80027dc <main+0xa24>
 8002674:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002678:	4b59      	ldr	r3, [pc, #356]	@ (80027e0 <main+0xa28>)
 800267a:	edd3 7a00 	vldr	s15, [r3]
 800267e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002682:	4b58      	ldr	r3, [pc, #352]	@ (80027e4 <main+0xa2c>)
 8002684:	edd3 7a00 	vldr	s15, [r3]
 8002688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800268c:	4b51      	ldr	r3, [pc, #324]	@ (80027d4 <main+0xa1c>)
 800268e:	edd3 7a00 	vldr	s15, [r3]
 8002692:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002696:	4b56      	ldr	r3, [pc, #344]	@ (80027f0 <main+0xa38>)
 8002698:	edc3 7a00 	vstr	s15, [r3]
		  m4 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out + roll_out + yaw_out;
 800269c:	4b4e      	ldr	r3, [pc, #312]	@ (80027d8 <main+0xa20>)
 800269e:	edd3 7a01 	vldr	s15, [r3, #4]
 80026a2:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80027dc <main+0xa24>
 80026a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80026aa:	4b4d      	ldr	r3, [pc, #308]	@ (80027e0 <main+0xa28>)
 80026ac:	edd3 7a00 	vldr	s15, [r3]
 80026b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026b4:	4b4b      	ldr	r3, [pc, #300]	@ (80027e4 <main+0xa2c>)
 80026b6:	edd3 7a00 	vldr	s15, [r3]
 80026ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026be:	4b45      	ldr	r3, [pc, #276]	@ (80027d4 <main+0xa1c>)
 80026c0:	edd3 7a00 	vldr	s15, [r3]
 80026c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026c8:	4b4a      	ldr	r3, [pc, #296]	@ (80027f4 <main+0xa3c>)
 80026ca:	edc3 7a00 	vstr	s15, [r3]

		  // Clamp final motor values
		  m1 = constrain(m1, 0, 1999);
 80026ce:	4b46      	ldr	r3, [pc, #280]	@ (80027e8 <main+0xa30>)
 80026d0:	edd3 7a00 	vldr	s15, [r3]
 80026d4:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 80027f8 <main+0xa40>
 80026d8:	eddf 0a48 	vldr	s1, [pc, #288]	@ 80027fc <main+0xa44>
 80026dc:	eeb0 0a67 	vmov.f32	s0, s15
 80026e0:	f7ff fa6a 	bl	8001bb8 <constrain>
 80026e4:	eef0 7a40 	vmov.f32	s15, s0
 80026e8:	4b3f      	ldr	r3, [pc, #252]	@ (80027e8 <main+0xa30>)
 80026ea:	edc3 7a00 	vstr	s15, [r3]
		  m2 = constrain(m2, 0, 1999);
 80026ee:	4b3f      	ldr	r3, [pc, #252]	@ (80027ec <main+0xa34>)
 80026f0:	edd3 7a00 	vldr	s15, [r3]
 80026f4:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 80027f8 <main+0xa40>
 80026f8:	eddf 0a40 	vldr	s1, [pc, #256]	@ 80027fc <main+0xa44>
 80026fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002700:	f7ff fa5a 	bl	8001bb8 <constrain>
 8002704:	eef0 7a40 	vmov.f32	s15, s0
 8002708:	4b38      	ldr	r3, [pc, #224]	@ (80027ec <main+0xa34>)
 800270a:	edc3 7a00 	vstr	s15, [r3]
		  m3 = constrain(m3, 0, 1999);
 800270e:	4b38      	ldr	r3, [pc, #224]	@ (80027f0 <main+0xa38>)
 8002710:	edd3 7a00 	vldr	s15, [r3]
 8002714:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 80027f8 <main+0xa40>
 8002718:	eddf 0a38 	vldr	s1, [pc, #224]	@ 80027fc <main+0xa44>
 800271c:	eeb0 0a67 	vmov.f32	s0, s15
 8002720:	f7ff fa4a 	bl	8001bb8 <constrain>
 8002724:	eef0 7a40 	vmov.f32	s15, s0
 8002728:	4b31      	ldr	r3, [pc, #196]	@ (80027f0 <main+0xa38>)
 800272a:	edc3 7a00 	vstr	s15, [r3]
		  m4 = constrain(m4, 0, 1999);
 800272e:	4b31      	ldr	r3, [pc, #196]	@ (80027f4 <main+0xa3c>)
 8002730:	edd3 7a00 	vldr	s15, [r3]
 8002734:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 80027f8 <main+0xa40>
 8002738:	eddf 0a30 	vldr	s1, [pc, #192]	@ 80027fc <main+0xa44>
 800273c:	eeb0 0a67 	vmov.f32	s0, s15
 8002740:	f7ff fa3a 	bl	8001bb8 <constrain>
 8002744:	eef0 7a40 	vmov.f32	s15, s0
 8002748:	4b2a      	ldr	r3, [pc, #168]	@ (80027f4 <main+0xa3c>)
 800274a:	edc3 7a00 	vstr	s15, [r3]

		  sprintf(USB_TX_Buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\r\n",
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f7fd fefa 	bl	8000548 <__aeabi_f2d>
 8002754:	4682      	mov	sl, r0
 8002756:	468b      	mov	fp, r1
 8002758:	4b29      	ldr	r3, [pc, #164]	@ (8002800 <main+0xa48>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4618      	mov	r0, r3
 800275e:	f7fd fef3 	bl	8000548 <__aeabi_f2d>
 8002762:	4604      	mov	r4, r0
 8002764:	460d      	mov	r5, r1
 8002766:	6838      	ldr	r0, [r7, #0]
 8002768:	f7fd feee 	bl	8000548 <__aeabi_f2d>
 800276c:	4680      	mov	r8, r0
 800276e:	4689      	mov	r9, r1
 8002770:	4b24      	ldr	r3, [pc, #144]	@ (8002804 <main+0xa4c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd fee7 	bl	8000548 <__aeabi_f2d>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	f04f 0000 	mov.w	r0, #0
 8002782:	f04f 0100 	mov.w	r1, #0
 8002786:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800278a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800278e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	f04f 0300 	mov.w	r3, #0
 800279a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800279e:	e9cd 4500 	strd	r4, r5, [sp]
 80027a2:	4652      	mov	r2, sl
 80027a4:	465b      	mov	r3, fp
 80027a6:	4918      	ldr	r1, [pc, #96]	@ (8002808 <main+0xa50>)
 80027a8:	4818      	ldr	r0, [pc, #96]	@ (800280c <main+0xa54>)
 80027aa:	f00c faf1 	bl	800ed90 <siprintf>
		          roll_target, roll, 0.0f,
		          pitch_target, pitch, 0.0f);


		  CDC_Transmit_FS((uint8_t*)USB_TX_Buffer, strlen(USB_TX_Buffer));
 80027ae:	4817      	ldr	r0, [pc, #92]	@ (800280c <main+0xa54>)
 80027b0:	f7fd fd5e 	bl	8000270 <strlen>
 80027b4:	4603      	mov	r3, r0
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	4619      	mov	r1, r3
 80027ba:	4814      	ldr	r0, [pc, #80]	@ (800280c <main+0xa54>)
 80027bc:	f00b f974 	bl	800daa8 <CDC_Transmit_FS>
	  if (ScaledControllerOutput[CH_ARM] < 1500){
 80027c0:	f7ff bb9a 	b.w	8001ef8 <main+0x140>
 80027c4:	20000914 	.word	0x20000914
 80027c8:	20000368 	.word	0x20000368
 80027cc:	20000000 	.word	0x20000000
 80027d0:	20000444 	.word	0x20000444
 80027d4:	20000848 	.word	0x20000848
 80027d8:	2000087c 	.word	0x2000087c
 80027dc:	42c80000 	.word	0x42c80000
 80027e0:	20000844 	.word	0x20000844
 80027e4:	20000840 	.word	0x20000840
 80027e8:	20000850 	.word	0x20000850
 80027ec:	20000854 	.word	0x20000854
 80027f0:	20000858 	.word	0x20000858
 80027f4:	2000085c 	.word	0x2000085c
 80027f8:	44f9e000 	.word	0x44f9e000
 80027fc:	00000000 	.word	0x00000000
 8002800:	20000364 	.word	0x20000364
 8002804:	20000360 	.word	0x20000360
 8002808:	08012040 	.word	0x08012040
 800280c:	20000920 	.word	0x20000920

08002810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b094      	sub	sp, #80	@ 0x50
 8002814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002816:	f107 0320 	add.w	r3, r7, #32
 800281a:	2230      	movs	r2, #48	@ 0x30
 800281c:	2100      	movs	r1, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f00c fb1b 	bl	800ee5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002824:	f107 030c 	add.w	r3, r7, #12
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	609a      	str	r2, [r3, #8]
 8002830:	60da      	str	r2, [r3, #12]
 8002832:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002834:	2300      	movs	r3, #0
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	4b28      	ldr	r3, [pc, #160]	@ (80028dc <SystemClock_Config+0xcc>)
 800283a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283c:	4a27      	ldr	r2, [pc, #156]	@ (80028dc <SystemClock_Config+0xcc>)
 800283e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002842:	6413      	str	r3, [r2, #64]	@ 0x40
 8002844:	4b25      	ldr	r3, [pc, #148]	@ (80028dc <SystemClock_Config+0xcc>)
 8002846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002850:	2300      	movs	r3, #0
 8002852:	607b      	str	r3, [r7, #4]
 8002854:	4b22      	ldr	r3, [pc, #136]	@ (80028e0 <SystemClock_Config+0xd0>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a21      	ldr	r2, [pc, #132]	@ (80028e0 <SystemClock_Config+0xd0>)
 800285a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	4b1f      	ldr	r3, [pc, #124]	@ (80028e0 <SystemClock_Config+0xd0>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002868:	607b      	str	r3, [r7, #4]
 800286a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800286c:	2301      	movs	r3, #1
 800286e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002870:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002874:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002876:	2302      	movs	r3, #2
 8002878:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800287a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800287e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002880:	2304      	movs	r3, #4
 8002882:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002884:	23a8      	movs	r3, #168	@ 0xa8
 8002886:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002888:	2302      	movs	r3, #2
 800288a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800288c:	2307      	movs	r3, #7
 800288e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002890:	f107 0320 	add.w	r3, r7, #32
 8002894:	4618      	mov	r0, r3
 8002896:	f003 fd79 	bl	800638c <HAL_RCC_OscConfig>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028a0:	f000 f820 	bl	80028e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028a4:	230f      	movs	r3, #15
 80028a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028a8:	2302      	movs	r3, #2
 80028aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80028b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80028b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80028b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80028bc:	f107 030c 	add.w	r3, r7, #12
 80028c0:	2105      	movs	r1, #5
 80028c2:	4618      	mov	r0, r3
 80028c4:	f003 ffda 	bl	800687c <HAL_RCC_ClockConfig>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80028ce:	f000 f809 	bl	80028e4 <Error_Handler>
  }
}
 80028d2:	bf00      	nop
 80028d4:	3750      	adds	r7, #80	@ 0x50
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40023800 	.word	0x40023800
 80028e0:	40007000 	.word	0x40007000

080028e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028e8:	b672      	cpsid	i
}
 80028ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028ec:	bf00      	nop
 80028ee:	e7fd      	b.n	80028ec <Error_Handler+0x8>

080028f0 <MPU6000_Read>:
#include "mpu6000.h"
uint16_t MPU6000_Read(MPU6000 *dev, uint8_t reg) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af02      	add	r7, sp, #8
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	70fb      	strb	r3, [r7, #3]
    uint8_t tx[2] = {reg | 0x80, 0x00}; // reg addr + dummy
 80028fc:	78fb      	ldrb	r3, [r7, #3]
 80028fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002902:	b2db      	uxtb	r3, r3
 8002904:	733b      	strb	r3, [r7, #12]
 8002906:	2300      	movs	r3, #0
 8002908:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = {0};
 800290a:	2300      	movs	r3, #0
 800290c:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 800290e:	2200      	movs	r2, #0
 8002910:	2110      	movs	r1, #16
 8002912:	480c      	ldr	r0, [pc, #48]	@ (8002944 <MPU6000_Read+0x54>)
 8002914:	f002 face 	bl	8004eb4 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 2, HAL_MAX_DELAY);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	f107 0208 	add.w	r2, r7, #8
 8002920:	f107 010c 	add.w	r1, r7, #12
 8002924:	f04f 33ff 	mov.w	r3, #4294967295
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	2302      	movs	r3, #2
 800292c:	f004 fb93 	bl	8007056 <HAL_SPI_TransmitReceive>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002930:	2201      	movs	r2, #1
 8002932:	2110      	movs	r1, #16
 8002934:	4803      	ldr	r0, [pc, #12]	@ (8002944 <MPU6000_Read+0x54>)
 8002936:	f002 fabd 	bl	8004eb4 <HAL_GPIO_WritePin>

    return rx[1]; // the second byte is the register value
 800293a:	7a7b      	ldrb	r3, [r7, #9]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40020000 	.word	0x40020000

08002948 <MPU6000_Write>:

void MPU6000_Write(MPU6000 *dev, uint8_t reg, uint8_t data) {
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	70fb      	strb	r3, [r7, #3]
 8002954:	4613      	mov	r3, r2
 8002956:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {reg & 0x7F, data};
 8002958:	78fb      	ldrb	r3, [r7, #3]
 800295a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800295e:	b2db      	uxtb	r3, r3
 8002960:	733b      	strb	r3, [r7, #12]
 8002962:	78bb      	ldrb	r3, [r7, #2]
 8002964:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8002966:	2200      	movs	r2, #0
 8002968:	2110      	movs	r1, #16
 800296a:	480a      	ldr	r0, [pc, #40]	@ (8002994 <MPU6000_Write+0x4c>)
 800296c:	f002 faa2 	bl	8004eb4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(dev->hspi, tx, 2, HAL_MAX_DELAY);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6818      	ldr	r0, [r3, #0]
 8002974:	f107 010c 	add.w	r1, r7, #12
 8002978:	f04f 33ff 	mov.w	r3, #4294967295
 800297c:	2202      	movs	r2, #2
 800297e:	f004 fa26 	bl	8006dce <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002982:	2201      	movs	r2, #1
 8002984:	2110      	movs	r1, #16
 8002986:	4803      	ldr	r0, [pc, #12]	@ (8002994 <MPU6000_Write+0x4c>)
 8002988:	f002 fa94 	bl	8004eb4 <HAL_GPIO_WritePin>
}
 800298c:	bf00      	nop
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40020000 	.word	0x40020000

08002998 <MPU6000_Init>:

void MPU6000_Init(MPU6000 *dev, SPI_HandleTypeDef *hspi) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
    dev->hspi = hspi;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80029a8:	2201      	movs	r2, #1
 80029aa:	2110      	movs	r1, #16
 80029ac:	481f      	ldr	r0, [pc, #124]	@ (8002a2c <MPU6000_Init+0x94>)
 80029ae:	f002 fa81 	bl	8004eb4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80029b2:	2064      	movs	r0, #100	@ 0x64
 80029b4:	f001 fbaa 	bl	800410c <HAL_Delay>

    // Reset device
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x80);
 80029b8:	2280      	movs	r2, #128	@ 0x80
 80029ba:	216b      	movs	r1, #107	@ 0x6b
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff ffc3 	bl	8002948 <MPU6000_Write>
    HAL_Delay(100);
 80029c2:	2064      	movs	r0, #100	@ 0x64
 80029c4:	f001 fba2 	bl	800410c <HAL_Delay>

    // Wake up with PLL
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x01);
 80029c8:	2201      	movs	r2, #1
 80029ca:	216b      	movs	r1, #107	@ 0x6b
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff ffbb 	bl	8002948 <MPU6000_Write>
    HAL_Delay(10);
 80029d2:	200a      	movs	r0, #10
 80029d4:	f001 fb9a 	bl	800410c <HAL_Delay>

    uint8_t reg = MPU6000_Read(dev, MPU6000_GYRO_CONFIG);
 80029d8:	211b      	movs	r1, #27
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f7ff ff88 	bl	80028f0 <MPU6000_Read>
 80029e0:	4603      	mov	r3, r0
 80029e2:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear FS_SEL
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	f023 0318 	bic.w	r3, r3, #24
 80029ea:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_GYRO_CONFIG, reg);
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
 80029ee:	461a      	mov	r2, r3
 80029f0:	211b      	movs	r1, #27
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff ffa8 	bl	8002948 <MPU6000_Write>

    reg = MPU6000_Read(dev, MPU6000_ACCEL_CONFIG);
 80029f8:	211c      	movs	r1, #28
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ff78 	bl	80028f0 <MPU6000_Read>
 8002a00:	4603      	mov	r3, r0
 8002a02:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear AFS_SEL
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
 8002a06:	f023 0318 	bic.w	r3, r3, #24
 8002a0a:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_ACCEL_CONFIG, reg);
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	211c      	movs	r1, #28
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ff98 	bl	8002948 <MPU6000_Write>

    // Verify WHO_AM_I
    uint8_t whoami = MPU6000_Read(dev, MPU6000_WHO_AM_I);
 8002a18:	2175      	movs	r1, #117	@ 0x75
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff ff68 	bl	80028f0 <MPU6000_Read>
 8002a20:	4603      	mov	r3, r0
 8002a22:	73bb      	strb	r3, [r7, #14]
    if (whoami != 0x68) {
        // handle error
    }
}
 8002a24:	bf00      	nop
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40020000 	.word	0x40020000

08002a30 <MPU6000_Start_DMA>:



void MPU6000_Start_DMA(MPU6000 *dev) {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
    // Prepare TX buffer: [reg|0x80, dummy...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	22bb      	movs	r2, #187	@ 0xbb
 8002a3c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 8002a40:	2301      	movs	r3, #1
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	e008      	b.n	8002a58 <MPU6000_Start_DMA+0x28>
        dev->tx_buffer[i] = 0xFF; // dummy bytes
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	3338      	adds	r3, #56	@ 0x38
 8002a4e:	22ff      	movs	r2, #255	@ 0xff
 8002a50:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	3301      	adds	r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b0e      	cmp	r3, #14
 8002a5c:	ddf3      	ble.n	8002a46 <MPU6000_Start_DMA+0x16>
    }

    // Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8002a5e:	2200      	movs	r2, #0
 8002a60:	2110      	movs	r1, #16
 8002a62:	480d      	ldr	r0, [pc, #52]	@ (8002a98 <MPU6000_Start_DMA+0x68>)
 8002a64:	f002 fa26 	bl	8004eb4 <HAL_GPIO_WritePin>

    // Start DMA (15 bytes total: 1 addr + 14 data)
    if (HAL_SPI_TransmitReceive_DMA(dev->hspi, dev->tx_buffer, dev->dma_buffer, 15) != HAL_OK) {
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6818      	ldr	r0, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002a78:	230f      	movs	r3, #15
 8002a7a:	f004 fc95 	bl	80073a8 <HAL_SPI_TransmitReceive_DMA>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d004      	beq.n	8002a8e <MPU6000_Start_DMA+0x5e>
        // Handle error if needed
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002a84:	2201      	movs	r2, #1
 8002a86:	2110      	movs	r1, #16
 8002a88:	4803      	ldr	r0, [pc, #12]	@ (8002a98 <MPU6000_Start_DMA+0x68>)
 8002a8a:	f002 fa13 	bl	8004eb4 <HAL_GPIO_WritePin>
    }
}
 8002a8e:	bf00      	nop
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40020000 	.word	0x40020000

08002a9c <MPU6000_Process_DMA>:


void MPU6000_Process_DMA(MPU6000 *dev) {
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
    int16_t raw_acc_x = (dev->dma_buffer[1] << 8) | dev->dma_buffer[2];
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002aaa:	b21b      	sxth	r3, r3
 8002aac:	021b      	lsls	r3, r3, #8
 8002aae:	b21a      	sxth	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8002ab6:	b21b      	sxth	r3, r3
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_y = (dev->dma_buffer[3] << 8) | dev->dma_buffer[4];
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8002ac2:	b21b      	sxth	r3, r3
 8002ac4:	021b      	lsls	r3, r3, #8
 8002ac6:	b21a      	sxth	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002ace:	b21b      	sxth	r3, r3
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	827b      	strh	r3, [r7, #18]
    int16_t raw_acc_z = (dev->dma_buffer[5] << 8) | dev->dma_buffer[6];
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002ada:	b21b      	sxth	r3, r3
 8002adc:	021b      	lsls	r3, r3, #8
 8002ade:	b21a      	sxth	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8002ae6:	b21b      	sxth	r3, r3
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	823b      	strh	r3, [r7, #16]

    int16_t raw_temp  = (dev->dma_buffer[7] << 8) | dev->dma_buffer[8];
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8002af2:	b21b      	sxth	r3, r3
 8002af4:	021b      	lsls	r3, r3, #8
 8002af6:	b21a      	sxth	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002afe:	b21b      	sxth	r3, r3
 8002b00:	4313      	orrs	r3, r2
 8002b02:	81fb      	strh	r3, [r7, #14]

    int16_t raw_gyro_x = (dev->dma_buffer[9] << 8) | dev->dma_buffer[10];
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b0a:	b21b      	sxth	r3, r3
 8002b0c:	021b      	lsls	r3, r3, #8
 8002b0e:	b21a      	sxth	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8002b16:	b21b      	sxth	r3, r3
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_y = (dev->dma_buffer[11] << 8) | dev->dma_buffer[12];
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8002b22:	b21b      	sxth	r3, r3
 8002b24:	021b      	lsls	r3, r3, #8
 8002b26:	b21a      	sxth	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b2e:	b21b      	sxth	r3, r3
 8002b30:	4313      	orrs	r3, r2
 8002b32:	817b      	strh	r3, [r7, #10]
    int16_t raw_gyro_z = (dev->dma_buffer[13] << 8) | dev->dma_buffer[14];
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	021b      	lsls	r3, r3, #8
 8002b3e:	b21a      	sxth	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002b46:	b21b      	sxth	r3, r3
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	813b      	strh	r3, [r7, #8]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 8002b4c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b50:	ee07 3a90 	vmov	s15, r3
 8002b54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b58:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8002c9c <MPU6000_Process_DMA+0x200>
 8002b5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 8002b66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b72:	eeb1 7a67 	vneg.f32	s14, s15
 8002b76:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8002c9c <MPU6000_Process_DMA+0x200>
 8002b7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 8002b84:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002b88:	ee07 3a90 	vmov	s15, r3
 8002b8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b90:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8002c9c <MPU6000_Process_DMA+0x200>
 8002b94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 8002b9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002baa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002ca0 <MPU6000_Process_DMA+0x204>
 8002bae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bb2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002ca4 <MPU6000_Process_DMA+0x208>
 8002bb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 8002bc0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002bc4:	ee07 3a90 	vmov	s15, r3
 8002bc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bcc:	eeb1 7a67 	vneg.f32	s14, s15
 8002bd0:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002ca8 <MPU6000_Process_DMA+0x20c>
 8002bd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 8002bde:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bea:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002ca8 <MPU6000_Process_DMA+0x20c>
 8002bee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 8002bf8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002bfc:	ee07 3a90 	vmov	s15, r3
 8002c00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c04:	eeb1 7a67 	vneg.f32	s14, s15
 8002c08:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002ca8 <MPU6000_Process_DMA+0x20c>
 8002c0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	edc3 7a06 	vstr	s15, [r3, #24]

    if (dev->calibrated){
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d037      	beq.n	8002c90 <MPU6000_Process_DMA+0x1f4>
        for (uint8_t i = 0; i < 3; i++){
 8002c20:	2300      	movs	r3, #0
 8002c22:	75fb      	strb	r3, [r7, #23]
 8002c24:	e031      	b.n	8002c8a <MPU6000_Process_DMA+0x1ee>
        	dev->acc[i] -= dev->acc_offset[i];
 8002c26:	7dfb      	ldrb	r3, [r7, #23]
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3304      	adds	r3, #4
 8002c30:	ed93 7a00 	vldr	s14, [r3]
 8002c34:	7dfb      	ldrb	r3, [r7, #23]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	3306      	adds	r3, #6
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3304      	adds	r3, #4
 8002c40:	edd3 7a00 	vldr	s15, [r3]
 8002c44:	7dfb      	ldrb	r3, [r7, #23]
 8002c46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	4413      	add	r3, r2
 8002c50:	3304      	adds	r3, #4
 8002c52:	edc3 7a00 	vstr	s15, [r3]
        	dev->gyro[i] -= dev->gyro_offset[i];
 8002c56:	7dfb      	ldrb	r3, [r7, #23]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	3304      	adds	r3, #4
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	ed93 7a00 	vldr	s14, [r3]
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	330a      	adds	r3, #10
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	edd3 7a00 	vldr	s15, [r3]
 8002c72:	7dfb      	ldrb	r3, [r7, #23]
 8002c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t i = 0; i < 3; i++){
 8002c84:	7dfb      	ldrb	r3, [r7, #23]
 8002c86:	3301      	adds	r3, #1
 8002c88:	75fb      	strb	r3, [r7, #23]
 8002c8a:	7dfb      	ldrb	r3, [r7, #23]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d9ca      	bls.n	8002c26 <MPU6000_Process_DMA+0x18a>
        }
    }
}
 8002c90:	bf00      	nop
 8002c92:	371c      	adds	r7, #28
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	46800000 	.word	0x46800000
 8002ca0:	43aa0000 	.word	0x43aa0000
 8002ca4:	42121eb8 	.word	0x42121eb8
 8002ca8:	43030000 	.word	0x43030000

08002cac <MPU6000_Calibrate>:

void MPU6000_Calibrate(MPU6000 *dev) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08a      	sub	sp, #40	@ 0x28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
    const uint16_t samples = 3000;
 8002cb4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002cb8:	847b      	strh	r3, [r7, #34]	@ 0x22
    float acc_sum[3] = {0}, gyro_sum[3] = {0};
 8002cba:	f107 0314 	add.w	r3, r7, #20
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	609a      	str	r2, [r3, #8]
 8002cc6:	f107 0308 	add.w	r3, r7, #8
 8002cca:	2200      	movs	r2, #0
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	605a      	str	r2, [r3, #4]
 8002cd0:	609a      	str	r2, [r3, #8]

    dev->calibrated = false;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    for (uint16_t i = 0; i < samples; i++) {
 8002cda:	2300      	movs	r3, #0
 8002cdc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002cde:	e05a      	b.n	8002d96 <MPU6000_Calibrate+0xea>
        // Start a DMA read
        dev->spi_transfer_done = false;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
        MPU6000_Start_DMA(dev);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff fea1 	bl	8002a30 <MPU6000_Start_DMA>

        // Wait until DMA completes
        while (!dev->spi_transfer_done) { }
 8002cee:	bf00      	nop
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	f083 0301 	eor.w	r3, r3, #1
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f6      	bne.n	8002cf0 <MPU6000_Calibrate+0x44>

        // Process latest sample
        MPU6000_Process_DMA(dev);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff feca 	bl	8002a9c <MPU6000_Process_DMA>

        for (uint8_t axis = 0; axis < 3; axis++) {
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002d0e:	e038      	b.n	8002d82 <MPU6000_Calibrate+0xd6>
            acc_sum[axis]  += dev->acc[axis];
 8002d10:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	3328      	adds	r3, #40	@ 0x28
 8002d18:	443b      	add	r3, r7
 8002d1a:	3b14      	subs	r3, #20
 8002d1c:	ed93 7a00 	vldr	s14, [r3]
 8002d20:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	edd3 7a00 	vldr	s15, [r3]
 8002d30:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	3328      	adds	r3, #40	@ 0x28
 8002d3c:	443b      	add	r3, r7
 8002d3e:	3b14      	subs	r3, #20
 8002d40:	edc3 7a00 	vstr	s15, [r3]
            gyro_sum[axis] += dev->gyro[axis];
 8002d44:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	3328      	adds	r3, #40	@ 0x28
 8002d4c:	443b      	add	r3, r7
 8002d4e:	3b20      	subs	r3, #32
 8002d50:	ed93 7a00 	vldr	s14, [r3]
 8002d54:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	edd3 7a00 	vldr	s15, [r3]
 8002d64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	3328      	adds	r3, #40	@ 0x28
 8002d70:	443b      	add	r3, r7
 8002d72:	3b20      	subs	r3, #32
 8002d74:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t axis = 0; axis < 3; axis++) {
 8002d78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002d82:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d9c2      	bls.n	8002d10 <MPU6000_Calibrate+0x64>

        }

        HAL_Delay(1); // ~1 kHz sample rate
 8002d8a:	2001      	movs	r0, #1
 8002d8c:	f001 f9be 	bl	800410c <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 8002d90:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002d92:	3301      	adds	r3, #1
 8002d94:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002d96:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002d98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d3a0      	bcc.n	8002ce0 <MPU6000_Calibrate+0x34>
    }

    for (uint8_t axis = 0; axis < 3; axis++) {
 8002d9e:	2300      	movs	r3, #0
 8002da0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002da4:	e033      	b.n	8002e0e <MPU6000_Calibrate+0x162>
        dev->acc_offset[axis]  = acc_sum[axis] / samples;
 8002da6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	3328      	adds	r3, #40	@ 0x28
 8002dae:	443b      	add	r3, r7
 8002db0:	3b14      	subs	r3, #20
 8002db2:	edd3 6a00 	vldr	s13, [r3]
 8002db6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002db8:	ee07 3a90 	vmov	s15, r3
 8002dbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dc0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002dc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	3306      	adds	r3, #6
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	edc3 7a00 	vstr	s15, [r3]
        dev->gyro_offset[axis] = gyro_sum[axis] / samples;
 8002dd6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	3328      	adds	r3, #40	@ 0x28
 8002dde:	443b      	add	r3, r7
 8002de0:	3b20      	subs	r3, #32
 8002de2:	edd3 6a00 	vldr	s13, [r3]
 8002de6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002de8:	ee07 3a90 	vmov	s15, r3
 8002dec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002df0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002df4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	330a      	adds	r3, #10
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t axis = 0; axis < 3; axis++) {
 8002e04:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002e0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d9c7      	bls.n	8002da6 <MPU6000_Calibrate+0xfa>
    }

    // Subtract gravity on Z axis
    dev->acc_offset[2] -= 1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002e1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002e20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    dev->state = 0;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    dev->calibrated = true;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8002e3a:	bf00      	nop
 8002e3c:	3728      	adds	r7, #40	@ 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller *pid, float Kp, float Ki, float Kd, float output_limit, float integral_limit)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b087      	sub	sp, #28
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6178      	str	r0, [r7, #20]
 8002e4a:	ed87 0a04 	vstr	s0, [r7, #16]
 8002e4e:	edc7 0a03 	vstr	s1, [r7, #12]
 8002e52:	ed87 1a02 	vstr	s2, [r7, #8]
 8002e56:	edc7 1a01 	vstr	s3, [r7, #4]
 8002e5a:	ed87 2a00 	vstr	s4, [r7]
    pid->Kp = Kp;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	609a      	str	r2, [r3, #8]

    pid->target_value = 0.0f;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f04f 0200 	mov.w	r2, #0
 8002e76:	60da      	str	r2, [r3, #12]
    pid->measured_value = 0.0f;
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
    pid->measured_value_prev = 0.0f;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	615a      	str	r2, [r3, #20]

    pid->error = 0.0f;
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	619a      	str	r2, [r3, #24]
    pid->error_sum = 0.0f;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	61da      	str	r2, [r3, #28]
    pid->error_deriv = 0.0f;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	621a      	str	r2, [r3, #32]
    pid->error_deriv_filtered = 0.0f;
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	625a      	str	r2, [r3, #36]	@ 0x24

    pid->output = 0.0f;
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->output_limit = output_limit;
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_limit = integral_limit;
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002ebc:	bf00      	nop
 8002ebe:	371c      	adds	r7, #28
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <PID_Double_Calculation>:
        pid->output = -pid->output_limit;

    return pid->output;
}

float PID_Double_Calculation(Double_PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6178      	str	r0, [r7, #20]
 8002ed0:	ed87 0a04 	vstr	s0, [r7, #16]
 8002ed4:	edc7 0a03 	vstr	s1, [r7, #12]
 8002ed8:	ed87 1a02 	vstr	s2, [r7, #8]
 8002edc:	edc7 1a01 	vstr	s3, [r7, #4]
	/*Double PID outer loop calculation */
	if (PID_outer_loop_activation_flag){
 8002ee0:	4b8c      	ldr	r3, [pc, #560]	@ (8003114 <PID_Double_Calculation+0x24c>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 8090 	beq.w	800300a <PID_Double_Calculation+0x142>
		axis->outer_loop.target_value = target_angle;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	60da      	str	r2, [r3, #12]
		axis->outer_loop.measured_value = measured_angle;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	611a      	str	r2, [r3, #16]

		axis->outer_loop.error = axis->outer_loop.target_value - axis->outer_loop.measured_value;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	ed93 7a03 	vldr	s14, [r3, #12]
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	edc3 7a06 	vstr	s15, [r3, #24]
		axis->outer_loop.error_sum += axis->outer_loop.error * dt;
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	edd3 6a06 	vldr	s13, [r3, #24]
 8002f18:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	edc3 7a07 	vstr	s15, [r3, #28]

		if (axis->outer_loop.error_sum > axis->outer_loop.integral_limit) axis->outer_loop.error_sum = axis->outer_loop.integral_limit;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f3e:	dd04      	ble.n	8002f4a <PID_Double_Calculation+0x82>
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	61da      	str	r2, [r3, #28]
 8002f48:	e014      	b.n	8002f74 <PID_Double_Calculation+0xac>
		else if (axis->outer_loop.error_sum < -axis->outer_loop.integral_limit) axis->outer_loop.error_sum = -axis->outer_loop.integral_limit;
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f56:	eef1 7a67 	vneg.f32	s15, s15
 8002f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f62:	d507      	bpl.n	8002f74 <PID_Double_Calculation+0xac>
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f6a:	eef1 7a67 	vneg.f32	s15, s15
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	edc3 7a07 	vstr	s15, [r3, #28]

		axis->outer_loop.error_deriv = -measured_rate;
 8002f74:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f78:	eef1 7a67 	vneg.f32	s15, s15
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	edc3 7a08 	vstr	s15, [r3, #32]

		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	ed93 7a00 	vldr	s14, [r3]
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f8e:	ee27 7a27 	vmul.f32	s14, s14, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002f9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8002fa2:	ee37 7a27 	vadd.f32	s14, s14, s15
								  axis->outer_loop.Kd * axis->outer_loop.error_deriv;
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	edd3 6a02 	vldr	s13, [r3, #8]
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	edd3 7a08 	vldr	s15, [r3, #32]
 8002fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8002fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
//								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
//								  axis->outer_loop.Kd * axis->outer_loop.error_deriv_filtered;


	if (axis->outer_loop.output > axis->outer_loop.output_limit) axis->outer_loop.output = axis->outer_loop.output_limit;
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002fcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd4:	dd04      	ble.n	8002fe0 <PID_Double_Calculation+0x118>
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fde:	e014      	b.n	800300a <PID_Double_Calculation+0x142>
	else if (axis->outer_loop.output < -axis->outer_loop.output_limit) axis->outer_loop.output = -axis->outer_loop.output_limit;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002fec:	eef1 7a67 	vneg.f32	s15, s15
 8002ff0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff8:	d507      	bpl.n	800300a <PID_Double_Calculation+0x142>
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003000:	eef1 7a67 	vneg.f32	s15, s15
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	}

	/*Double PID inner loop calculation*/
	axis->inner_loop.target_value = axis->outer_loop.output;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	641a      	str	r2, [r3, #64]	@ 0x40
	axis->inner_loop.measured_value = measured_rate;
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	645a      	str	r2, [r3, #68]	@ 0x44

	axis->inner_loop.error = axis->inner_loop.target_value - axis->inner_loop.measured_value;
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003024:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	axis->inner_loop.error_sum += axis->inner_loop.error * dt;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 800303a:	edd7 7a01 	vldr	s15, [r7, #4]
 800303e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	if (axis->inner_loop.error_sum > axis->inner_loop.integral_limit) axis->inner_loop.error_sum = axis->inner_loop.integral_limit;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	dd04      	ble.n	800306c <PID_Double_Calculation+0x1a4>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	651a      	str	r2, [r3, #80]	@ 0x50
 800306a:	e014      	b.n	8003096 <PID_Double_Calculation+0x1ce>
	else if (axis->inner_loop.error_sum < -axis->inner_loop.integral_limit) axis->inner_loop.error_sum = -axis->inner_loop.integral_limit;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003078:	eef1 7a67 	vneg.f32	s15, s15
 800307c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003084:	d507      	bpl.n	8003096 <PID_Double_Calculation+0x1ce>
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800308c:	eef1 7a67 	vneg.f32	s15, s15
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	axis->inner_loop.error_deriv = -(axis->inner_loop.measured_value - axis->inner_loop.measured_value_prev) / dt;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a6:	eef1 6a67 	vneg.f32	s13, s15
 80030aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80030ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	axis->inner_loop.measured_value_prev = axis->inner_loop.measured_value;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	649a      	str	r2, [r3, #72]	@ 0x48
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80030cc:	ee27 7a27 	vmul.f32	s14, s14, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80030dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 80030e0:	ee37 7a27 	vadd.f32	s14, s14, s15
							  axis->inner_loop.Kd * axis->inner_loop.error_deriv;
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80030f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 80030f4:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
//	axis->inner_loop.error_deriv_filtered = (1 - INNER_DERIVATIVE_FILTER_ALPHA)*axis->inner_loop.error_deriv_filtered + INNER_DERIVATIVE_FILTER_ALPHA*axis->inner_loop.error_deriv;
//	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
//							  axis->inner_loop.Ki * axis->inner_loop.error_sum +
//							  axis->inner_loop.Kd * axis->inner_loop.error_deriv_filtered;

	return axis->inner_loop.output;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003102:	ee07 3a90 	vmov	s15, r3
}
 8003106:	eeb0 0a67 	vmov.f32	s0, s15
 800310a:	371c      	adds	r7, #28
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	2000091c 	.word	0x2000091c

08003118 <PID_Yaw_Angle_Calculation>:

/*
 * Yaw angle duoc dung khi throttle chinh yaw duoc giu nguyen -> giu cho heading khong thay doi
 * Yaw rate duoc dung khi throttle di chuyen -> dung pid dieu chinh toc do
 */
float PID_Yaw_Angle_Calculation(PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	6178      	str	r0, [r7, #20]
 8003120:	ed87 0a04 	vstr	s0, [r7, #16]
 8003124:	edc7 0a03 	vstr	s1, [r7, #12]
 8003128:	ed87 1a02 	vstr	s2, [r7, #8]
 800312c:	edc7 1a01 	vstr	s3, [r7, #4]
	axis->target_value = target_angle;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_angle;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	68fa      	ldr	r2, [r7, #12]
 800313a:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	edd3 7a04 	vldr	s15, [r3, #16]
 8003148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	edc3 7a06 	vstr	s15, [r3, #24]
	//Deal voi truong hop di tu 10 do quay sang 350 do chang han
	if (axis->error > 180.f) axis->error -= 360.f;
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	edd3 7a06 	vldr	s15, [r3, #24]
 8003158:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003224 <PID_Yaw_Angle_Calculation+0x10c>
 800315c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003164:	dd0a      	ble.n	800317c <PID_Yaw_Angle_Calculation+0x64>
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	edd3 7a06 	vldr	s15, [r3, #24]
 800316c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003228 <PID_Yaw_Angle_Calculation+0x110>
 8003170:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	edc3 7a06 	vstr	s15, [r3, #24]
 800317a:	e013      	b.n	80031a4 <PID_Yaw_Angle_Calculation+0x8c>
	else if (axis->error < -180.f) axis->error += 360.f;
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003182:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800322c <PID_Yaw_Angle_Calculation+0x114>
 8003186:	eef4 7ac7 	vcmpe.f32	s15, s14
 800318a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800318e:	d509      	bpl.n	80031a4 <PID_Yaw_Angle_Calculation+0x8c>
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	edd3 7a06 	vldr	s15, [r3, #24]
 8003196:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003228 <PID_Yaw_Angle_Calculation+0x110>
 800319a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	ed93 7a07 	vldr	s14, [r3, #28]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	edd3 6a06 	vldr	s13, [r3, #24]
 80031b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80031b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -measured_rate;
 80031c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80031c6:	eef1 7a67 	vneg.f32	s15, s15
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	edc3 7a08 	vstr	s15, [r3, #32]

	axis->output = axis->Kp * axis->error +
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	ed93 7a00 	vldr	s14, [r3]
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	edd3 7a06 	vldr	s15, [r3, #24]
 80031dc:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	edd3 6a01 	vldr	s13, [r3, #4]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	edd3 7a07 	vldr	s15, [r3, #28]
 80031ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 80031f0:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	edd3 6a02 	vldr	s13, [r3, #8]
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	edd3 7a08 	vldr	s15, [r3, #32]
 8003200:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8003204:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	return axis->output;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	ee07 3a90 	vmov	s15, r3
}
 8003216:	eeb0 0a67 	vmov.f32	s0, s15
 800321a:	371c      	adds	r7, #28
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	43340000 	.word	0x43340000
 8003228:	43b40000 	.word	0x43b40000
 800322c:	c3340000 	.word	0xc3340000

08003230 <PID_Yaw_Rate_Calculation>:

float PID_Yaw_Rate_Calculation(PID_Controller *axis, float target_rate, float measured_rate, float dt){
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	ed87 0a02 	vstr	s0, [r7, #8]
 800323c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003240:	ed87 1a00 	vstr	s2, [r7]
	axis->target_value = target_rate;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_rate;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	ed93 7a03 	vldr	s14, [r3, #12]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	edd3 7a04 	vldr	s15, [r3, #16]
 800325c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	ed93 7a07 	vldr	s14, [r3, #28]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	edd3 6a06 	vldr	s13, [r3, #24]
 8003272:	edd7 7a00 	vldr	s15, [r7]
 8003276:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800327a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -(axis->measured_value - axis->measured_value_prev) / dt;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	ed93 7a04 	vldr	s14, [r3, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003290:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003294:	eef1 6a67 	vneg.f32	s13, s15
 8003298:	ed97 7a00 	vldr	s14, [r7]
 800329c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->measured_value_prev = axis->measured_value;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	615a      	str	r2, [r3, #20]

	axis->output = axis->Kp * axis->error +
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	ed93 7a00 	vldr	s14, [r3]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80032ba:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	edd3 6a01 	vldr	s13, [r3, #4]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	edd3 7a07 	vldr	s15, [r3, #28]
 80032ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 80032ce:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	edd3 6a02 	vldr	s13, [r3, #8]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	edd3 7a08 	vldr	s15, [r3, #32]
 80032de:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 80032e2:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	return axis->output;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f0:	ee07 3a90 	vmov	s15, r3
}
 80032f4:	eeb0 0a67 	vmov.f32	s0, s15
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003308:	4b17      	ldr	r3, [pc, #92]	@ (8003368 <MX_SPI1_Init+0x64>)
 800330a:	4a18      	ldr	r2, [pc, #96]	@ (800336c <MX_SPI1_Init+0x68>)
 800330c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800330e:	4b16      	ldr	r3, [pc, #88]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003310:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003314:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003316:	4b14      	ldr	r3, [pc, #80]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003318:	2200      	movs	r2, #0
 800331a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800331c:	4b12      	ldr	r3, [pc, #72]	@ (8003368 <MX_SPI1_Init+0x64>)
 800331e:	2200      	movs	r2, #0
 8003320:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003322:	4b11      	ldr	r3, [pc, #68]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003324:	2200      	movs	r2, #0
 8003326:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003328:	4b0f      	ldr	r3, [pc, #60]	@ (8003368 <MX_SPI1_Init+0x64>)
 800332a:	2200      	movs	r2, #0
 800332c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800332e:	4b0e      	ldr	r3, [pc, #56]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003330:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003334:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003336:	4b0c      	ldr	r3, [pc, #48]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003338:	2210      	movs	r2, #16
 800333a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800333c:	4b0a      	ldr	r3, [pc, #40]	@ (8003368 <MX_SPI1_Init+0x64>)
 800333e:	2200      	movs	r2, #0
 8003340:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003342:	4b09      	ldr	r3, [pc, #36]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003344:	2200      	movs	r2, #0
 8003346:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003348:	4b07      	ldr	r3, [pc, #28]	@ (8003368 <MX_SPI1_Init+0x64>)
 800334a:	2200      	movs	r2, #0
 800334c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800334e:	4b06      	ldr	r3, [pc, #24]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003350:	220a      	movs	r2, #10
 8003352:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003354:	4804      	ldr	r0, [pc, #16]	@ (8003368 <MX_SPI1_Init+0x64>)
 8003356:	f003 fcb1 	bl	8006cbc <HAL_SPI_Init>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003360:	f7ff fac0 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003364:	bf00      	nop
 8003366:	bd80      	pop	{r7, pc}
 8003368:	200009a8 	.word	0x200009a8
 800336c:	40013000 	.word	0x40013000

08003370 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	@ 0x28
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	605a      	str	r2, [r3, #4]
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	60da      	str	r2, [r3, #12]
 8003386:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a4c      	ldr	r2, [pc, #304]	@ (80034c0 <HAL_SPI_MspInit+0x150>)
 800338e:	4293      	cmp	r3, r2
 8003390:	f040 8092 	bne.w	80034b8 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003394:	2300      	movs	r3, #0
 8003396:	613b      	str	r3, [r7, #16]
 8003398:	4b4a      	ldr	r3, [pc, #296]	@ (80034c4 <HAL_SPI_MspInit+0x154>)
 800339a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339c:	4a49      	ldr	r2, [pc, #292]	@ (80034c4 <HAL_SPI_MspInit+0x154>)
 800339e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80033a4:	4b47      	ldr	r3, [pc, #284]	@ (80034c4 <HAL_SPI_MspInit+0x154>)
 80033a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	4b43      	ldr	r3, [pc, #268]	@ (80034c4 <HAL_SPI_MspInit+0x154>)
 80033b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b8:	4a42      	ldr	r2, [pc, #264]	@ (80034c4 <HAL_SPI_MspInit+0x154>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c0:	4b40      	ldr	r3, [pc, #256]	@ (80034c4 <HAL_SPI_MspInit+0x154>)
 80033c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	60fb      	str	r3, [r7, #12]
 80033ca:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80033cc:	23e0      	movs	r3, #224	@ 0xe0
 80033ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d0:	2302      	movs	r3, #2
 80033d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033d8:	2303      	movs	r3, #3
 80033da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033dc:	2305      	movs	r3, #5
 80033de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	4619      	mov	r1, r3
 80033e6:	4838      	ldr	r0, [pc, #224]	@ (80034c8 <HAL_SPI_MspInit+0x158>)
 80033e8:	f001 fbc8 	bl	8004b7c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80033ec:	4b37      	ldr	r3, [pc, #220]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 80033ee:	4a38      	ldr	r2, [pc, #224]	@ (80034d0 <HAL_SPI_MspInit+0x160>)
 80033f0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80033f2:	4b36      	ldr	r3, [pc, #216]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 80033f4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80033f8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033fa:	4b34      	ldr	r3, [pc, #208]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003400:	4b32      	ldr	r3, [pc, #200]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003402:	2200      	movs	r2, #0
 8003404:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003406:	4b31      	ldr	r3, [pc, #196]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003408:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800340c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800340e:	4b2f      	ldr	r3, [pc, #188]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003410:	2200      	movs	r2, #0
 8003412:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003414:	4b2d      	ldr	r3, [pc, #180]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003416:	2200      	movs	r2, #0
 8003418:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800341a:	4b2c      	ldr	r3, [pc, #176]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 800341c:	2200      	movs	r2, #0
 800341e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003420:	4b2a      	ldr	r3, [pc, #168]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003422:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003426:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003428:	4b28      	ldr	r3, [pc, #160]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 800342a:	2200      	movs	r2, #0
 800342c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800342e:	4827      	ldr	r0, [pc, #156]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003430:	f000 ffa2 	bl	8004378 <HAL_DMA_Init>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800343a:	f7ff fa53 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a22      	ldr	r2, [pc, #136]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003442:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003444:	4a21      	ldr	r2, [pc, #132]	@ (80034cc <HAL_SPI_MspInit+0x15c>)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800344a:	4b22      	ldr	r3, [pc, #136]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 800344c:	4a22      	ldr	r2, [pc, #136]	@ (80034d8 <HAL_SPI_MspInit+0x168>)
 800344e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003450:	4b20      	ldr	r3, [pc, #128]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 8003452:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003456:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003458:	4b1e      	ldr	r3, [pc, #120]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 800345a:	2240      	movs	r2, #64	@ 0x40
 800345c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800345e:	4b1d      	ldr	r3, [pc, #116]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 8003460:	2200      	movs	r2, #0
 8003462:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003464:	4b1b      	ldr	r3, [pc, #108]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 8003466:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800346a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800346c:	4b19      	ldr	r3, [pc, #100]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 800346e:	2200      	movs	r2, #0
 8003470:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003472:	4b18      	ldr	r3, [pc, #96]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 8003474:	2200      	movs	r2, #0
 8003476:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003478:	4b16      	ldr	r3, [pc, #88]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 800347a:	2200      	movs	r2, #0
 800347c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800347e:	4b15      	ldr	r3, [pc, #84]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 8003480:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003484:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003486:	4b13      	ldr	r3, [pc, #76]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 8003488:	2200      	movs	r2, #0
 800348a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800348c:	4811      	ldr	r0, [pc, #68]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 800348e:	f000 ff73 	bl	8004378 <HAL_DMA_Init>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8003498:	f7ff fa24 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a0d      	ldr	r2, [pc, #52]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 80034a0:	649a      	str	r2, [r3, #72]	@ 0x48
 80034a2:	4a0c      	ldr	r2, [pc, #48]	@ (80034d4 <HAL_SPI_MspInit+0x164>)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 80034a8:	2200      	movs	r2, #0
 80034aa:	2101      	movs	r1, #1
 80034ac:	2023      	movs	r0, #35	@ 0x23
 80034ae:	f000 ff2c 	bl	800430a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80034b2:	2023      	movs	r0, #35	@ 0x23
 80034b4:	f000 ff45 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80034b8:	bf00      	nop
 80034ba:	3728      	adds	r7, #40	@ 0x28
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40013000 	.word	0x40013000
 80034c4:	40023800 	.word	0x40023800
 80034c8:	40020000 	.word	0x40020000
 80034cc:	20000a00 	.word	0x20000a00
 80034d0:	40026410 	.word	0x40026410
 80034d4:	20000a60 	.word	0x20000a60
 80034d8:	40026458 	.word	0x40026458

080034dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	607b      	str	r3, [r7, #4]
 80034e6:	4b10      	ldr	r3, [pc, #64]	@ (8003528 <HAL_MspInit+0x4c>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003528 <HAL_MspInit+0x4c>)
 80034ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003528 <HAL_MspInit+0x4c>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034fa:	607b      	str	r3, [r7, #4]
 80034fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	603b      	str	r3, [r7, #0]
 8003502:	4b09      	ldr	r3, [pc, #36]	@ (8003528 <HAL_MspInit+0x4c>)
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	4a08      	ldr	r2, [pc, #32]	@ (8003528 <HAL_MspInit+0x4c>)
 8003508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800350c:	6413      	str	r3, [r2, #64]	@ 0x40
 800350e:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <HAL_MspInit+0x4c>)
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	40023800 	.word	0x40023800

0800352c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003530:	bf00      	nop
 8003532:	e7fd      	b.n	8003530 <NMI_Handler+0x4>

08003534 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003538:	bf00      	nop
 800353a:	e7fd      	b.n	8003538 <HardFault_Handler+0x4>

0800353c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003540:	bf00      	nop
 8003542:	e7fd      	b.n	8003540 <MemManage_Handler+0x4>

08003544 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003548:	bf00      	nop
 800354a:	e7fd      	b.n	8003548 <BusFault_Handler+0x4>

0800354c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003550:	bf00      	nop
 8003552:	e7fd      	b.n	8003550 <UsageFault_Handler+0x4>

08003554 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003558:	bf00      	nop
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003562:	b480      	push	{r7}
 8003564:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003582:	f000 fda3 	bl	80040cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8003590:	4802      	ldr	r0, [pc, #8]	@ (800359c <DMA1_Stream0_IRQHandler+0x10>)
 8003592:	f001 f889 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003596:	bf00      	nop
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000c5c 	.word	0x20000c5c

080035a0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 80035a4:	4802      	ldr	r0, [pc, #8]	@ (80035b0 <DMA1_Stream2_IRQHandler+0x10>)
 80035a6:	f001 f87f 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80035aa:	bf00      	nop
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	20000bfc 	.word	0x20000bfc

080035b4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 80035b8:	4802      	ldr	r0, [pc, #8]	@ (80035c4 <DMA1_Stream3_IRQHandler+0x10>)
 80035ba:	f001 f875 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80035be:	bf00      	nop
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	20000cbc 	.word	0x20000cbc

080035c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80035cc:	4802      	ldr	r0, [pc, #8]	@ (80035d8 <TIM2_IRQHandler+0x10>)
 80035ce:	f004 fe1f 	bl	8008210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000ac4 	.word	0x20000ac4

080035dc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80035e0:	4802      	ldr	r0, [pc, #8]	@ (80035ec <SPI1_IRQHandler+0x10>)
 80035e2:	f003 ffdd 	bl	80075a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	200009a8 	.word	0x200009a8

080035f0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80035f4:	4802      	ldr	r0, [pc, #8]	@ (8003600 <DMA1_Stream7_IRQHandler+0x10>)
 80035f6:	f001 f857 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	20000b9c 	.word	0x20000b9c

08003604 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003608:	4802      	ldr	r0, [pc, #8]	@ (8003614 <DMA2_Stream0_IRQHandler+0x10>)
 800360a:	f001 f84d 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800360e:	bf00      	nop
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	20000a00 	.word	0x20000a00

08003618 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800361c:	4802      	ldr	r0, [pc, #8]	@ (8003628 <DMA2_Stream1_IRQHandler+0x10>)
 800361e:	f001 f843 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20000d64 	.word	0x20000d64

0800362c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003630:	4802      	ldr	r0, [pc, #8]	@ (800363c <DMA2_Stream3_IRQHandler+0x10>)
 8003632:	f001 f839 	bl	80046a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	20000a60 	.word	0x20000a60

08003640 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003644:	4802      	ldr	r0, [pc, #8]	@ (8003650 <OTG_FS_IRQHandler+0x10>)
 8003646:	f001 fd92 	bl	800516e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	200022a8 	.word	0x200022a8

08003654 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 800365a:	4b0d      	ldr	r3, [pc, #52]	@ (8003690 <USART6_IRQHandler+0x3c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0310 	and.w	r3, r3, #16
 8003664:	2b10      	cmp	r3, #16
 8003666:	d10c      	bne.n	8003682 <USART6_IRQHandler+0x2e>
        __HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8003668:	2300      	movs	r3, #0
 800366a:	607b      	str	r3, [r7, #4]
 800366c:	4b08      	ldr	r3, [pc, #32]	@ (8003690 <USART6_IRQHandler+0x3c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	607b      	str	r3, [r7, #4]
 8003674:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <USART6_IRQHandler+0x3c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	607b      	str	r3, [r7, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
        CRSF_IdleHandler();   // calls your parser
 800367e:	f7fe fb33 	bl	8001ce8 <CRSF_IdleHandler>
    }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003682:	4803      	ldr	r0, [pc, #12]	@ (8003690 <USART6_IRQHandler+0x3c>)
 8003684:	f005 fd5c 	bl	8009140 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000d1c 	.word	0x20000d1c

08003694 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return 1;
 8003698:	2301      	movs	r3, #1
}
 800369a:	4618      	mov	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <_kill>:

int _kill(int pid, int sig)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036ae:	f00b fc27 	bl	800ef00 <__errno>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2216      	movs	r2, #22
 80036b6:	601a      	str	r2, [r3, #0]
  return -1;
 80036b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <_exit>:

void _exit (int status)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036cc:	f04f 31ff 	mov.w	r1, #4294967295
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f7ff ffe7 	bl	80036a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80036d6:	bf00      	nop
 80036d8:	e7fd      	b.n	80036d6 <_exit+0x12>

080036da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b086      	sub	sp, #24
 80036de:	af00      	add	r7, sp, #0
 80036e0:	60f8      	str	r0, [r7, #12]
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	e00a      	b.n	8003702 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80036ec:	f3af 8000 	nop.w
 80036f0:	4601      	mov	r1, r0
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	60ba      	str	r2, [r7, #8]
 80036f8:	b2ca      	uxtb	r2, r1
 80036fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	3301      	adds	r3, #1
 8003700:	617b      	str	r3, [r7, #20]
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	429a      	cmp	r2, r3
 8003708:	dbf0      	blt.n	80036ec <_read+0x12>
  }

  return len;
 800370a:	687b      	ldr	r3, [r7, #4]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3718      	adds	r7, #24
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003720:	2300      	movs	r3, #0
 8003722:	617b      	str	r3, [r7, #20]
 8003724:	e009      	b.n	800373a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	1c5a      	adds	r2, r3, #1
 800372a:	60ba      	str	r2, [r7, #8]
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	3301      	adds	r3, #1
 8003738:	617b      	str	r3, [r7, #20]
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	429a      	cmp	r2, r3
 8003740:	dbf1      	blt.n	8003726 <_write+0x12>
  }
  return len;
 8003742:	687b      	ldr	r3, [r7, #4]
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <_close>:

int _close(int file)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003754:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003774:	605a      	str	r2, [r3, #4]
  return 0;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <_isatty>:

int _isatty(int file)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800378c:	2301      	movs	r3, #1
}
 800378e:	4618      	mov	r0, r3
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800379a:	b480      	push	{r7}
 800379c:	b085      	sub	sp, #20
 800379e:	af00      	add	r7, sp, #0
 80037a0:	60f8      	str	r0, [r7, #12]
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037bc:	4a14      	ldr	r2, [pc, #80]	@ (8003810 <_sbrk+0x5c>)
 80037be:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <_sbrk+0x60>)
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037c8:	4b13      	ldr	r3, [pc, #76]	@ (8003818 <_sbrk+0x64>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d102      	bne.n	80037d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037d0:	4b11      	ldr	r3, [pc, #68]	@ (8003818 <_sbrk+0x64>)
 80037d2:	4a12      	ldr	r2, [pc, #72]	@ (800381c <_sbrk+0x68>)
 80037d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037d6:	4b10      	ldr	r3, [pc, #64]	@ (8003818 <_sbrk+0x64>)
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4413      	add	r3, r2
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d207      	bcs.n	80037f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037e4:	f00b fb8c 	bl	800ef00 <__errno>
 80037e8:	4603      	mov	r3, r0
 80037ea:	220c      	movs	r2, #12
 80037ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037ee:	f04f 33ff 	mov.w	r3, #4294967295
 80037f2:	e009      	b.n	8003808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037f4:	4b08      	ldr	r3, [pc, #32]	@ (8003818 <_sbrk+0x64>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037fa:	4b07      	ldr	r3, [pc, #28]	@ (8003818 <_sbrk+0x64>)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4413      	add	r3, r2
 8003802:	4a05      	ldr	r2, [pc, #20]	@ (8003818 <_sbrk+0x64>)
 8003804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003806:	68fb      	ldr	r3, [r7, #12]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3718      	adds	r7, #24
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	20020000 	.word	0x20020000
 8003814:	00000400 	.word	0x00000400
 8003818:	20000ac0 	.word	0x20000ac0
 800381c:	20002af8 	.word	0x20002af8

08003820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003824:	4b06      	ldr	r3, [pc, #24]	@ (8003840 <SystemInit+0x20>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382a:	4a05      	ldr	r2, [pc, #20]	@ (8003840 <SystemInit+0x20>)
 800382c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003830:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003834:	bf00      	nop
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch3_up;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800384a:	f107 0308 	add.w	r3, r7, #8
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	605a      	str	r2, [r3, #4]
 8003854:	609a      	str	r2, [r3, #8]
 8003856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003858:	463b      	mov	r3, r7
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003860:	4b1d      	ldr	r3, [pc, #116]	@ (80038d8 <MX_TIM2_Init+0x94>)
 8003862:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003866:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8003868:	4b1b      	ldr	r3, [pc, #108]	@ (80038d8 <MX_TIM2_Init+0x94>)
 800386a:	2253      	movs	r2, #83	@ 0x53
 800386c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800386e:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <MX_TIM2_Init+0x94>)
 8003870:	2200      	movs	r2, #0
 8003872:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8003874:	4b18      	ldr	r3, [pc, #96]	@ (80038d8 <MX_TIM2_Init+0x94>)
 8003876:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800387a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800387c:	4b16      	ldr	r3, [pc, #88]	@ (80038d8 <MX_TIM2_Init+0x94>)
 800387e:	2200      	movs	r2, #0
 8003880:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003882:	4b15      	ldr	r3, [pc, #84]	@ (80038d8 <MX_TIM2_Init+0x94>)
 8003884:	2200      	movs	r2, #0
 8003886:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003888:	4813      	ldr	r0, [pc, #76]	@ (80038d8 <MX_TIM2_Init+0x94>)
 800388a:	f004 f9df 	bl	8007c4c <HAL_TIM_Base_Init>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003894:	f7ff f826 	bl	80028e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003898:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800389c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800389e:	f107 0308 	add.w	r3, r7, #8
 80038a2:	4619      	mov	r1, r3
 80038a4:	480c      	ldr	r0, [pc, #48]	@ (80038d8 <MX_TIM2_Init+0x94>)
 80038a6:	f004 fe65 	bl	8008574 <HAL_TIM_ConfigClockSource>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80038b0:	f7ff f818 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038b4:	2300      	movs	r3, #0
 80038b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b8:	2300      	movs	r3, #0
 80038ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038bc:	463b      	mov	r3, r7
 80038be:	4619      	mov	r1, r3
 80038c0:	4805      	ldr	r0, [pc, #20]	@ (80038d8 <MX_TIM2_Init+0x94>)
 80038c2:	f005 fb37 	bl	8008f34 <HAL_TIMEx_MasterConfigSynchronization>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80038cc:	f7ff f80a 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80038d0:	bf00      	nop
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	20000ac4 	.word	0x20000ac4

080038dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08e      	sub	sp, #56	@ 0x38
 80038e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	605a      	str	r2, [r3, #4]
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038f0:	f107 0320 	add.w	r3, r7, #32
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038fa:	1d3b      	adds	r3, r7, #4
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	60da      	str	r2, [r3, #12]
 8003906:	611a      	str	r2, [r3, #16]
 8003908:	615a      	str	r2, [r3, #20]
 800390a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800390c:	4b33      	ldr	r3, [pc, #204]	@ (80039dc <MX_TIM3_Init+0x100>)
 800390e:	4a34      	ldr	r2, [pc, #208]	@ (80039e0 <MX_TIM3_Init+0x104>)
 8003910:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003912:	4b32      	ldr	r3, [pc, #200]	@ (80039dc <MX_TIM3_Init+0x100>)
 8003914:	2200      	movs	r2, #0
 8003916:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003918:	4b30      	ldr	r3, [pc, #192]	@ (80039dc <MX_TIM3_Init+0x100>)
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 280-1;
 800391e:	4b2f      	ldr	r3, [pc, #188]	@ (80039dc <MX_TIM3_Init+0x100>)
 8003920:	f240 1217 	movw	r2, #279	@ 0x117
 8003924:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003926:	4b2d      	ldr	r3, [pc, #180]	@ (80039dc <MX_TIM3_Init+0x100>)
 8003928:	2200      	movs	r2, #0
 800392a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800392c:	4b2b      	ldr	r3, [pc, #172]	@ (80039dc <MX_TIM3_Init+0x100>)
 800392e:	2200      	movs	r2, #0
 8003930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003932:	482a      	ldr	r0, [pc, #168]	@ (80039dc <MX_TIM3_Init+0x100>)
 8003934:	f004 f98a 	bl	8007c4c <HAL_TIM_Base_Init>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800393e:	f7fe ffd1 	bl	80028e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003942:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003946:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003948:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800394c:	4619      	mov	r1, r3
 800394e:	4823      	ldr	r0, [pc, #140]	@ (80039dc <MX_TIM3_Init+0x100>)
 8003950:	f004 fe10 	bl	8008574 <HAL_TIM_ConfigClockSource>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800395a:	f7fe ffc3 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800395e:	481f      	ldr	r0, [pc, #124]	@ (80039dc <MX_TIM3_Init+0x100>)
 8003960:	f004 fa34 	bl	8007dcc <HAL_TIM_PWM_Init>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800396a:	f7fe ffbb 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800396e:	2300      	movs	r3, #0
 8003970:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003972:	2300      	movs	r3, #0
 8003974:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003976:	f107 0320 	add.w	r3, r7, #32
 800397a:	4619      	mov	r1, r3
 800397c:	4817      	ldr	r0, [pc, #92]	@ (80039dc <MX_TIM3_Init+0x100>)
 800397e:	f005 fad9 	bl	8008f34 <HAL_TIMEx_MasterConfigSynchronization>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003988:	f7fe ffac 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800398c:	2360      	movs	r3, #96	@ 0x60
 800398e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 8003990:	2369      	movs	r3, #105	@ 0x69
 8003992:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003994:	2300      	movs	r3, #0
 8003996:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003998:	2304      	movs	r3, #4
 800399a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800399c:	1d3b      	adds	r3, r7, #4
 800399e:	2208      	movs	r2, #8
 80039a0:	4619      	mov	r1, r3
 80039a2:	480e      	ldr	r0, [pc, #56]	@ (80039dc <MX_TIM3_Init+0x100>)
 80039a4:	f004 fd24 	bl	80083f0 <HAL_TIM_PWM_ConfigChannel>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80039ae:	f7fe ff99 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80039b6:	1d3b      	adds	r3, r7, #4
 80039b8:	220c      	movs	r2, #12
 80039ba:	4619      	mov	r1, r3
 80039bc:	4807      	ldr	r0, [pc, #28]	@ (80039dc <MX_TIM3_Init+0x100>)
 80039be:	f004 fd17 	bl	80083f0 <HAL_TIM_PWM_ConfigChannel>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 80039c8:	f7fe ff8c 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80039cc:	4803      	ldr	r0, [pc, #12]	@ (80039dc <MX_TIM3_Init+0x100>)
 80039ce:	f000 f9ef 	bl	8003db0 <HAL_TIM_MspPostInit>

}
 80039d2:	bf00      	nop
 80039d4:	3738      	adds	r7, #56	@ 0x38
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20000b0c 	.word	0x20000b0c
 80039e0:	40000400 	.word	0x40000400

080039e4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08e      	sub	sp, #56	@ 0x38
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	609a      	str	r2, [r3, #8]
 80039f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039f8:	f107 0320 	add.w	r3, r7, #32
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]
 8003a00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a02:	1d3b      	adds	r3, r7, #4
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	605a      	str	r2, [r3, #4]
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
 8003a0e:	611a      	str	r2, [r3, #16]
 8003a10:	615a      	str	r2, [r3, #20]
 8003a12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a14:	4b32      	ldr	r3, [pc, #200]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a16:	4a33      	ldr	r2, [pc, #204]	@ (8003ae4 <MX_TIM5_Init+0x100>)
 8003a18:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003a1a:	4b31      	ldr	r3, [pc, #196]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a20:	4b2f      	ldr	r3, [pc, #188]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 280-1;
 8003a26:	4b2e      	ldr	r3, [pc, #184]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a28:	f240 1217 	movw	r2, #279	@ 0x117
 8003a2c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a2e:	4b2c      	ldr	r3, [pc, #176]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a34:	4b2a      	ldr	r3, [pc, #168]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003a3a:	4829      	ldr	r0, [pc, #164]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a3c:	f004 f906 	bl	8007c4c <HAL_TIM_Base_Init>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8003a46:	f7fe ff4d 	bl	80028e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003a50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a54:	4619      	mov	r1, r3
 8003a56:	4822      	ldr	r0, [pc, #136]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a58:	f004 fd8c 	bl	8008574 <HAL_TIM_ConfigClockSource>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8003a62:	f7fe ff3f 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003a66:	481e      	ldr	r0, [pc, #120]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a68:	f004 f9b0 	bl	8007dcc <HAL_TIM_PWM_Init>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8003a72:	f7fe ff37 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a76:	2300      	movs	r3, #0
 8003a78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003a7e:	f107 0320 	add.w	r3, r7, #32
 8003a82:	4619      	mov	r1, r3
 8003a84:	4816      	ldr	r0, [pc, #88]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003a86:	f005 fa55 	bl	8008f34 <HAL_TIMEx_MasterConfigSynchronization>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8003a90:	f7fe ff28 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a94:	2360      	movs	r3, #96	@ 0x60
 8003a96:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 8003a98:	2369      	movs	r3, #105	@ 0x69
 8003a9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003aa0:	2304      	movs	r3, #4
 8003aa2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003aa4:	1d3b      	adds	r3, r7, #4
 8003aa6:	2208      	movs	r2, #8
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	480d      	ldr	r0, [pc, #52]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003aac:	f004 fca0 	bl	80083f0 <HAL_TIM_PWM_ConfigChannel>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8003ab6:	f7fe ff15 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003aba:	1d3b      	adds	r3, r7, #4
 8003abc:	220c      	movs	r2, #12
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4807      	ldr	r0, [pc, #28]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003ac2:	f004 fc95 	bl	80083f0 <HAL_TIM_PWM_ConfigChannel>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8003acc:	f7fe ff0a 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003ad0:	4803      	ldr	r0, [pc, #12]	@ (8003ae0 <MX_TIM5_Init+0xfc>)
 8003ad2:	f000 f96d 	bl	8003db0 <HAL_TIM_MspPostInit>

}
 8003ad6:	bf00      	nop
 8003ad8:	3738      	adds	r7, #56	@ 0x38
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20000b54 	.word	0x20000b54
 8003ae4:	40000c00 	.word	0x40000c00

08003ae8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af8:	d116      	bne.n	8003b28 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	4b53      	ldr	r3, [pc, #332]	@ (8003c4c <HAL_TIM_Base_MspInit+0x164>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b02:	4a52      	ldr	r2, [pc, #328]	@ (8003c4c <HAL_TIM_Base_MspInit+0x164>)
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b0a:	4b50      	ldr	r3, [pc, #320]	@ (8003c4c <HAL_TIM_Base_MspInit+0x164>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2105      	movs	r1, #5
 8003b1a:	201c      	movs	r0, #28
 8003b1c:	f000 fbf5 	bl	800430a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b20:	201c      	movs	r0, #28
 8003b22:	f000 fc0e 	bl	8004342 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003b26:	e133      	b.n	8003d90 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM3)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a48      	ldr	r2, [pc, #288]	@ (8003c50 <HAL_TIM_Base_MspInit+0x168>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	f040 8098 	bne.w	8003c64 <HAL_TIM_Base_MspInit+0x17c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b34:	2300      	movs	r3, #0
 8003b36:	613b      	str	r3, [r7, #16]
 8003b38:	4b44      	ldr	r3, [pc, #272]	@ (8003c4c <HAL_TIM_Base_MspInit+0x164>)
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3c:	4a43      	ldr	r2, [pc, #268]	@ (8003c4c <HAL_TIM_Base_MspInit+0x164>)
 8003b3e:	f043 0302 	orr.w	r3, r3, #2
 8003b42:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b44:	4b41      	ldr	r3, [pc, #260]	@ (8003c4c <HAL_TIM_Base_MspInit+0x164>)
 8003b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	613b      	str	r3, [r7, #16]
 8003b4e:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 8003b50:	4b40      	ldr	r3, [pc, #256]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b52:	4a41      	ldr	r2, [pc, #260]	@ (8003c58 <HAL_TIM_Base_MspInit+0x170>)
 8003b54:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 8003b56:	4b3f      	ldr	r3, [pc, #252]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b58:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003b5c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b60:	2240      	movs	r2, #64	@ 0x40
 8003b62:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b64:	4b3b      	ldr	r3, [pc, #236]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b70:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b72:	4b38      	ldr	r3, [pc, #224]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b74:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b78:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b7a:	4b36      	ldr	r3, [pc, #216]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b7c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b80:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 8003b82:	4b34      	ldr	r3, [pc, #208]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b88:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003b8a:	4b32      	ldr	r3, [pc, #200]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b8c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003b90:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b92:	4b30      	ldr	r3, [pc, #192]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b94:	2204      	movs	r2, #4
 8003b96:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003b98:	4b2e      	ldr	r3, [pc, #184]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 8003b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8003baa:	482a      	ldr	r0, [pc, #168]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003bac:	f000 fbe4 	bl	8004378 <HAL_DMA_Init>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <HAL_TIM_Base_MspInit+0xd2>
      Error_Handler();
 8003bb6:	f7fe fe95 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a25      	ldr	r2, [pc, #148]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003bc0:	4a24      	ldr	r2, [pc, #144]	@ (8003c54 <HAL_TIM_Base_MspInit+0x16c>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8003bc6:	4b25      	ldr	r3, [pc, #148]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bc8:	4a25      	ldr	r2, [pc, #148]	@ (8003c60 <HAL_TIM_Base_MspInit+0x178>)
 8003bca:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8003bcc:	4b23      	ldr	r3, [pc, #140]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bce:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003bd2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bd4:	4b21      	ldr	r3, [pc, #132]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bd6:	2240      	movs	r2, #64	@ 0x40
 8003bd8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bda:	4b20      	ldr	r3, [pc, #128]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8003be0:	4b1e      	ldr	r3, [pc, #120]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003be2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003be6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003be8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003bee:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bf2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003bf6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8003bf8:	4b18      	ldr	r3, [pc, #96]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003bfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bfe:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c00:	4b16      	ldr	r3, [pc, #88]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c02:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003c06:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003c08:	4b14      	ldr	r3, [pc, #80]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c0a:	2204      	movs	r2, #4
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch4_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003c0e:	4b13      	ldr	r3, [pc, #76]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c10:	2203      	movs	r2, #3
 8003c12:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch4_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8003c14:	4b11      	ldr	r3, [pc, #68]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch4_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003c1a:	4b10      	ldr	r3, [pc, #64]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8003c20:	480e      	ldr	r0, [pc, #56]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c22:	f000 fba9 	bl	8004378 <HAL_DMA_Init>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <HAL_TIM_Base_MspInit+0x148>
      Error_Handler();
 8003c2c:	f7fe fe5a 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4a0a      	ldr	r2, [pc, #40]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c34:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c36:	4a09      	ldr	r2, [pc, #36]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a07      	ldr	r2, [pc, #28]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c40:	621a      	str	r2, [r3, #32]
 8003c42:	4a06      	ldr	r2, [pc, #24]	@ (8003c5c <HAL_TIM_Base_MspInit+0x174>)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003c48:	e0a2      	b.n	8003d90 <HAL_TIM_Base_MspInit+0x2a8>
 8003c4a:	bf00      	nop
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	40000400 	.word	0x40000400
 8003c54:	20000b9c 	.word	0x20000b9c
 8003c58:	400260b8 	.word	0x400260b8
 8003c5c:	20000bfc 	.word	0x20000bfc
 8003c60:	40026040 	.word	0x40026040
  else if(tim_baseHandle->Instance==TIM5)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a4b      	ldr	r2, [pc, #300]	@ (8003d98 <HAL_TIM_Base_MspInit+0x2b0>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	f040 8090 	bne.w	8003d90 <HAL_TIM_Base_MspInit+0x2a8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003c70:	2300      	movs	r3, #0
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	4b49      	ldr	r3, [pc, #292]	@ (8003d9c <HAL_TIM_Base_MspInit+0x2b4>)
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	4a48      	ldr	r2, [pc, #288]	@ (8003d9c <HAL_TIM_Base_MspInit+0x2b4>)
 8003c7a:	f043 0308 	orr.w	r3, r3, #8
 8003c7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c80:	4b46      	ldr	r3, [pc, #280]	@ (8003d9c <HAL_TIM_Base_MspInit+0x2b4>)
 8003c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c84:	f003 0308 	and.w	r3, r3, #8
 8003c88:	60fb      	str	r3, [r7, #12]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 8003c8c:	4b44      	ldr	r3, [pc, #272]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003c8e:	4a45      	ldr	r2, [pc, #276]	@ (8003da4 <HAL_TIM_Base_MspInit+0x2bc>)
 8003c90:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 8003c92:	4b43      	ldr	r3, [pc, #268]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003c94:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003c98:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c9a:	4b41      	ldr	r3, [pc, #260]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003c9c:	2240      	movs	r2, #64	@ 0x40
 8003c9e:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8003ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003ca8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cac:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003cae:	4b3c      	ldr	r3, [pc, #240]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cb0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cb4:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cb8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003cbc:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_CIRCULAR;
 8003cbe:	4b38      	ldr	r3, [pc, #224]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cc4:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003cc6:	4b36      	ldr	r3, [pc, #216]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cc8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003ccc:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003cce:	4b34      	ldr	r3, [pc, #208]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cd0:	2204      	movs	r2, #4
 8003cd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003cd4:	4b32      	ldr	r3, [pc, #200]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8003cda:	4b31      	ldr	r3, [pc, #196]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 8003ce6:	482e      	ldr	r0, [pc, #184]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003ce8:	f000 fb46 	bl	8004378 <HAL_DMA_Init>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <HAL_TIM_Base_MspInit+0x20e>
      Error_Handler();
 8003cf2:	f7fe fdf7 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a29      	ldr	r2, [pc, #164]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003cfc:	4a28      	ldr	r2, [pc, #160]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a26      	ldr	r2, [pc, #152]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003d06:	621a      	str	r2, [r3, #32]
 8003d08:	4a25      	ldr	r2, [pc, #148]	@ (8003da0 <HAL_TIM_Base_MspInit+0x2b8>)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream3;
 8003d0e:	4b26      	ldr	r3, [pc, #152]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d10:	4a26      	ldr	r2, [pc, #152]	@ (8003dac <HAL_TIM_Base_MspInit+0x2c4>)
 8003d12:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 8003d14:	4b24      	ldr	r3, [pc, #144]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d16:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003d1a:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d1c:	4b22      	ldr	r3, [pc, #136]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d1e:	2240      	movs	r2, #64	@ 0x40
 8003d20:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d22:	4b21      	ldr	r3, [pc, #132]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 8003d28:	4b1f      	ldr	r3, [pc, #124]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d2e:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d30:	4b1d      	ldr	r3, [pc, #116]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d32:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d36:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d38:	4b1b      	ldr	r3, [pc, #108]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d3e:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_CIRCULAR;
 8003d40:	4b19      	ldr	r3, [pc, #100]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d46:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003d48:	4b17      	ldr	r3, [pc, #92]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d4a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003d4e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003d50:	4b15      	ldr	r3, [pc, #84]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d52:	2204      	movs	r2, #4
 8003d54:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003d56:	4b14      	ldr	r3, [pc, #80]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d58:	2203      	movs	r2, #3
 8003d5a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 8003d5c:	4b12      	ldr	r3, [pc, #72]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003d62:	4b11      	ldr	r3, [pc, #68]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8003d68:	480f      	ldr	r0, [pc, #60]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d6a:	f000 fb05 	bl	8004378 <HAL_DMA_Init>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <HAL_TIM_Base_MspInit+0x290>
      Error_Handler();
 8003d74:	f7fe fdb6 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a08      	ldr	r2, [pc, #32]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d88:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d8a:	4a07      	ldr	r2, [pc, #28]	@ (8003da8 <HAL_TIM_Base_MspInit+0x2c0>)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003d90:	bf00      	nop
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	40000c00 	.word	0x40000c00
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	20000c5c 	.word	0x20000c5c
 8003da4:	40026010 	.word	0x40026010
 8003da8:	20000cbc 	.word	0x20000cbc
 8003dac:	40026058 	.word	0x40026058

08003db0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b08a      	sub	sp, #40	@ 0x28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	60da      	str	r2, [r3, #12]
 8003dc6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a24      	ldr	r2, [pc, #144]	@ (8003e60 <HAL_TIM_MspPostInit+0xb0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d11e      	bne.n	8003e10 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	4b23      	ldr	r3, [pc, #140]	@ (8003e64 <HAL_TIM_MspPostInit+0xb4>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dda:	4a22      	ldr	r2, [pc, #136]	@ (8003e64 <HAL_TIM_MspPostInit+0xb4>)
 8003ddc:	f043 0302 	orr.w	r3, r3, #2
 8003de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003de2:	4b20      	ldr	r3, [pc, #128]	@ (8003e64 <HAL_TIM_MspPostInit+0xb4>)
 8003de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	613b      	str	r3, [r7, #16]
 8003dec:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003dee:	2303      	movs	r3, #3
 8003df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df2:	2302      	movs	r3, #2
 8003df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003dfe:	2302      	movs	r3, #2
 8003e00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e02:	f107 0314 	add.w	r3, r7, #20
 8003e06:	4619      	mov	r1, r3
 8003e08:	4817      	ldr	r0, [pc, #92]	@ (8003e68 <HAL_TIM_MspPostInit+0xb8>)
 8003e0a:	f000 feb7 	bl	8004b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003e0e:	e022      	b.n	8003e56 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a15      	ldr	r2, [pc, #84]	@ (8003e6c <HAL_TIM_MspPostInit+0xbc>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d11d      	bne.n	8003e56 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	4b11      	ldr	r3, [pc, #68]	@ (8003e64 <HAL_TIM_MspPostInit+0xb4>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e22:	4a10      	ldr	r2, [pc, #64]	@ (8003e64 <HAL_TIM_MspPostInit+0xb4>)
 8003e24:	f043 0301 	orr.w	r3, r3, #1
 8003e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e64 <HAL_TIM_MspPostInit+0xb4>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	60fb      	str	r3, [r7, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003e36:	230c      	movs	r3, #12
 8003e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e42:	2300      	movs	r3, #0
 8003e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003e46:	2302      	movs	r3, #2
 8003e48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e4a:	f107 0314 	add.w	r3, r7, #20
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4807      	ldr	r0, [pc, #28]	@ (8003e70 <HAL_TIM_MspPostInit+0xc0>)
 8003e52:	f000 fe93 	bl	8004b7c <HAL_GPIO_Init>
}
 8003e56:	bf00      	nop
 8003e58:	3728      	adds	r7, #40	@ 0x28
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40000400 	.word	0x40000400
 8003e64:	40023800 	.word	0x40023800
 8003e68:	40020400 	.word	0x40020400
 8003e6c:	40000c00 	.word	0x40000c00
 8003e70:	40020000 	.word	0x40020000

08003e74 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003e78:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e7a:	4a12      	ldr	r2, [pc, #72]	@ (8003ec4 <MX_USART6_UART_Init+0x50>)
 8003e7c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 420000;
 8003e7e:	4b10      	ldr	r3, [pc, #64]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e80:	4a11      	ldr	r2, [pc, #68]	@ (8003ec8 <MX_USART6_UART_Init+0x54>)
 8003e82:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003e84:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003e90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003e96:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e98:	220c      	movs	r2, #12
 8003e9a:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e9c:	4b08      	ldr	r3, [pc, #32]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8003ea2:	4b07      	ldr	r3, [pc, #28]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003ea4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003ea8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003eaa:	4805      	ldr	r0, [pc, #20]	@ (8003ec0 <MX_USART6_UART_Init+0x4c>)
 8003eac:	f005 f8d2 	bl	8009054 <HAL_UART_Init>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003eb6:	f7fe fd15 	bl	80028e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003eba:	bf00      	nop
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000d1c 	.word	0x20000d1c
 8003ec4:	40011400 	.word	0x40011400
 8003ec8:	000668a0 	.word	0x000668a0

08003ecc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b08a      	sub	sp, #40	@ 0x28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed4:	f107 0314 	add.w	r3, r7, #20
 8003ed8:	2200      	movs	r2, #0
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	605a      	str	r2, [r3, #4]
 8003ede:	609a      	str	r2, [r3, #8]
 8003ee0:	60da      	str	r2, [r3, #12]
 8003ee2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a35      	ldr	r2, [pc, #212]	@ (8003fc0 <HAL_UART_MspInit+0xf4>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d163      	bne.n	8003fb6 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003eee:	2300      	movs	r3, #0
 8003ef0:	613b      	str	r3, [r7, #16]
 8003ef2:	4b34      	ldr	r3, [pc, #208]	@ (8003fc4 <HAL_UART_MspInit+0xf8>)
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef6:	4a33      	ldr	r2, [pc, #204]	@ (8003fc4 <HAL_UART_MspInit+0xf8>)
 8003ef8:	f043 0320 	orr.w	r3, r3, #32
 8003efc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003efe:	4b31      	ldr	r3, [pc, #196]	@ (8003fc4 <HAL_UART_MspInit+0xf8>)
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	f003 0320 	and.w	r3, r3, #32
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	4b2d      	ldr	r3, [pc, #180]	@ (8003fc4 <HAL_UART_MspInit+0xf8>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc4 <HAL_UART_MspInit+0xf8>)
 8003f14:	f043 0304 	orr.w	r3, r3, #4
 8003f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc4 <HAL_UART_MspInit+0xf8>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1e:	f003 0304 	and.w	r3, r3, #4
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003f26:	23c0      	movs	r3, #192	@ 0xc0
 8003f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f32:	2303      	movs	r3, #3
 8003f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003f36:	2308      	movs	r3, #8
 8003f38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f3a:	f107 0314 	add.w	r3, r7, #20
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4821      	ldr	r0, [pc, #132]	@ (8003fc8 <HAL_UART_MspInit+0xfc>)
 8003f42:	f000 fe1b 	bl	8004b7c <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003f46:	4b21      	ldr	r3, [pc, #132]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f48:	4a21      	ldr	r2, [pc, #132]	@ (8003fd0 <HAL_UART_MspInit+0x104>)
 8003f4a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f4e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003f52:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f54:	4b1d      	ldr	r3, [pc, #116]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003f60:	4b1a      	ldr	r3, [pc, #104]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f66:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f68:	4b18      	ldr	r3, [pc, #96]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f6e:	4b17      	ldr	r3, [pc, #92]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003f74:	4b15      	ldr	r3, [pc, #84]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f7a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003f7c:	4b13      	ldr	r3, [pc, #76]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f7e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003f82:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f84:	4b11      	ldr	r3, [pc, #68]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003f8a:	4810      	ldr	r0, [pc, #64]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f8c:	f000 f9f4 	bl	8004378 <HAL_DMA_Init>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003f96:	f7fe fca5 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8003fcc <HAL_UART_MspInit+0x100>)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	2100      	movs	r1, #0
 8003faa:	2047      	movs	r0, #71	@ 0x47
 8003fac:	f000 f9ad 	bl	800430a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003fb0:	2047      	movs	r0, #71	@ 0x47
 8003fb2:	f000 f9c6 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003fb6:	bf00      	nop
 8003fb8:	3728      	adds	r7, #40	@ 0x28
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40011400 	.word	0x40011400
 8003fc4:	40023800 	.word	0x40023800
 8003fc8:	40020800 	.word	0x40020800
 8003fcc:	20000d64 	.word	0x20000d64
 8003fd0:	40026428 	.word	0x40026428

08003fd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003fd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800400c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003fd8:	f7ff fc22 	bl	8003820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003fdc:	480c      	ldr	r0, [pc, #48]	@ (8004010 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003fde:	490d      	ldr	r1, [pc, #52]	@ (8004014 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8004018 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fe4:	e002      	b.n	8003fec <LoopCopyDataInit>

08003fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fea:	3304      	adds	r3, #4

08003fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ff0:	d3f9      	bcc.n	8003fe6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800401c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003ff4:	4c0a      	ldr	r4, [pc, #40]	@ (8004020 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ff8:	e001      	b.n	8003ffe <LoopFillZerobss>

08003ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ffc:	3204      	adds	r2, #4

08003ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004000:	d3fb      	bcc.n	8003ffa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8004002:	f00a ff83 	bl	800ef0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004006:	f7fd fed7 	bl	8001db8 <main>
  bx  lr    
 800400a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800400c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004014:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8004018:	08012854 	.word	0x08012854
  ldr r2, =_sbss
 800401c:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8004020:	20002af8 	.word	0x20002af8

08004024 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004024:	e7fe      	b.n	8004024 <ADC_IRQHandler>
	...

08004028 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800402c:	4b0e      	ldr	r3, [pc, #56]	@ (8004068 <HAL_Init+0x40>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a0d      	ldr	r2, [pc, #52]	@ (8004068 <HAL_Init+0x40>)
 8004032:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004036:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004038:	4b0b      	ldr	r3, [pc, #44]	@ (8004068 <HAL_Init+0x40>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a0a      	ldr	r2, [pc, #40]	@ (8004068 <HAL_Init+0x40>)
 800403e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004042:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004044:	4b08      	ldr	r3, [pc, #32]	@ (8004068 <HAL_Init+0x40>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a07      	ldr	r2, [pc, #28]	@ (8004068 <HAL_Init+0x40>)
 800404a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800404e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004050:	2003      	movs	r0, #3
 8004052:	f000 f94f 	bl	80042f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004056:	200f      	movs	r0, #15
 8004058:	f000 f808 	bl	800406c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800405c:	f7ff fa3e 	bl	80034dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	40023c00 	.word	0x40023c00

0800406c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004074:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <HAL_InitTick+0x54>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	4b12      	ldr	r3, [pc, #72]	@ (80040c4 <HAL_InitTick+0x58>)
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	4619      	mov	r1, r3
 800407e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004082:	fbb3 f3f1 	udiv	r3, r3, r1
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	4618      	mov	r0, r3
 800408c:	f000 f967 	bl	800435e <HAL_SYSTICK_Config>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e00e      	b.n	80040b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b0f      	cmp	r3, #15
 800409e:	d80a      	bhi.n	80040b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040a0:	2200      	movs	r2, #0
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	f04f 30ff 	mov.w	r0, #4294967295
 80040a8:	f000 f92f 	bl	800430a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040ac:	4a06      	ldr	r2, [pc, #24]	@ (80040c8 <HAL_InitTick+0x5c>)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
 80040b4:	e000      	b.n	80040b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	20000004 	.word	0x20000004
 80040c4:	2000000c 	.word	0x2000000c
 80040c8:	20000008 	.word	0x20000008

080040cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040d0:	4b06      	ldr	r3, [pc, #24]	@ (80040ec <HAL_IncTick+0x20>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	461a      	mov	r2, r3
 80040d6:	4b06      	ldr	r3, [pc, #24]	@ (80040f0 <HAL_IncTick+0x24>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4413      	add	r3, r2
 80040dc:	4a04      	ldr	r2, [pc, #16]	@ (80040f0 <HAL_IncTick+0x24>)
 80040de:	6013      	str	r3, [r2, #0]
}
 80040e0:	bf00      	nop
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	2000000c 	.word	0x2000000c
 80040f0:	20000dc4 	.word	0x20000dc4

080040f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	af00      	add	r7, sp, #0
  return uwTick;
 80040f8:	4b03      	ldr	r3, [pc, #12]	@ (8004108 <HAL_GetTick+0x14>)
 80040fa:	681b      	ldr	r3, [r3, #0]
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	20000dc4 	.word	0x20000dc4

0800410c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004114:	f7ff ffee 	bl	80040f4 <HAL_GetTick>
 8004118:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004124:	d005      	beq.n	8004132 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004126:	4b0a      	ldr	r3, [pc, #40]	@ (8004150 <HAL_Delay+0x44>)
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	461a      	mov	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4413      	add	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004132:	bf00      	nop
 8004134:	f7ff ffde 	bl	80040f4 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	429a      	cmp	r2, r3
 8004142:	d8f7      	bhi.n	8004134 <HAL_Delay+0x28>
  {
  }
}
 8004144:	bf00      	nop
 8004146:	bf00      	nop
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	2000000c 	.word	0x2000000c

08004154 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f003 0307 	and.w	r3, r3, #7
 8004162:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004164:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <__NVIC_SetPriorityGrouping+0x44>)
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004170:	4013      	ands	r3, r2
 8004172:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800417c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004180:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004184:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004186:	4a04      	ldr	r2, [pc, #16]	@ (8004198 <__NVIC_SetPriorityGrouping+0x44>)
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	60d3      	str	r3, [r2, #12]
}
 800418c:	bf00      	nop
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	e000ed00 	.word	0xe000ed00

0800419c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041a0:	4b04      	ldr	r3, [pc, #16]	@ (80041b4 <__NVIC_GetPriorityGrouping+0x18>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	0a1b      	lsrs	r3, r3, #8
 80041a6:	f003 0307 	and.w	r3, r3, #7
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	4603      	mov	r3, r0
 80041c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	db0b      	blt.n	80041e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041ca:	79fb      	ldrb	r3, [r7, #7]
 80041cc:	f003 021f 	and.w	r2, r3, #31
 80041d0:	4907      	ldr	r1, [pc, #28]	@ (80041f0 <__NVIC_EnableIRQ+0x38>)
 80041d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	2001      	movs	r0, #1
 80041da:	fa00 f202 	lsl.w	r2, r0, r2
 80041de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041e2:	bf00      	nop
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	e000e100 	.word	0xe000e100

080041f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	4603      	mov	r3, r0
 80041fc:	6039      	str	r1, [r7, #0]
 80041fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004204:	2b00      	cmp	r3, #0
 8004206:	db0a      	blt.n	800421e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	b2da      	uxtb	r2, r3
 800420c:	490c      	ldr	r1, [pc, #48]	@ (8004240 <__NVIC_SetPriority+0x4c>)
 800420e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004212:	0112      	lsls	r2, r2, #4
 8004214:	b2d2      	uxtb	r2, r2
 8004216:	440b      	add	r3, r1
 8004218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800421c:	e00a      	b.n	8004234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	b2da      	uxtb	r2, r3
 8004222:	4908      	ldr	r1, [pc, #32]	@ (8004244 <__NVIC_SetPriority+0x50>)
 8004224:	79fb      	ldrb	r3, [r7, #7]
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	3b04      	subs	r3, #4
 800422c:	0112      	lsls	r2, r2, #4
 800422e:	b2d2      	uxtb	r2, r2
 8004230:	440b      	add	r3, r1
 8004232:	761a      	strb	r2, [r3, #24]
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	e000e100 	.word	0xe000e100
 8004244:	e000ed00 	.word	0xe000ed00

08004248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004248:	b480      	push	{r7}
 800424a:	b089      	sub	sp, #36	@ 0x24
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f003 0307 	and.w	r3, r3, #7
 800425a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	f1c3 0307 	rsb	r3, r3, #7
 8004262:	2b04      	cmp	r3, #4
 8004264:	bf28      	it	cs
 8004266:	2304      	movcs	r3, #4
 8004268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	3304      	adds	r3, #4
 800426e:	2b06      	cmp	r3, #6
 8004270:	d902      	bls.n	8004278 <NVIC_EncodePriority+0x30>
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	3b03      	subs	r3, #3
 8004276:	e000      	b.n	800427a <NVIC_EncodePriority+0x32>
 8004278:	2300      	movs	r3, #0
 800427a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800427c:	f04f 32ff 	mov.w	r2, #4294967295
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	fa02 f303 	lsl.w	r3, r2, r3
 8004286:	43da      	mvns	r2, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	401a      	ands	r2, r3
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004290:	f04f 31ff 	mov.w	r1, #4294967295
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	fa01 f303 	lsl.w	r3, r1, r3
 800429a:	43d9      	mvns	r1, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042a0:	4313      	orrs	r3, r2
         );
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3724      	adds	r7, #36	@ 0x24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
	...

080042b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042c0:	d301      	bcc.n	80042c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042c2:	2301      	movs	r3, #1
 80042c4:	e00f      	b.n	80042e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042c6:	4a0a      	ldr	r2, [pc, #40]	@ (80042f0 <SysTick_Config+0x40>)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3b01      	subs	r3, #1
 80042cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042ce:	210f      	movs	r1, #15
 80042d0:	f04f 30ff 	mov.w	r0, #4294967295
 80042d4:	f7ff ff8e 	bl	80041f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042d8:	4b05      	ldr	r3, [pc, #20]	@ (80042f0 <SysTick_Config+0x40>)
 80042da:	2200      	movs	r2, #0
 80042dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042de:	4b04      	ldr	r3, [pc, #16]	@ (80042f0 <SysTick_Config+0x40>)
 80042e0:	2207      	movs	r2, #7
 80042e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	e000e010 	.word	0xe000e010

080042f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f7ff ff29 	bl	8004154 <__NVIC_SetPriorityGrouping>
}
 8004302:	bf00      	nop
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800430a:	b580      	push	{r7, lr}
 800430c:	b086      	sub	sp, #24
 800430e:	af00      	add	r7, sp, #0
 8004310:	4603      	mov	r3, r0
 8004312:	60b9      	str	r1, [r7, #8]
 8004314:	607a      	str	r2, [r7, #4]
 8004316:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004318:	2300      	movs	r3, #0
 800431a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800431c:	f7ff ff3e 	bl	800419c <__NVIC_GetPriorityGrouping>
 8004320:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	68b9      	ldr	r1, [r7, #8]
 8004326:	6978      	ldr	r0, [r7, #20]
 8004328:	f7ff ff8e 	bl	8004248 <NVIC_EncodePriority>
 800432c:	4602      	mov	r2, r0
 800432e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004332:	4611      	mov	r1, r2
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff ff5d 	bl	80041f4 <__NVIC_SetPriority>
}
 800433a:	bf00      	nop
 800433c:	3718      	adds	r7, #24
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b082      	sub	sp, #8
 8004346:	af00      	add	r7, sp, #0
 8004348:	4603      	mov	r3, r0
 800434a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800434c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004350:	4618      	mov	r0, r3
 8004352:	f7ff ff31 	bl	80041b8 <__NVIC_EnableIRQ>
}
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b082      	sub	sp, #8
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f7ff ffa2 	bl	80042b0 <SysTick_Config>
 800436c:	4603      	mov	r3, r0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
	...

08004378 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004384:	f7ff feb6 	bl	80040f4 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e099      	b.n	80044c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0201 	bic.w	r2, r2, #1
 80043b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043b4:	e00f      	b.n	80043d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043b6:	f7ff fe9d 	bl	80040f4 <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	2b05      	cmp	r3, #5
 80043c2:	d908      	bls.n	80043d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2220      	movs	r2, #32
 80043c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2203      	movs	r2, #3
 80043ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e078      	b.n	80044c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e8      	bne.n	80043b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043ec:	697a      	ldr	r2, [r7, #20]
 80043ee:	4b38      	ldr	r3, [pc, #224]	@ (80044d0 <HAL_DMA_Init+0x158>)
 80043f0:	4013      	ands	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004402:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800440e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800441a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4313      	orrs	r3, r2
 8004426:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	2b04      	cmp	r3, #4
 800442e:	d107      	bne.n	8004440 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	4313      	orrs	r3, r2
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	4313      	orrs	r3, r2
 800443e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f023 0307 	bic.w	r3, r3, #7
 8004456:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	2b04      	cmp	r3, #4
 8004468:	d117      	bne.n	800449a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4313      	orrs	r3, r2
 8004472:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00e      	beq.n	800449a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fb01 	bl	8004a84 <DMA_CheckFifoParam>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d008      	beq.n	800449a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2240      	movs	r2, #64	@ 0x40
 800448c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004496:	2301      	movs	r3, #1
 8004498:	e016      	b.n	80044c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fab8 	bl	8004a18 <DMA_CalcBaseAndBitshift>
 80044a8:	4603      	mov	r3, r0
 80044aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b0:	223f      	movs	r2, #63	@ 0x3f
 80044b2:	409a      	lsls	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3718      	adds	r7, #24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	f010803f 	.word	0xf010803f

080044d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
 80044e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044e2:	2300      	movs	r3, #0
 80044e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d101      	bne.n	80044fa <HAL_DMA_Start_IT+0x26>
 80044f6:	2302      	movs	r3, #2
 80044f8:	e040      	b.n	800457c <HAL_DMA_Start_IT+0xa8>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2201      	movs	r2, #1
 80044fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b01      	cmp	r3, #1
 800450c:	d12f      	bne.n	800456e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	68b9      	ldr	r1, [r7, #8]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 fa4a 	bl	80049bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452c:	223f      	movs	r2, #63	@ 0x3f
 800452e:	409a      	lsls	r2, r3
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0216 	orr.w	r2, r2, #22
 8004542:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	2b00      	cmp	r3, #0
 800454a:	d007      	beq.n	800455c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0208 	orr.w	r2, r2, #8
 800455a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]
 800456c:	e005      	b.n	800457a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004576:	2302      	movs	r3, #2
 8004578:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800457a:	7dfb      	ldrb	r3, [r7, #23]
}
 800457c:	4618      	mov	r0, r3
 800457e:	3718      	adds	r7, #24
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004590:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004592:	f7ff fdaf 	bl	80040f4 <HAL_GetTick>
 8004596:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d008      	beq.n	80045b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2280      	movs	r2, #128	@ 0x80
 80045a8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e052      	b.n	800465c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0216 	bic.w	r2, r2, #22
 80045c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695a      	ldr	r2, [r3, #20]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d103      	bne.n	80045e6 <HAL_DMA_Abort+0x62>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d007      	beq.n	80045f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0208 	bic.w	r2, r2, #8
 80045f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 0201 	bic.w	r2, r2, #1
 8004604:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004606:	e013      	b.n	8004630 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004608:	f7ff fd74 	bl	80040f4 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b05      	cmp	r3, #5
 8004614:	d90c      	bls.n	8004630 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2203      	movs	r2, #3
 8004620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e015      	b.n	800465c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1e4      	bne.n	8004608 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004642:	223f      	movs	r2, #63	@ 0x3f
 8004644:	409a      	lsls	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004672:	b2db      	uxtb	r3, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d004      	beq.n	8004682 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2280      	movs	r2, #128	@ 0x80
 800467c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e00c      	b.n	800469c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2205      	movs	r2, #5
 8004686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0201 	bic.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80046b0:	2300      	movs	r3, #0
 80046b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80046b4:	4b8e      	ldr	r3, [pc, #568]	@ (80048f0 <HAL_DMA_IRQHandler+0x248>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a8e      	ldr	r2, [pc, #568]	@ (80048f4 <HAL_DMA_IRQHandler+0x24c>)
 80046ba:	fba2 2303 	umull	r2, r3, r2, r3
 80046be:	0a9b      	lsrs	r3, r3, #10
 80046c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d2:	2208      	movs	r2, #8
 80046d4:	409a      	lsls	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	4013      	ands	r3, r2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d01a      	beq.n	8004714 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0304 	and.w	r3, r3, #4
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d013      	beq.n	8004714 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 0204 	bic.w	r2, r2, #4
 80046fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004700:	2208      	movs	r2, #8
 8004702:	409a      	lsls	r2, r3
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800470c:	f043 0201 	orr.w	r2, r3, #1
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004718:	2201      	movs	r2, #1
 800471a:	409a      	lsls	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4013      	ands	r3, r2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d012      	beq.n	800474a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00b      	beq.n	800474a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004736:	2201      	movs	r2, #1
 8004738:	409a      	lsls	r2, r3
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004742:	f043 0202 	orr.w	r2, r3, #2
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474e:	2204      	movs	r2, #4
 8004750:	409a      	lsls	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	4013      	ands	r3, r2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d012      	beq.n	8004780 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00b      	beq.n	8004780 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800476c:	2204      	movs	r2, #4
 800476e:	409a      	lsls	r2, r3
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004778:	f043 0204 	orr.w	r2, r3, #4
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004784:	2210      	movs	r2, #16
 8004786:	409a      	lsls	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d043      	beq.n	8004818 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0308 	and.w	r3, r3, #8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d03c      	beq.n	8004818 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a2:	2210      	movs	r2, #16
 80047a4:	409a      	lsls	r2, r3
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d018      	beq.n	80047ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d108      	bne.n	80047d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d024      	beq.n	8004818 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	4798      	blx	r3
 80047d6:	e01f      	b.n	8004818 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d01b      	beq.n	8004818 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	4798      	blx	r3
 80047e8:	e016      	b.n	8004818 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d107      	bne.n	8004808 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0208 	bic.w	r2, r2, #8
 8004806:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480c:	2b00      	cmp	r3, #0
 800480e:	d003      	beq.n	8004818 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800481c:	2220      	movs	r2, #32
 800481e:	409a      	lsls	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4013      	ands	r3, r2
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 808f 	beq.w	8004948 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0310 	and.w	r3, r3, #16
 8004834:	2b00      	cmp	r3, #0
 8004836:	f000 8087 	beq.w	8004948 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483e:	2220      	movs	r2, #32
 8004840:	409a      	lsls	r2, r3
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b05      	cmp	r3, #5
 8004850:	d136      	bne.n	80048c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0216 	bic.w	r2, r2, #22
 8004860:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	695a      	ldr	r2, [r3, #20]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004870:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004876:	2b00      	cmp	r3, #0
 8004878:	d103      	bne.n	8004882 <HAL_DMA_IRQHandler+0x1da>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800487e:	2b00      	cmp	r3, #0
 8004880:	d007      	beq.n	8004892 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0208 	bic.w	r2, r2, #8
 8004890:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004896:	223f      	movs	r2, #63	@ 0x3f
 8004898:	409a      	lsls	r2, r3
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d07e      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	4798      	blx	r3
        }
        return;
 80048be:	e079      	b.n	80049b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d01d      	beq.n	800490a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10d      	bne.n	80048f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d031      	beq.n	8004948 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	4798      	blx	r3
 80048ec:	e02c      	b.n	8004948 <HAL_DMA_IRQHandler+0x2a0>
 80048ee:	bf00      	nop
 80048f0:	20000004 	.word	0x20000004
 80048f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d023      	beq.n	8004948 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	4798      	blx	r3
 8004908:	e01e      	b.n	8004948 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10f      	bne.n	8004938 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0210 	bic.w	r2, r2, #16
 8004926:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494c:	2b00      	cmp	r3, #0
 800494e:	d032      	beq.n	80049b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b00      	cmp	r3, #0
 800495a:	d022      	beq.n	80049a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2205      	movs	r2, #5
 8004960:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 0201 	bic.w	r2, r2, #1
 8004972:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	3301      	adds	r3, #1
 8004978:	60bb      	str	r3, [r7, #8]
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	429a      	cmp	r2, r3
 800497e:	d307      	bcc.n	8004990 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f2      	bne.n	8004974 <HAL_DMA_IRQHandler+0x2cc>
 800498e:	e000      	b.n	8004992 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004990:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d005      	beq.n	80049b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	4798      	blx	r3
 80049b2:	e000      	b.n	80049b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80049b4:	bf00      	nop
    }
  }
}
 80049b6:	3718      	adds	r7, #24
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
 80049c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80049d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	2b40      	cmp	r3, #64	@ 0x40
 80049e8:	d108      	bne.n	80049fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80049fa:	e007      	b.n	8004a0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	60da      	str	r2, [r3, #12]
}
 8004a0c:	bf00      	nop
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	3b10      	subs	r3, #16
 8004a28:	4a14      	ldr	r2, [pc, #80]	@ (8004a7c <DMA_CalcBaseAndBitshift+0x64>)
 8004a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2e:	091b      	lsrs	r3, r3, #4
 8004a30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a32:	4a13      	ldr	r2, [pc, #76]	@ (8004a80 <DMA_CalcBaseAndBitshift+0x68>)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4413      	add	r3, r2
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2b03      	cmp	r3, #3
 8004a44:	d909      	bls.n	8004a5a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004a4e:	f023 0303 	bic.w	r3, r3, #3
 8004a52:	1d1a      	adds	r2, r3, #4
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a58:	e007      	b.n	8004a6a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004a62:	f023 0303 	bic.w	r3, r3, #3
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	aaaaaaab 	.word	0xaaaaaaab
 8004a80:	080120c0 	.word	0x080120c0

08004a84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d11f      	bne.n	8004ade <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d856      	bhi.n	8004b52 <DMA_CheckFifoParam+0xce>
 8004aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <DMA_CheckFifoParam+0x28>)
 8004aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aaa:	bf00      	nop
 8004aac:	08004abd 	.word	0x08004abd
 8004ab0:	08004acf 	.word	0x08004acf
 8004ab4:	08004abd 	.word	0x08004abd
 8004ab8:	08004b53 	.word	0x08004b53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d046      	beq.n	8004b56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004acc:	e043      	b.n	8004b56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ad6:	d140      	bne.n	8004b5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004adc:	e03d      	b.n	8004b5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ae6:	d121      	bne.n	8004b2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	d837      	bhi.n	8004b5e <DMA_CheckFifoParam+0xda>
 8004aee:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <DMA_CheckFifoParam+0x70>)
 8004af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af4:	08004b05 	.word	0x08004b05
 8004af8:	08004b0b 	.word	0x08004b0b
 8004afc:	08004b05 	.word	0x08004b05
 8004b00:	08004b1d 	.word	0x08004b1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	73fb      	strb	r3, [r7, #15]
      break;
 8004b08:	e030      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d025      	beq.n	8004b62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b1a:	e022      	b.n	8004b62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b20:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b24:	d11f      	bne.n	8004b66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b2a:	e01c      	b.n	8004b66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d903      	bls.n	8004b3a <DMA_CheckFifoParam+0xb6>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	d003      	beq.n	8004b40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b38:	e018      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	73fb      	strb	r3, [r7, #15]
      break;
 8004b3e:	e015      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00e      	beq.n	8004b6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b50:	e00b      	b.n	8004b6a <DMA_CheckFifoParam+0xe6>
      break;
 8004b52:	bf00      	nop
 8004b54:	e00a      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      break;
 8004b56:	bf00      	nop
 8004b58:	e008      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      break;
 8004b5a:	bf00      	nop
 8004b5c:	e006      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      break;
 8004b5e:	bf00      	nop
 8004b60:	e004      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      break;
 8004b62:	bf00      	nop
 8004b64:	e002      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      break;   
 8004b66:	bf00      	nop
 8004b68:	e000      	b.n	8004b6c <DMA_CheckFifoParam+0xe8>
      break;
 8004b6a:	bf00      	nop
    }
  } 
  
  return status; 
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop

08004b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b089      	sub	sp, #36	@ 0x24
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b86:	2300      	movs	r3, #0
 8004b88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
 8004b96:	e16b      	b.n	8004e70 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b98:	2201      	movs	r2, #1
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	f040 815a 	bne.w	8004e6a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d005      	beq.n	8004bce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d130      	bne.n	8004c30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	005b      	lsls	r3, r3, #1
 8004bd8:	2203      	movs	r2, #3
 8004bda:	fa02 f303 	lsl.w	r3, r2, r3
 8004bde:	43db      	mvns	r3, r3
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	4013      	ands	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68da      	ldr	r2, [r3, #12]
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c04:	2201      	movs	r2, #1
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	43db      	mvns	r3, r3
 8004c0e:	69ba      	ldr	r2, [r7, #24]
 8004c10:	4013      	ands	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	091b      	lsrs	r3, r3, #4
 8004c1a:	f003 0201 	and.w	r2, r3, #1
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f003 0303 	and.w	r3, r3, #3
 8004c38:	2b03      	cmp	r3, #3
 8004c3a:	d017      	beq.n	8004c6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	2203      	movs	r2, #3
 8004c48:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4013      	ands	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f003 0303 	and.w	r3, r3, #3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d123      	bne.n	8004cc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	08da      	lsrs	r2, r3, #3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	3208      	adds	r2, #8
 8004c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	220f      	movs	r2, #15
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	43db      	mvns	r3, r3
 8004c96:	69ba      	ldr	r2, [r7, #24]
 8004c98:	4013      	ands	r3, r2
 8004c9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	f003 0307 	and.w	r3, r3, #7
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	08da      	lsrs	r2, r3, #3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	3208      	adds	r2, #8
 8004cba:	69b9      	ldr	r1, [r7, #24]
 8004cbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	005b      	lsls	r3, r3, #1
 8004cca:	2203      	movs	r2, #3
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f003 0203 	and.w	r2, r3, #3
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 80b4 	beq.w	8004e6a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	4b60      	ldr	r3, [pc, #384]	@ (8004e88 <HAL_GPIO_Init+0x30c>)
 8004d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0a:	4a5f      	ldr	r2, [pc, #380]	@ (8004e88 <HAL_GPIO_Init+0x30c>)
 8004d0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d10:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d12:	4b5d      	ldr	r3, [pc, #372]	@ (8004e88 <HAL_GPIO_Init+0x30c>)
 8004d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d1e:	4a5b      	ldr	r2, [pc, #364]	@ (8004e8c <HAL_GPIO_Init+0x310>)
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	089b      	lsrs	r3, r3, #2
 8004d24:	3302      	adds	r3, #2
 8004d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	220f      	movs	r2, #15
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a52      	ldr	r2, [pc, #328]	@ (8004e90 <HAL_GPIO_Init+0x314>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d02b      	beq.n	8004da2 <HAL_GPIO_Init+0x226>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a51      	ldr	r2, [pc, #324]	@ (8004e94 <HAL_GPIO_Init+0x318>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d025      	beq.n	8004d9e <HAL_GPIO_Init+0x222>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a50      	ldr	r2, [pc, #320]	@ (8004e98 <HAL_GPIO_Init+0x31c>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d01f      	beq.n	8004d9a <HAL_GPIO_Init+0x21e>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a4f      	ldr	r2, [pc, #316]	@ (8004e9c <HAL_GPIO_Init+0x320>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d019      	beq.n	8004d96 <HAL_GPIO_Init+0x21a>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a4e      	ldr	r2, [pc, #312]	@ (8004ea0 <HAL_GPIO_Init+0x324>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d013      	beq.n	8004d92 <HAL_GPIO_Init+0x216>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a4d      	ldr	r2, [pc, #308]	@ (8004ea4 <HAL_GPIO_Init+0x328>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d00d      	beq.n	8004d8e <HAL_GPIO_Init+0x212>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a4c      	ldr	r2, [pc, #304]	@ (8004ea8 <HAL_GPIO_Init+0x32c>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d007      	beq.n	8004d8a <HAL_GPIO_Init+0x20e>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a4b      	ldr	r2, [pc, #300]	@ (8004eac <HAL_GPIO_Init+0x330>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d101      	bne.n	8004d86 <HAL_GPIO_Init+0x20a>
 8004d82:	2307      	movs	r3, #7
 8004d84:	e00e      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d86:	2308      	movs	r3, #8
 8004d88:	e00c      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d8a:	2306      	movs	r3, #6
 8004d8c:	e00a      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d8e:	2305      	movs	r3, #5
 8004d90:	e008      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d92:	2304      	movs	r3, #4
 8004d94:	e006      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d96:	2303      	movs	r3, #3
 8004d98:	e004      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e002      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e000      	b.n	8004da4 <HAL_GPIO_Init+0x228>
 8004da2:	2300      	movs	r3, #0
 8004da4:	69fa      	ldr	r2, [r7, #28]
 8004da6:	f002 0203 	and.w	r2, r2, #3
 8004daa:	0092      	lsls	r2, r2, #2
 8004dac:	4093      	lsls	r3, r2
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004db4:	4935      	ldr	r1, [pc, #212]	@ (8004e8c <HAL_GPIO_Init+0x310>)
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	089b      	lsrs	r3, r3, #2
 8004dba:	3302      	adds	r3, #2
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004dc2:	4b3b      	ldr	r3, [pc, #236]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004dde:	69ba      	ldr	r2, [r7, #24]
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004de6:	4a32      	ldr	r2, [pc, #200]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004dec:	4b30      	ldr	r3, [pc, #192]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	43db      	mvns	r3, r3
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e10:	4a27      	ldr	r2, [pc, #156]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004e16:	4b26      	ldr	r3, [pc, #152]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	43db      	mvns	r3, r3
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	4013      	ands	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e3a:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e40:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	43db      	mvns	r3, r3
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d003      	beq.n	8004e64 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e64:	4a12      	ldr	r2, [pc, #72]	@ (8004eb0 <HAL_GPIO_Init+0x334>)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	61fb      	str	r3, [r7, #28]
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	2b0f      	cmp	r3, #15
 8004e74:	f67f ae90 	bls.w	8004b98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	3724      	adds	r7, #36	@ 0x24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	40013800 	.word	0x40013800
 8004e90:	40020000 	.word	0x40020000
 8004e94:	40020400 	.word	0x40020400
 8004e98:	40020800 	.word	0x40020800
 8004e9c:	40020c00 	.word	0x40020c00
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	40021400 	.word	0x40021400
 8004ea8:	40021800 	.word	0x40021800
 8004eac:	40021c00 	.word	0x40021c00
 8004eb0:	40013c00 	.word	0x40013c00

08004eb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	807b      	strh	r3, [r7, #2]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ec4:	787b      	ldrb	r3, [r7, #1]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004eca:	887a      	ldrh	r2, [r7, #2]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ed0:	e003      	b.n	8004eda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ed2:	887b      	ldrh	r3, [r7, #2]
 8004ed4:	041a      	lsls	r2, r3, #16
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	619a      	str	r2, [r3, #24]
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b086      	sub	sp, #24
 8004eea:	af02      	add	r7, sp, #8
 8004eec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e101      	b.n	80050fc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d106      	bne.n	8004f18 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f008 ff10 	bl	800dd38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2203      	movs	r2, #3
 8004f1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f26:	d102      	bne.n	8004f2e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f005 fad3 	bl	800a4de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	7c1a      	ldrb	r2, [r3, #16]
 8004f40:	f88d 2000 	strb.w	r2, [sp]
 8004f44:	3304      	adds	r3, #4
 8004f46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f48:	f005 f9b2 	bl	800a2b0 <USB_CoreInit>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d005      	beq.n	8004f5e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2202      	movs	r2, #2
 8004f56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e0ce      	b.n	80050fc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2100      	movs	r1, #0
 8004f64:	4618      	mov	r0, r3
 8004f66:	f005 facb 	bl	800a500 <USB_SetCurrentMode>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d005      	beq.n	8004f7c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0bf      	b.n	80050fc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	73fb      	strb	r3, [r7, #15]
 8004f80:	e04a      	b.n	8005018 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004f82:	7bfa      	ldrb	r2, [r7, #15]
 8004f84:	6879      	ldr	r1, [r7, #4]
 8004f86:	4613      	mov	r3, r2
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	4413      	add	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	440b      	add	r3, r1
 8004f90:	3315      	adds	r3, #21
 8004f92:	2201      	movs	r2, #1
 8004f94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004f96:	7bfa      	ldrb	r2, [r7, #15]
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	00db      	lsls	r3, r3, #3
 8004f9e:	4413      	add	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	440b      	add	r3, r1
 8004fa4:	3314      	adds	r3, #20
 8004fa6:	7bfa      	ldrb	r2, [r7, #15]
 8004fa8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004faa:	7bfa      	ldrb	r2, [r7, #15]
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
 8004fae:	b298      	uxth	r0, r3
 8004fb0:	6879      	ldr	r1, [r7, #4]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	4413      	add	r3, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	440b      	add	r3, r1
 8004fbc:	332e      	adds	r3, #46	@ 0x2e
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004fc2:	7bfa      	ldrb	r2, [r7, #15]
 8004fc4:	6879      	ldr	r1, [r7, #4]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	4413      	add	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	440b      	add	r3, r1
 8004fd0:	3318      	adds	r3, #24
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004fd6:	7bfa      	ldrb	r2, [r7, #15]
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	4413      	add	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	440b      	add	r3, r1
 8004fe4:	331c      	adds	r3, #28
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004fea:	7bfa      	ldrb	r2, [r7, #15]
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	3320      	adds	r3, #32
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004ffe:	7bfa      	ldrb	r2, [r7, #15]
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	4613      	mov	r3, r2
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	4413      	add	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	440b      	add	r3, r1
 800500c:	3324      	adds	r3, #36	@ 0x24
 800500e:	2200      	movs	r2, #0
 8005010:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	3301      	adds	r3, #1
 8005016:	73fb      	strb	r3, [r7, #15]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	791b      	ldrb	r3, [r3, #4]
 800501c:	7bfa      	ldrb	r2, [r7, #15]
 800501e:	429a      	cmp	r2, r3
 8005020:	d3af      	bcc.n	8004f82 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005022:	2300      	movs	r3, #0
 8005024:	73fb      	strb	r3, [r7, #15]
 8005026:	e044      	b.n	80050b2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005028:	7bfa      	ldrb	r2, [r7, #15]
 800502a:	6879      	ldr	r1, [r7, #4]
 800502c:	4613      	mov	r3, r2
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	4413      	add	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	440b      	add	r3, r1
 8005036:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800503a:	2200      	movs	r2, #0
 800503c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800503e:	7bfa      	ldrb	r2, [r7, #15]
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	4613      	mov	r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	4413      	add	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	440b      	add	r3, r1
 800504c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005050:	7bfa      	ldrb	r2, [r7, #15]
 8005052:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005054:	7bfa      	ldrb	r2, [r7, #15]
 8005056:	6879      	ldr	r1, [r7, #4]
 8005058:	4613      	mov	r3, r2
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	4413      	add	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	440b      	add	r3, r1
 8005062:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005066:	2200      	movs	r2, #0
 8005068:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800506a:	7bfa      	ldrb	r2, [r7, #15]
 800506c:	6879      	ldr	r1, [r7, #4]
 800506e:	4613      	mov	r3, r2
 8005070:	00db      	lsls	r3, r3, #3
 8005072:	4413      	add	r3, r2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	440b      	add	r3, r1
 8005078:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005080:	7bfa      	ldrb	r2, [r7, #15]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	4413      	add	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	440b      	add	r3, r1
 800508e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005092:	2200      	movs	r2, #0
 8005094:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005096:	7bfa      	ldrb	r2, [r7, #15]
 8005098:	6879      	ldr	r1, [r7, #4]
 800509a:	4613      	mov	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4413      	add	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	440b      	add	r3, r1
 80050a4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80050a8:	2200      	movs	r2, #0
 80050aa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
 80050ae:	3301      	adds	r3, #1
 80050b0:	73fb      	strb	r3, [r7, #15]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	791b      	ldrb	r3, [r3, #4]
 80050b6:	7bfa      	ldrb	r2, [r7, #15]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d3b5      	bcc.n	8005028 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6818      	ldr	r0, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	7c1a      	ldrb	r2, [r3, #16]
 80050c4:	f88d 2000 	strb.w	r2, [sp]
 80050c8:	3304      	adds	r3, #4
 80050ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80050cc:	f005 fa64 	bl	800a598 <USB_DevInit>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d005      	beq.n	80050e2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2202      	movs	r2, #2
 80050da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e00c      	b.n	80050fc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f006 faae 	bl	800b656 <USB_DevDisconnect>

  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005118:	2b01      	cmp	r3, #1
 800511a:	d101      	bne.n	8005120 <HAL_PCD_Start+0x1c>
 800511c:	2302      	movs	r3, #2
 800511e:	e022      	b.n	8005166 <HAL_PCD_Start+0x62>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005130:	2b00      	cmp	r3, #0
 8005132:	d009      	beq.n	8005148 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005138:	2b01      	cmp	r3, #1
 800513a:	d105      	bne.n	8005148 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005140:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f005 f9b5 	bl	800a4bc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f006 fa5c 	bl	800b614 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800516e:	b590      	push	{r4, r7, lr}
 8005170:	b08d      	sub	sp, #52	@ 0x34
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4618      	mov	r0, r3
 8005186:	f006 fb1a 	bl	800b7be <USB_GetMode>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	f040 848c 	bne.w	8005aaa <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4618      	mov	r0, r3
 8005198:	f006 fa7e 	bl	800b698 <USB_ReadInterrupts>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 8482 	beq.w	8005aa8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	0a1b      	lsrs	r3, r3, #8
 80051ae:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4618      	mov	r0, r3
 80051be:	f006 fa6b 	bl	800b698 <USB_ReadInterrupts>
 80051c2:	4603      	mov	r3, r0
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d107      	bne.n	80051dc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695a      	ldr	r2, [r3, #20]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f002 0202 	and.w	r2, r2, #2
 80051da:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f006 fa59 	bl	800b698 <USB_ReadInterrupts>
 80051e6:	4603      	mov	r3, r0
 80051e8:	f003 0310 	and.w	r3, r3, #16
 80051ec:	2b10      	cmp	r3, #16
 80051ee:	d161      	bne.n	80052b4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699a      	ldr	r2, [r3, #24]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0210 	bic.w	r2, r2, #16
 80051fe:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	f003 020f 	and.w	r2, r3, #15
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4413      	add	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	4413      	add	r3, r2
 800521c:	3304      	adds	r3, #4
 800521e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005226:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800522a:	d124      	bne.n	8005276 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005232:	4013      	ands	r3, r2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d035      	beq.n	80052a4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	091b      	lsrs	r3, r3, #4
 8005240:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005242:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005246:	b29b      	uxth	r3, r3
 8005248:	461a      	mov	r2, r3
 800524a:	6a38      	ldr	r0, [r7, #32]
 800524c:	f006 f890 	bl	800b370 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	091b      	lsrs	r3, r3, #4
 8005258:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800525c:	441a      	add	r2, r3
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	695a      	ldr	r2, [r3, #20]
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	091b      	lsrs	r3, r3, #4
 800526a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800526e:	441a      	add	r2, r3
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	615a      	str	r2, [r3, #20]
 8005274:	e016      	b.n	80052a4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800527c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005280:	d110      	bne.n	80052a4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005288:	2208      	movs	r2, #8
 800528a:	4619      	mov	r1, r3
 800528c:	6a38      	ldr	r0, [r7, #32]
 800528e:	f006 f86f 	bl	800b370 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	695a      	ldr	r2, [r3, #20]
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	091b      	lsrs	r3, r3, #4
 800529a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800529e:	441a      	add	r2, r3
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	699a      	ldr	r2, [r3, #24]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0210 	orr.w	r2, r2, #16
 80052b2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f006 f9ed 	bl	800b698 <USB_ReadInterrupts>
 80052be:	4603      	mov	r3, r0
 80052c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052c4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052c8:	f040 80a7 	bne.w	800541a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4618      	mov	r0, r3
 80052d6:	f006 f9f2 	bl	800b6be <USB_ReadDevAllOutEpInterrupt>
 80052da:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80052dc:	e099      	b.n	8005412 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80052de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 808e 	beq.w	8005406 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052f0:	b2d2      	uxtb	r2, r2
 80052f2:	4611      	mov	r1, r2
 80052f4:	4618      	mov	r0, r3
 80052f6:	f006 fa16 	bl	800b726 <USB_ReadDevOutEPInterrupt>
 80052fa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00c      	beq.n	8005320 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	015a      	lsls	r2, r3, #5
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	4413      	add	r3, r2
 800530e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005312:	461a      	mov	r2, r3
 8005314:	2301      	movs	r3, #1
 8005316:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005318:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 fea4 	bl	8006068 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f003 0308 	and.w	r3, r3, #8
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00c      	beq.n	8005344 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	015a      	lsls	r2, r3, #5
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	4413      	add	r3, r2
 8005332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005336:	461a      	mov	r2, r3
 8005338:	2308      	movs	r3, #8
 800533a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800533c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 ff7a 	bl	8006238 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	f003 0310 	and.w	r3, r3, #16
 800534a:	2b00      	cmp	r3, #0
 800534c:	d008      	beq.n	8005360 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	015a      	lsls	r2, r3, #5
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	4413      	add	r3, r2
 8005356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535a:	461a      	mov	r2, r3
 800535c:	2310      	movs	r3, #16
 800535e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f003 0302 	and.w	r3, r3, #2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d030      	beq.n	80053cc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005372:	2b80      	cmp	r3, #128	@ 0x80
 8005374:	d109      	bne.n	800538a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	69fa      	ldr	r2, [r7, #28]
 8005380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005384:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005388:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800538a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800538c:	4613      	mov	r3, r2
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	4413      	add	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	4413      	add	r3, r2
 800539c:	3304      	adds	r3, #4
 800539e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	78db      	ldrb	r3, [r3, #3]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d108      	bne.n	80053ba <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	2200      	movs	r2, #0
 80053ac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80053ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	4619      	mov	r1, r3
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f008 fdc5 	bl	800df44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80053ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053bc:	015a      	lsls	r2, r3, #5
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	4413      	add	r3, r2
 80053c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053c6:	461a      	mov	r2, r3
 80053c8:	2302      	movs	r3, #2
 80053ca:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	f003 0320 	and.w	r3, r3, #32
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d008      	beq.n	80053e8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e2:	461a      	mov	r2, r3
 80053e4:	2320      	movs	r3, #32
 80053e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80053f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053fe:	461a      	mov	r2, r3
 8005400:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005404:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	3301      	adds	r3, #1
 800540a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800540c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540e:	085b      	lsrs	r3, r3, #1
 8005410:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005414:	2b00      	cmp	r3, #0
 8005416:	f47f af62 	bne.w	80052de <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4618      	mov	r0, r3
 8005420:	f006 f93a 	bl	800b698 <USB_ReadInterrupts>
 8005424:	4603      	mov	r3, r0
 8005426:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800542a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800542e:	f040 80db 	bne.w	80055e8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4618      	mov	r0, r3
 8005438:	f006 f95b 	bl	800b6f2 <USB_ReadDevAllInEpInterrupt>
 800543c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800543e:	2300      	movs	r3, #0
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005442:	e0cd      	b.n	80055e0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 80c2 	beq.w	80055d4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	4611      	mov	r1, r2
 800545a:	4618      	mov	r0, r3
 800545c:	f006 f981 	bl	800b762 <USB_ReadDevInEPInterrupt>
 8005460:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b00      	cmp	r3, #0
 800546a:	d057      	beq.n	800551c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800546c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546e:	f003 030f 	and.w	r3, r3, #15
 8005472:	2201      	movs	r2, #1
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005480:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	43db      	mvns	r3, r3
 8005486:	69f9      	ldr	r1, [r7, #28]
 8005488:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800548c:	4013      	ands	r3, r2
 800548e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005492:	015a      	lsls	r2, r3, #5
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	4413      	add	r3, r2
 8005498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800549c:	461a      	mov	r2, r3
 800549e:	2301      	movs	r3, #1
 80054a0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	799b      	ldrb	r3, [r3, #6]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d132      	bne.n	8005510 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ae:	4613      	mov	r3, r2
 80054b0:	00db      	lsls	r3, r3, #3
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	3320      	adds	r3, #32
 80054ba:	6819      	ldr	r1, [r3, #0]
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c0:	4613      	mov	r3, r2
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	4413      	add	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4403      	add	r3, r0
 80054ca:	331c      	adds	r3, #28
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4419      	add	r1, r3
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054d4:	4613      	mov	r3, r2
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	4413      	add	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4403      	add	r3, r0
 80054de:	3320      	adds	r3, #32
 80054e0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80054e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d113      	bne.n	8005510 <HAL_PCD_IRQHandler+0x3a2>
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ec:	4613      	mov	r3, r2
 80054ee:	00db      	lsls	r3, r3, #3
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	3324      	adds	r3, #36	@ 0x24
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d108      	bne.n	8005510 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6818      	ldr	r0, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005508:	461a      	mov	r2, r3
 800550a:	2101      	movs	r1, #1
 800550c:	f006 f988 	bl	800b820 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005512:	b2db      	uxtb	r3, r3
 8005514:	4619      	mov	r1, r3
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f008 fc8f 	bl	800de3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	f003 0308 	and.w	r3, r3, #8
 8005522:	2b00      	cmp	r3, #0
 8005524:	d008      	beq.n	8005538 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005528:	015a      	lsls	r2, r3, #5
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	4413      	add	r3, r2
 800552e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005532:	461a      	mov	r2, r3
 8005534:	2308      	movs	r3, #8
 8005536:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	f003 0310 	and.w	r3, r3, #16
 800553e:	2b00      	cmp	r3, #0
 8005540:	d008      	beq.n	8005554 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	4413      	add	r3, r2
 800554a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800554e:	461a      	mov	r2, r3
 8005550:	2310      	movs	r3, #16
 8005552:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	d008      	beq.n	8005570 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800555e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	4413      	add	r3, r2
 8005566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800556a:	461a      	mov	r2, r3
 800556c:	2340      	movs	r3, #64	@ 0x40
 800556e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d023      	beq.n	80055c2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800557a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800557c:	6a38      	ldr	r0, [r7, #32]
 800557e:	f005 f96f 	bl	800a860 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005582:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005584:	4613      	mov	r3, r2
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	4413      	add	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	3310      	adds	r3, #16
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	4413      	add	r3, r2
 8005592:	3304      	adds	r3, #4
 8005594:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	78db      	ldrb	r3, [r3, #3]
 800559a:	2b01      	cmp	r3, #1
 800559c:	d108      	bne.n	80055b0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	2200      	movs	r2, #0
 80055a2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80055a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	4619      	mov	r1, r3
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f008 fcdc 	bl	800df68 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80055b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055bc:	461a      	mov	r2, r3
 80055be:	2302      	movs	r3, #2
 80055c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80055cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fcbd 	bl	8005f4e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80055d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d6:	3301      	adds	r3, #1
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80055da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055dc:	085b      	lsrs	r3, r3, #1
 80055de:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80055e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f47f af2e 	bne.w	8005444 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f006 f853 	bl	800b698 <USB_ReadInterrupts>
 80055f2:	4603      	mov	r3, r0
 80055f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055fc:	d122      	bne.n	8005644 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	69fa      	ldr	r2, [r7, #28]
 8005608:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800560c:	f023 0301 	bic.w	r3, r3, #1
 8005610:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005618:	2b01      	cmp	r3, #1
 800561a:	d108      	bne.n	800562e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005624:	2100      	movs	r1, #0
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fea4 	bl	8006374 <HAL_PCDEx_LPM_Callback>
 800562c:	e002      	b.n	8005634 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f008 fc7a 	bl	800df28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695a      	ldr	r2, [r3, #20]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005642:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f006 f825 	bl	800b698 <USB_ReadInterrupts>
 800564e:	4603      	mov	r3, r0
 8005650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005658:	d112      	bne.n	8005680 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b01      	cmp	r3, #1
 8005668:	d102      	bne.n	8005670 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f008 fc36 	bl	800dedc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695a      	ldr	r2, [r3, #20]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800567e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4618      	mov	r0, r3
 8005686:	f006 f807 	bl	800b698 <USB_ReadInterrupts>
 800568a:	4603      	mov	r3, r0
 800568c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005694:	f040 80b7 	bne.w	8005806 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	69fa      	ldr	r2, [r7, #28]
 80056a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056a6:	f023 0301 	bic.w	r3, r3, #1
 80056aa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2110      	movs	r1, #16
 80056b2:	4618      	mov	r0, r3
 80056b4:	f005 f8d4 	bl	800a860 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056b8:	2300      	movs	r3, #0
 80056ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056bc:	e046      	b.n	800574c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80056be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ca:	461a      	mov	r2, r3
 80056cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80056d0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80056d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056e2:	0151      	lsls	r1, r2, #5
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	440a      	add	r2, r1
 80056e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80056f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80056f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056f4:	015a      	lsls	r2, r3, #5
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	4413      	add	r3, r2
 80056fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056fe:	461a      	mov	r2, r3
 8005700:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005704:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005708:	015a      	lsls	r2, r3, #5
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	4413      	add	r3, r2
 800570e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005716:	0151      	lsls	r1, r2, #5
 8005718:	69fa      	ldr	r2, [r7, #28]
 800571a:	440a      	add	r2, r1
 800571c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005720:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005724:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	4413      	add	r3, r2
 800572e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005736:	0151      	lsls	r1, r2, #5
 8005738:	69fa      	ldr	r2, [r7, #28]
 800573a:	440a      	add	r2, r1
 800573c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005740:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005744:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005748:	3301      	adds	r3, #1
 800574a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	791b      	ldrb	r3, [r3, #4]
 8005750:	461a      	mov	r2, r3
 8005752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005754:	4293      	cmp	r3, r2
 8005756:	d3b2      	bcc.n	80056be <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800575e:	69db      	ldr	r3, [r3, #28]
 8005760:	69fa      	ldr	r2, [r7, #28]
 8005762:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005766:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800576a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	7bdb      	ldrb	r3, [r3, #15]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d016      	beq.n	80057a2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800577a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800577e:	69fa      	ldr	r2, [r7, #28]
 8005780:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005784:	f043 030b 	orr.w	r3, r3, #11
 8005788:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005794:	69fa      	ldr	r2, [r7, #28]
 8005796:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800579a:	f043 030b 	orr.w	r3, r3, #11
 800579e:	6453      	str	r3, [r2, #68]	@ 0x44
 80057a0:	e015      	b.n	80057ce <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057b4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80057b8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	69fa      	ldr	r2, [r7, #28]
 80057c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057c8:	f043 030b 	orr.w	r3, r3, #11
 80057cc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69fa      	ldr	r2, [r7, #28]
 80057d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057dc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80057e0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6818      	ldr	r0, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80057f0:	461a      	mov	r2, r3
 80057f2:	f006 f815 	bl	800b820 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	695a      	ldr	r2, [r3, #20]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005804:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4618      	mov	r0, r3
 800580c:	f005 ff44 	bl	800b698 <USB_ReadInterrupts>
 8005810:	4603      	mov	r3, r0
 8005812:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800581a:	d123      	bne.n	8005864 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f005 ffda 	bl	800b7da <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4618      	mov	r0, r3
 800582c:	f005 f891 	bl	800a952 <USB_GetDevSpeed>
 8005830:	4603      	mov	r3, r0
 8005832:	461a      	mov	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681c      	ldr	r4, [r3, #0]
 800583c:	f001 fa0a 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 8005840:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005846:	461a      	mov	r2, r3
 8005848:	4620      	mov	r0, r4
 800584a:	f004 fd95 	bl	800a378 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f008 fb1b 	bl	800de8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005862:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4618      	mov	r0, r3
 800586a:	f005 ff15 	bl	800b698 <USB_ReadInterrupts>
 800586e:	4603      	mov	r3, r0
 8005870:	f003 0308 	and.w	r3, r3, #8
 8005874:	2b08      	cmp	r3, #8
 8005876:	d10a      	bne.n	800588e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f008 faf8 	bl	800de6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695a      	ldr	r2, [r3, #20]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f002 0208 	and.w	r2, r2, #8
 800588c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4618      	mov	r0, r3
 8005894:	f005 ff00 	bl	800b698 <USB_ReadInterrupts>
 8005898:	4603      	mov	r3, r0
 800589a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800589e:	2b80      	cmp	r3, #128	@ 0x80
 80058a0:	d123      	bne.n	80058ea <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80058a2:	6a3b      	ldr	r3, [r7, #32]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80058ae:	2301      	movs	r3, #1
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80058b2:	e014      	b.n	80058de <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b8:	4613      	mov	r3, r2
 80058ba:	00db      	lsls	r3, r3, #3
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	440b      	add	r3, r1
 80058c2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d105      	bne.n	80058d8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80058cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	4619      	mov	r1, r3
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 fb0a 	bl	8005eec <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	3301      	adds	r3, #1
 80058dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	791b      	ldrb	r3, [r3, #4]
 80058e2:	461a      	mov	r2, r3
 80058e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d3e4      	bcc.n	80058b4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f005 fed2 	bl	800b698 <USB_ReadInterrupts>
 80058f4:	4603      	mov	r3, r0
 80058f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058fe:	d13c      	bne.n	800597a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005900:	2301      	movs	r3, #1
 8005902:	627b      	str	r3, [r7, #36]	@ 0x24
 8005904:	e02b      	b.n	800595e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	015a      	lsls	r2, r3, #5
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	4413      	add	r3, r2
 800590e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005916:	6879      	ldr	r1, [r7, #4]
 8005918:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800591a:	4613      	mov	r3, r2
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	4413      	add	r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	440b      	add	r3, r1
 8005924:	3318      	adds	r3, #24
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d115      	bne.n	8005958 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800592c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800592e:	2b00      	cmp	r3, #0
 8005930:	da12      	bge.n	8005958 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005932:	6879      	ldr	r1, [r7, #4]
 8005934:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005936:	4613      	mov	r3, r2
 8005938:	00db      	lsls	r3, r3, #3
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	3317      	adds	r3, #23
 8005942:	2201      	movs	r2, #1
 8005944:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005948:	b2db      	uxtb	r3, r3
 800594a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800594e:	b2db      	uxtb	r3, r3
 8005950:	4619      	mov	r1, r3
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 faca 	bl	8005eec <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595a:	3301      	adds	r3, #1
 800595c:	627b      	str	r3, [r7, #36]	@ 0x24
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	791b      	ldrb	r3, [r3, #4]
 8005962:	461a      	mov	r2, r3
 8005964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005966:	4293      	cmp	r3, r2
 8005968:	d3cd      	bcc.n	8005906 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	695a      	ldr	r2, [r3, #20]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005978:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f005 fe8a 	bl	800b698 <USB_ReadInterrupts>
 8005984:	4603      	mov	r3, r0
 8005986:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800598a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800598e:	d156      	bne.n	8005a3e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005990:	2301      	movs	r3, #1
 8005992:	627b      	str	r3, [r7, #36]	@ 0x24
 8005994:	e045      	b.n	8005a22 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	4413      	add	r3, r2
 800599e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059a6:	6879      	ldr	r1, [r7, #4]
 80059a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059aa:	4613      	mov	r3, r2
 80059ac:	00db      	lsls	r3, r3, #3
 80059ae:	4413      	add	r3, r2
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	440b      	add	r3, r1
 80059b4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d12e      	bne.n	8005a1c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80059be:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	da2b      	bge.n	8005a1c <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	0c1a      	lsrs	r2, r3, #16
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80059ce:	4053      	eors	r3, r2
 80059d0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d121      	bne.n	8005a1c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80059d8:	6879      	ldr	r1, [r7, #4]
 80059da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059dc:	4613      	mov	r3, r2
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	440b      	add	r3, r1
 80059e6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80059ea:	2201      	movs	r2, #1
 80059ec:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059f6:	6a3b      	ldr	r3, [r7, #32]
 80059f8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	695b      	ldr	r3, [r3, #20]
 80059fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10a      	bne.n	8005a1c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a18:	6053      	str	r3, [r2, #4]
            break;
 8005a1a:	e008      	b.n	8005a2e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1e:	3301      	adds	r3, #1
 8005a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	791b      	ldrb	r3, [r3, #4]
 8005a26:	461a      	mov	r2, r3
 8005a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d3b3      	bcc.n	8005996 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	695a      	ldr	r2, [r3, #20]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005a3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f005 fe28 	bl	800b698 <USB_ReadInterrupts>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a52:	d10a      	bne.n	8005a6a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f008 fa99 	bl	800df8c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	695a      	ldr	r2, [r3, #20]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005a68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f005 fe12 	bl	800b698 <USB_ReadInterrupts>
 8005a74:	4603      	mov	r3, r0
 8005a76:	f003 0304 	and.w	r3, r3, #4
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	d115      	bne.n	8005aaa <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f008 fa89 	bl	800dfa8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6859      	ldr	r1, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	605a      	str	r2, [r3, #4]
 8005aa6:	e000      	b.n	8005aaa <HAL_PCD_IRQHandler+0x93c>
      return;
 8005aa8:	bf00      	nop
    }
  }
}
 8005aaa:	3734      	adds	r7, #52	@ 0x34
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd90      	pop	{r4, r7, pc}

08005ab0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d101      	bne.n	8005aca <HAL_PCD_SetAddress+0x1a>
 8005ac6:	2302      	movs	r3, #2
 8005ac8:	e012      	b.n	8005af0 <HAL_PCD_SetAddress+0x40>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2201      	movs	r2, #1
 8005ace:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	78fa      	ldrb	r2, [r7, #3]
 8005ad6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	78fa      	ldrb	r2, [r7, #3]
 8005ade:	4611      	mov	r1, r2
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f005 fd71 	bl	800b5c8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3708      	adds	r7, #8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	4608      	mov	r0, r1
 8005b02:	4611      	mov	r1, r2
 8005b04:	461a      	mov	r2, r3
 8005b06:	4603      	mov	r3, r0
 8005b08:	70fb      	strb	r3, [r7, #3]
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	803b      	strh	r3, [r7, #0]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b12:	2300      	movs	r3, #0
 8005b14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	da0f      	bge.n	8005b3e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b1e:	78fb      	ldrb	r3, [r7, #3]
 8005b20:	f003 020f 	and.w	r2, r3, #15
 8005b24:	4613      	mov	r3, r2
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	4413      	add	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	3310      	adds	r3, #16
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	4413      	add	r3, r2
 8005b32:	3304      	adds	r3, #4
 8005b34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	705a      	strb	r2, [r3, #1]
 8005b3c:	e00f      	b.n	8005b5e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b3e:	78fb      	ldrb	r3, [r7, #3]
 8005b40:	f003 020f 	and.w	r2, r3, #15
 8005b44:	4613      	mov	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	4413      	add	r3, r2
 8005b54:	3304      	adds	r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005b5e:	78fb      	ldrb	r3, [r7, #3]
 8005b60:	f003 030f 	and.w	r3, r3, #15
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005b6a:	883b      	ldrh	r3, [r7, #0]
 8005b6c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	78ba      	ldrb	r2, [r7, #2]
 8005b78:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	785b      	ldrb	r3, [r3, #1]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d004      	beq.n	8005b8c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	461a      	mov	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005b8c:	78bb      	ldrb	r3, [r7, #2]
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d102      	bne.n	8005b98 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <HAL_PCD_EP_Open+0xae>
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	e00e      	b.n	8005bc4 <HAL_PCD_EP_Open+0xcc>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68f9      	ldr	r1, [r7, #12]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f004 fef1 	bl	800a99c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005bc2:	7afb      	ldrb	r3, [r7, #11]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005bd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	da0f      	bge.n	8005c00 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005be0:	78fb      	ldrb	r3, [r7, #3]
 8005be2:	f003 020f 	and.w	r2, r3, #15
 8005be6:	4613      	mov	r3, r2
 8005be8:	00db      	lsls	r3, r3, #3
 8005bea:	4413      	add	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	3310      	adds	r3, #16
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	705a      	strb	r2, [r3, #1]
 8005bfe:	e00f      	b.n	8005c20 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c00:	78fb      	ldrb	r3, [r7, #3]
 8005c02:	f003 020f 	and.w	r2, r3, #15
 8005c06:	4613      	mov	r3, r2
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	4413      	add	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	4413      	add	r3, r2
 8005c16:	3304      	adds	r3, #4
 8005c18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c20:	78fb      	ldrb	r3, [r7, #3]
 8005c22:	f003 030f 	and.w	r3, r3, #15
 8005c26:	b2da      	uxtb	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d101      	bne.n	8005c3a <HAL_PCD_EP_Close+0x6e>
 8005c36:	2302      	movs	r3, #2
 8005c38:	e00e      	b.n	8005c58 <HAL_PCD_EP_Close+0x8c>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68f9      	ldr	r1, [r7, #12]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f004 ff2f 	bl	800aaac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	607a      	str	r2, [r7, #4]
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c70:	7afb      	ldrb	r3, [r7, #11]
 8005c72:	f003 020f 	and.w	r2, r3, #15
 8005c76:	4613      	mov	r3, r2
 8005c78:	00db      	lsls	r3, r3, #3
 8005c7a:	4413      	add	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4413      	add	r3, r2
 8005c86:	3304      	adds	r3, #4
 8005c88:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	683a      	ldr	r2, [r7, #0]
 8005c94:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ca2:	7afb      	ldrb	r3, [r7, #11]
 8005ca4:	f003 030f 	and.w	r3, r3, #15
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	799b      	ldrb	r3, [r3, #6]
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d102      	bne.n	8005cbc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6818      	ldr	r0, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	799b      	ldrb	r3, [r3, #6]
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	6979      	ldr	r1, [r7, #20]
 8005cc8:	f004 ffcc 	bl	800ac64 <USB_EPStartXfer>

  return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3718      	adds	r7, #24
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b083      	sub	sp, #12
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	460b      	mov	r3, r1
 8005ce0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005ce2:	78fb      	ldrb	r3, [r7, #3]
 8005ce4:	f003 020f 	and.w	r2, r3, #15
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	4613      	mov	r3, r2
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	440b      	add	r3, r1
 8005cf4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005cf8:	681b      	ldr	r3, [r3, #0]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b086      	sub	sp, #24
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	607a      	str	r2, [r7, #4]
 8005d10:	603b      	str	r3, [r7, #0]
 8005d12:	460b      	mov	r3, r1
 8005d14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d16:	7afb      	ldrb	r3, [r7, #11]
 8005d18:	f003 020f 	and.w	r2, r3, #15
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	4413      	add	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	3310      	adds	r3, #16
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4413      	add	r3, r2
 8005d2a:	3304      	adds	r3, #4
 8005d2c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	2201      	movs	r2, #1
 8005d44:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d46:	7afb      	ldrb	r3, [r7, #11]
 8005d48:	f003 030f 	and.w	r3, r3, #15
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	799b      	ldrb	r3, [r3, #6]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d102      	bne.n	8005d60 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6818      	ldr	r0, [r3, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	799b      	ldrb	r3, [r3, #6]
 8005d68:	461a      	mov	r2, r3
 8005d6a:	6979      	ldr	r1, [r7, #20]
 8005d6c:	f004 ff7a 	bl	800ac64 <USB_EPStartXfer>

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3718      	adds	r7, #24
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b084      	sub	sp, #16
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	460b      	mov	r3, r1
 8005d84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	f003 030f 	and.w	r3, r3, #15
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	7912      	ldrb	r2, [r2, #4]
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d901      	bls.n	8005d98 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e04f      	b.n	8005e38 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005d98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	da0f      	bge.n	8005dc0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005da0:	78fb      	ldrb	r3, [r7, #3]
 8005da2:	f003 020f 	and.w	r2, r3, #15
 8005da6:	4613      	mov	r3, r2
 8005da8:	00db      	lsls	r3, r3, #3
 8005daa:	4413      	add	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	3310      	adds	r3, #16
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	4413      	add	r3, r2
 8005db4:	3304      	adds	r3, #4
 8005db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	705a      	strb	r2, [r3, #1]
 8005dbe:	e00d      	b.n	8005ddc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005dc0:	78fa      	ldrb	r2, [r7, #3]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	00db      	lsls	r3, r3, #3
 8005dc6:	4413      	add	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2201      	movs	r2, #1
 8005de0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005de2:	78fb      	ldrb	r3, [r7, #3]
 8005de4:	f003 030f 	and.w	r3, r3, #15
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d101      	bne.n	8005dfc <HAL_PCD_EP_SetStall+0x82>
 8005df8:	2302      	movs	r3, #2
 8005dfa:	e01d      	b.n	8005e38 <HAL_PCD_EP_SetStall+0xbe>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68f9      	ldr	r1, [r7, #12]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f005 fb08 	bl	800b420 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e10:	78fb      	ldrb	r3, [r7, #3]
 8005e12:	f003 030f 	and.w	r3, r3, #15
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d109      	bne.n	8005e2e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6818      	ldr	r0, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	7999      	ldrb	r1, [r3, #6]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e28:	461a      	mov	r2, r3
 8005e2a:	f005 fcf9 	bl	800b820 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	460b      	mov	r3, r1
 8005e4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005e4c:	78fb      	ldrb	r3, [r7, #3]
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	7912      	ldrb	r2, [r2, #4]
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d901      	bls.n	8005e5e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e042      	b.n	8005ee4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	da0f      	bge.n	8005e86 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e66:	78fb      	ldrb	r3, [r7, #3]
 8005e68:	f003 020f 	and.w	r2, r3, #15
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	4413      	add	r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	3310      	adds	r3, #16
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	4413      	add	r3, r2
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2201      	movs	r2, #1
 8005e82:	705a      	strb	r2, [r3, #1]
 8005e84:	e00f      	b.n	8005ea6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e86:	78fb      	ldrb	r3, [r7, #3]
 8005e88:	f003 020f 	and.w	r2, r3, #15
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	00db      	lsls	r3, r3, #3
 8005e90:	4413      	add	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005eac:	78fb      	ldrb	r3, [r7, #3]
 8005eae:	f003 030f 	and.w	r3, r3, #15
 8005eb2:	b2da      	uxtb	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d101      	bne.n	8005ec6 <HAL_PCD_EP_ClrStall+0x86>
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	e00e      	b.n	8005ee4 <HAL_PCD_EP_ClrStall+0xa4>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68f9      	ldr	r1, [r7, #12]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f005 fb11 	bl	800b4fc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005ef8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	da0c      	bge.n	8005f1a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f00:	78fb      	ldrb	r3, [r7, #3]
 8005f02:	f003 020f 	and.w	r2, r3, #15
 8005f06:	4613      	mov	r3, r2
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	3310      	adds	r3, #16
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	4413      	add	r3, r2
 8005f14:	3304      	adds	r3, #4
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	e00c      	b.n	8005f34 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f1a:	78fb      	ldrb	r3, [r7, #3]
 8005f1c:	f003 020f 	and.w	r2, r3, #15
 8005f20:	4613      	mov	r3, r2
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	4413      	add	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	4413      	add	r3, r2
 8005f30:	3304      	adds	r3, #4
 8005f32:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68f9      	ldr	r1, [r7, #12]
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f005 f930 	bl	800b1a0 <USB_EPStopXfer>
 8005f40:	4603      	mov	r3, r0
 8005f42:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005f44:	7afb      	ldrb	r3, [r7, #11]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b08a      	sub	sp, #40	@ 0x28
 8005f52:	af02      	add	r7, sp, #8
 8005f54:	6078      	str	r0, [r7, #4]
 8005f56:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	4613      	mov	r3, r2
 8005f66:	00db      	lsls	r3, r3, #3
 8005f68:	4413      	add	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	3310      	adds	r3, #16
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	4413      	add	r3, r2
 8005f72:	3304      	adds	r3, #4
 8005f74:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	695a      	ldr	r2, [r3, #20]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d901      	bls.n	8005f86 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e06b      	b.n	800605e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	69fa      	ldr	r2, [r7, #28]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d902      	bls.n	8005fa2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	3303      	adds	r3, #3
 8005fa6:	089b      	lsrs	r3, r3, #2
 8005fa8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005faa:	e02a      	b.n	8006002 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	69fa      	ldr	r2, [r7, #28]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d902      	bls.n	8005fc8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	3303      	adds	r3, #3
 8005fcc:	089b      	lsrs	r3, r3, #2
 8005fce:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	68d9      	ldr	r1, [r3, #12]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	6978      	ldr	r0, [r7, #20]
 8005fe6:	f005 f985 	bl	800b2f4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	441a      	add	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	695a      	ldr	r2, [r3, #20]
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	441a      	add	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	015a      	lsls	r2, r3, #5
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	4413      	add	r3, r2
 800600a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006012:	69ba      	ldr	r2, [r7, #24]
 8006014:	429a      	cmp	r2, r3
 8006016:	d809      	bhi.n	800602c <PCD_WriteEmptyTxFifo+0xde>
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	695a      	ldr	r2, [r3, #20]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006020:	429a      	cmp	r2, r3
 8006022:	d203      	bcs.n	800602c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1bf      	bne.n	8005fac <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	691a      	ldr	r2, [r3, #16]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	695b      	ldr	r3, [r3, #20]
 8006034:	429a      	cmp	r2, r3
 8006036:	d811      	bhi.n	800605c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	f003 030f 	and.w	r3, r3, #15
 800603e:	2201      	movs	r2, #1
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800604c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	43db      	mvns	r3, r3
 8006052:	6939      	ldr	r1, [r7, #16]
 8006054:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006058:	4013      	ands	r3, r2
 800605a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3720      	adds	r7, #32
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
	...

08006068 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b088      	sub	sp, #32
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	333c      	adds	r3, #60	@ 0x3c
 8006080:	3304      	adds	r3, #4
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	015a      	lsls	r2, r3, #5
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	4413      	add	r3, r2
 800608e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	799b      	ldrb	r3, [r3, #6]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d17b      	bne.n	8006196 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d015      	beq.n	80060d4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	4a61      	ldr	r2, [pc, #388]	@ (8006230 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	f240 80b9 	bls.w	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 80b3 	beq.w	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ca:	461a      	mov	r2, r3
 80060cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060d0:	6093      	str	r3, [r2, #8]
 80060d2:	e0a7      	b.n	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f003 0320 	and.w	r3, r3, #32
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ea:	461a      	mov	r2, r3
 80060ec:	2320      	movs	r3, #32
 80060ee:	6093      	str	r3, [r2, #8]
 80060f0:	e098      	b.n	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f040 8093 	bne.w	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	4a4b      	ldr	r2, [pc, #300]	@ (8006230 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d90f      	bls.n	8006126 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00a      	beq.n	8006126 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	015a      	lsls	r2, r3, #5
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	4413      	add	r3, r2
 8006118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800611c:	461a      	mov	r2, r3
 800611e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006122:	6093      	str	r3, [r2, #8]
 8006124:	e07e      	b.n	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	4613      	mov	r3, r2
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	4413      	add	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	4413      	add	r3, r2
 8006138:	3304      	adds	r3, #4
 800613a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6a1a      	ldr	r2, [r3, #32]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	0159      	lsls	r1, r3, #5
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	440b      	add	r3, r1
 8006148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006152:	1ad2      	subs	r2, r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d114      	bne.n	8006188 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d109      	bne.n	800617a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6818      	ldr	r0, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006170:	461a      	mov	r2, r3
 8006172:	2101      	movs	r1, #1
 8006174:	f005 fb54 	bl	800b820 <USB_EP0_OutStart>
 8006178:	e006      	b.n	8006188 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	441a      	add	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	4619      	mov	r1, r3
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f007 fe38 	bl	800de04 <HAL_PCD_DataOutStageCallback>
 8006194:	e046      	b.n	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	4a26      	ldr	r2, [pc, #152]	@ (8006234 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d124      	bne.n	80061e8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00a      	beq.n	80061be <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061b4:	461a      	mov	r2, r3
 80061b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061ba:	6093      	str	r3, [r2, #8]
 80061bc:	e032      	b.n	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d008      	beq.n	80061da <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d4:	461a      	mov	r2, r3
 80061d6:	2320      	movs	r3, #32
 80061d8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	4619      	mov	r1, r3
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f007 fe0f 	bl	800de04 <HAL_PCD_DataOutStageCallback>
 80061e6:	e01d      	b.n	8006224 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d114      	bne.n	8006218 <PCD_EP_OutXfrComplete_int+0x1b0>
 80061ee:	6879      	ldr	r1, [r7, #4]
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	4613      	mov	r3, r2
 80061f4:	00db      	lsls	r3, r3, #3
 80061f6:	4413      	add	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	440b      	add	r3, r1
 80061fc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d108      	bne.n	8006218 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006210:	461a      	mov	r2, r3
 8006212:	2100      	movs	r1, #0
 8006214:	f005 fb04 	bl	800b820 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	b2db      	uxtb	r3, r3
 800621c:	4619      	mov	r1, r3
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f007 fdf0 	bl	800de04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3720      	adds	r7, #32
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	4f54300a 	.word	0x4f54300a
 8006234:	4f54310a 	.word	0x4f54310a

08006238 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b086      	sub	sp, #24
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	333c      	adds	r3, #60	@ 0x3c
 8006250:	3304      	adds	r3, #4
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	015a      	lsls	r2, r3, #5
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	4413      	add	r3, r2
 800625e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4a15      	ldr	r2, [pc, #84]	@ (80062c0 <PCD_EP_OutSetupPacket_int+0x88>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d90e      	bls.n	800628c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006274:	2b00      	cmp	r3, #0
 8006276:	d009      	beq.n	800628c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	4413      	add	r3, r2
 8006280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006284:	461a      	mov	r2, r3
 8006286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800628a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f007 fda7 	bl	800dde0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4a0a      	ldr	r2, [pc, #40]	@ (80062c0 <PCD_EP_OutSetupPacket_int+0x88>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d90c      	bls.n	80062b4 <PCD_EP_OutSetupPacket_int+0x7c>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	799b      	ldrb	r3, [r3, #6]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d108      	bne.n	80062b4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6818      	ldr	r0, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062ac:	461a      	mov	r2, r3
 80062ae:	2101      	movs	r1, #1
 80062b0:	f005 fab6 	bl	800b820 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3718      	adds	r7, #24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	4f54300a 	.word	0x4f54300a

080062c4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	460b      	mov	r3, r1
 80062ce:	70fb      	strb	r3, [r7, #3]
 80062d0:	4613      	mov	r3, r2
 80062d2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80062dc:	78fb      	ldrb	r3, [r7, #3]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d107      	bne.n	80062f2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80062e2:	883b      	ldrh	r3, [r7, #0]
 80062e4:	0419      	lsls	r1, r3, #16
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	430a      	orrs	r2, r1
 80062ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80062f0:	e028      	b.n	8006344 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f8:	0c1b      	lsrs	r3, r3, #16
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	4413      	add	r3, r2
 80062fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006300:	2300      	movs	r3, #0
 8006302:	73fb      	strb	r3, [r7, #15]
 8006304:	e00d      	b.n	8006322 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	7bfb      	ldrb	r3, [r7, #15]
 800630c:	3340      	adds	r3, #64	@ 0x40
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	0c1b      	lsrs	r3, r3, #16
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	4413      	add	r3, r2
 800631a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800631c:	7bfb      	ldrb	r3, [r7, #15]
 800631e:	3301      	adds	r3, #1
 8006320:	73fb      	strb	r3, [r7, #15]
 8006322:	7bfa      	ldrb	r2, [r7, #15]
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	3b01      	subs	r3, #1
 8006328:	429a      	cmp	r2, r3
 800632a:	d3ec      	bcc.n	8006306 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800632c:	883b      	ldrh	r3, [r7, #0]
 800632e:	0418      	lsls	r0, r3, #16
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6819      	ldr	r1, [r3, #0]
 8006334:	78fb      	ldrb	r3, [r7, #3]
 8006336:	3b01      	subs	r3, #1
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	4302      	orrs	r2, r0
 800633c:	3340      	adds	r3, #64	@ 0x40
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3714      	adds	r7, #20
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006352:	b480      	push	{r7}
 8006354:	b083      	sub	sp, #12
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
 800635a:	460b      	mov	r3, r1
 800635c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	887a      	ldrh	r2, [r7, #2]
 8006364:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e267      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d075      	beq.n	8006496 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063aa:	4b88      	ldr	r3, [pc, #544]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f003 030c 	and.w	r3, r3, #12
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	d00c      	beq.n	80063d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063b6:	4b85      	ldr	r3, [pc, #532]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063be:	2b08      	cmp	r3, #8
 80063c0:	d112      	bne.n	80063e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063c2:	4b82      	ldr	r3, [pc, #520]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063ce:	d10b      	bne.n	80063e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063d0:	4b7e      	ldr	r3, [pc, #504]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d05b      	beq.n	8006494 <HAL_RCC_OscConfig+0x108>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d157      	bne.n	8006494 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e242      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063f0:	d106      	bne.n	8006400 <HAL_RCC_OscConfig+0x74>
 80063f2:	4b76      	ldr	r3, [pc, #472]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a75      	ldr	r2, [pc, #468]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80063f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063fc:	6013      	str	r3, [r2, #0]
 80063fe:	e01d      	b.n	800643c <HAL_RCC_OscConfig+0xb0>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006408:	d10c      	bne.n	8006424 <HAL_RCC_OscConfig+0x98>
 800640a:	4b70      	ldr	r3, [pc, #448]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a6f      	ldr	r2, [pc, #444]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006410:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	4b6d      	ldr	r3, [pc, #436]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a6c      	ldr	r2, [pc, #432]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 800641c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006420:	6013      	str	r3, [r2, #0]
 8006422:	e00b      	b.n	800643c <HAL_RCC_OscConfig+0xb0>
 8006424:	4b69      	ldr	r3, [pc, #420]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a68      	ldr	r2, [pc, #416]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 800642a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800642e:	6013      	str	r3, [r2, #0]
 8006430:	4b66      	ldr	r3, [pc, #408]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a65      	ldr	r2, [pc, #404]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006436:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800643a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d013      	beq.n	800646c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006444:	f7fd fe56 	bl	80040f4 <HAL_GetTick>
 8006448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800644a:	e008      	b.n	800645e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800644c:	f7fd fe52 	bl	80040f4 <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	2b64      	cmp	r3, #100	@ 0x64
 8006458:	d901      	bls.n	800645e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e207      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800645e:	4b5b      	ldr	r3, [pc, #364]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d0f0      	beq.n	800644c <HAL_RCC_OscConfig+0xc0>
 800646a:	e014      	b.n	8006496 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800646c:	f7fd fe42 	bl	80040f4 <HAL_GetTick>
 8006470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006472:	e008      	b.n	8006486 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006474:	f7fd fe3e 	bl	80040f4 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	2b64      	cmp	r3, #100	@ 0x64
 8006480:	d901      	bls.n	8006486 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e1f3      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006486:	4b51      	ldr	r3, [pc, #324]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1f0      	bne.n	8006474 <HAL_RCC_OscConfig+0xe8>
 8006492:	e000      	b.n	8006496 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006494:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0302 	and.w	r3, r3, #2
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d063      	beq.n	800656a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064a2:	4b4a      	ldr	r3, [pc, #296]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f003 030c 	and.w	r3, r3, #12
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00b      	beq.n	80064c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064ae:	4b47      	ldr	r3, [pc, #284]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064b6:	2b08      	cmp	r3, #8
 80064b8:	d11c      	bne.n	80064f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064ba:	4b44      	ldr	r3, [pc, #272]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d116      	bne.n	80064f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064c6:	4b41      	ldr	r3, [pc, #260]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_RCC_OscConfig+0x152>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d001      	beq.n	80064de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e1c7      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064de:	4b3b      	ldr	r3, [pc, #236]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	00db      	lsls	r3, r3, #3
 80064ec:	4937      	ldr	r1, [pc, #220]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064f2:	e03a      	b.n	800656a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d020      	beq.n	800653e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064fc:	4b34      	ldr	r3, [pc, #208]	@ (80065d0 <HAL_RCC_OscConfig+0x244>)
 80064fe:	2201      	movs	r2, #1
 8006500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006502:	f7fd fdf7 	bl	80040f4 <HAL_GetTick>
 8006506:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006508:	e008      	b.n	800651c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800650a:	f7fd fdf3 	bl	80040f4 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	2b02      	cmp	r3, #2
 8006516:	d901      	bls.n	800651c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e1a8      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800651c:	4b2b      	ldr	r3, [pc, #172]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 0302 	and.w	r3, r3, #2
 8006524:	2b00      	cmp	r3, #0
 8006526:	d0f0      	beq.n	800650a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006528:	4b28      	ldr	r3, [pc, #160]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	4925      	ldr	r1, [pc, #148]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006538:	4313      	orrs	r3, r2
 800653a:	600b      	str	r3, [r1, #0]
 800653c:	e015      	b.n	800656a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800653e:	4b24      	ldr	r3, [pc, #144]	@ (80065d0 <HAL_RCC_OscConfig+0x244>)
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006544:	f7fd fdd6 	bl	80040f4 <HAL_GetTick>
 8006548:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800654a:	e008      	b.n	800655e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800654c:	f7fd fdd2 	bl	80040f4 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	2b02      	cmp	r3, #2
 8006558:	d901      	bls.n	800655e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e187      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800655e:	4b1b      	ldr	r3, [pc, #108]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0302 	and.w	r3, r3, #2
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1f0      	bne.n	800654c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0308 	and.w	r3, r3, #8
 8006572:	2b00      	cmp	r3, #0
 8006574:	d036      	beq.n	80065e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d016      	beq.n	80065ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800657e:	4b15      	ldr	r3, [pc, #84]	@ (80065d4 <HAL_RCC_OscConfig+0x248>)
 8006580:	2201      	movs	r2, #1
 8006582:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006584:	f7fd fdb6 	bl	80040f4 <HAL_GetTick>
 8006588:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800658a:	e008      	b.n	800659e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800658c:	f7fd fdb2 	bl	80040f4 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d901      	bls.n	800659e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e167      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800659e:	4b0b      	ldr	r3, [pc, #44]	@ (80065cc <HAL_RCC_OscConfig+0x240>)
 80065a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d0f0      	beq.n	800658c <HAL_RCC_OscConfig+0x200>
 80065aa:	e01b      	b.n	80065e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065ac:	4b09      	ldr	r3, [pc, #36]	@ (80065d4 <HAL_RCC_OscConfig+0x248>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065b2:	f7fd fd9f 	bl	80040f4 <HAL_GetTick>
 80065b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065b8:	e00e      	b.n	80065d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065ba:	f7fd fd9b 	bl	80040f4 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	2b02      	cmp	r3, #2
 80065c6:	d907      	bls.n	80065d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e150      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
 80065cc:	40023800 	.word	0x40023800
 80065d0:	42470000 	.word	0x42470000
 80065d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065d8:	4b88      	ldr	r3, [pc, #544]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80065da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1ea      	bne.n	80065ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 8097 	beq.w	8006720 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065f2:	2300      	movs	r3, #0
 80065f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065f6:	4b81      	ldr	r3, [pc, #516]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80065f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10f      	bne.n	8006622 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006602:	2300      	movs	r3, #0
 8006604:	60bb      	str	r3, [r7, #8]
 8006606:	4b7d      	ldr	r3, [pc, #500]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	4a7c      	ldr	r2, [pc, #496]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800660c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006610:	6413      	str	r3, [r2, #64]	@ 0x40
 8006612:	4b7a      	ldr	r3, [pc, #488]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800661a:	60bb      	str	r3, [r7, #8]
 800661c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800661e:	2301      	movs	r3, #1
 8006620:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006622:	4b77      	ldr	r3, [pc, #476]	@ (8006800 <HAL_RCC_OscConfig+0x474>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662a:	2b00      	cmp	r3, #0
 800662c:	d118      	bne.n	8006660 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800662e:	4b74      	ldr	r3, [pc, #464]	@ (8006800 <HAL_RCC_OscConfig+0x474>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a73      	ldr	r2, [pc, #460]	@ (8006800 <HAL_RCC_OscConfig+0x474>)
 8006634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006638:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800663a:	f7fd fd5b 	bl	80040f4 <HAL_GetTick>
 800663e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006640:	e008      	b.n	8006654 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006642:	f7fd fd57 	bl	80040f4 <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	2b02      	cmp	r3, #2
 800664e:	d901      	bls.n	8006654 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006650:	2303      	movs	r3, #3
 8006652:	e10c      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006654:	4b6a      	ldr	r3, [pc, #424]	@ (8006800 <HAL_RCC_OscConfig+0x474>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800665c:	2b00      	cmp	r3, #0
 800665e:	d0f0      	beq.n	8006642 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	2b01      	cmp	r3, #1
 8006666:	d106      	bne.n	8006676 <HAL_RCC_OscConfig+0x2ea>
 8006668:	4b64      	ldr	r3, [pc, #400]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800666a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666c:	4a63      	ldr	r2, [pc, #396]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800666e:	f043 0301 	orr.w	r3, r3, #1
 8006672:	6713      	str	r3, [r2, #112]	@ 0x70
 8006674:	e01c      	b.n	80066b0 <HAL_RCC_OscConfig+0x324>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	2b05      	cmp	r3, #5
 800667c:	d10c      	bne.n	8006698 <HAL_RCC_OscConfig+0x30c>
 800667e:	4b5f      	ldr	r3, [pc, #380]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006682:	4a5e      	ldr	r2, [pc, #376]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006684:	f043 0304 	orr.w	r3, r3, #4
 8006688:	6713      	str	r3, [r2, #112]	@ 0x70
 800668a:	4b5c      	ldr	r3, [pc, #368]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800668c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800668e:	4a5b      	ldr	r2, [pc, #364]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006690:	f043 0301 	orr.w	r3, r3, #1
 8006694:	6713      	str	r3, [r2, #112]	@ 0x70
 8006696:	e00b      	b.n	80066b0 <HAL_RCC_OscConfig+0x324>
 8006698:	4b58      	ldr	r3, [pc, #352]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800669a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800669c:	4a57      	ldr	r2, [pc, #348]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800669e:	f023 0301 	bic.w	r3, r3, #1
 80066a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80066a4:	4b55      	ldr	r3, [pc, #340]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80066a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a8:	4a54      	ldr	r2, [pc, #336]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80066aa:	f023 0304 	bic.w	r3, r3, #4
 80066ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d015      	beq.n	80066e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b8:	f7fd fd1c 	bl	80040f4 <HAL_GetTick>
 80066bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066be:	e00a      	b.n	80066d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066c0:	f7fd fd18 	bl	80040f4 <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e0cb      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066d6:	4b49      	ldr	r3, [pc, #292]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80066d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d0ee      	beq.n	80066c0 <HAL_RCC_OscConfig+0x334>
 80066e2:	e014      	b.n	800670e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e4:	f7fd fd06 	bl	80040f4 <HAL_GetTick>
 80066e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ea:	e00a      	b.n	8006702 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ec:	f7fd fd02 	bl	80040f4 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d901      	bls.n	8006702 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e0b5      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006702:	4b3e      	ldr	r3, [pc, #248]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1ee      	bne.n	80066ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800670e:	7dfb      	ldrb	r3, [r7, #23]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d105      	bne.n	8006720 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006714:	4b39      	ldr	r3, [pc, #228]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006718:	4a38      	ldr	r2, [pc, #224]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800671a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800671e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 80a1 	beq.w	800686c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800672a:	4b34      	ldr	r3, [pc, #208]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f003 030c 	and.w	r3, r3, #12
 8006732:	2b08      	cmp	r3, #8
 8006734:	d05c      	beq.n	80067f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	2b02      	cmp	r3, #2
 800673c:	d141      	bne.n	80067c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800673e:	4b31      	ldr	r3, [pc, #196]	@ (8006804 <HAL_RCC_OscConfig+0x478>)
 8006740:	2200      	movs	r2, #0
 8006742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006744:	f7fd fcd6 	bl	80040f4 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800674c:	f7fd fcd2 	bl	80040f4 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e087      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800675e:	4b27      	ldr	r3, [pc, #156]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1f0      	bne.n	800674c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	69da      	ldr	r2, [r3, #28]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a1b      	ldr	r3, [r3, #32]
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006778:	019b      	lsls	r3, r3, #6
 800677a:	431a      	orrs	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006780:	085b      	lsrs	r3, r3, #1
 8006782:	3b01      	subs	r3, #1
 8006784:	041b      	lsls	r3, r3, #16
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678c:	061b      	lsls	r3, r3, #24
 800678e:	491b      	ldr	r1, [pc, #108]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 8006790:	4313      	orrs	r3, r2
 8006792:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006794:	4b1b      	ldr	r3, [pc, #108]	@ (8006804 <HAL_RCC_OscConfig+0x478>)
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800679a:	f7fd fcab 	bl	80040f4 <HAL_GetTick>
 800679e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a0:	e008      	b.n	80067b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067a2:	f7fd fca7 	bl	80040f4 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e05c      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067b4:	4b11      	ldr	r3, [pc, #68]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d0f0      	beq.n	80067a2 <HAL_RCC_OscConfig+0x416>
 80067c0:	e054      	b.n	800686c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067c2:	4b10      	ldr	r3, [pc, #64]	@ (8006804 <HAL_RCC_OscConfig+0x478>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c8:	f7fd fc94 	bl	80040f4 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067d0:	f7fd fc90 	bl	80040f4 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e045      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067e2:	4b06      	ldr	r3, [pc, #24]	@ (80067fc <HAL_RCC_OscConfig+0x470>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0x444>
 80067ee:	e03d      	b.n	800686c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d107      	bne.n	8006808 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e038      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
 80067fc:	40023800 	.word	0x40023800
 8006800:	40007000 	.word	0x40007000
 8006804:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006808:	4b1b      	ldr	r3, [pc, #108]	@ (8006878 <HAL_RCC_OscConfig+0x4ec>)
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d028      	beq.n	8006868 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006820:	429a      	cmp	r2, r3
 8006822:	d121      	bne.n	8006868 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800682e:	429a      	cmp	r2, r3
 8006830:	d11a      	bne.n	8006868 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006832:	68fa      	ldr	r2, [r7, #12]
 8006834:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006838:	4013      	ands	r3, r2
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800683e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006840:	4293      	cmp	r3, r2
 8006842:	d111      	bne.n	8006868 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800684e:	085b      	lsrs	r3, r3, #1
 8006850:	3b01      	subs	r3, #1
 8006852:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006854:	429a      	cmp	r2, r3
 8006856:	d107      	bne.n	8006868 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006862:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006864:	429a      	cmp	r2, r3
 8006866:	d001      	beq.n	800686c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	e000      	b.n	800686e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3718      	adds	r7, #24
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	40023800 	.word	0x40023800

0800687c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e0cc      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006890:	4b68      	ldr	r3, [pc, #416]	@ (8006a34 <HAL_RCC_ClockConfig+0x1b8>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0307 	and.w	r3, r3, #7
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	429a      	cmp	r2, r3
 800689c:	d90c      	bls.n	80068b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800689e:	4b65      	ldr	r3, [pc, #404]	@ (8006a34 <HAL_RCC_ClockConfig+0x1b8>)
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	b2d2      	uxtb	r2, r2
 80068a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068a6:	4b63      	ldr	r3, [pc, #396]	@ (8006a34 <HAL_RCC_ClockConfig+0x1b8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0307 	and.w	r3, r3, #7
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d001      	beq.n	80068b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e0b8      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d020      	beq.n	8006906 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d005      	beq.n	80068dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068d0:	4b59      	ldr	r3, [pc, #356]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	4a58      	ldr	r2, [pc, #352]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80068d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80068da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0308 	and.w	r3, r3, #8
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d005      	beq.n	80068f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068e8:	4b53      	ldr	r3, [pc, #332]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	4a52      	ldr	r2, [pc, #328]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80068ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80068f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068f4:	4b50      	ldr	r3, [pc, #320]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	494d      	ldr	r1, [pc, #308]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 8006902:	4313      	orrs	r3, r2
 8006904:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	2b00      	cmp	r3, #0
 8006910:	d044      	beq.n	800699c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b01      	cmp	r3, #1
 8006918:	d107      	bne.n	800692a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800691a:	4b47      	ldr	r3, [pc, #284]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d119      	bne.n	800695a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e07f      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	2b02      	cmp	r3, #2
 8006930:	d003      	beq.n	800693a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006936:	2b03      	cmp	r3, #3
 8006938:	d107      	bne.n	800694a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800693a:	4b3f      	ldr	r3, [pc, #252]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d109      	bne.n	800695a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e06f      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800694a:	4b3b      	ldr	r3, [pc, #236]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f003 0302 	and.w	r3, r3, #2
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e067      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800695a:	4b37      	ldr	r3, [pc, #220]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f023 0203 	bic.w	r2, r3, #3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	4934      	ldr	r1, [pc, #208]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 8006968:	4313      	orrs	r3, r2
 800696a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800696c:	f7fd fbc2 	bl	80040f4 <HAL_GetTick>
 8006970:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006972:	e00a      	b.n	800698a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006974:	f7fd fbbe 	bl	80040f4 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006982:	4293      	cmp	r3, r2
 8006984:	d901      	bls.n	800698a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e04f      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800698a:	4b2b      	ldr	r3, [pc, #172]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 020c 	and.w	r2, r3, #12
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	429a      	cmp	r2, r3
 800699a:	d1eb      	bne.n	8006974 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800699c:	4b25      	ldr	r3, [pc, #148]	@ (8006a34 <HAL_RCC_ClockConfig+0x1b8>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0307 	and.w	r3, r3, #7
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d20c      	bcs.n	80069c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069aa:	4b22      	ldr	r3, [pc, #136]	@ (8006a34 <HAL_RCC_ClockConfig+0x1b8>)
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069b2:	4b20      	ldr	r3, [pc, #128]	@ (8006a34 <HAL_RCC_ClockConfig+0x1b8>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0307 	and.w	r3, r3, #7
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d001      	beq.n	80069c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e032      	b.n	8006a2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d008      	beq.n	80069e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069d0:	4b19      	ldr	r3, [pc, #100]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	4916      	ldr	r1, [pc, #88]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d009      	beq.n	8006a02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069ee:	4b12      	ldr	r3, [pc, #72]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	490e      	ldr	r1, [pc, #56]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 80069fe:	4313      	orrs	r3, r2
 8006a00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a02:	f000 f821 	bl	8006a48 <HAL_RCC_GetSysClockFreq>
 8006a06:	4602      	mov	r2, r0
 8006a08:	4b0b      	ldr	r3, [pc, #44]	@ (8006a38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f003 030f 	and.w	r3, r3, #15
 8006a12:	490a      	ldr	r1, [pc, #40]	@ (8006a3c <HAL_RCC_ClockConfig+0x1c0>)
 8006a14:	5ccb      	ldrb	r3, [r1, r3]
 8006a16:	fa22 f303 	lsr.w	r3, r2, r3
 8006a1a:	4a09      	ldr	r2, [pc, #36]	@ (8006a40 <HAL_RCC_ClockConfig+0x1c4>)
 8006a1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a1e:	4b09      	ldr	r3, [pc, #36]	@ (8006a44 <HAL_RCC_ClockConfig+0x1c8>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7fd fb22 	bl	800406c <HAL_InitTick>

  return HAL_OK;
 8006a28:	2300      	movs	r3, #0
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3710      	adds	r7, #16
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	40023c00 	.word	0x40023c00
 8006a38:	40023800 	.word	0x40023800
 8006a3c:	080120a8 	.word	0x080120a8
 8006a40:	20000004 	.word	0x20000004
 8006a44:	20000008 	.word	0x20000008

08006a48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a4c:	b094      	sub	sp, #80	@ 0x50
 8006a4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a50:	2300      	movs	r3, #0
 8006a52:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a60:	4b79      	ldr	r3, [pc, #484]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f003 030c 	and.w	r3, r3, #12
 8006a68:	2b08      	cmp	r3, #8
 8006a6a:	d00d      	beq.n	8006a88 <HAL_RCC_GetSysClockFreq+0x40>
 8006a6c:	2b08      	cmp	r3, #8
 8006a6e:	f200 80e1 	bhi.w	8006c34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d002      	beq.n	8006a7c <HAL_RCC_GetSysClockFreq+0x34>
 8006a76:	2b04      	cmp	r3, #4
 8006a78:	d003      	beq.n	8006a82 <HAL_RCC_GetSysClockFreq+0x3a>
 8006a7a:	e0db      	b.n	8006c34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a7c:	4b73      	ldr	r3, [pc, #460]	@ (8006c4c <HAL_RCC_GetSysClockFreq+0x204>)
 8006a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a80:	e0db      	b.n	8006c3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a82:	4b73      	ldr	r3, [pc, #460]	@ (8006c50 <HAL_RCC_GetSysClockFreq+0x208>)
 8006a84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a86:	e0d8      	b.n	8006c3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a88:	4b6f      	ldr	r3, [pc, #444]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a90:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a92:	4b6d      	ldr	r3, [pc, #436]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d063      	beq.n	8006b66 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a9e:	4b6a      	ldr	r3, [pc, #424]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	099b      	lsrs	r3, r3, #6
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006aa8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006aba:	4622      	mov	r2, r4
 8006abc:	462b      	mov	r3, r5
 8006abe:	f04f 0000 	mov.w	r0, #0
 8006ac2:	f04f 0100 	mov.w	r1, #0
 8006ac6:	0159      	lsls	r1, r3, #5
 8006ac8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006acc:	0150      	lsls	r0, r2, #5
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	1a51      	subs	r1, r2, r1
 8006ad6:	6139      	str	r1, [r7, #16]
 8006ad8:	4629      	mov	r1, r5
 8006ada:	eb63 0301 	sbc.w	r3, r3, r1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	f04f 0200 	mov.w	r2, #0
 8006ae4:	f04f 0300 	mov.w	r3, #0
 8006ae8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006aec:	4659      	mov	r1, fp
 8006aee:	018b      	lsls	r3, r1, #6
 8006af0:	4651      	mov	r1, sl
 8006af2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006af6:	4651      	mov	r1, sl
 8006af8:	018a      	lsls	r2, r1, #6
 8006afa:	4651      	mov	r1, sl
 8006afc:	ebb2 0801 	subs.w	r8, r2, r1
 8006b00:	4659      	mov	r1, fp
 8006b02:	eb63 0901 	sbc.w	r9, r3, r1
 8006b06:	f04f 0200 	mov.w	r2, #0
 8006b0a:	f04f 0300 	mov.w	r3, #0
 8006b0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b1a:	4690      	mov	r8, r2
 8006b1c:	4699      	mov	r9, r3
 8006b1e:	4623      	mov	r3, r4
 8006b20:	eb18 0303 	adds.w	r3, r8, r3
 8006b24:	60bb      	str	r3, [r7, #8]
 8006b26:	462b      	mov	r3, r5
 8006b28:	eb49 0303 	adc.w	r3, r9, r3
 8006b2c:	60fb      	str	r3, [r7, #12]
 8006b2e:	f04f 0200 	mov.w	r2, #0
 8006b32:	f04f 0300 	mov.w	r3, #0
 8006b36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	024b      	lsls	r3, r1, #9
 8006b3e:	4621      	mov	r1, r4
 8006b40:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006b44:	4621      	mov	r1, r4
 8006b46:	024a      	lsls	r2, r1, #9
 8006b48:	4610      	mov	r0, r2
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b4e:	2200      	movs	r2, #0
 8006b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b58:	f7fa f876 	bl	8000c48 <__aeabi_uldivmod>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4613      	mov	r3, r2
 8006b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b64:	e058      	b.n	8006c18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b66:	4b38      	ldr	r3, [pc, #224]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	099b      	lsrs	r3, r3, #6
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	4618      	mov	r0, r3
 8006b70:	4611      	mov	r1, r2
 8006b72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006b76:	623b      	str	r3, [r7, #32]
 8006b78:	2300      	movs	r3, #0
 8006b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b80:	4642      	mov	r2, r8
 8006b82:	464b      	mov	r3, r9
 8006b84:	f04f 0000 	mov.w	r0, #0
 8006b88:	f04f 0100 	mov.w	r1, #0
 8006b8c:	0159      	lsls	r1, r3, #5
 8006b8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b92:	0150      	lsls	r0, r2, #5
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	4641      	mov	r1, r8
 8006b9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b9e:	4649      	mov	r1, r9
 8006ba0:	eb63 0b01 	sbc.w	fp, r3, r1
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	f04f 0300 	mov.w	r3, #0
 8006bac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006bb0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006bb4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006bb8:	ebb2 040a 	subs.w	r4, r2, sl
 8006bbc:	eb63 050b 	sbc.w	r5, r3, fp
 8006bc0:	f04f 0200 	mov.w	r2, #0
 8006bc4:	f04f 0300 	mov.w	r3, #0
 8006bc8:	00eb      	lsls	r3, r5, #3
 8006bca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bce:	00e2      	lsls	r2, r4, #3
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	461d      	mov	r5, r3
 8006bd4:	4643      	mov	r3, r8
 8006bd6:	18e3      	adds	r3, r4, r3
 8006bd8:	603b      	str	r3, [r7, #0]
 8006bda:	464b      	mov	r3, r9
 8006bdc:	eb45 0303 	adc.w	r3, r5, r3
 8006be0:	607b      	str	r3, [r7, #4]
 8006be2:	f04f 0200 	mov.w	r2, #0
 8006be6:	f04f 0300 	mov.w	r3, #0
 8006bea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006bee:	4629      	mov	r1, r5
 8006bf0:	028b      	lsls	r3, r1, #10
 8006bf2:	4621      	mov	r1, r4
 8006bf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	028a      	lsls	r2, r1, #10
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	4619      	mov	r1, r3
 8006c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c02:	2200      	movs	r2, #0
 8006c04:	61bb      	str	r3, [r7, #24]
 8006c06:	61fa      	str	r2, [r7, #28]
 8006c08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c0c:	f7fa f81c 	bl	8000c48 <__aeabi_uldivmod>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	4613      	mov	r3, r2
 8006c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006c18:	4b0b      	ldr	r3, [pc, #44]	@ (8006c48 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	0c1b      	lsrs	r3, r3, #16
 8006c1e:	f003 0303 	and.w	r3, r3, #3
 8006c22:	3301      	adds	r3, #1
 8006c24:	005b      	lsls	r3, r3, #1
 8006c26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006c28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c32:	e002      	b.n	8006c3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006c34:	4b05      	ldr	r3, [pc, #20]	@ (8006c4c <HAL_RCC_GetSysClockFreq+0x204>)
 8006c36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3750      	adds	r7, #80	@ 0x50
 8006c40:	46bd      	mov	sp, r7
 8006c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c46:	bf00      	nop
 8006c48:	40023800 	.word	0x40023800
 8006c4c:	00f42400 	.word	0x00f42400
 8006c50:	007a1200 	.word	0x007a1200

08006c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c58:	4b03      	ldr	r3, [pc, #12]	@ (8006c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop
 8006c68:	20000004 	.word	0x20000004

08006c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c70:	f7ff fff0 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 8006c74:	4602      	mov	r2, r0
 8006c76:	4b05      	ldr	r3, [pc, #20]	@ (8006c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	0a9b      	lsrs	r3, r3, #10
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	4903      	ldr	r1, [pc, #12]	@ (8006c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c82:	5ccb      	ldrb	r3, [r1, r3]
 8006c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	40023800 	.word	0x40023800
 8006c90:	080120b8 	.word	0x080120b8

08006c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006c98:	f7ff ffdc 	bl	8006c54 <HAL_RCC_GetHCLKFreq>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	4b05      	ldr	r3, [pc, #20]	@ (8006cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	0b5b      	lsrs	r3, r3, #13
 8006ca4:	f003 0307 	and.w	r3, r3, #7
 8006ca8:	4903      	ldr	r1, [pc, #12]	@ (8006cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006caa:	5ccb      	ldrb	r3, [r1, r3]
 8006cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	40023800 	.word	0x40023800
 8006cb8:	080120b8 	.word	0x080120b8

08006cbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d101      	bne.n	8006cce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e07b      	b.n	8006dc6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d108      	bne.n	8006ce8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cde:	d009      	beq.n	8006cf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	61da      	str	r2, [r3, #28]
 8006ce6:	e005      	b.n	8006cf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d106      	bne.n	8006d14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7fc fb2e 	bl	8003370 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006d3c:	431a      	orrs	r2, r3
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d46:	431a      	orrs	r2, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	691b      	ldr	r3, [r3, #16]
 8006d4c:	f003 0302 	and.w	r3, r3, #2
 8006d50:	431a      	orrs	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	699b      	ldr	r3, [r3, #24]
 8006d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d64:	431a      	orrs	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d6e:	431a      	orrs	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d78:	ea42 0103 	orr.w	r1, r2, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	0c1b      	lsrs	r3, r3, #16
 8006d92:	f003 0104 	and.w	r1, r3, #4
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d9a:	f003 0210 	and.w	r2, r3, #16
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	69da      	ldr	r2, [r3, #28]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006db4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006dc4:	2300      	movs	r3, #0
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b088      	sub	sp, #32
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	60f8      	str	r0, [r7, #12]
 8006dd6:	60b9      	str	r1, [r7, #8]
 8006dd8:	603b      	str	r3, [r7, #0]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dde:	f7fd f989 	bl	80040f4 <HAL_GetTick>
 8006de2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006de4:	88fb      	ldrh	r3, [r7, #6]
 8006de6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d001      	beq.n	8006df8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006df4:	2302      	movs	r3, #2
 8006df6:	e12a      	b.n	800704e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d002      	beq.n	8006e04 <HAL_SPI_Transmit+0x36>
 8006dfe:	88fb      	ldrh	r3, [r7, #6]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e122      	b.n	800704e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d101      	bne.n	8006e16 <HAL_SPI_Transmit+0x48>
 8006e12:	2302      	movs	r3, #2
 8006e14:	e11b      	b.n	800704e <HAL_SPI_Transmit+0x280>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2203      	movs	r2, #3
 8006e22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	68ba      	ldr	r2, [r7, #8]
 8006e30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	88fa      	ldrh	r2, [r7, #6]
 8006e36:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	88fa      	ldrh	r2, [r7, #6]
 8006e3c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2200      	movs	r2, #0
 8006e42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2200      	movs	r2, #0
 8006e54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e64:	d10f      	bne.n	8006e86 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e90:	2b40      	cmp	r3, #64	@ 0x40
 8006e92:	d007      	beq.n	8006ea4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ea2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eac:	d152      	bne.n	8006f54 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d002      	beq.n	8006ebc <HAL_SPI_Transmit+0xee>
 8006eb6:	8b7b      	ldrh	r3, [r7, #26]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d145      	bne.n	8006f48 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec0:	881a      	ldrh	r2, [r3, #0]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ecc:	1c9a      	adds	r2, r3, #2
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ee0:	e032      	b.n	8006f48 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	f003 0302 	and.w	r3, r3, #2
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d112      	bne.n	8006f16 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef4:	881a      	ldrh	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f00:	1c9a      	adds	r2, r3, #2
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006f14:	e018      	b.n	8006f48 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f16:	f7fd f8ed 	bl	80040f4 <HAL_GetTick>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d803      	bhi.n	8006f2e <HAL_SPI_Transmit+0x160>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f2c:	d102      	bne.n	8006f34 <HAL_SPI_Transmit+0x166>
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d109      	bne.n	8006f48 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	e082      	b.n	800704e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1c7      	bne.n	8006ee2 <HAL_SPI_Transmit+0x114>
 8006f52:	e053      	b.n	8006ffc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <HAL_SPI_Transmit+0x194>
 8006f5c:	8b7b      	ldrh	r3, [r7, #26]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d147      	bne.n	8006ff2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	330c      	adds	r3, #12
 8006f6c:	7812      	ldrb	r2, [r2, #0]
 8006f6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006f88:	e033      	b.n	8006ff2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	d113      	bne.n	8006fc0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	330c      	adds	r3, #12
 8006fa2:	7812      	ldrb	r2, [r2, #0]
 8006fa4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006faa:	1c5a      	adds	r2, r3, #1
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006fbe:	e018      	b.n	8006ff2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fc0:	f7fd f898 	bl	80040f4 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	683a      	ldr	r2, [r7, #0]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d803      	bhi.n	8006fd8 <HAL_SPI_Transmit+0x20a>
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd6:	d102      	bne.n	8006fde <HAL_SPI_Transmit+0x210>
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d109      	bne.n	8006ff2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e02d      	b.n	800704e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d1c6      	bne.n	8006f8a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ffc:	69fa      	ldr	r2, [r7, #28]
 8006ffe:	6839      	ldr	r1, [r7, #0]
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f000 fdcf 	bl	8007ba4 <SPI_EndRxTxTransaction>
 8007006:	4603      	mov	r3, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2220      	movs	r2, #32
 8007010:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10a      	bne.n	8007030 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800701a:	2300      	movs	r3, #0
 800701c:	617b      	str	r3, [r7, #20]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	617b      	str	r3, [r7, #20]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	617b      	str	r3, [r7, #20]
 800702e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007044:	2b00      	cmp	r3, #0
 8007046:	d001      	beq.n	800704c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e000      	b.n	800704e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800704c:	2300      	movs	r3, #0
  }
}
 800704e:	4618      	mov	r0, r3
 8007050:	3720      	adds	r7, #32
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b08a      	sub	sp, #40	@ 0x28
 800705a:	af00      	add	r7, sp, #0
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	607a      	str	r2, [r7, #4]
 8007062:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007064:	2301      	movs	r3, #1
 8007066:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007068:	f7fd f844 	bl	80040f4 <HAL_GetTick>
 800706c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007074:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800707c:	887b      	ldrh	r3, [r7, #2]
 800707e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007080:	7ffb      	ldrb	r3, [r7, #31]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d00c      	beq.n	80070a0 <HAL_SPI_TransmitReceive+0x4a>
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800708c:	d106      	bne.n	800709c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d102      	bne.n	800709c <HAL_SPI_TransmitReceive+0x46>
 8007096:	7ffb      	ldrb	r3, [r7, #31]
 8007098:	2b04      	cmp	r3, #4
 800709a:	d001      	beq.n	80070a0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800709c:	2302      	movs	r3, #2
 800709e:	e17f      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d005      	beq.n	80070b2 <HAL_SPI_TransmitReceive+0x5c>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d002      	beq.n	80070b2 <HAL_SPI_TransmitReceive+0x5c>
 80070ac:	887b      	ldrh	r3, [r7, #2]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d101      	bne.n	80070b6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e174      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d101      	bne.n	80070c4 <HAL_SPI_TransmitReceive+0x6e>
 80070c0:	2302      	movs	r3, #2
 80070c2:	e16d      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d003      	beq.n	80070e0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2205      	movs	r2, #5
 80070dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	887a      	ldrh	r2, [r7, #2]
 80070f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	887a      	ldrh	r2, [r7, #2]
 80070f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	68ba      	ldr	r2, [r7, #8]
 80070fc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	887a      	ldrh	r2, [r7, #2]
 8007102:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	887a      	ldrh	r2, [r7, #2]
 8007108:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007120:	2b40      	cmp	r3, #64	@ 0x40
 8007122:	d007      	beq.n	8007134 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007132:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800713c:	d17e      	bne.n	800723c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d002      	beq.n	800714c <HAL_SPI_TransmitReceive+0xf6>
 8007146:	8afb      	ldrh	r3, [r7, #22]
 8007148:	2b01      	cmp	r3, #1
 800714a:	d16c      	bne.n	8007226 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007150:	881a      	ldrh	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800715c:	1c9a      	adds	r2, r3, #2
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007166:	b29b      	uxth	r3, r3
 8007168:	3b01      	subs	r3, #1
 800716a:	b29a      	uxth	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007170:	e059      	b.n	8007226 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f003 0302 	and.w	r3, r3, #2
 800717c:	2b02      	cmp	r3, #2
 800717e:	d11b      	bne.n	80071b8 <HAL_SPI_TransmitReceive+0x162>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007184:	b29b      	uxth	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d016      	beq.n	80071b8 <HAL_SPI_TransmitReceive+0x162>
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	2b01      	cmp	r3, #1
 800718e:	d113      	bne.n	80071b8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007194:	881a      	ldrh	r2, [r3, #0]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a0:	1c9a      	adds	r2, r3, #2
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	3b01      	subs	r3, #1
 80071ae:	b29a      	uxth	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071b4:	2300      	movs	r3, #0
 80071b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d119      	bne.n	80071fa <HAL_SPI_TransmitReceive+0x1a4>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d014      	beq.n	80071fa <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68da      	ldr	r2, [r3, #12]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071da:	b292      	uxth	r2, r2
 80071dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e2:	1c9a      	adds	r2, r3, #2
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	3b01      	subs	r3, #1
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071f6:	2301      	movs	r3, #1
 80071f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071fa:	f7fc ff7b 	bl	80040f4 <HAL_GetTick>
 80071fe:	4602      	mov	r2, r0
 8007200:	6a3b      	ldr	r3, [r7, #32]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007206:	429a      	cmp	r2, r3
 8007208:	d80d      	bhi.n	8007226 <HAL_SPI_TransmitReceive+0x1d0>
 800720a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007210:	d009      	beq.n	8007226 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e0bc      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800722a:	b29b      	uxth	r3, r3
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1a0      	bne.n	8007172 <HAL_SPI_TransmitReceive+0x11c>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007234:	b29b      	uxth	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d19b      	bne.n	8007172 <HAL_SPI_TransmitReceive+0x11c>
 800723a:	e082      	b.n	8007342 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <HAL_SPI_TransmitReceive+0x1f4>
 8007244:	8afb      	ldrh	r3, [r7, #22]
 8007246:	2b01      	cmp	r3, #1
 8007248:	d171      	bne.n	800732e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	330c      	adds	r3, #12
 8007254:	7812      	ldrb	r2, [r2, #0]
 8007256:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007266:	b29b      	uxth	r3, r3
 8007268:	3b01      	subs	r3, #1
 800726a:	b29a      	uxth	r2, r3
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007270:	e05d      	b.n	800732e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b02      	cmp	r3, #2
 800727e:	d11c      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x264>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	d017      	beq.n	80072ba <HAL_SPI_TransmitReceive+0x264>
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	2b01      	cmp	r3, #1
 800728e:	d114      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	330c      	adds	r3, #12
 800729a:	7812      	ldrb	r2, [r2, #0]
 800729c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a2:	1c5a      	adds	r2, r3, #1
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 0301 	and.w	r3, r3, #1
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d119      	bne.n	80072fc <HAL_SPI_TransmitReceive+0x2a6>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d014      	beq.n	80072fc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68da      	ldr	r2, [r3, #12]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072dc:	b2d2      	uxtb	r2, r2
 80072de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	3b01      	subs	r3, #1
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072f8:	2301      	movs	r3, #1
 80072fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80072fc:	f7fc fefa 	bl	80040f4 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007308:	429a      	cmp	r2, r3
 800730a:	d803      	bhi.n	8007314 <HAL_SPI_TransmitReceive+0x2be>
 800730c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007312:	d102      	bne.n	800731a <HAL_SPI_TransmitReceive+0x2c4>
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	2b00      	cmp	r3, #0
 8007318:	d109      	bne.n	800732e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e038      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007332:	b29b      	uxth	r3, r3
 8007334:	2b00      	cmp	r3, #0
 8007336:	d19c      	bne.n	8007272 <HAL_SPI_TransmitReceive+0x21c>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d197      	bne.n	8007272 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007342:	6a3a      	ldr	r2, [r7, #32]
 8007344:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 fc2c 	bl	8007ba4 <SPI_EndRxTxTransaction>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d008      	beq.n	8007364 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2220      	movs	r2, #32
 8007356:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e01d      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10a      	bne.n	8007382 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800736c:	2300      	movs	r3, #0
 800736e:	613b      	str	r3, [r7, #16]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	613b      	str	r3, [r7, #16]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	613b      	str	r3, [r7, #16]
 8007380:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2201      	movs	r2, #1
 8007386:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800739e:	2300      	movs	r3, #0
  }
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3728      	adds	r7, #40	@ 0x28
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
 80073b4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073bc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80073c4:	7dfb      	ldrb	r3, [r7, #23]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d00c      	beq.n	80073e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073d0:	d106      	bne.n	80073e0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d102      	bne.n	80073e0 <HAL_SPI_TransmitReceive_DMA+0x38>
 80073da:	7dfb      	ldrb	r3, [r7, #23]
 80073dc:	2b04      	cmp	r3, #4
 80073de:	d001      	beq.n	80073e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80073e0:	2302      	movs	r3, #2
 80073e2:	e0cf      	b.n	8007584 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d005      	beq.n	80073f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d002      	beq.n	80073f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80073f0:	887b      	ldrh	r3, [r7, #2]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e0c4      	b.n	8007584 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007400:	2b01      	cmp	r3, #1
 8007402:	d101      	bne.n	8007408 <HAL_SPI_TransmitReceive_DMA+0x60>
 8007404:	2302      	movs	r3, #2
 8007406:	e0bd      	b.n	8007584 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007416:	b2db      	uxtb	r3, r3
 8007418:	2b04      	cmp	r3, #4
 800741a:	d003      	beq.n	8007424 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2205      	movs	r2, #5
 8007420:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	887a      	ldrh	r2, [r7, #2]
 8007434:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	887a      	ldrh	r2, [r7, #2]
 800743a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	887a      	ldrh	r2, [r7, #2]
 8007446:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	887a      	ldrh	r2, [r7, #2]
 800744c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2200      	movs	r2, #0
 8007458:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b04      	cmp	r3, #4
 8007464:	d108      	bne.n	8007478 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800746a:	4a48      	ldr	r2, [pc, #288]	@ (800758c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800746c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007472:	4a47      	ldr	r2, [pc, #284]	@ (8007590 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8007474:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007476:	e007      	b.n	8007488 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800747c:	4a45      	ldr	r2, [pc, #276]	@ (8007594 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800747e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007484:	4a44      	ldr	r2, [pc, #272]	@ (8007598 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8007486:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748c:	4a43      	ldr	r2, [pc, #268]	@ (800759c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800748e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007494:	2200      	movs	r2, #0
 8007496:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	330c      	adds	r3, #12
 80074a2:	4619      	mov	r1, r3
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074ae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80074b0:	f7fd f810 	bl	80044d4 <HAL_DMA_Start_IT>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00b      	beq.n	80074d2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074be:	f043 0210 	orr.w	r2, r3, #16
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e058      	b.n	8007584 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	685a      	ldr	r2, [r3, #4]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f042 0201 	orr.w	r2, r2, #1
 80074e0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074e6:	2200      	movs	r2, #0
 80074e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074ee:	2200      	movs	r2, #0
 80074f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074f6:	2200      	movs	r2, #0
 80074f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074fe:	2200      	movs	r2, #0
 8007500:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750a:	4619      	mov	r1, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	330c      	adds	r3, #12
 8007512:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007518:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800751a:	f7fc ffdb 	bl	80044d4 <HAL_DMA_Start_IT>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00b      	beq.n	800753c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007528:	f043 0210 	orr.w	r2, r3, #16
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	e023      	b.n	8007584 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007546:	2b40      	cmp	r3, #64	@ 0x40
 8007548:	d007      	beq.n	800755a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007558:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f042 0220 	orr.w	r2, r2, #32
 8007570:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685a      	ldr	r2, [r3, #4]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0202 	orr.w	r2, r2, #2
 8007580:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	08007929 	.word	0x08007929
 8007590:	080077f1 	.word	0x080077f1
 8007594:	08007945 	.word	0x08007945
 8007598:	08007899 	.word	0x08007899
 800759c:	08007961 	.word	0x08007961

080075a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b088      	sub	sp, #32
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	099b      	lsrs	r3, r3, #6
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10f      	bne.n	80075e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	099b      	lsrs	r3, r3, #6
 80075d2:	f003 0301 	and.w	r3, r3, #1
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d004      	beq.n	80075e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	4798      	blx	r3
    return;
 80075e2:	e0d7      	b.n	8007794 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	085b      	lsrs	r3, r3, #1
 80075e8:	f003 0301 	and.w	r3, r3, #1
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00a      	beq.n	8007606 <HAL_SPI_IRQHandler+0x66>
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	09db      	lsrs	r3, r3, #7
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d004      	beq.n	8007606 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	4798      	blx	r3
    return;
 8007604:	e0c6      	b.n	8007794 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	095b      	lsrs	r3, r3, #5
 800760a:	f003 0301 	and.w	r3, r3, #1
 800760e:	2b00      	cmp	r3, #0
 8007610:	d10c      	bne.n	800762c <HAL_SPI_IRQHandler+0x8c>
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	099b      	lsrs	r3, r3, #6
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	2b00      	cmp	r3, #0
 800761c:	d106      	bne.n	800762c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	0a1b      	lsrs	r3, r3, #8
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80b4 	beq.w	8007794 <HAL_SPI_IRQHandler+0x1f4>
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	095b      	lsrs	r3, r3, #5
 8007630:	f003 0301 	and.w	r3, r3, #1
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 80ad 	beq.w	8007794 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	099b      	lsrs	r3, r3, #6
 800763e:	f003 0301 	and.w	r3, r3, #1
 8007642:	2b00      	cmp	r3, #0
 8007644:	d023      	beq.n	800768e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b03      	cmp	r3, #3
 8007650:	d011      	beq.n	8007676 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007656:	f043 0204 	orr.w	r2, r3, #4
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800765e:	2300      	movs	r3, #0
 8007660:	617b      	str	r3, [r7, #20]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	617b      	str	r3, [r7, #20]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	617b      	str	r3, [r7, #20]
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	e00b      	b.n	800768e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007676:	2300      	movs	r3, #0
 8007678:	613b      	str	r3, [r7, #16]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	613b      	str	r3, [r7, #16]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	613b      	str	r3, [r7, #16]
 800768a:	693b      	ldr	r3, [r7, #16]
        return;
 800768c:	e082      	b.n	8007794 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	095b      	lsrs	r3, r3, #5
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	2b00      	cmp	r3, #0
 8007698:	d014      	beq.n	80076c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800769e:	f043 0201 	orr.w	r2, r3, #1
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80076a6:	2300      	movs	r3, #0
 80076a8:	60fb      	str	r3, [r7, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	60fb      	str	r3, [r7, #12]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076c0:	601a      	str	r2, [r3, #0]
 80076c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	0a1b      	lsrs	r3, r3, #8
 80076c8:	f003 0301 	and.w	r3, r3, #1
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00c      	beq.n	80076ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076d4:	f043 0208 	orr.w	r2, r3, #8
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80076dc:	2300      	movs	r3, #0
 80076de:	60bb      	str	r3, [r7, #8]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	60bb      	str	r3, [r7, #8]
 80076e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d04f      	beq.n	8007792 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	685a      	ldr	r2, [r3, #4]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007700:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	f003 0302 	and.w	r3, r3, #2
 8007710:	2b00      	cmp	r3, #0
 8007712:	d104      	bne.n	800771e <HAL_SPI_IRQHandler+0x17e>
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	f003 0301 	and.w	r3, r3, #1
 800771a:	2b00      	cmp	r3, #0
 800771c:	d034      	beq.n	8007788 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685a      	ldr	r2, [r3, #4]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f022 0203 	bic.w	r2, r2, #3
 800772c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007732:	2b00      	cmp	r3, #0
 8007734:	d011      	beq.n	800775a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800773a:	4a18      	ldr	r2, [pc, #96]	@ (800779c <HAL_SPI_IRQHandler+0x1fc>)
 800773c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007742:	4618      	mov	r0, r3
 8007744:	f7fc ff8e 	bl	8004664 <HAL_DMA_Abort_IT>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d005      	beq.n	800775a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007752:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800775e:	2b00      	cmp	r3, #0
 8007760:	d016      	beq.n	8007790 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007766:	4a0d      	ldr	r2, [pc, #52]	@ (800779c <HAL_SPI_IRQHandler+0x1fc>)
 8007768:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800776e:	4618      	mov	r0, r3
 8007770:	f7fc ff78 	bl	8004664 <HAL_DMA_Abort_IT>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00a      	beq.n	8007790 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007786:	e003      	b.n	8007790 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f827 	bl	80077dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800778e:	e000      	b.n	8007792 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007790:	bf00      	nop
    return;
 8007792:	bf00      	nop
  }
}
 8007794:	3720      	adds	r7, #32
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	080079a1 	.word	0x080079a1

080077a0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b083      	sub	sp, #12
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077fe:	f7fc fc79 	bl	80040f4 <HAL_GetTick>
 8007802:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800780e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007812:	d03b      	beq.n	800788c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	685a      	ldr	r2, [r3, #4]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f022 0220 	bic.w	r2, r2, #32
 8007822:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d10d      	bne.n	8007848 <SPI_DMAReceiveCplt+0x58>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007834:	d108      	bne.n	8007848 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f022 0203 	bic.w	r2, r2, #3
 8007844:	605a      	str	r2, [r3, #4]
 8007846:	e007      	b.n	8007858 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	685a      	ldr	r2, [r3, #4]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f022 0201 	bic.w	r2, r2, #1
 8007856:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007858:	68ba      	ldr	r2, [r7, #8]
 800785a:	2164      	movs	r1, #100	@ 0x64
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f000 f93b 	bl	8007ad8 <SPI_EndRxTransaction>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2220      	movs	r2, #32
 800786c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007880:	2b00      	cmp	r3, #0
 8007882:	d003      	beq.n	800788c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f7ff ffa9 	bl	80077dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800788a:	e002      	b.n	8007892 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f7ff ff87 	bl	80077a0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078a6:	f7fc fc25 	bl	80040f4 <HAL_GetTick>
 80078aa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078ba:	d02f      	beq.n	800791c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f022 0220 	bic.w	r2, r2, #32
 80078ca:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	2164      	movs	r1, #100	@ 0x64
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f967 	bl	8007ba4 <SPI_EndRxTxTransaction>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078e0:	f043 0220 	orr.w	r2, r3, #32
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685a      	ldr	r2, [r3, #4]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f022 0203 	bic.w	r2, r2, #3
 80078f6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007910:	2b00      	cmp	r3, #0
 8007912:	d003      	beq.n	800791c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f7ff ff61 	bl	80077dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800791a:	e002      	b.n	8007922 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f7fa f8b9 	bl	8001a94 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007934:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	f7ff ff3c 	bl	80077b4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800793c:	bf00      	nop
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007950:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007952:	68f8      	ldr	r0, [r7, #12]
 8007954:	f7ff ff38 	bl	80077c8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007958:	bf00      	nop
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	685a      	ldr	r2, [r3, #4]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f022 0203 	bic.w	r2, r2, #3
 800797c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007982:	f043 0210 	orr.w	r2, r3, #16
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f7ff ff22 	bl	80077dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007998:	bf00      	nop
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f7ff ff0e 	bl	80077dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80079c0:	bf00      	nop
 80079c2:	3710      	adds	r7, #16
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b088      	sub	sp, #32
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	603b      	str	r3, [r7, #0]
 80079d4:	4613      	mov	r3, r2
 80079d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80079d8:	f7fc fb8c 	bl	80040f4 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e0:	1a9b      	subs	r3, r3, r2
 80079e2:	683a      	ldr	r2, [r7, #0]
 80079e4:	4413      	add	r3, r2
 80079e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80079e8:	f7fc fb84 	bl	80040f4 <HAL_GetTick>
 80079ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80079ee:	4b39      	ldr	r3, [pc, #228]	@ (8007ad4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	015b      	lsls	r3, r3, #5
 80079f4:	0d1b      	lsrs	r3, r3, #20
 80079f6:	69fa      	ldr	r2, [r7, #28]
 80079f8:	fb02 f303 	mul.w	r3, r2, r3
 80079fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079fe:	e055      	b.n	8007aac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a06:	d051      	beq.n	8007aac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a08:	f7fc fb74 	bl	80040f4 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	69fa      	ldr	r2, [r7, #28]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d902      	bls.n	8007a1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d13d      	bne.n	8007a9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	685a      	ldr	r2, [r3, #4]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007a2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a36:	d111      	bne.n	8007a5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a40:	d004      	beq.n	8007a4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a4a:	d107      	bne.n	8007a5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a64:	d10f      	bne.n	8007a86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007a96:	2303      	movs	r3, #3
 8007a98:	e018      	b.n	8007acc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d102      	bne.n	8007aa6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	61fb      	str	r3, [r7, #28]
 8007aa4:	e002      	b.n	8007aac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689a      	ldr	r2, [r3, #8]
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	bf0c      	ite	eq
 8007abc:	2301      	moveq	r3, #1
 8007abe:	2300      	movne	r3, #0
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	79fb      	ldrb	r3, [r7, #7]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d19a      	bne.n	8007a00 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3720      	adds	r7, #32
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	20000004 	.word	0x20000004

08007ad8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b086      	sub	sp, #24
 8007adc:	af02      	add	r7, sp, #8
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007aec:	d111      	bne.n	8007b12 <SPI_EndRxTransaction+0x3a>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007af6:	d004      	beq.n	8007b02 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b00:	d107      	bne.n	8007b12 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b10:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b1a:	d12a      	bne.n	8007b72 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b24:	d012      	beq.n	8007b4c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	2180      	movs	r1, #128	@ 0x80
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	f7ff ff49 	bl	80079c8 <SPI_WaitFlagStateUntilTimeout>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d02d      	beq.n	8007b98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b40:	f043 0220 	orr.w	r2, r3, #32
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e026      	b.n	8007b9a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2200      	movs	r2, #0
 8007b54:	2101      	movs	r1, #1
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f7ff ff36 	bl	80079c8 <SPI_WaitFlagStateUntilTimeout>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d01a      	beq.n	8007b98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b66:	f043 0220 	orr.w	r2, r3, #32
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007b6e:	2303      	movs	r3, #3
 8007b70:	e013      	b.n	8007b9a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2101      	movs	r1, #1
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f7ff ff23 	bl	80079c8 <SPI_WaitFlagStateUntilTimeout>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d007      	beq.n	8007b98 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b8c:	f043 0220 	orr.w	r2, r3, #32
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e000      	b.n	8007b9a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3710      	adds	r7, #16
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
	...

08007ba4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b088      	sub	sp, #32
 8007ba8:	af02      	add	r7, sp, #8
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	2102      	movs	r1, #2
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f7ff ff04 	bl	80079c8 <SPI_WaitFlagStateUntilTimeout>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d007      	beq.n	8007bd6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bca:	f043 0220 	orr.w	r2, r3, #32
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e032      	b.n	8007c3c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8007c44 <SPI_EndRxTxTransaction+0xa0>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a1b      	ldr	r2, [pc, #108]	@ (8007c48 <SPI_EndRxTxTransaction+0xa4>)
 8007bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8007be0:	0d5b      	lsrs	r3, r3, #21
 8007be2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007be6:	fb02 f303 	mul.w	r3, r2, r3
 8007bea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bf4:	d112      	bne.n	8007c1c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	9300      	str	r3, [sp, #0]
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	2180      	movs	r1, #128	@ 0x80
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f7ff fee1 	bl	80079c8 <SPI_WaitFlagStateUntilTimeout>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d016      	beq.n	8007c3a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c10:	f043 0220 	orr.w	r2, r3, #32
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e00f      	b.n	8007c3c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00a      	beq.n	8007c38 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	3b01      	subs	r3, #1
 8007c26:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c32:	2b80      	cmp	r3, #128	@ 0x80
 8007c34:	d0f2      	beq.n	8007c1c <SPI_EndRxTxTransaction+0x78>
 8007c36:	e000      	b.n	8007c3a <SPI_EndRxTxTransaction+0x96>
        break;
 8007c38:	bf00      	nop
  }

  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3718      	adds	r7, #24
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	20000004 	.word	0x20000004
 8007c48:	165e9f81 	.word	0x165e9f81

08007c4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d101      	bne.n	8007c5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e041      	b.n	8007ce2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d106      	bne.n	8007c78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f7fb ff38 	bl	8003ae8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2202      	movs	r2, #2
 8007c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	3304      	adds	r3, #4
 8007c88:	4619      	mov	r1, r3
 8007c8a:	4610      	mov	r0, r2
 8007c8c:	f000 fe3c 	bl	8008908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
	...

08007cec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b085      	sub	sp, #20
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d001      	beq.n	8007d04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e04e      	b.n	8007da2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2202      	movs	r2, #2
 8007d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f042 0201 	orr.w	r2, r2, #1
 8007d1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a23      	ldr	r2, [pc, #140]	@ (8007db0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d022      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d2e:	d01d      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1f      	ldr	r2, [pc, #124]	@ (8007db4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d018      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a1e      	ldr	r2, [pc, #120]	@ (8007db8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d013      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a1c      	ldr	r2, [pc, #112]	@ (8007dbc <HAL_TIM_Base_Start_IT+0xd0>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d00e      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a1b      	ldr	r2, [pc, #108]	@ (8007dc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d009      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a19      	ldr	r2, [pc, #100]	@ (8007dc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d004      	beq.n	8007d6c <HAL_TIM_Base_Start_IT+0x80>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a18      	ldr	r2, [pc, #96]	@ (8007dc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d111      	bne.n	8007d90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	f003 0307 	and.w	r3, r3, #7
 8007d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2b06      	cmp	r3, #6
 8007d7c:	d010      	beq.n	8007da0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f042 0201 	orr.w	r2, r2, #1
 8007d8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d8e:	e007      	b.n	8007da0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f042 0201 	orr.w	r2, r2, #1
 8007d9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	40010000 	.word	0x40010000
 8007db4:	40000400 	.word	0x40000400
 8007db8:	40000800 	.word	0x40000800
 8007dbc:	40000c00 	.word	0x40000c00
 8007dc0:	40010400 	.word	0x40010400
 8007dc4:	40014000 	.word	0x40014000
 8007dc8:	40001800 	.word	0x40001800

08007dcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e041      	b.n	8007e62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d106      	bne.n	8007df8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 f839 	bl	8007e6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	3304      	adds	r3, #4
 8007e08:	4619      	mov	r1, r3
 8007e0a:	4610      	mov	r0, r2
 8007e0c:	f000 fd7c 	bl	8008908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3708      	adds	r7, #8
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b083      	sub	sp, #12
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e72:	bf00      	nop
 8007e74:	370c      	adds	r7, #12
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
	...

08007e80 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b086      	sub	sp, #24
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
 8007e8c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d109      	bne.n	8007eac <HAL_TIM_PWM_Start_DMA+0x2c>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	bf0c      	ite	eq
 8007ea4:	2301      	moveq	r3, #1
 8007ea6:	2300      	movne	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	e022      	b.n	8007ef2 <HAL_TIM_PWM_Start_DMA+0x72>
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2b04      	cmp	r3, #4
 8007eb0:	d109      	bne.n	8007ec6 <HAL_TIM_PWM_Start_DMA+0x46>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	bf0c      	ite	eq
 8007ebe:	2301      	moveq	r3, #1
 8007ec0:	2300      	movne	r3, #0
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	e015      	b.n	8007ef2 <HAL_TIM_PWM_Start_DMA+0x72>
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	d109      	bne.n	8007ee0 <HAL_TIM_PWM_Start_DMA+0x60>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	bf0c      	ite	eq
 8007ed8:	2301      	moveq	r3, #1
 8007eda:	2300      	movne	r3, #0
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	e008      	b.n	8007ef2 <HAL_TIM_PWM_Start_DMA+0x72>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	bf0c      	ite	eq
 8007eec:	2301      	moveq	r3, #1
 8007eee:	2300      	movne	r3, #0
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d001      	beq.n	8007efa <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8007ef6:	2302      	movs	r3, #2
 8007ef8:	e171      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d109      	bne.n	8007f14 <HAL_TIM_PWM_Start_DMA+0x94>
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	bf0c      	ite	eq
 8007f0c:	2301      	moveq	r3, #1
 8007f0e:	2300      	movne	r3, #0
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	e022      	b.n	8007f5a <HAL_TIM_PWM_Start_DMA+0xda>
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	2b04      	cmp	r3, #4
 8007f18:	d109      	bne.n	8007f2e <HAL_TIM_PWM_Start_DMA+0xae>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	bf0c      	ite	eq
 8007f26:	2301      	moveq	r3, #1
 8007f28:	2300      	movne	r3, #0
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	e015      	b.n	8007f5a <HAL_TIM_PWM_Start_DMA+0xda>
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	2b08      	cmp	r3, #8
 8007f32:	d109      	bne.n	8007f48 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	bf0c      	ite	eq
 8007f40:	2301      	moveq	r3, #1
 8007f42:	2300      	movne	r3, #0
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	e008      	b.n	8007f5a <HAL_TIM_PWM_Start_DMA+0xda>
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	bf0c      	ite	eq
 8007f54:	2301      	moveq	r3, #1
 8007f56:	2300      	movne	r3, #0
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d024      	beq.n	8007fa8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d002      	beq.n	8007f6a <HAL_TIM_PWM_Start_DMA+0xea>
 8007f64:	887b      	ldrh	r3, [r7, #2]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d101      	bne.n	8007f6e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e137      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d104      	bne.n	8007f7e <HAL_TIM_PWM_Start_DMA+0xfe>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f7c:	e016      	b.n	8007fac <HAL_TIM_PWM_Start_DMA+0x12c>
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	2b04      	cmp	r3, #4
 8007f82:	d104      	bne.n	8007f8e <HAL_TIM_PWM_Start_DMA+0x10e>
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2202      	movs	r2, #2
 8007f88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f8c:	e00e      	b.n	8007fac <HAL_TIM_PWM_Start_DMA+0x12c>
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	2b08      	cmp	r3, #8
 8007f92:	d104      	bne.n	8007f9e <HAL_TIM_PWM_Start_DMA+0x11e>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2202      	movs	r2, #2
 8007f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f9c:	e006      	b.n	8007fac <HAL_TIM_PWM_Start_DMA+0x12c>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2202      	movs	r2, #2
 8007fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007fa6:	e001      	b.n	8007fac <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e118      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	2b0c      	cmp	r3, #12
 8007fb0:	f200 80ae 	bhi.w	8008110 <HAL_TIM_PWM_Start_DMA+0x290>
 8007fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8007fbc <HAL_TIM_PWM_Start_DMA+0x13c>)
 8007fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fba:	bf00      	nop
 8007fbc:	08007ff1 	.word	0x08007ff1
 8007fc0:	08008111 	.word	0x08008111
 8007fc4:	08008111 	.word	0x08008111
 8007fc8:	08008111 	.word	0x08008111
 8007fcc:	08008039 	.word	0x08008039
 8007fd0:	08008111 	.word	0x08008111
 8007fd4:	08008111 	.word	0x08008111
 8007fd8:	08008111 	.word	0x08008111
 8007fdc:	08008081 	.word	0x08008081
 8007fe0:	08008111 	.word	0x08008111
 8007fe4:	08008111 	.word	0x08008111
 8007fe8:	08008111 	.word	0x08008111
 8007fec:	080080c9 	.word	0x080080c9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff4:	4a7c      	ldr	r2, [pc, #496]	@ (80081e8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007ff6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ffc:	4a7b      	ldr	r2, [pc, #492]	@ (80081ec <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007ffe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008004:	4a7a      	ldr	r2, [pc, #488]	@ (80081f0 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008006:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800800c:	6879      	ldr	r1, [r7, #4]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	3334      	adds	r3, #52	@ 0x34
 8008014:	461a      	mov	r2, r3
 8008016:	887b      	ldrh	r3, [r7, #2]
 8008018:	f7fc fa5c 	bl	80044d4 <HAL_DMA_Start_IT>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d001      	beq.n	8008026 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e0db      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008034:	60da      	str	r2, [r3, #12]
      break;
 8008036:	e06e      	b.n	8008116 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803c:	4a6a      	ldr	r2, [pc, #424]	@ (80081e8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800803e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008044:	4a69      	ldr	r2, [pc, #420]	@ (80081ec <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008046:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800804c:	4a68      	ldr	r2, [pc, #416]	@ (80081f0 <HAL_TIM_PWM_Start_DMA+0x370>)
 800804e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8008054:	6879      	ldr	r1, [r7, #4]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	3338      	adds	r3, #56	@ 0x38
 800805c:	461a      	mov	r2, r3
 800805e:	887b      	ldrh	r3, [r7, #2]
 8008060:	f7fc fa38 	bl	80044d4 <HAL_DMA_Start_IT>
 8008064:	4603      	mov	r3, r0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d001      	beq.n	800806e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e0b7      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68da      	ldr	r2, [r3, #12]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800807c:	60da      	str	r2, [r3, #12]
      break;
 800807e:	e04a      	b.n	8008116 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008084:	4a58      	ldr	r2, [pc, #352]	@ (80081e8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8008086:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808c:	4a57      	ldr	r2, [pc, #348]	@ (80081ec <HAL_TIM_PWM_Start_DMA+0x36c>)
 800808e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	4a56      	ldr	r2, [pc, #344]	@ (80081f0 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008096:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800809c:	6879      	ldr	r1, [r7, #4]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	333c      	adds	r3, #60	@ 0x3c
 80080a4:	461a      	mov	r2, r3
 80080a6:	887b      	ldrh	r3, [r7, #2]
 80080a8:	f7fc fa14 	bl	80044d4 <HAL_DMA_Start_IT>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d001      	beq.n	80080b6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e093      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68da      	ldr	r2, [r3, #12]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080c4:	60da      	str	r2, [r3, #12]
      break;
 80080c6:	e026      	b.n	8008116 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080cc:	4a46      	ldr	r2, [pc, #280]	@ (80081e8 <HAL_TIM_PWM_Start_DMA+0x368>)
 80080ce:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d4:	4a45      	ldr	r2, [pc, #276]	@ (80081ec <HAL_TIM_PWM_Start_DMA+0x36c>)
 80080d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080dc:	4a44      	ldr	r2, [pc, #272]	@ (80081f0 <HAL_TIM_PWM_Start_DMA+0x370>)
 80080de:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80080e4:	6879      	ldr	r1, [r7, #4]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3340      	adds	r3, #64	@ 0x40
 80080ec:	461a      	mov	r2, r3
 80080ee:	887b      	ldrh	r3, [r7, #2]
 80080f0:	f7fc f9f0 	bl	80044d4 <HAL_DMA_Start_IT>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d001      	beq.n	80080fe <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e06f      	b.n	80081de <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	68da      	ldr	r2, [r3, #12]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800810c:	60da      	str	r2, [r3, #12]
      break;
 800810e:	e002      	b.n	8008116 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	75fb      	strb	r3, [r7, #23]
      break;
 8008114:	bf00      	nop
  }

  if (status == HAL_OK)
 8008116:	7dfb      	ldrb	r3, [r7, #23]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d15f      	bne.n	80081dc <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2201      	movs	r2, #1
 8008122:	68b9      	ldr	r1, [r7, #8]
 8008124:	4618      	mov	r0, r3
 8008126:	f000 fedf 	bl	8008ee8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a31      	ldr	r2, [pc, #196]	@ (80081f4 <HAL_TIM_PWM_Start_DMA+0x374>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d004      	beq.n	800813e <HAL_TIM_PWM_Start_DMA+0x2be>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a2f      	ldr	r2, [pc, #188]	@ (80081f8 <HAL_TIM_PWM_Start_DMA+0x378>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d101      	bne.n	8008142 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800813e:	2301      	movs	r3, #1
 8008140:	e000      	b.n	8008144 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8008142:	2300      	movs	r3, #0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d007      	beq.n	8008158 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008156:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a25      	ldr	r2, [pc, #148]	@ (80081f4 <HAL_TIM_PWM_Start_DMA+0x374>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d022      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800816a:	d01d      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a22      	ldr	r2, [pc, #136]	@ (80081fc <HAL_TIM_PWM_Start_DMA+0x37c>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d018      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a21      	ldr	r2, [pc, #132]	@ (8008200 <HAL_TIM_PWM_Start_DMA+0x380>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d013      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a1f      	ldr	r2, [pc, #124]	@ (8008204 <HAL_TIM_PWM_Start_DMA+0x384>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d00e      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a1a      	ldr	r2, [pc, #104]	@ (80081f8 <HAL_TIM_PWM_Start_DMA+0x378>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d009      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a1b      	ldr	r2, [pc, #108]	@ (8008208 <HAL_TIM_PWM_Start_DMA+0x388>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d004      	beq.n	80081a8 <HAL_TIM_PWM_Start_DMA+0x328>
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a1a      	ldr	r2, [pc, #104]	@ (800820c <HAL_TIM_PWM_Start_DMA+0x38c>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d111      	bne.n	80081cc <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	f003 0307 	and.w	r3, r3, #7
 80081b2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	2b06      	cmp	r3, #6
 80081b8:	d010      	beq.n	80081dc <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f042 0201 	orr.w	r2, r2, #1
 80081c8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081ca:	e007      	b.n	80081dc <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f042 0201 	orr.w	r2, r2, #1
 80081da:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3718      	adds	r7, #24
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	080087f9 	.word	0x080087f9
 80081ec:	080088a1 	.word	0x080088a1
 80081f0:	08008767 	.word	0x08008767
 80081f4:	40010000 	.word	0x40010000
 80081f8:	40010400 	.word	0x40010400
 80081fc:	40000400 	.word	0x40000400
 8008200:	40000800 	.word	0x40000800
 8008204:	40000c00 	.word	0x40000c00
 8008208:	40014000 	.word	0x40014000
 800820c:	40001800 	.word	0x40001800

08008210 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	f003 0302 	and.w	r3, r3, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d020      	beq.n	8008274 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f003 0302 	and.w	r3, r3, #2
 8008238:	2b00      	cmp	r3, #0
 800823a:	d01b      	beq.n	8008274 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f06f 0202 	mvn.w	r2, #2
 8008244:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2201      	movs	r2, #1
 800824a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	699b      	ldr	r3, [r3, #24]
 8008252:	f003 0303 	and.w	r3, r3, #3
 8008256:	2b00      	cmp	r3, #0
 8008258:	d003      	beq.n	8008262 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 fa5b 	bl	8008716 <HAL_TIM_IC_CaptureCallback>
 8008260:	e005      	b.n	800826e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fa4d 	bl	8008702 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 fa5e 	bl	800872a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	f003 0304 	and.w	r3, r3, #4
 800827a:	2b00      	cmp	r3, #0
 800827c:	d020      	beq.n	80082c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f003 0304 	and.w	r3, r3, #4
 8008284:	2b00      	cmp	r3, #0
 8008286:	d01b      	beq.n	80082c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f06f 0204 	mvn.w	r2, #4
 8008290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2202      	movs	r2, #2
 8008296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	699b      	ldr	r3, [r3, #24]
 800829e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d003      	beq.n	80082ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 fa35 	bl	8008716 <HAL_TIM_IC_CaptureCallback>
 80082ac:	e005      	b.n	80082ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 fa27 	bl	8008702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 fa38 	bl	800872a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	f003 0308 	and.w	r3, r3, #8
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d020      	beq.n	800830c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f003 0308 	and.w	r3, r3, #8
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d01b      	beq.n	800830c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f06f 0208 	mvn.w	r2, #8
 80082dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2204      	movs	r2, #4
 80082e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	69db      	ldr	r3, [r3, #28]
 80082ea:	f003 0303 	and.w	r3, r3, #3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d003      	beq.n	80082fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 fa0f 	bl	8008716 <HAL_TIM_IC_CaptureCallback>
 80082f8:	e005      	b.n	8008306 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fa01 	bl	8008702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f000 fa12 	bl	800872a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	f003 0310 	and.w	r3, r3, #16
 8008312:	2b00      	cmp	r3, #0
 8008314:	d020      	beq.n	8008358 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f003 0310 	and.w	r3, r3, #16
 800831c:	2b00      	cmp	r3, #0
 800831e:	d01b      	beq.n	8008358 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f06f 0210 	mvn.w	r2, #16
 8008328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2208      	movs	r2, #8
 800832e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	69db      	ldr	r3, [r3, #28]
 8008336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800833a:	2b00      	cmp	r3, #0
 800833c:	d003      	beq.n	8008346 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f9e9 	bl	8008716 <HAL_TIM_IC_CaptureCallback>
 8008344:	e005      	b.n	8008352 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f9db 	bl	8008702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f9ec 	bl	800872a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f003 0301 	and.w	r3, r3, #1
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00c      	beq.n	800837c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f003 0301 	and.w	r3, r3, #1
 8008368:	2b00      	cmp	r3, #0
 800836a:	d007      	beq.n	800837c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f06f 0201 	mvn.w	r2, #1
 8008374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f7f9 fb70 	bl	8001a5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00c      	beq.n	80083a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800838c:	2b00      	cmp	r3, #0
 800838e:	d007      	beq.n	80083a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 fe50 	bl	8009040 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00c      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d007      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80083bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f9bd 	bl	800873e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f003 0320 	and.w	r3, r3, #32
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00c      	beq.n	80083e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f003 0320 	and.w	r3, r3, #32
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d007      	beq.n	80083e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f06f 0220 	mvn.w	r2, #32
 80083e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 fe22 	bl	800902c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083e8:	bf00      	nop
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b086      	sub	sp, #24
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083fc:	2300      	movs	r3, #0
 80083fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008406:	2b01      	cmp	r3, #1
 8008408:	d101      	bne.n	800840e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800840a:	2302      	movs	r3, #2
 800840c:	e0ae      	b.n	800856c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2201      	movs	r2, #1
 8008412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2b0c      	cmp	r3, #12
 800841a:	f200 809f 	bhi.w	800855c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800841e:	a201      	add	r2, pc, #4	@ (adr r2, 8008424 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008424:	08008459 	.word	0x08008459
 8008428:	0800855d 	.word	0x0800855d
 800842c:	0800855d 	.word	0x0800855d
 8008430:	0800855d 	.word	0x0800855d
 8008434:	08008499 	.word	0x08008499
 8008438:	0800855d 	.word	0x0800855d
 800843c:	0800855d 	.word	0x0800855d
 8008440:	0800855d 	.word	0x0800855d
 8008444:	080084db 	.word	0x080084db
 8008448:	0800855d 	.word	0x0800855d
 800844c:	0800855d 	.word	0x0800855d
 8008450:	0800855d 	.word	0x0800855d
 8008454:	0800851b 	.word	0x0800851b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68b9      	ldr	r1, [r7, #8]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 faf8 	bl	8008a54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	699a      	ldr	r2, [r3, #24]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f042 0208 	orr.w	r2, r2, #8
 8008472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	699a      	ldr	r2, [r3, #24]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f022 0204 	bic.w	r2, r2, #4
 8008482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	6999      	ldr	r1, [r3, #24]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	691a      	ldr	r2, [r3, #16]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	430a      	orrs	r2, r1
 8008494:	619a      	str	r2, [r3, #24]
      break;
 8008496:	e064      	b.n	8008562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68b9      	ldr	r1, [r7, #8]
 800849e:	4618      	mov	r0, r3
 80084a0:	f000 fb48 	bl	8008b34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	699a      	ldr	r2, [r3, #24]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	699a      	ldr	r2, [r3, #24]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	6999      	ldr	r1, [r3, #24]
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	691b      	ldr	r3, [r3, #16]
 80084ce:	021a      	lsls	r2, r3, #8
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	430a      	orrs	r2, r1
 80084d6:	619a      	str	r2, [r3, #24]
      break;
 80084d8:	e043      	b.n	8008562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68b9      	ldr	r1, [r7, #8]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f000 fb9d 	bl	8008c20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	69da      	ldr	r2, [r3, #28]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f042 0208 	orr.w	r2, r2, #8
 80084f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69da      	ldr	r2, [r3, #28]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 0204 	bic.w	r2, r2, #4
 8008504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	69d9      	ldr	r1, [r3, #28]
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	691a      	ldr	r2, [r3, #16]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	61da      	str	r2, [r3, #28]
      break;
 8008518:	e023      	b.n	8008562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68b9      	ldr	r1, [r7, #8]
 8008520:	4618      	mov	r0, r3
 8008522:	f000 fbf1 	bl	8008d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	69da      	ldr	r2, [r3, #28]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69d9      	ldr	r1, [r3, #28]
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	021a      	lsls	r2, r3, #8
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	430a      	orrs	r2, r1
 8008558:	61da      	str	r2, [r3, #28]
      break;
 800855a:	e002      	b.n	8008562 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	75fb      	strb	r3, [r7, #23]
      break;
 8008560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800856a:	7dfb      	ldrb	r3, [r7, #23]
}
 800856c:	4618      	mov	r0, r3
 800856e:	3718      	adds	r7, #24
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b084      	sub	sp, #16
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800857e:	2300      	movs	r3, #0
 8008580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008588:	2b01      	cmp	r3, #1
 800858a:	d101      	bne.n	8008590 <HAL_TIM_ConfigClockSource+0x1c>
 800858c:	2302      	movs	r3, #2
 800858e:	e0b4      	b.n	80086fa <HAL_TIM_ConfigClockSource+0x186>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2202      	movs	r2, #2
 800859c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085c8:	d03e      	beq.n	8008648 <HAL_TIM_ConfigClockSource+0xd4>
 80085ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ce:	f200 8087 	bhi.w	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 80085d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085d6:	f000 8086 	beq.w	80086e6 <HAL_TIM_ConfigClockSource+0x172>
 80085da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085de:	d87f      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 80085e0:	2b70      	cmp	r3, #112	@ 0x70
 80085e2:	d01a      	beq.n	800861a <HAL_TIM_ConfigClockSource+0xa6>
 80085e4:	2b70      	cmp	r3, #112	@ 0x70
 80085e6:	d87b      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 80085e8:	2b60      	cmp	r3, #96	@ 0x60
 80085ea:	d050      	beq.n	800868e <HAL_TIM_ConfigClockSource+0x11a>
 80085ec:	2b60      	cmp	r3, #96	@ 0x60
 80085ee:	d877      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 80085f0:	2b50      	cmp	r3, #80	@ 0x50
 80085f2:	d03c      	beq.n	800866e <HAL_TIM_ConfigClockSource+0xfa>
 80085f4:	2b50      	cmp	r3, #80	@ 0x50
 80085f6:	d873      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 80085f8:	2b40      	cmp	r3, #64	@ 0x40
 80085fa:	d058      	beq.n	80086ae <HAL_TIM_ConfigClockSource+0x13a>
 80085fc:	2b40      	cmp	r3, #64	@ 0x40
 80085fe:	d86f      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 8008600:	2b30      	cmp	r3, #48	@ 0x30
 8008602:	d064      	beq.n	80086ce <HAL_TIM_ConfigClockSource+0x15a>
 8008604:	2b30      	cmp	r3, #48	@ 0x30
 8008606:	d86b      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 8008608:	2b20      	cmp	r3, #32
 800860a:	d060      	beq.n	80086ce <HAL_TIM_ConfigClockSource+0x15a>
 800860c:	2b20      	cmp	r3, #32
 800860e:	d867      	bhi.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
 8008610:	2b00      	cmp	r3, #0
 8008612:	d05c      	beq.n	80086ce <HAL_TIM_ConfigClockSource+0x15a>
 8008614:	2b10      	cmp	r3, #16
 8008616:	d05a      	beq.n	80086ce <HAL_TIM_ConfigClockSource+0x15a>
 8008618:	e062      	b.n	80086e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800862a:	f000 fc3d 	bl	8008ea8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800863c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	609a      	str	r2, [r3, #8]
      break;
 8008646:	e04f      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008658:	f000 fc26 	bl	8008ea8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	689a      	ldr	r2, [r3, #8]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800866a:	609a      	str	r2, [r3, #8]
      break;
 800866c:	e03c      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800867a:	461a      	mov	r2, r3
 800867c:	f000 fb9a 	bl	8008db4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2150      	movs	r1, #80	@ 0x50
 8008686:	4618      	mov	r0, r3
 8008688:	f000 fbf3 	bl	8008e72 <TIM_ITRx_SetConfig>
      break;
 800868c:	e02c      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800869a:	461a      	mov	r2, r3
 800869c:	f000 fbb9 	bl	8008e12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2160      	movs	r1, #96	@ 0x60
 80086a6:	4618      	mov	r0, r3
 80086a8:	f000 fbe3 	bl	8008e72 <TIM_ITRx_SetConfig>
      break;
 80086ac:	e01c      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ba:	461a      	mov	r2, r3
 80086bc:	f000 fb7a 	bl	8008db4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	2140      	movs	r1, #64	@ 0x40
 80086c6:	4618      	mov	r0, r3
 80086c8:	f000 fbd3 	bl	8008e72 <TIM_ITRx_SetConfig>
      break;
 80086cc:	e00c      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4619      	mov	r1, r3
 80086d8:	4610      	mov	r0, r2
 80086da:	f000 fbca 	bl	8008e72 <TIM_ITRx_SetConfig>
      break;
 80086de:	e003      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086e0:	2301      	movs	r3, #1
 80086e2:	73fb      	strb	r3, [r7, #15]
      break;
 80086e4:	e000      	b.n	80086e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}

08008702 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008702:	b480      	push	{r7}
 8008704:	b083      	sub	sp, #12
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800870a:	bf00      	nop
 800870c:	370c      	adds	r7, #12
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr

08008716 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008716:	b480      	push	{r7}
 8008718:	b083      	sub	sp, #12
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800871e:	bf00      	nop
 8008720:	370c      	adds	r7, #12
 8008722:	46bd      	mov	sp, r7
 8008724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008728:	4770      	bx	lr

0800872a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800872a:	b480      	push	{r7}
 800872c:	b083      	sub	sp, #12
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008732:	bf00      	nop
 8008734:	370c      	adds	r7, #12
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr

0800873e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800873e:	b480      	push	{r7}
 8008740:	b083      	sub	sp, #12
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008746:	bf00      	nop
 8008748:	370c      	adds	r7, #12
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008752:	b480      	push	{r7}
 8008754:	b083      	sub	sp, #12
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800875a:	bf00      	nop
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b084      	sub	sp, #16
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008772:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	429a      	cmp	r2, r3
 800877c:	d107      	bne.n	800878e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2201      	movs	r2, #1
 8008782:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800878c:	e02a      	b.n	80087e4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	429a      	cmp	r2, r3
 8008796:	d107      	bne.n	80087a8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2202      	movs	r2, #2
 800879c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087a6:	e01d      	b.n	80087e4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d107      	bne.n	80087c2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2204      	movs	r2, #4
 80087b6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087c0:	e010      	b.n	80087e4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d107      	bne.n	80087dc <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2208      	movs	r2, #8
 80087d0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2201      	movs	r2, #1
 80087d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087da:	e003      	b.n	80087e4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f7ff ffb4 	bl	8008752 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2200      	movs	r2, #0
 80087ee:	771a      	strb	r2, [r3, #28]
}
 80087f0:	bf00      	nop
 80087f2:	3710      	adds	r7, #16
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008804:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	429a      	cmp	r2, r3
 800880e:	d10b      	bne.n	8008828 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2201      	movs	r2, #1
 8008814:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	69db      	ldr	r3, [r3, #28]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d136      	bne.n	800888c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008826:	e031      	b.n	800888c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	429a      	cmp	r2, r3
 8008830:	d10b      	bne.n	800884a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2202      	movs	r2, #2
 8008836:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d125      	bne.n	800888c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008848:	e020      	b.n	800888c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	429a      	cmp	r2, r3
 8008852:	d10b      	bne.n	800886c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2204      	movs	r2, #4
 8008858:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	69db      	ldr	r3, [r3, #28]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d114      	bne.n	800888c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2201      	movs	r2, #1
 8008866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800886a:	e00f      	b.n	800888c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	429a      	cmp	r2, r3
 8008874:	d10a      	bne.n	800888c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2208      	movs	r2, #8
 800887a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	69db      	ldr	r3, [r3, #28]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d103      	bne.n	800888c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f7ff ff4c 	bl	800872a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	771a      	strb	r2, [r3, #28]
}
 8008898:	bf00      	nop
 800889a:	3710      	adds	r7, #16
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d103      	bne.n	80088c0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2201      	movs	r2, #1
 80088bc:	771a      	strb	r2, [r3, #28]
 80088be:	e019      	b.n	80088f4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d103      	bne.n	80088d2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2202      	movs	r2, #2
 80088ce:	771a      	strb	r2, [r3, #28]
 80088d0:	e010      	b.n	80088f4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d103      	bne.n	80088e4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2204      	movs	r2, #4
 80088e0:	771a      	strb	r2, [r3, #28]
 80088e2:	e007      	b.n	80088f4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d102      	bne.n	80088f4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2208      	movs	r2, #8
 80088f2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f7f9 f8ed 	bl	8001ad4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2200      	movs	r2, #0
 80088fe:	771a      	strb	r2, [r3, #28]
}
 8008900:	bf00      	nop
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	4a43      	ldr	r2, [pc, #268]	@ (8008a28 <TIM_Base_SetConfig+0x120>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d013      	beq.n	8008948 <TIM_Base_SetConfig+0x40>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008926:	d00f      	beq.n	8008948 <TIM_Base_SetConfig+0x40>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a40      	ldr	r2, [pc, #256]	@ (8008a2c <TIM_Base_SetConfig+0x124>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d00b      	beq.n	8008948 <TIM_Base_SetConfig+0x40>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4a3f      	ldr	r2, [pc, #252]	@ (8008a30 <TIM_Base_SetConfig+0x128>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d007      	beq.n	8008948 <TIM_Base_SetConfig+0x40>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a3e      	ldr	r2, [pc, #248]	@ (8008a34 <TIM_Base_SetConfig+0x12c>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d003      	beq.n	8008948 <TIM_Base_SetConfig+0x40>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4a3d      	ldr	r2, [pc, #244]	@ (8008a38 <TIM_Base_SetConfig+0x130>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d108      	bne.n	800895a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800894e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	68fa      	ldr	r2, [r7, #12]
 8008956:	4313      	orrs	r3, r2
 8008958:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	4a32      	ldr	r2, [pc, #200]	@ (8008a28 <TIM_Base_SetConfig+0x120>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d02b      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008968:	d027      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a2f      	ldr	r2, [pc, #188]	@ (8008a2c <TIM_Base_SetConfig+0x124>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d023      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a2e      	ldr	r2, [pc, #184]	@ (8008a30 <TIM_Base_SetConfig+0x128>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d01f      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a2d      	ldr	r2, [pc, #180]	@ (8008a34 <TIM_Base_SetConfig+0x12c>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d01b      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a2c      	ldr	r2, [pc, #176]	@ (8008a38 <TIM_Base_SetConfig+0x130>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d017      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a2b      	ldr	r2, [pc, #172]	@ (8008a3c <TIM_Base_SetConfig+0x134>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d013      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a2a      	ldr	r2, [pc, #168]	@ (8008a40 <TIM_Base_SetConfig+0x138>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d00f      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a29      	ldr	r2, [pc, #164]	@ (8008a44 <TIM_Base_SetConfig+0x13c>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d00b      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a28      	ldr	r2, [pc, #160]	@ (8008a48 <TIM_Base_SetConfig+0x140>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d007      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a27      	ldr	r2, [pc, #156]	@ (8008a4c <TIM_Base_SetConfig+0x144>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d003      	beq.n	80089ba <TIM_Base_SetConfig+0xb2>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a26      	ldr	r2, [pc, #152]	@ (8008a50 <TIM_Base_SetConfig+0x148>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d108      	bne.n	80089cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	4313      	orrs	r3, r2
 80089ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	695b      	ldr	r3, [r3, #20]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	689a      	ldr	r2, [r3, #8]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a0e      	ldr	r2, [pc, #56]	@ (8008a28 <TIM_Base_SetConfig+0x120>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <TIM_Base_SetConfig+0xf2>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a10      	ldr	r2, [pc, #64]	@ (8008a38 <TIM_Base_SetConfig+0x130>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d103      	bne.n	8008a02 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	691a      	ldr	r2, [r3, #16]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f043 0204 	orr.w	r2, r3, #4
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2201      	movs	r2, #1
 8008a12:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	601a      	str	r2, [r3, #0]
}
 8008a1a:	bf00      	nop
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	40010000 	.word	0x40010000
 8008a2c:	40000400 	.word	0x40000400
 8008a30:	40000800 	.word	0x40000800
 8008a34:	40000c00 	.word	0x40000c00
 8008a38:	40010400 	.word	0x40010400
 8008a3c:	40014000 	.word	0x40014000
 8008a40:	40014400 	.word	0x40014400
 8008a44:	40014800 	.word	0x40014800
 8008a48:	40001800 	.word	0x40001800
 8008a4c:	40001c00 	.word	0x40001c00
 8008a50:	40002000 	.word	0x40002000

08008a54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b087      	sub	sp, #28
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6a1b      	ldr	r3, [r3, #32]
 8008a68:	f023 0201 	bic.w	r2, r3, #1
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	699b      	ldr	r3, [r3, #24]
 8008a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f023 0303 	bic.w	r3, r3, #3
 8008a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68fa      	ldr	r2, [r7, #12]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	f023 0302 	bic.w	r3, r3, #2
 8008a9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	697a      	ldr	r2, [r7, #20]
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	4a20      	ldr	r2, [pc, #128]	@ (8008b2c <TIM_OC1_SetConfig+0xd8>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d003      	beq.n	8008ab8 <TIM_OC1_SetConfig+0x64>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	4a1f      	ldr	r2, [pc, #124]	@ (8008b30 <TIM_OC1_SetConfig+0xdc>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d10c      	bne.n	8008ad2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	f023 0308 	bic.w	r3, r3, #8
 8008abe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f023 0304 	bic.w	r3, r3, #4
 8008ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a15      	ldr	r2, [pc, #84]	@ (8008b2c <TIM_OC1_SetConfig+0xd8>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d003      	beq.n	8008ae2 <TIM_OC1_SetConfig+0x8e>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a14      	ldr	r2, [pc, #80]	@ (8008b30 <TIM_OC1_SetConfig+0xdc>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d111      	bne.n	8008b06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ae8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008af0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	699b      	ldr	r3, [r3, #24]
 8008b00:	693a      	ldr	r2, [r7, #16]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	685a      	ldr	r2, [r3, #4]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	697a      	ldr	r2, [r7, #20]
 8008b1e:	621a      	str	r2, [r3, #32]
}
 8008b20:	bf00      	nop
 8008b22:	371c      	adds	r7, #28
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	40010000 	.word	0x40010000
 8008b30:	40010400 	.word	0x40010400

08008b34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b087      	sub	sp, #28
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a1b      	ldr	r3, [r3, #32]
 8008b42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6a1b      	ldr	r3, [r3, #32]
 8008b48:	f023 0210 	bic.w	r2, r3, #16
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	021b      	lsls	r3, r3, #8
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f023 0320 	bic.w	r3, r3, #32
 8008b7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	011b      	lsls	r3, r3, #4
 8008b86:	697a      	ldr	r2, [r7, #20]
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a22      	ldr	r2, [pc, #136]	@ (8008c18 <TIM_OC2_SetConfig+0xe4>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d003      	beq.n	8008b9c <TIM_OC2_SetConfig+0x68>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4a21      	ldr	r2, [pc, #132]	@ (8008c1c <TIM_OC2_SetConfig+0xe8>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d10d      	bne.n	8008bb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	011b      	lsls	r3, r3, #4
 8008baa:	697a      	ldr	r2, [r7, #20]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	4a17      	ldr	r2, [pc, #92]	@ (8008c18 <TIM_OC2_SetConfig+0xe4>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d003      	beq.n	8008bc8 <TIM_OC2_SetConfig+0x94>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a16      	ldr	r2, [pc, #88]	@ (8008c1c <TIM_OC2_SetConfig+0xe8>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d113      	bne.n	8008bf0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008bce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	693a      	ldr	r2, [r7, #16]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	693a      	ldr	r2, [r7, #16]
 8008bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685a      	ldr	r2, [r3, #4]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	697a      	ldr	r2, [r7, #20]
 8008c08:	621a      	str	r2, [r3, #32]
}
 8008c0a:	bf00      	nop
 8008c0c:	371c      	adds	r7, #28
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	40010000 	.word	0x40010000
 8008c1c:	40010400 	.word	0x40010400

08008c20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 0303 	bic.w	r3, r3, #3
 8008c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	021b      	lsls	r3, r3, #8
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a21      	ldr	r2, [pc, #132]	@ (8008d00 <TIM_OC3_SetConfig+0xe0>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d003      	beq.n	8008c86 <TIM_OC3_SetConfig+0x66>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a20      	ldr	r2, [pc, #128]	@ (8008d04 <TIM_OC3_SetConfig+0xe4>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d10d      	bne.n	8008ca2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	021b      	lsls	r3, r3, #8
 8008c94:	697a      	ldr	r2, [r7, #20]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a16      	ldr	r2, [pc, #88]	@ (8008d00 <TIM_OC3_SetConfig+0xe0>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d003      	beq.n	8008cb2 <TIM_OC3_SetConfig+0x92>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a15      	ldr	r2, [pc, #84]	@ (8008d04 <TIM_OC3_SetConfig+0xe4>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d113      	bne.n	8008cda <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008cb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	695b      	ldr	r3, [r3, #20]
 8008cc6:	011b      	lsls	r3, r3, #4
 8008cc8:	693a      	ldr	r2, [r7, #16]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	699b      	ldr	r3, [r3, #24]
 8008cd2:	011b      	lsls	r3, r3, #4
 8008cd4:	693a      	ldr	r2, [r7, #16]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	693a      	ldr	r2, [r7, #16]
 8008cde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	685a      	ldr	r2, [r3, #4]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	697a      	ldr	r2, [r7, #20]
 8008cf2:	621a      	str	r2, [r3, #32]
}
 8008cf4:	bf00      	nop
 8008cf6:	371c      	adds	r7, #28
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	40010000 	.word	0x40010000
 8008d04:	40010400 	.word	0x40010400

08008d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b087      	sub	sp, #28
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a1b      	ldr	r3, [r3, #32]
 8008d16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6a1b      	ldr	r3, [r3, #32]
 8008d1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	69db      	ldr	r3, [r3, #28]
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	021b      	lsls	r3, r3, #8
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	031b      	lsls	r3, r3, #12
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a12      	ldr	r2, [pc, #72]	@ (8008dac <TIM_OC4_SetConfig+0xa4>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d003      	beq.n	8008d70 <TIM_OC4_SetConfig+0x68>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a11      	ldr	r2, [pc, #68]	@ (8008db0 <TIM_OC4_SetConfig+0xa8>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d109      	bne.n	8008d84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	695b      	ldr	r3, [r3, #20]
 8008d7c:	019b      	lsls	r3, r3, #6
 8008d7e:	697a      	ldr	r2, [r7, #20]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	693a      	ldr	r2, [r7, #16]
 8008d9c:	621a      	str	r2, [r3, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	371c      	adds	r7, #28
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	40010000 	.word	0x40010000
 8008db0:	40010400 	.word	0x40010400

08008db4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b087      	sub	sp, #28
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60f8      	str	r0, [r7, #12]
 8008dbc:	60b9      	str	r1, [r7, #8]
 8008dbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6a1b      	ldr	r3, [r3, #32]
 8008dc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	f023 0201 	bic.w	r2, r3, #1
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	699b      	ldr	r3, [r3, #24]
 8008dd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008dde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	011b      	lsls	r3, r3, #4
 8008de4:	693a      	ldr	r2, [r7, #16]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	f023 030a 	bic.w	r3, r3, #10
 8008df0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	697a      	ldr	r2, [r7, #20]
 8008e04:	621a      	str	r2, [r3, #32]
}
 8008e06:	bf00      	nop
 8008e08:	371c      	adds	r7, #28
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr

08008e12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e12:	b480      	push	{r7}
 8008e14:	b087      	sub	sp, #28
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	60f8      	str	r0, [r7, #12]
 8008e1a:	60b9      	str	r1, [r7, #8]
 8008e1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6a1b      	ldr	r3, [r3, #32]
 8008e22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	6a1b      	ldr	r3, [r3, #32]
 8008e28:	f023 0210 	bic.w	r2, r3, #16
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	699b      	ldr	r3, [r3, #24]
 8008e34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	031b      	lsls	r3, r3, #12
 8008e42:	693a      	ldr	r2, [r7, #16]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	011b      	lsls	r3, r3, #4
 8008e54:	697a      	ldr	r2, [r7, #20]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	697a      	ldr	r2, [r7, #20]
 8008e64:	621a      	str	r2, [r3, #32]
}
 8008e66:	bf00      	nop
 8008e68:	371c      	adds	r7, #28
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr

08008e72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e72:	b480      	push	{r7}
 8008e74:	b085      	sub	sp, #20
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
 8008e7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	f043 0307 	orr.w	r3, r3, #7
 8008e94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	609a      	str	r2, [r3, #8]
}
 8008e9c:	bf00      	nop
 8008e9e:	3714      	adds	r7, #20
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b087      	sub	sp, #28
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
 8008eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ec2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	021a      	lsls	r2, r3, #8
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	431a      	orrs	r2, r3
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	697a      	ldr	r2, [r7, #20]
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	697a      	ldr	r2, [r7, #20]
 8008eda:	609a      	str	r2, [r3, #8]
}
 8008edc:	bf00      	nop
 8008ede:	371c      	adds	r7, #28
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b087      	sub	sp, #28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	60f8      	str	r0, [r7, #12]
 8008ef0:	60b9      	str	r1, [r7, #8]
 8008ef2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	f003 031f 	and.w	r3, r3, #31
 8008efa:	2201      	movs	r2, #1
 8008efc:	fa02 f303 	lsl.w	r3, r2, r3
 8008f00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	6a1a      	ldr	r2, [r3, #32]
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	43db      	mvns	r3, r3
 8008f0a:	401a      	ands	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6a1a      	ldr	r2, [r3, #32]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	f003 031f 	and.w	r3, r3, #31
 8008f1a:	6879      	ldr	r1, [r7, #4]
 8008f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8008f20:	431a      	orrs	r2, r3
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	621a      	str	r2, [r3, #32]
}
 8008f26:	bf00      	nop
 8008f28:	371c      	adds	r7, #28
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
	...

08008f34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f48:	2302      	movs	r3, #2
 8008f4a:	e05a      	b.n	8009002 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2202      	movs	r2, #2
 8008f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	68fa      	ldr	r2, [r7, #12]
 8008f84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a21      	ldr	r2, [pc, #132]	@ (8009010 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d022      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f98:	d01d      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8009014 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d018      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8009018 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d013      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800901c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d00e      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a18      	ldr	r2, [pc, #96]	@ (8009020 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d009      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a17      	ldr	r2, [pc, #92]	@ (8009024 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d004      	beq.n	8008fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a15      	ldr	r2, [pc, #84]	@ (8009028 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d10c      	bne.n	8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3714      	adds	r7, #20
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	40010000 	.word	0x40010000
 8009014:	40000400 	.word	0x40000400
 8009018:	40000800 	.word	0x40000800
 800901c:	40000c00 	.word	0x40000c00
 8009020:	40010400 	.word	0x40010400
 8009024:	40014000 	.word	0x40014000
 8009028:	40001800 	.word	0x40001800

0800902c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009034:	bf00      	nop
 8009036:	370c      	adds	r7, #12
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e042      	b.n	80090ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b00      	cmp	r3, #0
 8009070:	d106      	bne.n	8009080 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7fa ff26 	bl	8003ecc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2224      	movs	r2, #36	@ 0x24
 8009084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68da      	ldr	r2, [r3, #12]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009096:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 fe95 	bl	8009dc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	691a      	ldr	r2, [r3, #16]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80090ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	695a      	ldr	r2, [r3, #20]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80090bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68da      	ldr	r2, [r3, #12]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2220      	movs	r2, #32
 80090d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2220      	movs	r2, #32
 80090e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	4613      	mov	r3, r2
 8009100:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009108:	b2db      	uxtb	r3, r3
 800910a:	2b20      	cmp	r3, #32
 800910c:	d112      	bne.n	8009134 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <HAL_UART_Receive_DMA+0x26>
 8009114:	88fb      	ldrh	r3, [r7, #6]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d101      	bne.n	800911e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e00b      	b.n	8009136 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2200      	movs	r2, #0
 8009122:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009124:	88fb      	ldrh	r3, [r7, #6]
 8009126:	461a      	mov	r2, r3
 8009128:	68b9      	ldr	r1, [r7, #8]
 800912a:	68f8      	ldr	r0, [r7, #12]
 800912c:	f000 fbe4 	bl	80098f8 <UART_Start_Receive_DMA>
 8009130:	4603      	mov	r3, r0
 8009132:	e000      	b.n	8009136 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009134:	2302      	movs	r3, #2
  }
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
	...

08009140 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b0ba      	sub	sp, #232	@ 0xe8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	695b      	ldr	r3, [r3, #20]
 8009162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009166:	2300      	movs	r3, #0
 8009168:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800916c:	2300      	movs	r3, #0
 800916e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009176:	f003 030f 	and.w	r3, r3, #15
 800917a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800917e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009182:	2b00      	cmp	r3, #0
 8009184:	d10f      	bne.n	80091a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800918a:	f003 0320 	and.w	r3, r3, #32
 800918e:	2b00      	cmp	r3, #0
 8009190:	d009      	beq.n	80091a6 <HAL_UART_IRQHandler+0x66>
 8009192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009196:	f003 0320 	and.w	r3, r3, #32
 800919a:	2b00      	cmp	r3, #0
 800919c:	d003      	beq.n	80091a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f000 fd54 	bl	8009c4c <UART_Receive_IT>
      return;
 80091a4:	e273      	b.n	800968e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80091a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f000 80de 	beq.w	800936c <HAL_UART_IRQHandler+0x22c>
 80091b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d106      	bne.n	80091ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80091bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f000 80d1 	beq.w	800936c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091ce:	f003 0301 	and.w	r3, r3, #1
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00b      	beq.n	80091ee <HAL_UART_IRQHandler+0xae>
 80091d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d005      	beq.n	80091ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091e6:	f043 0201 	orr.w	r2, r3, #1
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f2:	f003 0304 	and.w	r3, r3, #4
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00b      	beq.n	8009212 <HAL_UART_IRQHandler+0xd2>
 80091fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091fe:	f003 0301 	and.w	r3, r3, #1
 8009202:	2b00      	cmp	r3, #0
 8009204:	d005      	beq.n	8009212 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800920a:	f043 0202 	orr.w	r2, r3, #2
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009216:	f003 0302 	and.w	r3, r3, #2
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00b      	beq.n	8009236 <HAL_UART_IRQHandler+0xf6>
 800921e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009222:	f003 0301 	and.w	r3, r3, #1
 8009226:	2b00      	cmp	r3, #0
 8009228:	d005      	beq.n	8009236 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800922e:	f043 0204 	orr.w	r2, r3, #4
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800923a:	f003 0308 	and.w	r3, r3, #8
 800923e:	2b00      	cmp	r3, #0
 8009240:	d011      	beq.n	8009266 <HAL_UART_IRQHandler+0x126>
 8009242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009246:	f003 0320 	and.w	r3, r3, #32
 800924a:	2b00      	cmp	r3, #0
 800924c:	d105      	bne.n	800925a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800924e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d005      	beq.n	8009266 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800925e:	f043 0208 	orr.w	r2, r3, #8
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 820a 	beq.w	8009684 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009274:	f003 0320 	and.w	r3, r3, #32
 8009278:	2b00      	cmp	r3, #0
 800927a:	d008      	beq.n	800928e <HAL_UART_IRQHandler+0x14e>
 800927c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009280:	f003 0320 	and.w	r3, r3, #32
 8009284:	2b00      	cmp	r3, #0
 8009286:	d002      	beq.n	800928e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 fcdf 	bl	8009c4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	695b      	ldr	r3, [r3, #20]
 8009294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009298:	2b40      	cmp	r3, #64	@ 0x40
 800929a:	bf0c      	ite	eq
 800929c:	2301      	moveq	r3, #1
 800929e:	2300      	movne	r3, #0
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092aa:	f003 0308 	and.w	r3, r3, #8
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d103      	bne.n	80092ba <HAL_UART_IRQHandler+0x17a>
 80092b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d04f      	beq.n	800935a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 fbea 	bl	8009a94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	695b      	ldr	r3, [r3, #20]
 80092c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ca:	2b40      	cmp	r3, #64	@ 0x40
 80092cc:	d141      	bne.n	8009352 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	3314      	adds	r3, #20
 80092d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092dc:	e853 3f00 	ldrex	r3, [r3]
 80092e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80092e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	3314      	adds	r3, #20
 80092f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80092fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80092fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009302:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009306:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800930a:	e841 2300 	strex	r3, r2, [r1]
 800930e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009312:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009316:	2b00      	cmp	r3, #0
 8009318:	d1d9      	bne.n	80092ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800931e:	2b00      	cmp	r3, #0
 8009320:	d013      	beq.n	800934a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009326:	4a8a      	ldr	r2, [pc, #552]	@ (8009550 <HAL_UART_IRQHandler+0x410>)
 8009328:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800932e:	4618      	mov	r0, r3
 8009330:	f7fb f998 	bl	8004664 <HAL_DMA_Abort_IT>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d016      	beq.n	8009368 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800933e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009344:	4610      	mov	r0, r2
 8009346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009348:	e00e      	b.n	8009368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 f9c0 	bl	80096d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009350:	e00a      	b.n	8009368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 f9bc 	bl	80096d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009358:	e006      	b.n	8009368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f9b8 	bl	80096d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009366:	e18d      	b.n	8009684 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009368:	bf00      	nop
    return;
 800936a:	e18b      	b.n	8009684 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009370:	2b01      	cmp	r3, #1
 8009372:	f040 8167 	bne.w	8009644 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800937a:	f003 0310 	and.w	r3, r3, #16
 800937e:	2b00      	cmp	r3, #0
 8009380:	f000 8160 	beq.w	8009644 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009388:	f003 0310 	and.w	r3, r3, #16
 800938c:	2b00      	cmp	r3, #0
 800938e:	f000 8159 	beq.w	8009644 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009392:	2300      	movs	r3, #0
 8009394:	60bb      	str	r3, [r7, #8]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	60bb      	str	r3, [r7, #8]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	60bb      	str	r3, [r7, #8]
 80093a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	695b      	ldr	r3, [r3, #20]
 80093ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093b2:	2b40      	cmp	r3, #64	@ 0x40
 80093b4:	f040 80ce 	bne.w	8009554 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f000 80a9 	beq.w	8009520 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093d6:	429a      	cmp	r2, r3
 80093d8:	f080 80a2 	bcs.w	8009520 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e8:	69db      	ldr	r3, [r3, #28]
 80093ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093ee:	f000 8088 	beq.w	8009502 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	330c      	adds	r3, #12
 80093f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009400:	e853 3f00 	ldrex	r3, [r3]
 8009404:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009408:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800940c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009410:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	330c      	adds	r3, #12
 800941a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800941e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009422:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009426:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800942a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800942e:	e841 2300 	strex	r3, r2, [r1]
 8009432:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009436:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1d9      	bne.n	80093f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	3314      	adds	r3, #20
 8009444:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009446:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009448:	e853 3f00 	ldrex	r3, [r3]
 800944c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800944e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009450:	f023 0301 	bic.w	r3, r3, #1
 8009454:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3314      	adds	r3, #20
 800945e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009462:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009466:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009468:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800946a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800946e:	e841 2300 	strex	r3, r2, [r1]
 8009472:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009474:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1e1      	bne.n	800943e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	3314      	adds	r3, #20
 8009480:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009482:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009484:	e853 3f00 	ldrex	r3, [r3]
 8009488:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800948a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800948c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009490:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	3314      	adds	r3, #20
 800949a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800949e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094a6:	e841 2300 	strex	r3, r2, [r1]
 80094aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80094ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d1e3      	bne.n	800947a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	330c      	adds	r3, #12
 80094c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094ca:	e853 3f00 	ldrex	r3, [r3]
 80094ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094d2:	f023 0310 	bic.w	r3, r3, #16
 80094d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	330c      	adds	r3, #12
 80094e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80094e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80094e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094ec:	e841 2300 	strex	r3, r2, [r1]
 80094f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d1e3      	bne.n	80094c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094fc:	4618      	mov	r0, r3
 80094fe:	f7fb f841 	bl	8004584 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2202      	movs	r2, #2
 8009506:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009510:	b29b      	uxth	r3, r3
 8009512:	1ad3      	subs	r3, r2, r3
 8009514:	b29b      	uxth	r3, r3
 8009516:	4619      	mov	r1, r3
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f000 f8e3 	bl	80096e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800951e:	e0b3      	b.n	8009688 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009524:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009528:	429a      	cmp	r2, r3
 800952a:	f040 80ad 	bne.w	8009688 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009538:	f040 80a6 	bne.w	8009688 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2202      	movs	r2, #2
 8009540:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009546:	4619      	mov	r1, r3
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 f8cb 	bl	80096e4 <HAL_UARTEx_RxEventCallback>
      return;
 800954e:	e09b      	b.n	8009688 <HAL_UART_IRQHandler+0x548>
 8009550:	08009b5b 	.word	0x08009b5b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800955c:	b29b      	uxth	r3, r3
 800955e:	1ad3      	subs	r3, r2, r3
 8009560:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009568:	b29b      	uxth	r3, r3
 800956a:	2b00      	cmp	r3, #0
 800956c:	f000 808e 	beq.w	800968c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009570:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 8089 	beq.w	800968c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	330c      	adds	r3, #12
 8009580:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009584:	e853 3f00 	ldrex	r3, [r3]
 8009588:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800958a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800958c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009590:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	330c      	adds	r3, #12
 800959a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800959e:	647a      	str	r2, [r7, #68]	@ 0x44
 80095a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e3      	bne.n	800957a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3314      	adds	r3, #20
 80095b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095bc:	e853 3f00 	ldrex	r3, [r3]
 80095c0:	623b      	str	r3, [r7, #32]
   return(result);
 80095c2:	6a3b      	ldr	r3, [r7, #32]
 80095c4:	f023 0301 	bic.w	r3, r3, #1
 80095c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	3314      	adds	r3, #20
 80095d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80095d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80095d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e3      	bne.n	80095b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2220      	movs	r2, #32
 80095ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	330c      	adds	r3, #12
 80095fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	60fb      	str	r3, [r7, #12]
   return(result);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f023 0310 	bic.w	r3, r3, #16
 800960e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800961c:	61fa      	str	r2, [r7, #28]
 800961e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	69b9      	ldr	r1, [r7, #24]
 8009622:	69fa      	ldr	r2, [r7, #28]
 8009624:	e841 2300 	strex	r3, r2, [r1]
 8009628:	617b      	str	r3, [r7, #20]
   return(result);
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1e3      	bne.n	80095f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2202      	movs	r2, #2
 8009634:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009636:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 f851 	bl	80096e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009642:	e023      	b.n	800968c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964c:	2b00      	cmp	r3, #0
 800964e:	d009      	beq.n	8009664 <HAL_UART_IRQHandler+0x524>
 8009650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009658:	2b00      	cmp	r3, #0
 800965a:	d003      	beq.n	8009664 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 fa8d 	bl	8009b7c <UART_Transmit_IT>
    return;
 8009662:	e014      	b.n	800968e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800966c:	2b00      	cmp	r3, #0
 800966e:	d00e      	beq.n	800968e <HAL_UART_IRQHandler+0x54e>
 8009670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009678:	2b00      	cmp	r3, #0
 800967a:	d008      	beq.n	800968e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 facd 	bl	8009c1c <UART_EndTransmit_IT>
    return;
 8009682:	e004      	b.n	800968e <HAL_UART_IRQHandler+0x54e>
    return;
 8009684:	bf00      	nop
 8009686:	e002      	b.n	800968e <HAL_UART_IRQHandler+0x54e>
      return;
 8009688:	bf00      	nop
 800968a:	e000      	b.n	800968e <HAL_UART_IRQHandler+0x54e>
      return;
 800968c:	bf00      	nop
  }
}
 800968e:	37e8      	adds	r7, #232	@ 0xe8
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800969c:	bf00      	nop
 800969e:	370c      	adds	r7, #12
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr

080096a8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80096b0:	bf00      	nop
 80096b2:	370c      	adds	r7, #12
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80096c4:	bf00      	nop
 80096c6:	370c      	adds	r7, #12
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b083      	sub	sp, #12
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	460b      	mov	r3, r1
 80096ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096f0:	bf00      	nop
 80096f2:	370c      	adds	r7, #12
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b09c      	sub	sp, #112	@ 0x70
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009708:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009714:	2b00      	cmp	r3, #0
 8009716:	d172      	bne.n	80097fe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800971a:	2200      	movs	r2, #0
 800971c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800971e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	330c      	adds	r3, #12
 8009724:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009728:	e853 3f00 	ldrex	r3, [r3]
 800972c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800972e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009734:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009736:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	330c      	adds	r3, #12
 800973c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800973e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009740:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009742:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009744:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009746:	e841 2300 	strex	r3, r2, [r1]
 800974a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800974c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1e5      	bne.n	800971e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009752:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	3314      	adds	r3, #20
 8009758:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975c:	e853 3f00 	ldrex	r3, [r3]
 8009760:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009764:	f023 0301 	bic.w	r3, r3, #1
 8009768:	667b      	str	r3, [r7, #100]	@ 0x64
 800976a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	3314      	adds	r3, #20
 8009770:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009772:	647a      	str	r2, [r7, #68]	@ 0x44
 8009774:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009776:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009778:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800977a:	e841 2300 	strex	r3, r2, [r1]
 800977e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1e5      	bne.n	8009752 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	3314      	adds	r3, #20
 800978c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009790:	e853 3f00 	ldrex	r3, [r3]
 8009794:	623b      	str	r3, [r7, #32]
   return(result);
 8009796:	6a3b      	ldr	r3, [r7, #32]
 8009798:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800979c:	663b      	str	r3, [r7, #96]	@ 0x60
 800979e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	3314      	adds	r3, #20
 80097a4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80097a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80097a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097ae:	e841 2300 	strex	r3, r2, [r1]
 80097b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80097b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1e5      	bne.n	8009786 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80097ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097bc:	2220      	movs	r2, #32
 80097be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d119      	bne.n	80097fe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	330c      	adds	r3, #12
 80097d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	e853 3f00 	ldrex	r3, [r3]
 80097d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f023 0310 	bic.w	r3, r3, #16
 80097e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80097e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	330c      	adds	r3, #12
 80097e8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80097ea:	61fa      	str	r2, [r7, #28]
 80097ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ee:	69b9      	ldr	r1, [r7, #24]
 80097f0:	69fa      	ldr	r2, [r7, #28]
 80097f2:	e841 2300 	strex	r3, r2, [r1]
 80097f6:	617b      	str	r3, [r7, #20]
   return(result);
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1e5      	bne.n	80097ca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009800:	2200      	movs	r2, #0
 8009802:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009808:	2b01      	cmp	r3, #1
 800980a:	d106      	bne.n	800981a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800980c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800980e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009810:	4619      	mov	r1, r3
 8009812:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009814:	f7ff ff66 	bl	80096e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009818:	e002      	b.n	8009820 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800981a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800981c:	f7ff ff44 	bl	80096a8 <HAL_UART_RxCpltCallback>
}
 8009820:	bf00      	nop
 8009822:	3770      	adds	r7, #112	@ 0x70
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009834:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2201      	movs	r2, #1
 800983a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009840:	2b01      	cmp	r3, #1
 8009842:	d108      	bne.n	8009856 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009848:	085b      	lsrs	r3, r3, #1
 800984a:	b29b      	uxth	r3, r3
 800984c:	4619      	mov	r1, r3
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f7ff ff48 	bl	80096e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009854:	e002      	b.n	800985c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f7ff ff30 	bl	80096bc <HAL_UART_RxHalfCpltCallback>
}
 800985c:	bf00      	nop
 800985e:	3710      	adds	r7, #16
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800986c:	2300      	movs	r3, #0
 800986e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009874:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009880:	2b80      	cmp	r3, #128	@ 0x80
 8009882:	bf0c      	ite	eq
 8009884:	2301      	moveq	r3, #1
 8009886:	2300      	movne	r3, #0
 8009888:	b2db      	uxtb	r3, r3
 800988a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009892:	b2db      	uxtb	r3, r3
 8009894:	2b21      	cmp	r3, #33	@ 0x21
 8009896:	d108      	bne.n	80098aa <UART_DMAError+0x46>
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d005      	beq.n	80098aa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	2200      	movs	r2, #0
 80098a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80098a4:	68b8      	ldr	r0, [r7, #8]
 80098a6:	f000 f8cd 	bl	8009a44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	695b      	ldr	r3, [r3, #20]
 80098b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098b4:	2b40      	cmp	r3, #64	@ 0x40
 80098b6:	bf0c      	ite	eq
 80098b8:	2301      	moveq	r3, #1
 80098ba:	2300      	movne	r3, #0
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	2b22      	cmp	r3, #34	@ 0x22
 80098ca:	d108      	bne.n	80098de <UART_DMAError+0x7a>
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d005      	beq.n	80098de <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	2200      	movs	r2, #0
 80098d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80098d8:	68b8      	ldr	r0, [r7, #8]
 80098da:	f000 f8db 	bl	8009a94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e2:	f043 0210 	orr.w	r2, r3, #16
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098ea:	68b8      	ldr	r0, [r7, #8]
 80098ec:	f7ff fef0 	bl	80096d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098f0:	bf00      	nop
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b098      	sub	sp, #96	@ 0x60
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	4613      	mov	r3, r2
 8009904:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009906:	68ba      	ldr	r2, [r7, #8]
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	88fa      	ldrh	r2, [r7, #6]
 8009910:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2222      	movs	r2, #34	@ 0x22
 800991c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009924:	4a44      	ldr	r2, [pc, #272]	@ (8009a38 <UART_Start_Receive_DMA+0x140>)
 8009926:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800992c:	4a43      	ldr	r2, [pc, #268]	@ (8009a3c <UART_Start_Receive_DMA+0x144>)
 800992e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009934:	4a42      	ldr	r2, [pc, #264]	@ (8009a40 <UART_Start_Receive_DMA+0x148>)
 8009936:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800993c:	2200      	movs	r2, #0
 800993e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009940:	f107 0308 	add.w	r3, r7, #8
 8009944:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	3304      	adds	r3, #4
 8009950:	4619      	mov	r1, r3
 8009952:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	88fb      	ldrh	r3, [r7, #6]
 8009958:	f7fa fdbc 	bl	80044d4 <HAL_DMA_Start_IT>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d008      	beq.n	8009974 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2210      	movs	r2, #16
 8009966:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2220      	movs	r2, #32
 800996c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e05d      	b.n	8009a30 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009974:	2300      	movs	r3, #0
 8009976:	613b      	str	r3, [r7, #16]
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	613b      	str	r3, [r7, #16]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	613b      	str	r3, [r7, #16]
 8009988:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d019      	beq.n	80099c6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	330c      	adds	r3, #12
 8009998:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800999c:	e853 3f00 	ldrex	r3, [r3]
 80099a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	330c      	adds	r3, #12
 80099b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80099b2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80099b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80099b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099ba:	e841 2300 	strex	r3, r2, [r1]
 80099be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80099c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d1e5      	bne.n	8009992 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3314      	adds	r3, #20
 80099cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d0:	e853 3f00 	ldrex	r3, [r3]
 80099d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d8:	f043 0301 	orr.w	r3, r3, #1
 80099dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3314      	adds	r3, #20
 80099e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80099e6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80099e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099ee:	e841 2300 	strex	r3, r2, [r1]
 80099f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1e5      	bne.n	80099c6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	3314      	adds	r3, #20
 8009a00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	e853 3f00 	ldrex	r3, [r3]
 8009a08:	617b      	str	r3, [r7, #20]
   return(result);
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a10:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	3314      	adds	r3, #20
 8009a18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009a1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8009a1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1e:	6a39      	ldr	r1, [r7, #32]
 8009a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a22:	e841 2300 	strex	r3, r2, [r1]
 8009a26:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d1e5      	bne.n	80099fa <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3760      	adds	r7, #96	@ 0x60
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}
 8009a38:	080096fd 	.word	0x080096fd
 8009a3c:	08009829 	.word	0x08009829
 8009a40:	08009865 	.word	0x08009865

08009a44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009a44:	b480      	push	{r7}
 8009a46:	b089      	sub	sp, #36	@ 0x24
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	330c      	adds	r3, #12
 8009a52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	e853 3f00 	ldrex	r3, [r3]
 8009a5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009a62:	61fb      	str	r3, [r7, #28]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	330c      	adds	r3, #12
 8009a6a:	69fa      	ldr	r2, [r7, #28]
 8009a6c:	61ba      	str	r2, [r7, #24]
 8009a6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a70:	6979      	ldr	r1, [r7, #20]
 8009a72:	69ba      	ldr	r2, [r7, #24]
 8009a74:	e841 2300 	strex	r3, r2, [r1]
 8009a78:	613b      	str	r3, [r7, #16]
   return(result);
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d1e5      	bne.n	8009a4c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2220      	movs	r2, #32
 8009a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009a88:	bf00      	nop
 8009a8a:	3724      	adds	r7, #36	@ 0x24
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr

08009a94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b095      	sub	sp, #84	@ 0x54
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	330c      	adds	r3, #12
 8009aa2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa6:	e853 3f00 	ldrex	r3, [r3]
 8009aaa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	330c      	adds	r3, #12
 8009aba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009abc:	643a      	str	r2, [r7, #64]	@ 0x40
 8009abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ac2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ac4:	e841 2300 	strex	r3, r2, [r1]
 8009ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d1e5      	bne.n	8009a9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	3314      	adds	r3, #20
 8009ad6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
 8009ada:	e853 3f00 	ldrex	r3, [r3]
 8009ade:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	f023 0301 	bic.w	r3, r3, #1
 8009ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	3314      	adds	r3, #20
 8009aee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009af0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009af2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009af6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009af8:	e841 2300 	strex	r3, r2, [r1]
 8009afc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1e5      	bne.n	8009ad0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d119      	bne.n	8009b40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	330c      	adds	r3, #12
 8009b12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	e853 3f00 	ldrex	r3, [r3]
 8009b1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	f023 0310 	bic.w	r3, r3, #16
 8009b22:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	330c      	adds	r3, #12
 8009b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b2c:	61ba      	str	r2, [r7, #24]
 8009b2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b30:	6979      	ldr	r1, [r7, #20]
 8009b32:	69ba      	ldr	r2, [r7, #24]
 8009b34:	e841 2300 	strex	r3, r2, [r1]
 8009b38:	613b      	str	r3, [r7, #16]
   return(result);
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d1e5      	bne.n	8009b0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2220      	movs	r2, #32
 8009b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009b4e:	bf00      	nop
 8009b50:	3754      	adds	r7, #84	@ 0x54
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr

08009b5a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b084      	sub	sp, #16
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f7ff fdae 	bl	80096d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b74:	bf00      	nop
 8009b76:	3710      	adds	r7, #16
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}

08009b7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	2b21      	cmp	r3, #33	@ 0x21
 8009b8e:	d13e      	bne.n	8009c0e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b98:	d114      	bne.n	8009bc4 <UART_Transmit_IT+0x48>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	691b      	ldr	r3, [r3, #16]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d110      	bne.n	8009bc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6a1b      	ldr	r3, [r3, #32]
 8009ba6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	881b      	ldrh	r3, [r3, #0]
 8009bac:	461a      	mov	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009bb6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6a1b      	ldr	r3, [r3, #32]
 8009bbc:	1c9a      	adds	r2, r3, #2
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	621a      	str	r2, [r3, #32]
 8009bc2:	e008      	b.n	8009bd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6a1b      	ldr	r3, [r3, #32]
 8009bc8:	1c59      	adds	r1, r3, #1
 8009bca:	687a      	ldr	r2, [r7, #4]
 8009bcc:	6211      	str	r1, [r2, #32]
 8009bce:	781a      	ldrb	r2, [r3, #0]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009bda:	b29b      	uxth	r3, r3
 8009bdc:	3b01      	subs	r3, #1
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	687a      	ldr	r2, [r7, #4]
 8009be2:	4619      	mov	r1, r3
 8009be4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d10f      	bne.n	8009c0a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	68da      	ldr	r2, [r3, #12]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009bf8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68da      	ldr	r2, [r3, #12]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	e000      	b.n	8009c10 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009c0e:	2302      	movs	r3, #2
  }
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3714      	adds	r7, #20
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68da      	ldr	r2, [r3, #12]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2220      	movs	r2, #32
 8009c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f7ff fd29 	bl	8009694 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3708      	adds	r7, #8
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b08c      	sub	sp, #48	@ 0x30
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009c54:	2300      	movs	r3, #0
 8009c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c62:	b2db      	uxtb	r3, r3
 8009c64:	2b22      	cmp	r3, #34	@ 0x22
 8009c66:	f040 80aa 	bne.w	8009dbe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c72:	d115      	bne.n	8009ca0 <UART_Receive_IT+0x54>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	691b      	ldr	r3, [r3, #16]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d111      	bne.n	8009ca0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c80:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c92:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c98:	1c9a      	adds	r2, r3, #2
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c9e:	e024      	b.n	8009cea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	689b      	ldr	r3, [r3, #8]
 8009caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cae:	d007      	beq.n	8009cc0 <UART_Receive_IT+0x74>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10a      	bne.n	8009cce <UART_Receive_IT+0x82>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d106      	bne.n	8009cce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	b2da      	uxtb	r2, r3
 8009cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cca:	701a      	strb	r2, [r3, #0]
 8009ccc:	e008      	b.n	8009ce0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cda:	b2da      	uxtb	r2, r3
 8009cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cde:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce4:	1c5a      	adds	r2, r3, #1
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	3b01      	subs	r3, #1
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d15d      	bne.n	8009dba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	68da      	ldr	r2, [r3, #12]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f022 0220 	bic.w	r2, r2, #32
 8009d0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68da      	ldr	r2, [r3, #12]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	695a      	ldr	r2, [r3, #20]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f022 0201 	bic.w	r2, r2, #1
 8009d2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2220      	movs	r2, #32
 8009d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d135      	bne.n	8009db0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	330c      	adds	r3, #12
 8009d50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	e853 3f00 	ldrex	r3, [r3]
 8009d58:	613b      	str	r3, [r7, #16]
   return(result);
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	f023 0310 	bic.w	r3, r3, #16
 8009d60:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	330c      	adds	r3, #12
 8009d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d6a:	623a      	str	r2, [r7, #32]
 8009d6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d6e:	69f9      	ldr	r1, [r7, #28]
 8009d70:	6a3a      	ldr	r2, [r7, #32]
 8009d72:	e841 2300 	strex	r3, r2, [r1]
 8009d76:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d78:	69bb      	ldr	r3, [r7, #24]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d1e5      	bne.n	8009d4a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f003 0310 	and.w	r3, r3, #16
 8009d88:	2b10      	cmp	r3, #16
 8009d8a:	d10a      	bne.n	8009da2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	60fb      	str	r3, [r7, #12]
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	60fb      	str	r3, [r7, #12]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	60fb      	str	r3, [r7, #12]
 8009da0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7ff fc9b 	bl	80096e4 <HAL_UARTEx_RxEventCallback>
 8009dae:	e002      	b.n	8009db6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f7ff fc79 	bl	80096a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009db6:	2300      	movs	r3, #0
 8009db8:	e002      	b.n	8009dc0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	e000      	b.n	8009dc0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009dbe:	2302      	movs	r3, #2
  }
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	3730      	adds	r7, #48	@ 0x30
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009dcc:	b0c0      	sub	sp, #256	@ 0x100
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de4:	68d9      	ldr	r1, [r3, #12]
 8009de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	ea40 0301 	orr.w	r3, r0, r1
 8009df0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df6:	689a      	ldr	r2, [r3, #8]
 8009df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dfc:	691b      	ldr	r3, [r3, #16]
 8009dfe:	431a      	orrs	r2, r3
 8009e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e04:	695b      	ldr	r3, [r3, #20]
 8009e06:	431a      	orrs	r2, r3
 8009e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e0c:	69db      	ldr	r3, [r3, #28]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	68db      	ldr	r3, [r3, #12]
 8009e1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009e20:	f021 010c 	bic.w	r1, r1, #12
 8009e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009e2e:	430b      	orrs	r3, r1
 8009e30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	695b      	ldr	r3, [r3, #20]
 8009e3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e42:	6999      	ldr	r1, [r3, #24]
 8009e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	ea40 0301 	orr.w	r3, r0, r1
 8009e4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	4b8f      	ldr	r3, [pc, #572]	@ (800a094 <UART_SetConfig+0x2cc>)
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d005      	beq.n	8009e68 <UART_SetConfig+0xa0>
 8009e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	4b8d      	ldr	r3, [pc, #564]	@ (800a098 <UART_SetConfig+0x2d0>)
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d104      	bne.n	8009e72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e68:	f7fc ff14 	bl	8006c94 <HAL_RCC_GetPCLK2Freq>
 8009e6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009e70:	e003      	b.n	8009e7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e72:	f7fc fefb 	bl	8006c6c <HAL_RCC_GetPCLK1Freq>
 8009e76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e7e:	69db      	ldr	r3, [r3, #28]
 8009e80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e84:	f040 810c 	bne.w	800a0a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009e92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009e96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009e9a:	4622      	mov	r2, r4
 8009e9c:	462b      	mov	r3, r5
 8009e9e:	1891      	adds	r1, r2, r2
 8009ea0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009ea2:	415b      	adcs	r3, r3
 8009ea4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ea6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009eaa:	4621      	mov	r1, r4
 8009eac:	eb12 0801 	adds.w	r8, r2, r1
 8009eb0:	4629      	mov	r1, r5
 8009eb2:	eb43 0901 	adc.w	r9, r3, r1
 8009eb6:	f04f 0200 	mov.w	r2, #0
 8009eba:	f04f 0300 	mov.w	r3, #0
 8009ebe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009ec2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009ec6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009eca:	4690      	mov	r8, r2
 8009ecc:	4699      	mov	r9, r3
 8009ece:	4623      	mov	r3, r4
 8009ed0:	eb18 0303 	adds.w	r3, r8, r3
 8009ed4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009ed8:	462b      	mov	r3, r5
 8009eda:	eb49 0303 	adc.w	r3, r9, r3
 8009ede:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009eee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009ef2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	18db      	adds	r3, r3, r3
 8009efa:	653b      	str	r3, [r7, #80]	@ 0x50
 8009efc:	4613      	mov	r3, r2
 8009efe:	eb42 0303 	adc.w	r3, r2, r3
 8009f02:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009f08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009f0c:	f7f6 fe9c 	bl	8000c48 <__aeabi_uldivmod>
 8009f10:	4602      	mov	r2, r0
 8009f12:	460b      	mov	r3, r1
 8009f14:	4b61      	ldr	r3, [pc, #388]	@ (800a09c <UART_SetConfig+0x2d4>)
 8009f16:	fba3 2302 	umull	r2, r3, r3, r2
 8009f1a:	095b      	lsrs	r3, r3, #5
 8009f1c:	011c      	lsls	r4, r3, #4
 8009f1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f22:	2200      	movs	r2, #0
 8009f24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f28:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009f2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009f30:	4642      	mov	r2, r8
 8009f32:	464b      	mov	r3, r9
 8009f34:	1891      	adds	r1, r2, r2
 8009f36:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009f38:	415b      	adcs	r3, r3
 8009f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009f40:	4641      	mov	r1, r8
 8009f42:	eb12 0a01 	adds.w	sl, r2, r1
 8009f46:	4649      	mov	r1, r9
 8009f48:	eb43 0b01 	adc.w	fp, r3, r1
 8009f4c:	f04f 0200 	mov.w	r2, #0
 8009f50:	f04f 0300 	mov.w	r3, #0
 8009f54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009f58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009f5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f60:	4692      	mov	sl, r2
 8009f62:	469b      	mov	fp, r3
 8009f64:	4643      	mov	r3, r8
 8009f66:	eb1a 0303 	adds.w	r3, sl, r3
 8009f6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f6e:	464b      	mov	r3, r9
 8009f70:	eb4b 0303 	adc.w	r3, fp, r3
 8009f74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f84:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009f88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	18db      	adds	r3, r3, r3
 8009f90:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f92:	4613      	mov	r3, r2
 8009f94:	eb42 0303 	adc.w	r3, r2, r3
 8009f98:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009f9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009fa2:	f7f6 fe51 	bl	8000c48 <__aeabi_uldivmod>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	460b      	mov	r3, r1
 8009faa:	4611      	mov	r1, r2
 8009fac:	4b3b      	ldr	r3, [pc, #236]	@ (800a09c <UART_SetConfig+0x2d4>)
 8009fae:	fba3 2301 	umull	r2, r3, r3, r1
 8009fb2:	095b      	lsrs	r3, r3, #5
 8009fb4:	2264      	movs	r2, #100	@ 0x64
 8009fb6:	fb02 f303 	mul.w	r3, r2, r3
 8009fba:	1acb      	subs	r3, r1, r3
 8009fbc:	00db      	lsls	r3, r3, #3
 8009fbe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009fc2:	4b36      	ldr	r3, [pc, #216]	@ (800a09c <UART_SetConfig+0x2d4>)
 8009fc4:	fba3 2302 	umull	r2, r3, r3, r2
 8009fc8:	095b      	lsrs	r3, r3, #5
 8009fca:	005b      	lsls	r3, r3, #1
 8009fcc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009fd0:	441c      	add	r4, r3
 8009fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fdc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009fe0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009fe4:	4642      	mov	r2, r8
 8009fe6:	464b      	mov	r3, r9
 8009fe8:	1891      	adds	r1, r2, r2
 8009fea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009fec:	415b      	adcs	r3, r3
 8009fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ff0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009ff4:	4641      	mov	r1, r8
 8009ff6:	1851      	adds	r1, r2, r1
 8009ff8:	6339      	str	r1, [r7, #48]	@ 0x30
 8009ffa:	4649      	mov	r1, r9
 8009ffc:	414b      	adcs	r3, r1
 8009ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a000:	f04f 0200 	mov.w	r2, #0
 800a004:	f04f 0300 	mov.w	r3, #0
 800a008:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a00c:	4659      	mov	r1, fp
 800a00e:	00cb      	lsls	r3, r1, #3
 800a010:	4651      	mov	r1, sl
 800a012:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a016:	4651      	mov	r1, sl
 800a018:	00ca      	lsls	r2, r1, #3
 800a01a:	4610      	mov	r0, r2
 800a01c:	4619      	mov	r1, r3
 800a01e:	4603      	mov	r3, r0
 800a020:	4642      	mov	r2, r8
 800a022:	189b      	adds	r3, r3, r2
 800a024:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a028:	464b      	mov	r3, r9
 800a02a:	460a      	mov	r2, r1
 800a02c:	eb42 0303 	adc.w	r3, r2, r3
 800a030:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a040:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a044:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a048:	460b      	mov	r3, r1
 800a04a:	18db      	adds	r3, r3, r3
 800a04c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a04e:	4613      	mov	r3, r2
 800a050:	eb42 0303 	adc.w	r3, r2, r3
 800a054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a056:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a05a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a05e:	f7f6 fdf3 	bl	8000c48 <__aeabi_uldivmod>
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	4b0d      	ldr	r3, [pc, #52]	@ (800a09c <UART_SetConfig+0x2d4>)
 800a068:	fba3 1302 	umull	r1, r3, r3, r2
 800a06c:	095b      	lsrs	r3, r3, #5
 800a06e:	2164      	movs	r1, #100	@ 0x64
 800a070:	fb01 f303 	mul.w	r3, r1, r3
 800a074:	1ad3      	subs	r3, r2, r3
 800a076:	00db      	lsls	r3, r3, #3
 800a078:	3332      	adds	r3, #50	@ 0x32
 800a07a:	4a08      	ldr	r2, [pc, #32]	@ (800a09c <UART_SetConfig+0x2d4>)
 800a07c:	fba2 2303 	umull	r2, r3, r2, r3
 800a080:	095b      	lsrs	r3, r3, #5
 800a082:	f003 0207 	and.w	r2, r3, #7
 800a086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4422      	add	r2, r4
 800a08e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a090:	e106      	b.n	800a2a0 <UART_SetConfig+0x4d8>
 800a092:	bf00      	nop
 800a094:	40011000 	.word	0x40011000
 800a098:	40011400 	.word	0x40011400
 800a09c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a0a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a0aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a0ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a0b2:	4642      	mov	r2, r8
 800a0b4:	464b      	mov	r3, r9
 800a0b6:	1891      	adds	r1, r2, r2
 800a0b8:	6239      	str	r1, [r7, #32]
 800a0ba:	415b      	adcs	r3, r3
 800a0bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a0c2:	4641      	mov	r1, r8
 800a0c4:	1854      	adds	r4, r2, r1
 800a0c6:	4649      	mov	r1, r9
 800a0c8:	eb43 0501 	adc.w	r5, r3, r1
 800a0cc:	f04f 0200 	mov.w	r2, #0
 800a0d0:	f04f 0300 	mov.w	r3, #0
 800a0d4:	00eb      	lsls	r3, r5, #3
 800a0d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a0da:	00e2      	lsls	r2, r4, #3
 800a0dc:	4614      	mov	r4, r2
 800a0de:	461d      	mov	r5, r3
 800a0e0:	4643      	mov	r3, r8
 800a0e2:	18e3      	adds	r3, r4, r3
 800a0e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0e8:	464b      	mov	r3, r9
 800a0ea:	eb45 0303 	adc.w	r3, r5, r3
 800a0ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a0f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a0fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a102:	f04f 0200 	mov.w	r2, #0
 800a106:	f04f 0300 	mov.w	r3, #0
 800a10a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a10e:	4629      	mov	r1, r5
 800a110:	008b      	lsls	r3, r1, #2
 800a112:	4621      	mov	r1, r4
 800a114:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a118:	4621      	mov	r1, r4
 800a11a:	008a      	lsls	r2, r1, #2
 800a11c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a120:	f7f6 fd92 	bl	8000c48 <__aeabi_uldivmod>
 800a124:	4602      	mov	r2, r0
 800a126:	460b      	mov	r3, r1
 800a128:	4b60      	ldr	r3, [pc, #384]	@ (800a2ac <UART_SetConfig+0x4e4>)
 800a12a:	fba3 2302 	umull	r2, r3, r3, r2
 800a12e:	095b      	lsrs	r3, r3, #5
 800a130:	011c      	lsls	r4, r3, #4
 800a132:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a136:	2200      	movs	r2, #0
 800a138:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a13c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a140:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a144:	4642      	mov	r2, r8
 800a146:	464b      	mov	r3, r9
 800a148:	1891      	adds	r1, r2, r2
 800a14a:	61b9      	str	r1, [r7, #24]
 800a14c:	415b      	adcs	r3, r3
 800a14e:	61fb      	str	r3, [r7, #28]
 800a150:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a154:	4641      	mov	r1, r8
 800a156:	1851      	adds	r1, r2, r1
 800a158:	6139      	str	r1, [r7, #16]
 800a15a:	4649      	mov	r1, r9
 800a15c:	414b      	adcs	r3, r1
 800a15e:	617b      	str	r3, [r7, #20]
 800a160:	f04f 0200 	mov.w	r2, #0
 800a164:	f04f 0300 	mov.w	r3, #0
 800a168:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a16c:	4659      	mov	r1, fp
 800a16e:	00cb      	lsls	r3, r1, #3
 800a170:	4651      	mov	r1, sl
 800a172:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a176:	4651      	mov	r1, sl
 800a178:	00ca      	lsls	r2, r1, #3
 800a17a:	4610      	mov	r0, r2
 800a17c:	4619      	mov	r1, r3
 800a17e:	4603      	mov	r3, r0
 800a180:	4642      	mov	r2, r8
 800a182:	189b      	adds	r3, r3, r2
 800a184:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a188:	464b      	mov	r3, r9
 800a18a:	460a      	mov	r2, r1
 800a18c:	eb42 0303 	adc.w	r3, r2, r3
 800a190:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a19e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a1a0:	f04f 0200 	mov.w	r2, #0
 800a1a4:	f04f 0300 	mov.w	r3, #0
 800a1a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a1ac:	4649      	mov	r1, r9
 800a1ae:	008b      	lsls	r3, r1, #2
 800a1b0:	4641      	mov	r1, r8
 800a1b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a1b6:	4641      	mov	r1, r8
 800a1b8:	008a      	lsls	r2, r1, #2
 800a1ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a1be:	f7f6 fd43 	bl	8000c48 <__aeabi_uldivmod>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	4611      	mov	r1, r2
 800a1c8:	4b38      	ldr	r3, [pc, #224]	@ (800a2ac <UART_SetConfig+0x4e4>)
 800a1ca:	fba3 2301 	umull	r2, r3, r3, r1
 800a1ce:	095b      	lsrs	r3, r3, #5
 800a1d0:	2264      	movs	r2, #100	@ 0x64
 800a1d2:	fb02 f303 	mul.w	r3, r2, r3
 800a1d6:	1acb      	subs	r3, r1, r3
 800a1d8:	011b      	lsls	r3, r3, #4
 800a1da:	3332      	adds	r3, #50	@ 0x32
 800a1dc:	4a33      	ldr	r2, [pc, #204]	@ (800a2ac <UART_SetConfig+0x4e4>)
 800a1de:	fba2 2303 	umull	r2, r3, r2, r3
 800a1e2:	095b      	lsrs	r3, r3, #5
 800a1e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1e8:	441c      	add	r4, r3
 800a1ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1f2:	677a      	str	r2, [r7, #116]	@ 0x74
 800a1f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a1f8:	4642      	mov	r2, r8
 800a1fa:	464b      	mov	r3, r9
 800a1fc:	1891      	adds	r1, r2, r2
 800a1fe:	60b9      	str	r1, [r7, #8]
 800a200:	415b      	adcs	r3, r3
 800a202:	60fb      	str	r3, [r7, #12]
 800a204:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a208:	4641      	mov	r1, r8
 800a20a:	1851      	adds	r1, r2, r1
 800a20c:	6039      	str	r1, [r7, #0]
 800a20e:	4649      	mov	r1, r9
 800a210:	414b      	adcs	r3, r1
 800a212:	607b      	str	r3, [r7, #4]
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	f04f 0300 	mov.w	r3, #0
 800a21c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a220:	4659      	mov	r1, fp
 800a222:	00cb      	lsls	r3, r1, #3
 800a224:	4651      	mov	r1, sl
 800a226:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a22a:	4651      	mov	r1, sl
 800a22c:	00ca      	lsls	r2, r1, #3
 800a22e:	4610      	mov	r0, r2
 800a230:	4619      	mov	r1, r3
 800a232:	4603      	mov	r3, r0
 800a234:	4642      	mov	r2, r8
 800a236:	189b      	adds	r3, r3, r2
 800a238:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a23a:	464b      	mov	r3, r9
 800a23c:	460a      	mov	r2, r1
 800a23e:	eb42 0303 	adc.w	r3, r2, r3
 800a242:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	2200      	movs	r2, #0
 800a24c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a24e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a250:	f04f 0200 	mov.w	r2, #0
 800a254:	f04f 0300 	mov.w	r3, #0
 800a258:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a25c:	4649      	mov	r1, r9
 800a25e:	008b      	lsls	r3, r1, #2
 800a260:	4641      	mov	r1, r8
 800a262:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a266:	4641      	mov	r1, r8
 800a268:	008a      	lsls	r2, r1, #2
 800a26a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a26e:	f7f6 fceb 	bl	8000c48 <__aeabi_uldivmod>
 800a272:	4602      	mov	r2, r0
 800a274:	460b      	mov	r3, r1
 800a276:	4b0d      	ldr	r3, [pc, #52]	@ (800a2ac <UART_SetConfig+0x4e4>)
 800a278:	fba3 1302 	umull	r1, r3, r3, r2
 800a27c:	095b      	lsrs	r3, r3, #5
 800a27e:	2164      	movs	r1, #100	@ 0x64
 800a280:	fb01 f303 	mul.w	r3, r1, r3
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	011b      	lsls	r3, r3, #4
 800a288:	3332      	adds	r3, #50	@ 0x32
 800a28a:	4a08      	ldr	r2, [pc, #32]	@ (800a2ac <UART_SetConfig+0x4e4>)
 800a28c:	fba2 2303 	umull	r2, r3, r2, r3
 800a290:	095b      	lsrs	r3, r3, #5
 800a292:	f003 020f 	and.w	r2, r3, #15
 800a296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4422      	add	r2, r4
 800a29e:	609a      	str	r2, [r3, #8]
}
 800a2a0:	bf00      	nop
 800a2a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a2ac:	51eb851f 	.word	0x51eb851f

0800a2b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2b0:	b084      	sub	sp, #16
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b084      	sub	sp, #16
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
 800a2ba:	f107 001c 	add.w	r0, r7, #28
 800a2be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a2c2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	d123      	bne.n	800a312 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	68db      	ldr	r3, [r3, #12]
 800a2da:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a2de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a2f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d105      	bne.n	800a306 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f001 fae8 	bl	800b8dc <USB_CoreReset>
 800a30c:	4603      	mov	r3, r0
 800a30e:	73fb      	strb	r3, [r7, #15]
 800a310:	e01b      	b.n	800a34a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	68db      	ldr	r3, [r3, #12]
 800a316:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f001 fadc 	bl	800b8dc <USB_CoreReset>
 800a324:	4603      	mov	r3, r0
 800a326:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a328:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d106      	bne.n	800a33e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a334:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a33c:	e005      	b.n	800a34a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a342:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a34a:	7fbb      	ldrb	r3, [r7, #30]
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d10b      	bne.n	800a368 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	f043 0206 	orr.w	r2, r3, #6
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	f043 0220 	orr.w	r2, r3, #32
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a374:	b004      	add	sp, #16
 800a376:	4770      	bx	lr

0800a378 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a378:	b480      	push	{r7}
 800a37a:	b087      	sub	sp, #28
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	4613      	mov	r3, r2
 800a384:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a386:	79fb      	ldrb	r3, [r7, #7]
 800a388:	2b02      	cmp	r3, #2
 800a38a:	d165      	bne.n	800a458 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	4a41      	ldr	r2, [pc, #260]	@ (800a494 <USB_SetTurnaroundTime+0x11c>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d906      	bls.n	800a3a2 <USB_SetTurnaroundTime+0x2a>
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	4a40      	ldr	r2, [pc, #256]	@ (800a498 <USB_SetTurnaroundTime+0x120>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d202      	bcs.n	800a3a2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a39c:	230f      	movs	r3, #15
 800a39e:	617b      	str	r3, [r7, #20]
 800a3a0:	e062      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	4a3c      	ldr	r2, [pc, #240]	@ (800a498 <USB_SetTurnaroundTime+0x120>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d306      	bcc.n	800a3b8 <USB_SetTurnaroundTime+0x40>
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	4a3b      	ldr	r2, [pc, #236]	@ (800a49c <USB_SetTurnaroundTime+0x124>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d202      	bcs.n	800a3b8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a3b2:	230e      	movs	r3, #14
 800a3b4:	617b      	str	r3, [r7, #20]
 800a3b6:	e057      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	4a38      	ldr	r2, [pc, #224]	@ (800a49c <USB_SetTurnaroundTime+0x124>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d306      	bcc.n	800a3ce <USB_SetTurnaroundTime+0x56>
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	4a37      	ldr	r2, [pc, #220]	@ (800a4a0 <USB_SetTurnaroundTime+0x128>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d202      	bcs.n	800a3ce <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a3c8:	230d      	movs	r3, #13
 800a3ca:	617b      	str	r3, [r7, #20]
 800a3cc:	e04c      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	4a33      	ldr	r2, [pc, #204]	@ (800a4a0 <USB_SetTurnaroundTime+0x128>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d306      	bcc.n	800a3e4 <USB_SetTurnaroundTime+0x6c>
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	4a32      	ldr	r2, [pc, #200]	@ (800a4a4 <USB_SetTurnaroundTime+0x12c>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d802      	bhi.n	800a3e4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a3de:	230c      	movs	r3, #12
 800a3e0:	617b      	str	r3, [r7, #20]
 800a3e2:	e041      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	4a2f      	ldr	r2, [pc, #188]	@ (800a4a4 <USB_SetTurnaroundTime+0x12c>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d906      	bls.n	800a3fa <USB_SetTurnaroundTime+0x82>
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	4a2e      	ldr	r2, [pc, #184]	@ (800a4a8 <USB_SetTurnaroundTime+0x130>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d802      	bhi.n	800a3fa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a3f4:	230b      	movs	r3, #11
 800a3f6:	617b      	str	r3, [r7, #20]
 800a3f8:	e036      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	4a2a      	ldr	r2, [pc, #168]	@ (800a4a8 <USB_SetTurnaroundTime+0x130>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d906      	bls.n	800a410 <USB_SetTurnaroundTime+0x98>
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	4a29      	ldr	r2, [pc, #164]	@ (800a4ac <USB_SetTurnaroundTime+0x134>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d802      	bhi.n	800a410 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a40a:	230a      	movs	r3, #10
 800a40c:	617b      	str	r3, [r7, #20]
 800a40e:	e02b      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	4a26      	ldr	r2, [pc, #152]	@ (800a4ac <USB_SetTurnaroundTime+0x134>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d906      	bls.n	800a426 <USB_SetTurnaroundTime+0xae>
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	4a25      	ldr	r2, [pc, #148]	@ (800a4b0 <USB_SetTurnaroundTime+0x138>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d202      	bcs.n	800a426 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a420:	2309      	movs	r3, #9
 800a422:	617b      	str	r3, [r7, #20]
 800a424:	e020      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	4a21      	ldr	r2, [pc, #132]	@ (800a4b0 <USB_SetTurnaroundTime+0x138>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d306      	bcc.n	800a43c <USB_SetTurnaroundTime+0xc4>
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	4a20      	ldr	r2, [pc, #128]	@ (800a4b4 <USB_SetTurnaroundTime+0x13c>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d802      	bhi.n	800a43c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a436:	2308      	movs	r3, #8
 800a438:	617b      	str	r3, [r7, #20]
 800a43a:	e015      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	4a1d      	ldr	r2, [pc, #116]	@ (800a4b4 <USB_SetTurnaroundTime+0x13c>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d906      	bls.n	800a452 <USB_SetTurnaroundTime+0xda>
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	4a1c      	ldr	r2, [pc, #112]	@ (800a4b8 <USB_SetTurnaroundTime+0x140>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d202      	bcs.n	800a452 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a44c:	2307      	movs	r3, #7
 800a44e:	617b      	str	r3, [r7, #20]
 800a450:	e00a      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a452:	2306      	movs	r3, #6
 800a454:	617b      	str	r3, [r7, #20]
 800a456:	e007      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a458:	79fb      	ldrb	r3, [r7, #7]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d102      	bne.n	800a464 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a45e:	2309      	movs	r3, #9
 800a460:	617b      	str	r3, [r7, #20]
 800a462:	e001      	b.n	800a468 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a464:	2309      	movs	r3, #9
 800a466:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	68db      	ldr	r3, [r3, #12]
 800a46c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	68da      	ldr	r2, [r3, #12]
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	029b      	lsls	r3, r3, #10
 800a47c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a480:	431a      	orrs	r2, r3
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	371c      	adds	r7, #28
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr
 800a494:	00d8acbf 	.word	0x00d8acbf
 800a498:	00e4e1c0 	.word	0x00e4e1c0
 800a49c:	00f42400 	.word	0x00f42400
 800a4a0:	01067380 	.word	0x01067380
 800a4a4:	011a499f 	.word	0x011a499f
 800a4a8:	01312cff 	.word	0x01312cff
 800a4ac:	014ca43f 	.word	0x014ca43f
 800a4b0:	016e3600 	.word	0x016e3600
 800a4b4:	01a6ab1f 	.word	0x01a6ab1f
 800a4b8:	01e84800 	.word	0x01e84800

0800a4bc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f043 0201 	orr.w	r2, r3, #1
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	370c      	adds	r7, #12
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr

0800a4de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a4de:	b480      	push	{r7}
 800a4e0:	b083      	sub	sp, #12
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	f023 0201 	bic.w	r2, r3, #1
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a4f2:	2300      	movs	r3, #0
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	460b      	mov	r3, r1
 800a50a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a50c:	2300      	movs	r3, #0
 800a50e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a51c:	78fb      	ldrb	r3, [r7, #3]
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d115      	bne.n	800a54e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	68db      	ldr	r3, [r3, #12]
 800a526:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a52e:	200a      	movs	r0, #10
 800a530:	f7f9 fdec 	bl	800410c <HAL_Delay>
      ms += 10U;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	330a      	adds	r3, #10
 800a538:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f001 f93f 	bl	800b7be <USB_GetMode>
 800a540:	4603      	mov	r3, r0
 800a542:	2b01      	cmp	r3, #1
 800a544:	d01e      	beq.n	800a584 <USB_SetCurrentMode+0x84>
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2bc7      	cmp	r3, #199	@ 0xc7
 800a54a:	d9f0      	bls.n	800a52e <USB_SetCurrentMode+0x2e>
 800a54c:	e01a      	b.n	800a584 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a54e:	78fb      	ldrb	r3, [r7, #3]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d115      	bne.n	800a580 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	68db      	ldr	r3, [r3, #12]
 800a558:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a560:	200a      	movs	r0, #10
 800a562:	f7f9 fdd3 	bl	800410c <HAL_Delay>
      ms += 10U;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	330a      	adds	r3, #10
 800a56a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f001 f926 	bl	800b7be <USB_GetMode>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d005      	beq.n	800a584 <USB_SetCurrentMode+0x84>
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a57c:	d9f0      	bls.n	800a560 <USB_SetCurrentMode+0x60>
 800a57e:	e001      	b.n	800a584 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	e005      	b.n	800a590 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2bc8      	cmp	r3, #200	@ 0xc8
 800a588:	d101      	bne.n	800a58e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a58a:	2301      	movs	r3, #1
 800a58c:	e000      	b.n	800a590 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a58e:	2300      	movs	r3, #0
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a598:	b084      	sub	sp, #16
 800a59a:	b580      	push	{r7, lr}
 800a59c:	b086      	sub	sp, #24
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	6078      	str	r0, [r7, #4]
 800a5a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a5a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	613b      	str	r3, [r7, #16]
 800a5b6:	e009      	b.n	800a5cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	3340      	adds	r3, #64	@ 0x40
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	4413      	add	r3, r2
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	613b      	str	r3, [r7, #16]
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	2b0e      	cmp	r3, #14
 800a5d0:	d9f2      	bls.n	800a5b8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a5d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d11c      	bne.n	800a614 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5e8:	f043 0302 	orr.w	r3, r3, #2
 800a5ec:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5fe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a60a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	639a      	str	r2, [r3, #56]	@ 0x38
 800a612:	e00b      	b.n	800a62c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a618:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a624:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a632:	461a      	mov	r2, r3
 800a634:	2300      	movs	r3, #0
 800a636:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a638:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d10d      	bne.n	800a65c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a644:	2b00      	cmp	r3, #0
 800a646:	d104      	bne.n	800a652 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a648:	2100      	movs	r1, #0
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f000 f968 	bl	800a920 <USB_SetDevSpeed>
 800a650:	e008      	b.n	800a664 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a652:	2101      	movs	r1, #1
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 f963 	bl	800a920 <USB_SetDevSpeed>
 800a65a:	e003      	b.n	800a664 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a65c:	2103      	movs	r1, #3
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 f95e 	bl	800a920 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a664:	2110      	movs	r1, #16
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f8fa 	bl	800a860 <USB_FlushTxFifo>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d001      	beq.n	800a676 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f000 f924 	bl	800a8c4 <USB_FlushRxFifo>
 800a67c:	4603      	mov	r3, r0
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d001      	beq.n	800a686 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a68c:	461a      	mov	r2, r3
 800a68e:	2300      	movs	r3, #0
 800a690:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a698:	461a      	mov	r2, r3
 800a69a:	2300      	movs	r3, #0
 800a69c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	613b      	str	r3, [r7, #16]
 800a6ae:	e043      	b.n	800a738 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	015a      	lsls	r2, r3, #5
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6c6:	d118      	bne.n	800a6fa <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d10a      	bne.n	800a6e4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	015a      	lsls	r2, r3, #5
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a6e0:	6013      	str	r3, [r2, #0]
 800a6e2:	e013      	b.n	800a70c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	015a      	lsls	r2, r3, #5
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	4413      	add	r3, r2
 800a6ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a6f6:	6013      	str	r3, [r2, #0]
 800a6f8:	e008      	b.n	800a70c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	015a      	lsls	r2, r3, #5
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	4413      	add	r3, r2
 800a702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a706:	461a      	mov	r2, r3
 800a708:	2300      	movs	r3, #0
 800a70a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	015a      	lsls	r2, r3, #5
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	4413      	add	r3, r2
 800a714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a718:	461a      	mov	r2, r3
 800a71a:	2300      	movs	r3, #0
 800a71c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	015a      	lsls	r2, r3, #5
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	4413      	add	r3, r2
 800a726:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a72a:	461a      	mov	r2, r3
 800a72c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a730:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	3301      	adds	r3, #1
 800a736:	613b      	str	r3, [r7, #16]
 800a738:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a73c:	461a      	mov	r2, r3
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	4293      	cmp	r3, r2
 800a742:	d3b5      	bcc.n	800a6b0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a744:	2300      	movs	r3, #0
 800a746:	613b      	str	r3, [r7, #16]
 800a748:	e043      	b.n	800a7d2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	015a      	lsls	r2, r3, #5
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	4413      	add	r3, r2
 800a752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a75c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a760:	d118      	bne.n	800a794 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a762:	693b      	ldr	r3, [r7, #16]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d10a      	bne.n	800a77e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	015a      	lsls	r2, r3, #5
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	4413      	add	r3, r2
 800a770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a774:	461a      	mov	r2, r3
 800a776:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a77a:	6013      	str	r3, [r2, #0]
 800a77c:	e013      	b.n	800a7a6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	015a      	lsls	r2, r3, #5
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	4413      	add	r3, r2
 800a786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a78a:	461a      	mov	r2, r3
 800a78c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a790:	6013      	str	r3, [r2, #0]
 800a792:	e008      	b.n	800a7a6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	015a      	lsls	r2, r3, #5
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	4413      	add	r3, r2
 800a79c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	015a      	lsls	r2, r3, #5
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	4413      	add	r3, r2
 800a7ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	015a      	lsls	r2, r3, #5
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	4413      	add	r3, r2
 800a7c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a7ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	613b      	str	r3, [r7, #16]
 800a7d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d3b5      	bcc.n	800a74a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7e4:	691b      	ldr	r3, [r3, #16]
 800a7e6:	68fa      	ldr	r2, [r7, #12]
 800a7e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a7f0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a7fe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a800:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a804:	2b00      	cmp	r3, #0
 800a806:	d105      	bne.n	800a814 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	699b      	ldr	r3, [r3, #24]
 800a80c:	f043 0210 	orr.w	r2, r3, #16
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	699a      	ldr	r2, [r3, #24]
 800a818:	4b10      	ldr	r3, [pc, #64]	@ (800a85c <USB_DevInit+0x2c4>)
 800a81a:	4313      	orrs	r3, r2
 800a81c:	687a      	ldr	r2, [r7, #4]
 800a81e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a820:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a824:	2b00      	cmp	r3, #0
 800a826:	d005      	beq.n	800a834 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	699b      	ldr	r3, [r3, #24]
 800a82c:	f043 0208 	orr.w	r2, r3, #8
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a834:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d107      	bne.n	800a84c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	699b      	ldr	r3, [r3, #24]
 800a840:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a844:	f043 0304 	orr.w	r3, r3, #4
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a84c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3718      	adds	r7, #24
 800a852:	46bd      	mov	sp, r7
 800a854:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a858:	b004      	add	sp, #16
 800a85a:	4770      	bx	lr
 800a85c:	803c3800 	.word	0x803c3800

0800a860 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a860:	b480      	push	{r7}
 800a862:	b085      	sub	sp, #20
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a86a:	2300      	movs	r3, #0
 800a86c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	3301      	adds	r3, #1
 800a872:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a87a:	d901      	bls.n	800a880 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a87c:	2303      	movs	r3, #3
 800a87e:	e01b      	b.n	800a8b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	2b00      	cmp	r3, #0
 800a886:	daf2      	bge.n	800a86e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a888:	2300      	movs	r3, #0
 800a88a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	019b      	lsls	r3, r3, #6
 800a890:	f043 0220 	orr.w	r2, r3, #32
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	3301      	adds	r3, #1
 800a89c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a8a4:	d901      	bls.n	800a8aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a8a6:	2303      	movs	r3, #3
 800a8a8:	e006      	b.n	800a8b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	691b      	ldr	r3, [r3, #16]
 800a8ae:	f003 0320 	and.w	r3, r3, #32
 800a8b2:	2b20      	cmp	r3, #32
 800a8b4:	d0f0      	beq.n	800a898 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a8b6:	2300      	movs	r3, #0
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a8dc:	d901      	bls.n	800a8e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a8de:	2303      	movs	r3, #3
 800a8e0:	e018      	b.n	800a914 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	daf2      	bge.n	800a8d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2210      	movs	r2, #16
 800a8f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a900:	d901      	bls.n	800a906 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a902:	2303      	movs	r3, #3
 800a904:	e006      	b.n	800a914 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	691b      	ldr	r3, [r3, #16]
 800a90a:	f003 0310 	and.w	r3, r3, #16
 800a90e:	2b10      	cmp	r3, #16
 800a910:	d0f0      	beq.n	800a8f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a920:	b480      	push	{r7}
 800a922:	b085      	sub	sp, #20
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	460b      	mov	r3, r1
 800a92a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	78fb      	ldrb	r3, [r7, #3]
 800a93a:	68f9      	ldr	r1, [r7, #12]
 800a93c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a940:	4313      	orrs	r3, r2
 800a942:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a944:	2300      	movs	r3, #0
}
 800a946:	4618      	mov	r0, r3
 800a948:	3714      	adds	r7, #20
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a952:	b480      	push	{r7}
 800a954:	b087      	sub	sp, #28
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	f003 0306 	and.w	r3, r3, #6
 800a96a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d102      	bne.n	800a978 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a972:	2300      	movs	r3, #0
 800a974:	75fb      	strb	r3, [r7, #23]
 800a976:	e00a      	b.n	800a98e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2b02      	cmp	r3, #2
 800a97c:	d002      	beq.n	800a984 <USB_GetDevSpeed+0x32>
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2b06      	cmp	r3, #6
 800a982:	d102      	bne.n	800a98a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a984:	2302      	movs	r3, #2
 800a986:	75fb      	strb	r3, [r7, #23]
 800a988:	e001      	b.n	800a98e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a98a:	230f      	movs	r3, #15
 800a98c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a98e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a990:	4618      	mov	r0, r3
 800a992:	371c      	adds	r7, #28
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr

0800a99c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b085      	sub	sp, #20
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	785b      	ldrb	r3, [r3, #1]
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d13a      	bne.n	800aa2e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9be:	69da      	ldr	r2, [r3, #28]
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	f003 030f 	and.w	r3, r3, #15
 800a9c8:	2101      	movs	r1, #1
 800a9ca:	fa01 f303 	lsl.w	r3, r1, r3
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	68f9      	ldr	r1, [r7, #12]
 800a9d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	015a      	lsls	r2, r3, #5
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d155      	bne.n	800aa9c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	015a      	lsls	r2, r3, #5
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9fc:	681a      	ldr	r2, [r3, #0]
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	791b      	ldrb	r3, [r3, #4]
 800aa0a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa0c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	059b      	lsls	r3, r3, #22
 800aa12:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa14:	4313      	orrs	r3, r2
 800aa16:	68ba      	ldr	r2, [r7, #8]
 800aa18:	0151      	lsls	r1, r2, #5
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	440a      	add	r2, r1
 800aa1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa2a:	6013      	str	r3, [r2, #0]
 800aa2c:	e036      	b.n	800aa9c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa34:	69da      	ldr	r2, [r3, #28]
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	f003 030f 	and.w	r3, r3, #15
 800aa3e:	2101      	movs	r1, #1
 800aa40:	fa01 f303 	lsl.w	r3, r1, r3
 800aa44:	041b      	lsls	r3, r3, #16
 800aa46:	68f9      	ldr	r1, [r7, #12]
 800aa48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	015a      	lsls	r2, r3, #5
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	4413      	add	r3, r2
 800aa58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d11a      	bne.n	800aa9c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	015a      	lsls	r2, r3, #5
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	689b      	ldr	r3, [r3, #8]
 800aa78:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	791b      	ldrb	r3, [r3, #4]
 800aa80:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa82:	430b      	orrs	r3, r1
 800aa84:	4313      	orrs	r3, r2
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	0151      	lsls	r1, r2, #5
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	440a      	add	r2, r1
 800aa8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa9a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800aa9c:	2300      	movs	r3, #0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3714      	adds	r7, #20
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa8:	4770      	bx	lr
	...

0800aaac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	785b      	ldrb	r3, [r3, #1]
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d161      	bne.n	800ab8c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	015a      	lsls	r2, r3, #5
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	4413      	add	r3, r2
 800aad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aada:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aade:	d11f      	bne.n	800ab20 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	015a      	lsls	r2, r3, #5
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	4413      	add	r3, r2
 800aae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	68ba      	ldr	r2, [r7, #8]
 800aaf0:	0151      	lsls	r1, r2, #5
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	440a      	add	r2, r1
 800aaf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aafa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aafe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	015a      	lsls	r2, r3, #5
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	4413      	add	r3, r2
 800ab08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	68ba      	ldr	r2, [r7, #8]
 800ab10:	0151      	lsls	r1, r2, #5
 800ab12:	68fa      	ldr	r2, [r7, #12]
 800ab14:	440a      	add	r2, r1
 800ab16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ab1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	f003 030f 	and.w	r3, r3, #15
 800ab30:	2101      	movs	r1, #1
 800ab32:	fa01 f303 	lsl.w	r3, r1, r3
 800ab36:	b29b      	uxth	r3, r3
 800ab38:	43db      	mvns	r3, r3
 800ab3a:	68f9      	ldr	r1, [r7, #12]
 800ab3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab40:	4013      	ands	r3, r2
 800ab42:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab4a:	69da      	ldr	r2, [r3, #28]
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	781b      	ldrb	r3, [r3, #0]
 800ab50:	f003 030f 	and.w	r3, r3, #15
 800ab54:	2101      	movs	r1, #1
 800ab56:	fa01 f303 	lsl.w	r3, r1, r3
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	43db      	mvns	r3, r3
 800ab5e:	68f9      	ldr	r1, [r7, #12]
 800ab60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab64:	4013      	ands	r3, r2
 800ab66:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	015a      	lsls	r2, r3, #5
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	4413      	add	r3, r2
 800ab70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab74:	681a      	ldr	r2, [r3, #0]
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	0159      	lsls	r1, r3, #5
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	440b      	add	r3, r1
 800ab7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab82:	4619      	mov	r1, r3
 800ab84:	4b35      	ldr	r3, [pc, #212]	@ (800ac5c <USB_DeactivateEndpoint+0x1b0>)
 800ab86:	4013      	ands	r3, r2
 800ab88:	600b      	str	r3, [r1, #0]
 800ab8a:	e060      	b.n	800ac4e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aba2:	d11f      	bne.n	800abe4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	015a      	lsls	r2, r3, #5
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	4413      	add	r3, r2
 800abac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	0151      	lsls	r1, r2, #5
 800abb6:	68fa      	ldr	r2, [r7, #12]
 800abb8:	440a      	add	r2, r1
 800abba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abbe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800abc2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	015a      	lsls	r2, r3, #5
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	4413      	add	r3, r2
 800abcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	68ba      	ldr	r2, [r7, #8]
 800abd4:	0151      	lsls	r1, r2, #5
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	440a      	add	r2, r1
 800abda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abde:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800abe2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	781b      	ldrb	r3, [r3, #0]
 800abf0:	f003 030f 	and.w	r3, r3, #15
 800abf4:	2101      	movs	r1, #1
 800abf6:	fa01 f303 	lsl.w	r3, r1, r3
 800abfa:	041b      	lsls	r3, r3, #16
 800abfc:	43db      	mvns	r3, r3
 800abfe:	68f9      	ldr	r1, [r7, #12]
 800ac00:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac04:	4013      	ands	r3, r2
 800ac06:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac0e:	69da      	ldr	r2, [r3, #28]
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	f003 030f 	and.w	r3, r3, #15
 800ac18:	2101      	movs	r1, #1
 800ac1a:	fa01 f303 	lsl.w	r3, r1, r3
 800ac1e:	041b      	lsls	r3, r3, #16
 800ac20:	43db      	mvns	r3, r3
 800ac22:	68f9      	ldr	r1, [r7, #12]
 800ac24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac28:	4013      	ands	r3, r2
 800ac2a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	015a      	lsls	r2, r3, #5
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	4413      	add	r3, r2
 800ac34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	0159      	lsls	r1, r3, #5
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	440b      	add	r3, r1
 800ac42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac46:	4619      	mov	r1, r3
 800ac48:	4b05      	ldr	r3, [pc, #20]	@ (800ac60 <USB_DeactivateEndpoint+0x1b4>)
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ac4e:	2300      	movs	r3, #0
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3714      	adds	r7, #20
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr
 800ac5c:	ec337800 	.word	0xec337800
 800ac60:	eff37800 	.word	0xeff37800

0800ac64 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b08a      	sub	sp, #40	@ 0x28
 800ac68:	af02      	add	r7, sp, #8
 800ac6a:	60f8      	str	r0, [r7, #12]
 800ac6c:	60b9      	str	r1, [r7, #8]
 800ac6e:	4613      	mov	r3, r2
 800ac70:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	785b      	ldrb	r3, [r3, #1]
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	f040 817f 	bne.w	800af84 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	691b      	ldr	r3, [r3, #16]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d132      	bne.n	800acf4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	015a      	lsls	r2, r3, #5
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	4413      	add	r3, r2
 800ac96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac9a:	691b      	ldr	r3, [r3, #16]
 800ac9c:	69ba      	ldr	r2, [r7, #24]
 800ac9e:	0151      	lsls	r1, r2, #5
 800aca0:	69fa      	ldr	r2, [r7, #28]
 800aca2:	440a      	add	r2, r1
 800aca4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aca8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800acac:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800acb0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	015a      	lsls	r2, r3, #5
 800acb6:	69fb      	ldr	r3, [r7, #28]
 800acb8:	4413      	add	r3, r2
 800acba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	69ba      	ldr	r2, [r7, #24]
 800acc2:	0151      	lsls	r1, r2, #5
 800acc4:	69fa      	ldr	r2, [r7, #28]
 800acc6:	440a      	add	r2, r1
 800acc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800accc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800acd0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	015a      	lsls	r2, r3, #5
 800acd6:	69fb      	ldr	r3, [r7, #28]
 800acd8:	4413      	add	r3, r2
 800acda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acde:	691b      	ldr	r3, [r3, #16]
 800ace0:	69ba      	ldr	r2, [r7, #24]
 800ace2:	0151      	lsls	r1, r2, #5
 800ace4:	69fa      	ldr	r2, [r7, #28]
 800ace6:	440a      	add	r2, r1
 800ace8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800acec:	0cdb      	lsrs	r3, r3, #19
 800acee:	04db      	lsls	r3, r3, #19
 800acf0:	6113      	str	r3, [r2, #16]
 800acf2:	e097      	b.n	800ae24 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800acf4:	69bb      	ldr	r3, [r7, #24]
 800acf6:	015a      	lsls	r2, r3, #5
 800acf8:	69fb      	ldr	r3, [r7, #28]
 800acfa:	4413      	add	r3, r2
 800acfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad00:	691b      	ldr	r3, [r3, #16]
 800ad02:	69ba      	ldr	r2, [r7, #24]
 800ad04:	0151      	lsls	r1, r2, #5
 800ad06:	69fa      	ldr	r2, [r7, #28]
 800ad08:	440a      	add	r2, r1
 800ad0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad0e:	0cdb      	lsrs	r3, r3, #19
 800ad10:	04db      	lsls	r3, r3, #19
 800ad12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad14:	69bb      	ldr	r3, [r7, #24]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	69ba      	ldr	r2, [r7, #24]
 800ad24:	0151      	lsls	r1, r2, #5
 800ad26:	69fa      	ldr	r2, [r7, #28]
 800ad28:	440a      	add	r2, r1
 800ad2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad2e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ad32:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ad36:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800ad38:	69bb      	ldr	r3, [r7, #24]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d11a      	bne.n	800ad74 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	691a      	ldr	r2, [r3, #16]
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d903      	bls.n	800ad52 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	689a      	ldr	r2, [r3, #8]
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	015a      	lsls	r2, r3, #5
 800ad56:	69fb      	ldr	r3, [r7, #28]
 800ad58:	4413      	add	r3, r2
 800ad5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad5e:	691b      	ldr	r3, [r3, #16]
 800ad60:	69ba      	ldr	r2, [r7, #24]
 800ad62:	0151      	lsls	r1, r2, #5
 800ad64:	69fa      	ldr	r2, [r7, #28]
 800ad66:	440a      	add	r2, r1
 800ad68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ad70:	6113      	str	r3, [r2, #16]
 800ad72:	e044      	b.n	800adfe <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	691a      	ldr	r2, [r3, #16]
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	689b      	ldr	r3, [r3, #8]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	1e5a      	subs	r2, r3, #1
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad88:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800ad8a:	69bb      	ldr	r3, [r7, #24]
 800ad8c:	015a      	lsls	r2, r3, #5
 800ad8e:	69fb      	ldr	r3, [r7, #28]
 800ad90:	4413      	add	r3, r2
 800ad92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad96:	691a      	ldr	r2, [r3, #16]
 800ad98:	8afb      	ldrh	r3, [r7, #22]
 800ad9a:	04d9      	lsls	r1, r3, #19
 800ad9c:	4ba4      	ldr	r3, [pc, #656]	@ (800b030 <USB_EPStartXfer+0x3cc>)
 800ad9e:	400b      	ands	r3, r1
 800ada0:	69b9      	ldr	r1, [r7, #24]
 800ada2:	0148      	lsls	r0, r1, #5
 800ada4:	69f9      	ldr	r1, [r7, #28]
 800ada6:	4401      	add	r1, r0
 800ada8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800adac:	4313      	orrs	r3, r2
 800adae:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	791b      	ldrb	r3, [r3, #4]
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	d122      	bne.n	800adfe <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800adb8:	69bb      	ldr	r3, [r7, #24]
 800adba:	015a      	lsls	r2, r3, #5
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	4413      	add	r3, r2
 800adc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adc4:	691b      	ldr	r3, [r3, #16]
 800adc6:	69ba      	ldr	r2, [r7, #24]
 800adc8:	0151      	lsls	r1, r2, #5
 800adca:	69fa      	ldr	r2, [r7, #28]
 800adcc:	440a      	add	r2, r1
 800adce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800add2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800add6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800add8:	69bb      	ldr	r3, [r7, #24]
 800adda:	015a      	lsls	r2, r3, #5
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	4413      	add	r3, r2
 800ade0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ade4:	691a      	ldr	r2, [r3, #16]
 800ade6:	8afb      	ldrh	r3, [r7, #22]
 800ade8:	075b      	lsls	r3, r3, #29
 800adea:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800adee:	69b9      	ldr	r1, [r7, #24]
 800adf0:	0148      	lsls	r0, r1, #5
 800adf2:	69f9      	ldr	r1, [r7, #28]
 800adf4:	4401      	add	r1, r0
 800adf6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800adfa:	4313      	orrs	r3, r2
 800adfc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	015a      	lsls	r2, r3, #5
 800ae02:	69fb      	ldr	r3, [r7, #28]
 800ae04:	4413      	add	r3, r2
 800ae06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae0a:	691a      	ldr	r2, [r3, #16]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae14:	69b9      	ldr	r1, [r7, #24]
 800ae16:	0148      	lsls	r0, r1, #5
 800ae18:	69f9      	ldr	r1, [r7, #28]
 800ae1a:	4401      	add	r1, r0
 800ae1c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ae20:	4313      	orrs	r3, r2
 800ae22:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ae24:	79fb      	ldrb	r3, [r7, #7]
 800ae26:	2b01      	cmp	r3, #1
 800ae28:	d14b      	bne.n	800aec2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	69db      	ldr	r3, [r3, #28]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d009      	beq.n	800ae46 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	015a      	lsls	r2, r3, #5
 800ae36:	69fb      	ldr	r3, [r7, #28]
 800ae38:	4413      	add	r3, r2
 800ae3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae3e:	461a      	mov	r2, r3
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	69db      	ldr	r3, [r3, #28]
 800ae44:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	791b      	ldrb	r3, [r3, #4]
 800ae4a:	2b01      	cmp	r3, #1
 800ae4c:	d128      	bne.n	800aea0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae4e:	69fb      	ldr	r3, [r7, #28]
 800ae50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d110      	bne.n	800ae80 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	015a      	lsls	r2, r3, #5
 800ae62:	69fb      	ldr	r3, [r7, #28]
 800ae64:	4413      	add	r3, r2
 800ae66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	69ba      	ldr	r2, [r7, #24]
 800ae6e:	0151      	lsls	r1, r2, #5
 800ae70:	69fa      	ldr	r2, [r7, #28]
 800ae72:	440a      	add	r2, r1
 800ae74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ae7c:	6013      	str	r3, [r2, #0]
 800ae7e:	e00f      	b.n	800aea0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ae80:	69bb      	ldr	r3, [r7, #24]
 800ae82:	015a      	lsls	r2, r3, #5
 800ae84:	69fb      	ldr	r3, [r7, #28]
 800ae86:	4413      	add	r3, r2
 800ae88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	69ba      	ldr	r2, [r7, #24]
 800ae90:	0151      	lsls	r1, r2, #5
 800ae92:	69fa      	ldr	r2, [r7, #28]
 800ae94:	440a      	add	r2, r1
 800ae96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae9e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aea0:	69bb      	ldr	r3, [r7, #24]
 800aea2:	015a      	lsls	r2, r3, #5
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	4413      	add	r3, r2
 800aea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	69ba      	ldr	r2, [r7, #24]
 800aeb0:	0151      	lsls	r1, r2, #5
 800aeb2:	69fa      	ldr	r2, [r7, #28]
 800aeb4:	440a      	add	r2, r1
 800aeb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aeba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aebe:	6013      	str	r3, [r2, #0]
 800aec0:	e166      	b.n	800b190 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	015a      	lsls	r2, r3, #5
 800aec6:	69fb      	ldr	r3, [r7, #28]
 800aec8:	4413      	add	r3, r2
 800aeca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	69ba      	ldr	r2, [r7, #24]
 800aed2:	0151      	lsls	r1, r2, #5
 800aed4:	69fa      	ldr	r2, [r7, #28]
 800aed6:	440a      	add	r2, r1
 800aed8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aedc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aee0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	791b      	ldrb	r3, [r3, #4]
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	d015      	beq.n	800af16 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	691b      	ldr	r3, [r3, #16]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f000 814e 	beq.w	800b190 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aef4:	69fb      	ldr	r3, [r7, #28]
 800aef6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aefa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	f003 030f 	and.w	r3, r3, #15
 800af04:	2101      	movs	r1, #1
 800af06:	fa01 f303 	lsl.w	r3, r1, r3
 800af0a:	69f9      	ldr	r1, [r7, #28]
 800af0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af10:	4313      	orrs	r3, r2
 800af12:	634b      	str	r3, [r1, #52]	@ 0x34
 800af14:	e13c      	b.n	800b190 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800af16:	69fb      	ldr	r3, [r7, #28]
 800af18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af22:	2b00      	cmp	r3, #0
 800af24:	d110      	bne.n	800af48 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	015a      	lsls	r2, r3, #5
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	4413      	add	r3, r2
 800af2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	69ba      	ldr	r2, [r7, #24]
 800af36:	0151      	lsls	r1, r2, #5
 800af38:	69fa      	ldr	r2, [r7, #28]
 800af3a:	440a      	add	r2, r1
 800af3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	e00f      	b.n	800af68 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800af48:	69bb      	ldr	r3, [r7, #24]
 800af4a:	015a      	lsls	r2, r3, #5
 800af4c:	69fb      	ldr	r3, [r7, #28]
 800af4e:	4413      	add	r3, r2
 800af50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	69ba      	ldr	r2, [r7, #24]
 800af58:	0151      	lsls	r1, r2, #5
 800af5a:	69fa      	ldr	r2, [r7, #28]
 800af5c:	440a      	add	r2, r1
 800af5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af66:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	68d9      	ldr	r1, [r3, #12]
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	781a      	ldrb	r2, [r3, #0]
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	691b      	ldr	r3, [r3, #16]
 800af74:	b298      	uxth	r0, r3
 800af76:	79fb      	ldrb	r3, [r7, #7]
 800af78:	9300      	str	r3, [sp, #0]
 800af7a:	4603      	mov	r3, r0
 800af7c:	68f8      	ldr	r0, [r7, #12]
 800af7e:	f000 f9b9 	bl	800b2f4 <USB_WritePacket>
 800af82:	e105      	b.n	800b190 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	015a      	lsls	r2, r3, #5
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	4413      	add	r3, r2
 800af8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	69ba      	ldr	r2, [r7, #24]
 800af94:	0151      	lsls	r1, r2, #5
 800af96:	69fa      	ldr	r2, [r7, #28]
 800af98:	440a      	add	r2, r1
 800af9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af9e:	0cdb      	lsrs	r3, r3, #19
 800afa0:	04db      	lsls	r3, r3, #19
 800afa2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800afa4:	69bb      	ldr	r3, [r7, #24]
 800afa6:	015a      	lsls	r2, r3, #5
 800afa8:	69fb      	ldr	r3, [r7, #28]
 800afaa:	4413      	add	r3, r2
 800afac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afb0:	691b      	ldr	r3, [r3, #16]
 800afb2:	69ba      	ldr	r2, [r7, #24]
 800afb4:	0151      	lsls	r1, r2, #5
 800afb6:	69fa      	ldr	r2, [r7, #28]
 800afb8:	440a      	add	r2, r1
 800afba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800afbe:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800afc2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800afc6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d132      	bne.n	800b034 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	691b      	ldr	r3, [r3, #16]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d003      	beq.n	800afde <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	689a      	ldr	r2, [r3, #8]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	689a      	ldr	r2, [r3, #8]
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800afe6:	69bb      	ldr	r3, [r7, #24]
 800afe8:	015a      	lsls	r2, r3, #5
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	4413      	add	r3, r2
 800afee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aff2:	691a      	ldr	r2, [r3, #16]
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	6a1b      	ldr	r3, [r3, #32]
 800aff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800affc:	69b9      	ldr	r1, [r7, #24]
 800affe:	0148      	lsls	r0, r1, #5
 800b000:	69f9      	ldr	r1, [r7, #28]
 800b002:	4401      	add	r1, r0
 800b004:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b008:	4313      	orrs	r3, r2
 800b00a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	015a      	lsls	r2, r3, #5
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	4413      	add	r3, r2
 800b014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b018:	691b      	ldr	r3, [r3, #16]
 800b01a:	69ba      	ldr	r2, [r7, #24]
 800b01c:	0151      	lsls	r1, r2, #5
 800b01e:	69fa      	ldr	r2, [r7, #28]
 800b020:	440a      	add	r2, r1
 800b022:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b026:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b02a:	6113      	str	r3, [r2, #16]
 800b02c:	e062      	b.n	800b0f4 <USB_EPStartXfer+0x490>
 800b02e:	bf00      	nop
 800b030:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	691b      	ldr	r3, [r3, #16]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d123      	bne.n	800b084 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b03c:	69bb      	ldr	r3, [r7, #24]
 800b03e:	015a      	lsls	r2, r3, #5
 800b040:	69fb      	ldr	r3, [r7, #28]
 800b042:	4413      	add	r3, r2
 800b044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b048:	691a      	ldr	r2, [r3, #16]
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b052:	69b9      	ldr	r1, [r7, #24]
 800b054:	0148      	lsls	r0, r1, #5
 800b056:	69f9      	ldr	r1, [r7, #28]
 800b058:	4401      	add	r1, r0
 800b05a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b05e:	4313      	orrs	r3, r2
 800b060:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b062:	69bb      	ldr	r3, [r7, #24]
 800b064:	015a      	lsls	r2, r3, #5
 800b066:	69fb      	ldr	r3, [r7, #28]
 800b068:	4413      	add	r3, r2
 800b06a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b06e:	691b      	ldr	r3, [r3, #16]
 800b070:	69ba      	ldr	r2, [r7, #24]
 800b072:	0151      	lsls	r1, r2, #5
 800b074:	69fa      	ldr	r2, [r7, #28]
 800b076:	440a      	add	r2, r1
 800b078:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b07c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b080:	6113      	str	r3, [r2, #16]
 800b082:	e037      	b.n	800b0f4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	691a      	ldr	r2, [r3, #16]
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	4413      	add	r3, r2
 800b08e:	1e5a      	subs	r2, r3, #1
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	689b      	ldr	r3, [r3, #8]
 800b094:	fbb2 f3f3 	udiv	r3, r2, r3
 800b098:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	8afa      	ldrh	r2, [r7, #22]
 800b0a0:	fb03 f202 	mul.w	r2, r3, r2
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	015a      	lsls	r2, r3, #5
 800b0ac:	69fb      	ldr	r3, [r7, #28]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0b4:	691a      	ldr	r2, [r3, #16]
 800b0b6:	8afb      	ldrh	r3, [r7, #22]
 800b0b8:	04d9      	lsls	r1, r3, #19
 800b0ba:	4b38      	ldr	r3, [pc, #224]	@ (800b19c <USB_EPStartXfer+0x538>)
 800b0bc:	400b      	ands	r3, r1
 800b0be:	69b9      	ldr	r1, [r7, #24]
 800b0c0:	0148      	lsls	r0, r1, #5
 800b0c2:	69f9      	ldr	r1, [r7, #28]
 800b0c4:	4401      	add	r1, r0
 800b0c6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b0ce:	69bb      	ldr	r3, [r7, #24]
 800b0d0:	015a      	lsls	r2, r3, #5
 800b0d2:	69fb      	ldr	r3, [r7, #28]
 800b0d4:	4413      	add	r3, r2
 800b0d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0da:	691a      	ldr	r2, [r3, #16]
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	6a1b      	ldr	r3, [r3, #32]
 800b0e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b0e4:	69b9      	ldr	r1, [r7, #24]
 800b0e6:	0148      	lsls	r0, r1, #5
 800b0e8:	69f9      	ldr	r1, [r7, #28]
 800b0ea:	4401      	add	r1, r0
 800b0ec:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b0f0:	4313      	orrs	r3, r2
 800b0f2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b0f4:	79fb      	ldrb	r3, [r7, #7]
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d10d      	bne.n	800b116 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d009      	beq.n	800b116 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	68d9      	ldr	r1, [r3, #12]
 800b106:	69bb      	ldr	r3, [r7, #24]
 800b108:	015a      	lsls	r2, r3, #5
 800b10a:	69fb      	ldr	r3, [r7, #28]
 800b10c:	4413      	add	r3, r2
 800b10e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b112:	460a      	mov	r2, r1
 800b114:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	791b      	ldrb	r3, [r3, #4]
 800b11a:	2b01      	cmp	r3, #1
 800b11c:	d128      	bne.n	800b170 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b11e:	69fb      	ldr	r3, [r7, #28]
 800b120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b124:	689b      	ldr	r3, [r3, #8]
 800b126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d110      	bne.n	800b150 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b12e:	69bb      	ldr	r3, [r7, #24]
 800b130:	015a      	lsls	r2, r3, #5
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	4413      	add	r3, r2
 800b136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	69ba      	ldr	r2, [r7, #24]
 800b13e:	0151      	lsls	r1, r2, #5
 800b140:	69fa      	ldr	r2, [r7, #28]
 800b142:	440a      	add	r2, r1
 800b144:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b148:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b14c:	6013      	str	r3, [r2, #0]
 800b14e:	e00f      	b.n	800b170 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b150:	69bb      	ldr	r3, [r7, #24]
 800b152:	015a      	lsls	r2, r3, #5
 800b154:	69fb      	ldr	r3, [r7, #28]
 800b156:	4413      	add	r3, r2
 800b158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	69ba      	ldr	r2, [r7, #24]
 800b160:	0151      	lsls	r1, r2, #5
 800b162:	69fa      	ldr	r2, [r7, #28]
 800b164:	440a      	add	r2, r1
 800b166:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b16a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b16e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	015a      	lsls	r2, r3, #5
 800b174:	69fb      	ldr	r3, [r7, #28]
 800b176:	4413      	add	r3, r2
 800b178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	69ba      	ldr	r2, [r7, #24]
 800b180:	0151      	lsls	r1, r2, #5
 800b182:	69fa      	ldr	r2, [r7, #28]
 800b184:	440a      	add	r2, r1
 800b186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b18a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b18e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b190:	2300      	movs	r3, #0
}
 800b192:	4618      	mov	r0, r3
 800b194:	3720      	adds	r7, #32
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}
 800b19a:	bf00      	nop
 800b19c:	1ff80000 	.word	0x1ff80000

0800b1a0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b087      	sub	sp, #28
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	785b      	ldrb	r3, [r3, #1]
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d14a      	bne.n	800b254 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	015a      	lsls	r2, r3, #5
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	4413      	add	r3, r2
 800b1c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b1d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1d6:	f040 8086 	bne.w	800b2e6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	015a      	lsls	r2, r3, #5
 800b1e0:	693b      	ldr	r3, [r7, #16]
 800b1e2:	4413      	add	r3, r2
 800b1e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	683a      	ldr	r2, [r7, #0]
 800b1ec:	7812      	ldrb	r2, [r2, #0]
 800b1ee:	0151      	lsls	r1, r2, #5
 800b1f0:	693a      	ldr	r2, [r7, #16]
 800b1f2:	440a      	add	r2, r1
 800b1f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b1fc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	015a      	lsls	r2, r3, #5
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	4413      	add	r3, r2
 800b208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	683a      	ldr	r2, [r7, #0]
 800b210:	7812      	ldrb	r2, [r2, #0]
 800b212:	0151      	lsls	r1, r2, #5
 800b214:	693a      	ldr	r2, [r7, #16]
 800b216:	440a      	add	r2, r1
 800b218:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b21c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b220:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	3301      	adds	r3, #1
 800b226:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b22e:	4293      	cmp	r3, r2
 800b230:	d902      	bls.n	800b238 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	75fb      	strb	r3, [r7, #23]
          break;
 800b236:	e056      	b.n	800b2e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	015a      	lsls	r2, r3, #5
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	4413      	add	r3, r2
 800b242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b24c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b250:	d0e7      	beq.n	800b222 <USB_EPStopXfer+0x82>
 800b252:	e048      	b.n	800b2e6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	781b      	ldrb	r3, [r3, #0]
 800b258:	015a      	lsls	r2, r3, #5
 800b25a:	693b      	ldr	r3, [r7, #16]
 800b25c:	4413      	add	r3, r2
 800b25e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b268:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b26c:	d13b      	bne.n	800b2e6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	015a      	lsls	r2, r3, #5
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	4413      	add	r3, r2
 800b278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	683a      	ldr	r2, [r7, #0]
 800b280:	7812      	ldrb	r2, [r2, #0]
 800b282:	0151      	lsls	r1, r2, #5
 800b284:	693a      	ldr	r2, [r7, #16]
 800b286:	440a      	add	r2, r1
 800b288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b28c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b290:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	015a      	lsls	r2, r3, #5
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	4413      	add	r3, r2
 800b29c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	683a      	ldr	r2, [r7, #0]
 800b2a4:	7812      	ldrb	r2, [r2, #0]
 800b2a6:	0151      	lsls	r1, r2, #5
 800b2a8:	693a      	ldr	r2, [r7, #16]
 800b2aa:	440a      	add	r2, r1
 800b2ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b2b4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	d902      	bls.n	800b2cc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	75fb      	strb	r3, [r7, #23]
          break;
 800b2ca:	e00c      	b.n	800b2e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	015a      	lsls	r2, r3, #5
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b2e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b2e4:	d0e7      	beq.n	800b2b6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b2e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	371c      	adds	r7, #28
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f2:	4770      	bx	lr

0800b2f4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b089      	sub	sp, #36	@ 0x24
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	60b9      	str	r1, [r7, #8]
 800b2fe:	4611      	mov	r1, r2
 800b300:	461a      	mov	r2, r3
 800b302:	460b      	mov	r3, r1
 800b304:	71fb      	strb	r3, [r7, #7]
 800b306:	4613      	mov	r3, r2
 800b308:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b312:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b316:	2b00      	cmp	r3, #0
 800b318:	d123      	bne.n	800b362 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b31a:	88bb      	ldrh	r3, [r7, #4]
 800b31c:	3303      	adds	r3, #3
 800b31e:	089b      	lsrs	r3, r3, #2
 800b320:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b322:	2300      	movs	r3, #0
 800b324:	61bb      	str	r3, [r7, #24]
 800b326:	e018      	b.n	800b35a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b328:	79fb      	ldrb	r3, [r7, #7]
 800b32a:	031a      	lsls	r2, r3, #12
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	4413      	add	r3, r2
 800b330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b334:	461a      	mov	r2, r3
 800b336:	69fb      	ldr	r3, [r7, #28]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b33c:	69fb      	ldr	r3, [r7, #28]
 800b33e:	3301      	adds	r3, #1
 800b340:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b342:	69fb      	ldr	r3, [r7, #28]
 800b344:	3301      	adds	r3, #1
 800b346:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	3301      	adds	r3, #1
 800b34c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b34e:	69fb      	ldr	r3, [r7, #28]
 800b350:	3301      	adds	r3, #1
 800b352:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b354:	69bb      	ldr	r3, [r7, #24]
 800b356:	3301      	adds	r3, #1
 800b358:	61bb      	str	r3, [r7, #24]
 800b35a:	69ba      	ldr	r2, [r7, #24]
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	429a      	cmp	r2, r3
 800b360:	d3e2      	bcc.n	800b328 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b362:	2300      	movs	r3, #0
}
 800b364:	4618      	mov	r0, r3
 800b366:	3724      	adds	r7, #36	@ 0x24
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b370:	b480      	push	{r7}
 800b372:	b08b      	sub	sp, #44	@ 0x2c
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	4613      	mov	r3, r2
 800b37c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b386:	88fb      	ldrh	r3, [r7, #6]
 800b388:	089b      	lsrs	r3, r3, #2
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b38e:	88fb      	ldrh	r3, [r7, #6]
 800b390:	f003 0303 	and.w	r3, r3, #3
 800b394:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b396:	2300      	movs	r3, #0
 800b398:	623b      	str	r3, [r7, #32]
 800b39a:	e014      	b.n	800b3c6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b39c:	69bb      	ldr	r3, [r7, #24]
 800b39e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a6:	601a      	str	r2, [r3, #0]
    pDest++;
 800b3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b3b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3bc:	3301      	adds	r3, #1
 800b3be:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b3c0:	6a3b      	ldr	r3, [r7, #32]
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	623b      	str	r3, [r7, #32]
 800b3c6:	6a3a      	ldr	r2, [r7, #32]
 800b3c8:	697b      	ldr	r3, [r7, #20]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d3e6      	bcc.n	800b39c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b3ce:	8bfb      	ldrh	r3, [r7, #30]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d01e      	beq.n	800b412 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f107 0310 	add.w	r3, r7, #16
 800b3e4:	6812      	ldr	r2, [r2, #0]
 800b3e6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b3e8:	693a      	ldr	r2, [r7, #16]
 800b3ea:	6a3b      	ldr	r3, [r7, #32]
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	00db      	lsls	r3, r3, #3
 800b3f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f4:	b2da      	uxtb	r2, r3
 800b3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f8:	701a      	strb	r2, [r3, #0]
      i++;
 800b3fa:	6a3b      	ldr	r3, [r7, #32]
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	623b      	str	r3, [r7, #32]
      pDest++;
 800b400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b402:	3301      	adds	r3, #1
 800b404:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b406:	8bfb      	ldrh	r3, [r7, #30]
 800b408:	3b01      	subs	r3, #1
 800b40a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b40c:	8bfb      	ldrh	r3, [r7, #30]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d1ea      	bne.n	800b3e8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b414:	4618      	mov	r0, r3
 800b416:	372c      	adds	r7, #44	@ 0x2c
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b420:	b480      	push	{r7}
 800b422:	b085      	sub	sp, #20
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	785b      	ldrb	r3, [r3, #1]
 800b438:	2b01      	cmp	r3, #1
 800b43a:	d12c      	bne.n	800b496 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	015a      	lsls	r2, r3, #5
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	4413      	add	r3, r2
 800b444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	db12      	blt.n	800b474 <USB_EPSetStall+0x54>
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d00f      	beq.n	800b474 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	015a      	lsls	r2, r3, #5
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	4413      	add	r3, r2
 800b45c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	68ba      	ldr	r2, [r7, #8]
 800b464:	0151      	lsls	r1, r2, #5
 800b466:	68fa      	ldr	r2, [r7, #12]
 800b468:	440a      	add	r2, r1
 800b46a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b46e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b472:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	015a      	lsls	r2, r3, #5
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	4413      	add	r3, r2
 800b47c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68ba      	ldr	r2, [r7, #8]
 800b484:	0151      	lsls	r1, r2, #5
 800b486:	68fa      	ldr	r2, [r7, #12]
 800b488:	440a      	add	r2, r1
 800b48a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b48e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b492:	6013      	str	r3, [r2, #0]
 800b494:	e02b      	b.n	800b4ee <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	015a      	lsls	r2, r3, #5
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	4413      	add	r3, r2
 800b49e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	db12      	blt.n	800b4ce <USB_EPSetStall+0xae>
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d00f      	beq.n	800b4ce <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	015a      	lsls	r2, r3, #5
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	4413      	add	r3, r2
 800b4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	68ba      	ldr	r2, [r7, #8]
 800b4be:	0151      	lsls	r1, r2, #5
 800b4c0:	68fa      	ldr	r2, [r7, #12]
 800b4c2:	440a      	add	r2, r1
 800b4c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4c8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b4cc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	015a      	lsls	r2, r3, #5
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	4413      	add	r3, r2
 800b4d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	0151      	lsls	r1, r2, #5
 800b4e0:	68fa      	ldr	r2, [r7, #12]
 800b4e2:	440a      	add	r2, r1
 800b4e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b4ec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b4ee:	2300      	movs	r3, #0
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3714      	adds	r7, #20
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b085      	sub	sp, #20
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
 800b504:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	781b      	ldrb	r3, [r3, #0]
 800b50e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	785b      	ldrb	r3, [r3, #1]
 800b514:	2b01      	cmp	r3, #1
 800b516:	d128      	bne.n	800b56a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	015a      	lsls	r2, r3, #5
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	4413      	add	r3, r2
 800b520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	68ba      	ldr	r2, [r7, #8]
 800b528:	0151      	lsls	r1, r2, #5
 800b52a:	68fa      	ldr	r2, [r7, #12]
 800b52c:	440a      	add	r2, r1
 800b52e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b532:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b536:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	791b      	ldrb	r3, [r3, #4]
 800b53c:	2b03      	cmp	r3, #3
 800b53e:	d003      	beq.n	800b548 <USB_EPClearStall+0x4c>
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	791b      	ldrb	r3, [r3, #4]
 800b544:	2b02      	cmp	r3, #2
 800b546:	d138      	bne.n	800b5ba <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	015a      	lsls	r2, r3, #5
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	4413      	add	r3, r2
 800b550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	68ba      	ldr	r2, [r7, #8]
 800b558:	0151      	lsls	r1, r2, #5
 800b55a:	68fa      	ldr	r2, [r7, #12]
 800b55c:	440a      	add	r2, r1
 800b55e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b566:	6013      	str	r3, [r2, #0]
 800b568:	e027      	b.n	800b5ba <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	015a      	lsls	r2, r3, #5
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	4413      	add	r3, r2
 800b572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	68ba      	ldr	r2, [r7, #8]
 800b57a:	0151      	lsls	r1, r2, #5
 800b57c:	68fa      	ldr	r2, [r7, #12]
 800b57e:	440a      	add	r2, r1
 800b580:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b584:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b588:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	791b      	ldrb	r3, [r3, #4]
 800b58e:	2b03      	cmp	r3, #3
 800b590:	d003      	beq.n	800b59a <USB_EPClearStall+0x9e>
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	791b      	ldrb	r3, [r3, #4]
 800b596:	2b02      	cmp	r3, #2
 800b598:	d10f      	bne.n	800b5ba <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	015a      	lsls	r2, r3, #5
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	4413      	add	r3, r2
 800b5a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	68ba      	ldr	r2, [r7, #8]
 800b5aa:	0151      	lsls	r1, r2, #5
 800b5ac:	68fa      	ldr	r2, [r7, #12]
 800b5ae:	440a      	add	r2, r1
 800b5b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b5b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b5b8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3714      	adds	r7, #20
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b085      	sub	sp, #20
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	68fa      	ldr	r2, [r7, #12]
 800b5e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b5e6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b5ea:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5f2:	681a      	ldr	r2, [r3, #0]
 800b5f4:	78fb      	ldrb	r3, [r7, #3]
 800b5f6:	011b      	lsls	r3, r3, #4
 800b5f8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b5fc:	68f9      	ldr	r1, [r7, #12]
 800b5fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b602:	4313      	orrs	r3, r2
 800b604:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b606:	2300      	movs	r3, #0
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3714      	adds	r7, #20
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr

0800b614 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b614:	b480      	push	{r7}
 800b616:	b085      	sub	sp, #20
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	68fa      	ldr	r2, [r7, #12]
 800b62a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b62e:	f023 0303 	bic.w	r3, r3, #3
 800b632:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	68fa      	ldr	r2, [r7, #12]
 800b63e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b642:	f023 0302 	bic.w	r3, r3, #2
 800b646:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b648:	2300      	movs	r3, #0
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr

0800b656 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b656:	b480      	push	{r7}
 800b658:	b085      	sub	sp, #20
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	68fa      	ldr	r2, [r7, #12]
 800b66c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b670:	f023 0303 	bic.w	r3, r3, #3
 800b674:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b684:	f043 0302 	orr.w	r3, r3, #2
 800b688:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b68a:	2300      	movs	r3, #0
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b698:	b480      	push	{r7}
 800b69a:	b085      	sub	sp, #20
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	695b      	ldr	r3, [r3, #20]
 800b6a4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	699b      	ldr	r3, [r3, #24]
 800b6aa:	68fa      	ldr	r2, [r7, #12]
 800b6ac:	4013      	ands	r3, r2
 800b6ae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	3714      	adds	r7, #20
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr

0800b6be <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b6be:	b480      	push	{r7}
 800b6c0:	b085      	sub	sp, #20
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6d0:	699b      	ldr	r3, [r3, #24]
 800b6d2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6da:	69db      	ldr	r3, [r3, #28]
 800b6dc:	68ba      	ldr	r2, [r7, #8]
 800b6de:	4013      	ands	r3, r2
 800b6e0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	0c1b      	lsrs	r3, r3, #16
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3714      	adds	r7, #20
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr

0800b6f2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b085      	sub	sp, #20
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b704:	699b      	ldr	r3, [r3, #24]
 800b706:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b70e:	69db      	ldr	r3, [r3, #28]
 800b710:	68ba      	ldr	r2, [r7, #8]
 800b712:	4013      	ands	r3, r2
 800b714:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	b29b      	uxth	r3, r3
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3714      	adds	r7, #20
 800b71e:	46bd      	mov	sp, r7
 800b720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b724:	4770      	bx	lr

0800b726 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b726:	b480      	push	{r7}
 800b728:	b085      	sub	sp, #20
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
 800b72e:	460b      	mov	r3, r1
 800b730:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b736:	78fb      	ldrb	r3, [r7, #3]
 800b738:	015a      	lsls	r2, r3, #5
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	4413      	add	r3, r2
 800b73e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b742:	689b      	ldr	r3, [r3, #8]
 800b744:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b74c:	695b      	ldr	r3, [r3, #20]
 800b74e:	68ba      	ldr	r2, [r7, #8]
 800b750:	4013      	ands	r3, r2
 800b752:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b754:	68bb      	ldr	r3, [r7, #8]
}
 800b756:	4618      	mov	r0, r3
 800b758:	3714      	adds	r7, #20
 800b75a:	46bd      	mov	sp, r7
 800b75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b760:	4770      	bx	lr

0800b762 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b762:	b480      	push	{r7}
 800b764:	b087      	sub	sp, #28
 800b766:	af00      	add	r7, sp, #0
 800b768:	6078      	str	r0, [r7, #4]
 800b76a:	460b      	mov	r3, r1
 800b76c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b778:	691b      	ldr	r3, [r3, #16]
 800b77a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b784:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b786:	78fb      	ldrb	r3, [r7, #3]
 800b788:	f003 030f 	and.w	r3, r3, #15
 800b78c:	68fa      	ldr	r2, [r7, #12]
 800b78e:	fa22 f303 	lsr.w	r3, r2, r3
 800b792:	01db      	lsls	r3, r3, #7
 800b794:	b2db      	uxtb	r3, r3
 800b796:	693a      	ldr	r2, [r7, #16]
 800b798:	4313      	orrs	r3, r2
 800b79a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b79c:	78fb      	ldrb	r3, [r7, #3]
 800b79e:	015a      	lsls	r2, r3, #5
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	4413      	add	r3, r2
 800b7a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	693a      	ldr	r2, [r7, #16]
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b7b0:	68bb      	ldr	r3, [r7, #8]
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	371c      	adds	r7, #28
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7bc:	4770      	bx	lr

0800b7be <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b7be:	b480      	push	{r7}
 800b7c0:	b083      	sub	sp, #12
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	695b      	ldr	r3, [r3, #20]
 800b7ca:	f003 0301 	and.w	r3, r3, #1
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	370c      	adds	r7, #12
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d8:	4770      	bx	lr

0800b7da <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b7da:	b480      	push	{r7}
 800b7dc:	b085      	sub	sp, #20
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7f4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b7f8:	f023 0307 	bic.w	r3, r3, #7
 800b7fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	68fa      	ldr	r2, [r7, #12]
 800b808:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b80c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b810:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b812:	2300      	movs	r3, #0
}
 800b814:	4618      	mov	r0, r3
 800b816:	3714      	adds	r7, #20
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b820:	b480      	push	{r7}
 800b822:	b087      	sub	sp, #28
 800b824:	af00      	add	r7, sp, #0
 800b826:	60f8      	str	r0, [r7, #12]
 800b828:	460b      	mov	r3, r1
 800b82a:	607a      	str	r2, [r7, #4]
 800b82c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	333c      	adds	r3, #60	@ 0x3c
 800b836:	3304      	adds	r3, #4
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	4a26      	ldr	r2, [pc, #152]	@ (800b8d8 <USB_EP0_OutStart+0xb8>)
 800b840:	4293      	cmp	r3, r2
 800b842:	d90a      	bls.n	800b85a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b850:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b854:	d101      	bne.n	800b85a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b856:	2300      	movs	r3, #0
 800b858:	e037      	b.n	800b8ca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b860:	461a      	mov	r2, r3
 800b862:	2300      	movs	r3, #0
 800b864:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b86c:	691b      	ldr	r3, [r3, #16]
 800b86e:	697a      	ldr	r2, [r7, #20]
 800b870:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b874:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b878:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b880:	691b      	ldr	r3, [r3, #16]
 800b882:	697a      	ldr	r2, [r7, #20]
 800b884:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b888:	f043 0318 	orr.w	r3, r3, #24
 800b88c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	697a      	ldr	r2, [r7, #20]
 800b898:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b89c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b8a0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b8a2:	7afb      	ldrb	r3, [r7, #11]
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d10f      	bne.n	800b8c8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	697a      	ldr	r2, [r7, #20]
 800b8be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b8c2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b8c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b8c8:	2300      	movs	r3, #0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	371c      	adds	r7, #28
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d4:	4770      	bx	lr
 800b8d6:	bf00      	nop
 800b8d8:	4f54300a 	.word	0x4f54300a

0800b8dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b8f4:	d901      	bls.n	800b8fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b8f6:	2303      	movs	r3, #3
 800b8f8:	e022      	b.n	800b940 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	daf2      	bge.n	800b8e8 <USB_CoreReset+0xc>

  count = 10U;
 800b902:	230a      	movs	r3, #10
 800b904:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b906:	e002      	b.n	800b90e <USB_CoreReset+0x32>
  {
    count--;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	3b01      	subs	r3, #1
 800b90c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1f9      	bne.n	800b908 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	691b      	ldr	r3, [r3, #16]
 800b918:	f043 0201 	orr.w	r2, r3, #1
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	3301      	adds	r3, #1
 800b924:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b92c:	d901      	bls.n	800b932 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b92e:	2303      	movs	r3, #3
 800b930:	e006      	b.n	800b940 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	691b      	ldr	r3, [r3, #16]
 800b936:	f003 0301 	and.w	r3, r3, #1
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	d0f0      	beq.n	800b920 <USB_CoreReset+0x44>

  return HAL_OK;
 800b93e:	2300      	movs	r3, #0
}
 800b940:	4618      	mov	r0, r3
 800b942:	3714      	adds	r7, #20
 800b944:	46bd      	mov	sp, r7
 800b946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94a:	4770      	bx	lr

0800b94c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b084      	sub	sp, #16
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	460b      	mov	r3, r1
 800b956:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b958:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b95c:	f002 fcbc 	bl	800e2d8 <USBD_static_malloc>
 800b960:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d109      	bne.n	800b97c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	32b0      	adds	r2, #176	@ 0xb0
 800b972:	2100      	movs	r1, #0
 800b974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b978:	2302      	movs	r3, #2
 800b97a:	e0d4      	b.n	800bb26 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b97c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b980:	2100      	movs	r1, #0
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f003 fa69 	bl	800ee5a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	32b0      	adds	r2, #176	@ 0xb0
 800b992:	68f9      	ldr	r1, [r7, #12]
 800b994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	32b0      	adds	r2, #176	@ 0xb0
 800b9a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	7c1b      	ldrb	r3, [r3, #16]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d138      	bne.n	800ba26 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b9b4:	4b5e      	ldr	r3, [pc, #376]	@ (800bb30 <USBD_CDC_Init+0x1e4>)
 800b9b6:	7819      	ldrb	r1, [r3, #0]
 800b9b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b9bc:	2202      	movs	r2, #2
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f002 fb67 	bl	800e092 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b9c4:	4b5a      	ldr	r3, [pc, #360]	@ (800bb30 <USBD_CDC_Init+0x1e4>)
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	f003 020f 	and.w	r2, r3, #15
 800b9cc:	6879      	ldr	r1, [r7, #4]
 800b9ce:	4613      	mov	r3, r2
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4413      	add	r3, r2
 800b9d4:	009b      	lsls	r3, r3, #2
 800b9d6:	440b      	add	r3, r1
 800b9d8:	3323      	adds	r3, #35	@ 0x23
 800b9da:	2201      	movs	r2, #1
 800b9dc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b9de:	4b55      	ldr	r3, [pc, #340]	@ (800bb34 <USBD_CDC_Init+0x1e8>)
 800b9e0:	7819      	ldrb	r1, [r3, #0]
 800b9e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b9e6:	2202      	movs	r2, #2
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f002 fb52 	bl	800e092 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b9ee:	4b51      	ldr	r3, [pc, #324]	@ (800bb34 <USBD_CDC_Init+0x1e8>)
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	f003 020f 	and.w	r2, r3, #15
 800b9f6:	6879      	ldr	r1, [r7, #4]
 800b9f8:	4613      	mov	r3, r2
 800b9fa:	009b      	lsls	r3, r3, #2
 800b9fc:	4413      	add	r3, r2
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	440b      	add	r3, r1
 800ba02:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ba06:	2201      	movs	r2, #1
 800ba08:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ba0a:	4b4b      	ldr	r3, [pc, #300]	@ (800bb38 <USBD_CDC_Init+0x1ec>)
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	f003 020f 	and.w	r2, r3, #15
 800ba12:	6879      	ldr	r1, [r7, #4]
 800ba14:	4613      	mov	r3, r2
 800ba16:	009b      	lsls	r3, r3, #2
 800ba18:	4413      	add	r3, r2
 800ba1a:	009b      	lsls	r3, r3, #2
 800ba1c:	440b      	add	r3, r1
 800ba1e:	331c      	adds	r3, #28
 800ba20:	2210      	movs	r2, #16
 800ba22:	601a      	str	r2, [r3, #0]
 800ba24:	e035      	b.n	800ba92 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ba26:	4b42      	ldr	r3, [pc, #264]	@ (800bb30 <USBD_CDC_Init+0x1e4>)
 800ba28:	7819      	ldrb	r1, [r3, #0]
 800ba2a:	2340      	movs	r3, #64	@ 0x40
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f002 fb2f 	bl	800e092 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ba34:	4b3e      	ldr	r3, [pc, #248]	@ (800bb30 <USBD_CDC_Init+0x1e4>)
 800ba36:	781b      	ldrb	r3, [r3, #0]
 800ba38:	f003 020f 	and.w	r2, r3, #15
 800ba3c:	6879      	ldr	r1, [r7, #4]
 800ba3e:	4613      	mov	r3, r2
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	4413      	add	r3, r2
 800ba44:	009b      	lsls	r3, r3, #2
 800ba46:	440b      	add	r3, r1
 800ba48:	3323      	adds	r3, #35	@ 0x23
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ba4e:	4b39      	ldr	r3, [pc, #228]	@ (800bb34 <USBD_CDC_Init+0x1e8>)
 800ba50:	7819      	ldrb	r1, [r3, #0]
 800ba52:	2340      	movs	r3, #64	@ 0x40
 800ba54:	2202      	movs	r2, #2
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f002 fb1b 	bl	800e092 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ba5c:	4b35      	ldr	r3, [pc, #212]	@ (800bb34 <USBD_CDC_Init+0x1e8>)
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	f003 020f 	and.w	r2, r3, #15
 800ba64:	6879      	ldr	r1, [r7, #4]
 800ba66:	4613      	mov	r3, r2
 800ba68:	009b      	lsls	r3, r3, #2
 800ba6a:	4413      	add	r3, r2
 800ba6c:	009b      	lsls	r3, r3, #2
 800ba6e:	440b      	add	r3, r1
 800ba70:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ba74:	2201      	movs	r2, #1
 800ba76:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ba78:	4b2f      	ldr	r3, [pc, #188]	@ (800bb38 <USBD_CDC_Init+0x1ec>)
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	f003 020f 	and.w	r2, r3, #15
 800ba80:	6879      	ldr	r1, [r7, #4]
 800ba82:	4613      	mov	r3, r2
 800ba84:	009b      	lsls	r3, r3, #2
 800ba86:	4413      	add	r3, r2
 800ba88:	009b      	lsls	r3, r3, #2
 800ba8a:	440b      	add	r3, r1
 800ba8c:	331c      	adds	r3, #28
 800ba8e:	2210      	movs	r2, #16
 800ba90:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ba92:	4b29      	ldr	r3, [pc, #164]	@ (800bb38 <USBD_CDC_Init+0x1ec>)
 800ba94:	7819      	ldrb	r1, [r3, #0]
 800ba96:	2308      	movs	r3, #8
 800ba98:	2203      	movs	r2, #3
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f002 faf9 	bl	800e092 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800baa0:	4b25      	ldr	r3, [pc, #148]	@ (800bb38 <USBD_CDC_Init+0x1ec>)
 800baa2:	781b      	ldrb	r3, [r3, #0]
 800baa4:	f003 020f 	and.w	r2, r3, #15
 800baa8:	6879      	ldr	r1, [r7, #4]
 800baaa:	4613      	mov	r3, r2
 800baac:	009b      	lsls	r3, r3, #2
 800baae:	4413      	add	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	440b      	add	r3, r1
 800bab4:	3323      	adds	r3, #35	@ 0x23
 800bab6:	2201      	movs	r2, #1
 800bab8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2200      	movs	r2, #0
 800babe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	33b0      	adds	r3, #176	@ 0xb0
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	4413      	add	r3, r2
 800bad0:	685b      	ldr	r3, [r3, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2200      	movs	r2, #0
 800bada:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800baec:	2b00      	cmp	r3, #0
 800baee:	d101      	bne.n	800baf4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800baf0:	2302      	movs	r3, #2
 800baf2:	e018      	b.n	800bb26 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	7c1b      	ldrb	r3, [r3, #16]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10a      	bne.n	800bb12 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bafc:	4b0d      	ldr	r3, [pc, #52]	@ (800bb34 <USBD_CDC_Init+0x1e8>)
 800bafe:	7819      	ldrb	r1, [r3, #0]
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f002 fbb0 	bl	800e270 <USBD_LL_PrepareReceive>
 800bb10:	e008      	b.n	800bb24 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bb12:	4b08      	ldr	r3, [pc, #32]	@ (800bb34 <USBD_CDC_Init+0x1e8>)
 800bb14:	7819      	ldrb	r1, [r3, #0]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb1c:	2340      	movs	r3, #64	@ 0x40
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f002 fba6 	bl	800e270 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	20000097 	.word	0x20000097
 800bb34:	20000098 	.word	0x20000098
 800bb38:	20000099 	.word	0x20000099

0800bb3c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	460b      	mov	r3, r1
 800bb46:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bb48:	4b3a      	ldr	r3, [pc, #232]	@ (800bc34 <USBD_CDC_DeInit+0xf8>)
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	4619      	mov	r1, r3
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f002 fac5 	bl	800e0de <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bb54:	4b37      	ldr	r3, [pc, #220]	@ (800bc34 <USBD_CDC_DeInit+0xf8>)
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	f003 020f 	and.w	r2, r3, #15
 800bb5c:	6879      	ldr	r1, [r7, #4]
 800bb5e:	4613      	mov	r3, r2
 800bb60:	009b      	lsls	r3, r3, #2
 800bb62:	4413      	add	r3, r2
 800bb64:	009b      	lsls	r3, r3, #2
 800bb66:	440b      	add	r3, r1
 800bb68:	3323      	adds	r3, #35	@ 0x23
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bb6e:	4b32      	ldr	r3, [pc, #200]	@ (800bc38 <USBD_CDC_DeInit+0xfc>)
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	4619      	mov	r1, r3
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f002 fab2 	bl	800e0de <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bb7a:	4b2f      	ldr	r3, [pc, #188]	@ (800bc38 <USBD_CDC_DeInit+0xfc>)
 800bb7c:	781b      	ldrb	r3, [r3, #0]
 800bb7e:	f003 020f 	and.w	r2, r3, #15
 800bb82:	6879      	ldr	r1, [r7, #4]
 800bb84:	4613      	mov	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4413      	add	r3, r2
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	440b      	add	r3, r1
 800bb8e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bb92:	2200      	movs	r2, #0
 800bb94:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bb96:	4b29      	ldr	r3, [pc, #164]	@ (800bc3c <USBD_CDC_DeInit+0x100>)
 800bb98:	781b      	ldrb	r3, [r3, #0]
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f002 fa9e 	bl	800e0de <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bba2:	4b26      	ldr	r3, [pc, #152]	@ (800bc3c <USBD_CDC_DeInit+0x100>)
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	f003 020f 	and.w	r2, r3, #15
 800bbaa:	6879      	ldr	r1, [r7, #4]
 800bbac:	4613      	mov	r3, r2
 800bbae:	009b      	lsls	r3, r3, #2
 800bbb0:	4413      	add	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	440b      	add	r3, r1
 800bbb6:	3323      	adds	r3, #35	@ 0x23
 800bbb8:	2200      	movs	r2, #0
 800bbba:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bbbc:	4b1f      	ldr	r3, [pc, #124]	@ (800bc3c <USBD_CDC_DeInit+0x100>)
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	f003 020f 	and.w	r2, r3, #15
 800bbc4:	6879      	ldr	r1, [r7, #4]
 800bbc6:	4613      	mov	r3, r2
 800bbc8:	009b      	lsls	r3, r3, #2
 800bbca:	4413      	add	r3, r2
 800bbcc:	009b      	lsls	r3, r3, #2
 800bbce:	440b      	add	r3, r1
 800bbd0:	331c      	adds	r3, #28
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	32b0      	adds	r2, #176	@ 0xb0
 800bbe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d01f      	beq.n	800bc28 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bbee:	687a      	ldr	r2, [r7, #4]
 800bbf0:	33b0      	adds	r3, #176	@ 0xb0
 800bbf2:	009b      	lsls	r3, r3, #2
 800bbf4:	4413      	add	r3, r2
 800bbf6:	685b      	ldr	r3, [r3, #4]
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	32b0      	adds	r2, #176	@ 0xb0
 800bc06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f002 fb72 	bl	800e2f4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	32b0      	adds	r2, #176	@ 0xb0
 800bc1a:	2100      	movs	r1, #0
 800bc1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2200      	movs	r2, #0
 800bc24:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bc28:	2300      	movs	r3, #0
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3708      	adds	r7, #8
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	20000097 	.word	0x20000097
 800bc38:	20000098 	.word	0x20000098
 800bc3c:	20000099 	.word	0x20000099

0800bc40 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b086      	sub	sp, #24
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	32b0      	adds	r2, #176	@ 0xb0
 800bc54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc58:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc62:	2300      	movs	r3, #0
 800bc64:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d101      	bne.n	800bc70 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800bc6c:	2303      	movs	r3, #3
 800bc6e:	e0bf      	b.n	800bdf0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	781b      	ldrb	r3, [r3, #0]
 800bc74:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d050      	beq.n	800bd1e <USBD_CDC_Setup+0xde>
 800bc7c:	2b20      	cmp	r3, #32
 800bc7e:	f040 80af 	bne.w	800bde0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	88db      	ldrh	r3, [r3, #6]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d03a      	beq.n	800bd00 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	b25b      	sxtb	r3, r3
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	da1b      	bge.n	800bccc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc9a:	687a      	ldr	r2, [r7, #4]
 800bc9c:	33b0      	adds	r3, #176	@ 0xb0
 800bc9e:	009b      	lsls	r3, r3, #2
 800bca0:	4413      	add	r3, r2
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	683a      	ldr	r2, [r7, #0]
 800bca8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800bcaa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bcac:	683a      	ldr	r2, [r7, #0]
 800bcae:	88d2      	ldrh	r2, [r2, #6]
 800bcb0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	88db      	ldrh	r3, [r3, #6]
 800bcb6:	2b07      	cmp	r3, #7
 800bcb8:	bf28      	it	cs
 800bcba:	2307      	movcs	r3, #7
 800bcbc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bcbe:	693b      	ldr	r3, [r7, #16]
 800bcc0:	89fa      	ldrh	r2, [r7, #14]
 800bcc2:	4619      	mov	r1, r3
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f001 fda9 	bl	800d81c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800bcca:	e090      	b.n	800bdee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	785a      	ldrb	r2, [r3, #1]
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	88db      	ldrh	r3, [r3, #6]
 800bcda:	2b3f      	cmp	r3, #63	@ 0x3f
 800bcdc:	d803      	bhi.n	800bce6 <USBD_CDC_Setup+0xa6>
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	88db      	ldrh	r3, [r3, #6]
 800bce2:	b2da      	uxtb	r2, r3
 800bce4:	e000      	b.n	800bce8 <USBD_CDC_Setup+0xa8>
 800bce6:	2240      	movs	r2, #64	@ 0x40
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bcee:	6939      	ldr	r1, [r7, #16]
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800bcf6:	461a      	mov	r2, r3
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f001 fdbe 	bl	800d87a <USBD_CtlPrepareRx>
      break;
 800bcfe:	e076      	b.n	800bdee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd06:	687a      	ldr	r2, [r7, #4]
 800bd08:	33b0      	adds	r3, #176	@ 0xb0
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	4413      	add	r3, r2
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	689b      	ldr	r3, [r3, #8]
 800bd12:	683a      	ldr	r2, [r7, #0]
 800bd14:	7850      	ldrb	r0, [r2, #1]
 800bd16:	2200      	movs	r2, #0
 800bd18:	6839      	ldr	r1, [r7, #0]
 800bd1a:	4798      	blx	r3
      break;
 800bd1c:	e067      	b.n	800bdee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	785b      	ldrb	r3, [r3, #1]
 800bd22:	2b0b      	cmp	r3, #11
 800bd24:	d851      	bhi.n	800bdca <USBD_CDC_Setup+0x18a>
 800bd26:	a201      	add	r2, pc, #4	@ (adr r2, 800bd2c <USBD_CDC_Setup+0xec>)
 800bd28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd2c:	0800bd5d 	.word	0x0800bd5d
 800bd30:	0800bdd9 	.word	0x0800bdd9
 800bd34:	0800bdcb 	.word	0x0800bdcb
 800bd38:	0800bdcb 	.word	0x0800bdcb
 800bd3c:	0800bdcb 	.word	0x0800bdcb
 800bd40:	0800bdcb 	.word	0x0800bdcb
 800bd44:	0800bdcb 	.word	0x0800bdcb
 800bd48:	0800bdcb 	.word	0x0800bdcb
 800bd4c:	0800bdcb 	.word	0x0800bdcb
 800bd50:	0800bdcb 	.word	0x0800bdcb
 800bd54:	0800bd87 	.word	0x0800bd87
 800bd58:	0800bdb1 	.word	0x0800bdb1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd62:	b2db      	uxtb	r3, r3
 800bd64:	2b03      	cmp	r3, #3
 800bd66:	d107      	bne.n	800bd78 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bd68:	f107 030a 	add.w	r3, r7, #10
 800bd6c:	2202      	movs	r2, #2
 800bd6e:	4619      	mov	r1, r3
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f001 fd53 	bl	800d81c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bd76:	e032      	b.n	800bdde <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bd78:	6839      	ldr	r1, [r7, #0]
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f001 fcd1 	bl	800d722 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd80:	2303      	movs	r3, #3
 800bd82:	75fb      	strb	r3, [r7, #23]
          break;
 800bd84:	e02b      	b.n	800bdde <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d107      	bne.n	800bda2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bd92:	f107 030d 	add.w	r3, r7, #13
 800bd96:	2201      	movs	r2, #1
 800bd98:	4619      	mov	r1, r3
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f001 fd3e 	bl	800d81c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bda0:	e01d      	b.n	800bdde <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bda2:	6839      	ldr	r1, [r7, #0]
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f001 fcbc 	bl	800d722 <USBD_CtlError>
            ret = USBD_FAIL;
 800bdaa:	2303      	movs	r3, #3
 800bdac:	75fb      	strb	r3, [r7, #23]
          break;
 800bdae:	e016      	b.n	800bdde <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	2b03      	cmp	r3, #3
 800bdba:	d00f      	beq.n	800bddc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bdbc:	6839      	ldr	r1, [r7, #0]
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f001 fcaf 	bl	800d722 <USBD_CtlError>
            ret = USBD_FAIL;
 800bdc4:	2303      	movs	r3, #3
 800bdc6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bdc8:	e008      	b.n	800bddc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bdca:	6839      	ldr	r1, [r7, #0]
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f001 fca8 	bl	800d722 <USBD_CtlError>
          ret = USBD_FAIL;
 800bdd2:	2303      	movs	r3, #3
 800bdd4:	75fb      	strb	r3, [r7, #23]
          break;
 800bdd6:	e002      	b.n	800bdde <USBD_CDC_Setup+0x19e>
          break;
 800bdd8:	bf00      	nop
 800bdda:	e008      	b.n	800bdee <USBD_CDC_Setup+0x1ae>
          break;
 800bddc:	bf00      	nop
      }
      break;
 800bdde:	e006      	b.n	800bdee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bde0:	6839      	ldr	r1, [r7, #0]
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f001 fc9d 	bl	800d722 <USBD_CtlError>
      ret = USBD_FAIL;
 800bde8:	2303      	movs	r3, #3
 800bdea:	75fb      	strb	r3, [r7, #23]
      break;
 800bdec:	bf00      	nop
  }

  return (uint8_t)ret;
 800bdee:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3718      	adds	r7, #24
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b084      	sub	sp, #16
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	460b      	mov	r3, r1
 800be02:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be0a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	32b0      	adds	r2, #176	@ 0xb0
 800be16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d101      	bne.n	800be22 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800be1e:	2303      	movs	r3, #3
 800be20:	e065      	b.n	800beee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	32b0      	adds	r2, #176	@ 0xb0
 800be2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be30:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800be32:	78fb      	ldrb	r3, [r7, #3]
 800be34:	f003 020f 	and.w	r2, r3, #15
 800be38:	6879      	ldr	r1, [r7, #4]
 800be3a:	4613      	mov	r3, r2
 800be3c:	009b      	lsls	r3, r3, #2
 800be3e:	4413      	add	r3, r2
 800be40:	009b      	lsls	r3, r3, #2
 800be42:	440b      	add	r3, r1
 800be44:	3314      	adds	r3, #20
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d02f      	beq.n	800beac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800be4c:	78fb      	ldrb	r3, [r7, #3]
 800be4e:	f003 020f 	and.w	r2, r3, #15
 800be52:	6879      	ldr	r1, [r7, #4]
 800be54:	4613      	mov	r3, r2
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	4413      	add	r3, r2
 800be5a:	009b      	lsls	r3, r3, #2
 800be5c:	440b      	add	r3, r1
 800be5e:	3314      	adds	r3, #20
 800be60:	681a      	ldr	r2, [r3, #0]
 800be62:	78fb      	ldrb	r3, [r7, #3]
 800be64:	f003 010f 	and.w	r1, r3, #15
 800be68:	68f8      	ldr	r0, [r7, #12]
 800be6a:	460b      	mov	r3, r1
 800be6c:	00db      	lsls	r3, r3, #3
 800be6e:	440b      	add	r3, r1
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4403      	add	r3, r0
 800be74:	331c      	adds	r3, #28
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	fbb2 f1f3 	udiv	r1, r2, r3
 800be7c:	fb01 f303 	mul.w	r3, r1, r3
 800be80:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800be82:	2b00      	cmp	r3, #0
 800be84:	d112      	bne.n	800beac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800be86:	78fb      	ldrb	r3, [r7, #3]
 800be88:	f003 020f 	and.w	r2, r3, #15
 800be8c:	6879      	ldr	r1, [r7, #4]
 800be8e:	4613      	mov	r3, r2
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	4413      	add	r3, r2
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	440b      	add	r3, r1
 800be98:	3314      	adds	r3, #20
 800be9a:	2200      	movs	r2, #0
 800be9c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800be9e:	78f9      	ldrb	r1, [r7, #3]
 800bea0:	2300      	movs	r3, #0
 800bea2:	2200      	movs	r2, #0
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f002 f9c2 	bl	800e22e <USBD_LL_Transmit>
 800beaa:	e01f      	b.n	800beec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	2200      	movs	r2, #0
 800beb0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	33b0      	adds	r3, #176	@ 0xb0
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	4413      	add	r3, r2
 800bec2:	685b      	ldr	r3, [r3, #4]
 800bec4:	691b      	ldr	r3, [r3, #16]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d010      	beq.n	800beec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bed0:	687a      	ldr	r2, [r7, #4]
 800bed2:	33b0      	adds	r3, #176	@ 0xb0
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	4413      	add	r3, r2
 800bed8:	685b      	ldr	r3, [r3, #4]
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	68ba      	ldr	r2, [r7, #8]
 800bede:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bee2:	68ba      	ldr	r2, [r7, #8]
 800bee4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bee8:	78fa      	ldrb	r2, [r7, #3]
 800beea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800beec:	2300      	movs	r3, #0
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3710      	adds	r7, #16
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b084      	sub	sp, #16
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
 800befe:	460b      	mov	r3, r1
 800bf00:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	32b0      	adds	r2, #176	@ 0xb0
 800bf0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf10:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	32b0      	adds	r2, #176	@ 0xb0
 800bf1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d101      	bne.n	800bf28 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800bf24:	2303      	movs	r3, #3
 800bf26:	e01a      	b.n	800bf5e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf28:	78fb      	ldrb	r3, [r7, #3]
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f002 f9c0 	bl	800e2b2 <USBD_LL_GetRxDataSize>
 800bf32:	4602      	mov	r2, r0
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	33b0      	adds	r3, #176	@ 0xb0
 800bf44:	009b      	lsls	r3, r3, #2
 800bf46:	4413      	add	r3, r2
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	68fa      	ldr	r2, [r7, #12]
 800bf4e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800bf52:	68fa      	ldr	r2, [r7, #12]
 800bf54:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800bf58:	4611      	mov	r1, r2
 800bf5a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bf5c:	2300      	movs	r3, #0
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b084      	sub	sp, #16
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	32b0      	adds	r2, #176	@ 0xb0
 800bf78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf7c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d101      	bne.n	800bf88 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bf84:	2303      	movs	r3, #3
 800bf86:	e024      	b.n	800bfd2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bf8e:	687a      	ldr	r2, [r7, #4]
 800bf90:	33b0      	adds	r3, #176	@ 0xb0
 800bf92:	009b      	lsls	r3, r3, #2
 800bf94:	4413      	add	r3, r2
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d019      	beq.n	800bfd0 <USBD_CDC_EP0_RxReady+0x6a>
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800bfa2:	2bff      	cmp	r3, #255	@ 0xff
 800bfa4:	d014      	beq.n	800bfd0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bfac:	687a      	ldr	r2, [r7, #4]
 800bfae:	33b0      	adds	r3, #176	@ 0xb0
 800bfb0:	009b      	lsls	r3, r3, #2
 800bfb2:	4413      	add	r3, r2
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	689b      	ldr	r3, [r3, #8]
 800bfb8:	68fa      	ldr	r2, [r7, #12]
 800bfba:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800bfbe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800bfc0:	68fa      	ldr	r2, [r7, #12]
 800bfc2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bfc6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	22ff      	movs	r2, #255	@ 0xff
 800bfcc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800bfd0:	2300      	movs	r3, #0
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}
	...

0800bfdc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b086      	sub	sp, #24
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bfe4:	2182      	movs	r1, #130	@ 0x82
 800bfe6:	4818      	ldr	r0, [pc, #96]	@ (800c048 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bfe8:	f000 fd62 	bl	800cab0 <USBD_GetEpDesc>
 800bfec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bfee:	2101      	movs	r1, #1
 800bff0:	4815      	ldr	r0, [pc, #84]	@ (800c048 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bff2:	f000 fd5d 	bl	800cab0 <USBD_GetEpDesc>
 800bff6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bff8:	2181      	movs	r1, #129	@ 0x81
 800bffa:	4813      	ldr	r0, [pc, #76]	@ (800c048 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800bffc:	f000 fd58 	bl	800cab0 <USBD_GetEpDesc>
 800c000:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d002      	beq.n	800c00e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	2210      	movs	r2, #16
 800c00c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d006      	beq.n	800c022 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	2200      	movs	r2, #0
 800c018:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c01c:	711a      	strb	r2, [r3, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d006      	beq.n	800c036 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2200      	movs	r2, #0
 800c02c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c030:	711a      	strb	r2, [r3, #4]
 800c032:	2200      	movs	r2, #0
 800c034:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2243      	movs	r2, #67	@ 0x43
 800c03a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c03c:	4b02      	ldr	r3, [pc, #8]	@ (800c048 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c03e:	4618      	mov	r0, r3
 800c040:	3718      	adds	r7, #24
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}
 800c046:	bf00      	nop
 800c048:	20000054 	.word	0x20000054

0800c04c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b086      	sub	sp, #24
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c054:	2182      	movs	r1, #130	@ 0x82
 800c056:	4818      	ldr	r0, [pc, #96]	@ (800c0b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c058:	f000 fd2a 	bl	800cab0 <USBD_GetEpDesc>
 800c05c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c05e:	2101      	movs	r1, #1
 800c060:	4815      	ldr	r0, [pc, #84]	@ (800c0b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c062:	f000 fd25 	bl	800cab0 <USBD_GetEpDesc>
 800c066:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c068:	2181      	movs	r1, #129	@ 0x81
 800c06a:	4813      	ldr	r0, [pc, #76]	@ (800c0b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c06c:	f000 fd20 	bl	800cab0 <USBD_GetEpDesc>
 800c070:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d002      	beq.n	800c07e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	2210      	movs	r2, #16
 800c07c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d006      	beq.n	800c092 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	2200      	movs	r2, #0
 800c088:	711a      	strb	r2, [r3, #4]
 800c08a:	2200      	movs	r2, #0
 800c08c:	f042 0202 	orr.w	r2, r2, #2
 800c090:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d006      	beq.n	800c0a6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	2200      	movs	r2, #0
 800c09c:	711a      	strb	r2, [r3, #4]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	f042 0202 	orr.w	r2, r2, #2
 800c0a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2243      	movs	r2, #67	@ 0x43
 800c0aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c0ac:	4b02      	ldr	r3, [pc, #8]	@ (800c0b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3718      	adds	r7, #24
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	20000054 	.word	0x20000054

0800c0bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b086      	sub	sp, #24
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c0c4:	2182      	movs	r1, #130	@ 0x82
 800c0c6:	4818      	ldr	r0, [pc, #96]	@ (800c128 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c0c8:	f000 fcf2 	bl	800cab0 <USBD_GetEpDesc>
 800c0cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c0ce:	2101      	movs	r1, #1
 800c0d0:	4815      	ldr	r0, [pc, #84]	@ (800c128 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c0d2:	f000 fced 	bl	800cab0 <USBD_GetEpDesc>
 800c0d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c0d8:	2181      	movs	r1, #129	@ 0x81
 800c0da:	4813      	ldr	r0, [pc, #76]	@ (800c128 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c0dc:	f000 fce8 	bl	800cab0 <USBD_GetEpDesc>
 800c0e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d002      	beq.n	800c0ee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c0e8:	697b      	ldr	r3, [r7, #20]
 800c0ea:	2210      	movs	r2, #16
 800c0ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d006      	beq.n	800c102 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0fc:	711a      	strb	r2, [r3, #4]
 800c0fe:	2200      	movs	r2, #0
 800c100:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d006      	beq.n	800c116 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2200      	movs	r2, #0
 800c10c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c110:	711a      	strb	r2, [r3, #4]
 800c112:	2200      	movs	r2, #0
 800c114:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2243      	movs	r2, #67	@ 0x43
 800c11a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c11c:	4b02      	ldr	r3, [pc, #8]	@ (800c128 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3718      	adds	r7, #24
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
 800c126:	bf00      	nop
 800c128:	20000054 	.word	0x20000054

0800c12c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	220a      	movs	r2, #10
 800c138:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c13a:	4b03      	ldr	r3, [pc, #12]	@ (800c148 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr
 800c148:	20000010 	.word	0x20000010

0800c14c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b083      	sub	sp, #12
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
 800c154:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d101      	bne.n	800c160 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c15c:	2303      	movs	r3, #3
 800c15e:	e009      	b.n	800c174 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	33b0      	adds	r3, #176	@ 0xb0
 800c16a:	009b      	lsls	r3, r3, #2
 800c16c:	4413      	add	r3, r2
 800c16e:	683a      	ldr	r2, [r7, #0]
 800c170:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c172:	2300      	movs	r3, #0
}
 800c174:	4618      	mov	r0, r3
 800c176:	370c      	adds	r7, #12
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c180:	b480      	push	{r7}
 800c182:	b087      	sub	sp, #28
 800c184:	af00      	add	r7, sp, #0
 800c186:	60f8      	str	r0, [r7, #12]
 800c188:	60b9      	str	r1, [r7, #8]
 800c18a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	32b0      	adds	r2, #176	@ 0xb0
 800c196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c19a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d101      	bne.n	800c1a6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c1a2:	2303      	movs	r3, #3
 800c1a4:	e008      	b.n	800c1b8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	68ba      	ldr	r2, [r7, #8]
 800c1aa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	687a      	ldr	r2, [r7, #4]
 800c1b2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c1b6:	2300      	movs	r3, #0
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	371c      	adds	r7, #28
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr

0800c1c4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	32b0      	adds	r2, #176	@ 0xb0
 800c1d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d101      	bne.n	800c1e8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c1e4:	2303      	movs	r3, #3
 800c1e6:	e004      	b.n	800c1f2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	683a      	ldr	r2, [r7, #0]
 800c1ec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c1f0:	2300      	movs	r3, #0
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3714      	adds	r7, #20
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fc:	4770      	bx	lr
	...

0800c200 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b084      	sub	sp, #16
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	32b0      	adds	r2, #176	@ 0xb0
 800c212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c216:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c218:	2301      	movs	r3, #1
 800c21a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d101      	bne.n	800c226 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c222:	2303      	movs	r3, #3
 800c224:	e025      	b.n	800c272 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d11f      	bne.n	800c270 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	2201      	movs	r2, #1
 800c234:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c238:	4b10      	ldr	r3, [pc, #64]	@ (800c27c <USBD_CDC_TransmitPacket+0x7c>)
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	f003 020f 	and.w	r2, r3, #15
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	4613      	mov	r3, r2
 800c24a:	009b      	lsls	r3, r3, #2
 800c24c:	4413      	add	r3, r2
 800c24e:	009b      	lsls	r3, r3, #2
 800c250:	4403      	add	r3, r0
 800c252:	3314      	adds	r3, #20
 800c254:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c256:	4b09      	ldr	r3, [pc, #36]	@ (800c27c <USBD_CDC_TransmitPacket+0x7c>)
 800c258:	7819      	ldrb	r1, [r3, #0]
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c260:	68bb      	ldr	r3, [r7, #8]
 800c262:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f001 ffe1 	bl	800e22e <USBD_LL_Transmit>

    ret = USBD_OK;
 800c26c:	2300      	movs	r3, #0
 800c26e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c270:	7bfb      	ldrb	r3, [r7, #15]
}
 800c272:	4618      	mov	r0, r3
 800c274:	3710      	adds	r7, #16
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}
 800c27a:	bf00      	nop
 800c27c:	20000097 	.word	0x20000097

0800c280 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b084      	sub	sp, #16
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	32b0      	adds	r2, #176	@ 0xb0
 800c292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c296:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	32b0      	adds	r2, #176	@ 0xb0
 800c2a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d101      	bne.n	800c2ae <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	e018      	b.n	800c2e0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	7c1b      	ldrb	r3, [r3, #16]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d10a      	bne.n	800c2cc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c2b6:	4b0c      	ldr	r3, [pc, #48]	@ (800c2e8 <USBD_CDC_ReceivePacket+0x68>)
 800c2b8:	7819      	ldrb	r1, [r3, #0]
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c2c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f001 ffd3 	bl	800e270 <USBD_LL_PrepareReceive>
 800c2ca:	e008      	b.n	800c2de <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c2cc:	4b06      	ldr	r3, [pc, #24]	@ (800c2e8 <USBD_CDC_ReceivePacket+0x68>)
 800c2ce:	7819      	ldrb	r1, [r3, #0]
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c2d6:	2340      	movs	r3, #64	@ 0x40
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f001 ffc9 	bl	800e270 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c2de:	2300      	movs	r3, #0
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3710      	adds	r7, #16
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	20000098 	.word	0x20000098

0800c2ec <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b086      	sub	sp, #24
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	4613      	mov	r3, r2
 800c2f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d101      	bne.n	800c304 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c300:	2303      	movs	r3, #3
 800c302:	e01f      	b.n	800c344 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	2200      	movs	r2, #0
 800c308:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	2200      	movs	r2, #0
 800c310:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2200      	movs	r2, #0
 800c318:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d003      	beq.n	800c32a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	68ba      	ldr	r2, [r7, #8]
 800c326:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	2201      	movs	r2, #1
 800c32e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	79fa      	ldrb	r2, [r7, #7]
 800c336:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c338:	68f8      	ldr	r0, [r7, #12]
 800c33a:	f001 fe43 	bl	800dfc4 <USBD_LL_Init>
 800c33e:	4603      	mov	r3, r0
 800c340:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c342:	7dfb      	ldrb	r3, [r7, #23]
}
 800c344:	4618      	mov	r0, r3
 800c346:	3718      	adds	r7, #24
 800c348:	46bd      	mov	sp, r7
 800c34a:	bd80      	pop	{r7, pc}

0800c34c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b084      	sub	sp, #16
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
 800c354:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c356:	2300      	movs	r3, #0
 800c358:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c360:	2303      	movs	r3, #3
 800c362:	e025      	b.n	800c3b0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	32ae      	adds	r2, #174	@ 0xae
 800c376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d00f      	beq.n	800c3a0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	32ae      	adds	r2, #174	@ 0xae
 800c38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c390:	f107 020e 	add.w	r2, r7, #14
 800c394:	4610      	mov	r0, r2
 800c396:	4798      	blx	r3
 800c398:	4602      	mov	r2, r0
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c3a6:	1c5a      	adds	r2, r3, #1
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c3ae:	2300      	movs	r3, #0
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	3710      	adds	r7, #16
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}

0800c3b8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b082      	sub	sp, #8
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f001 fe4b 	bl	800e05c <USBD_LL_Start>
 800c3c6:	4603      	mov	r3, r0
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	3708      	adds	r7, #8
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}

0800c3d0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c3d0:	b480      	push	{r7}
 800c3d2:	b083      	sub	sp, #12
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c3d8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	370c      	adds	r7, #12
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e4:	4770      	bx	lr

0800c3e6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c3e6:	b580      	push	{r7, lr}
 800c3e8:	b084      	sub	sp, #16
 800c3ea:	af00      	add	r7, sp, #0
 800c3ec:	6078      	str	r0, [r7, #4]
 800c3ee:	460b      	mov	r3, r1
 800c3f0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d009      	beq.n	800c414 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	78fa      	ldrb	r2, [r7, #3]
 800c40a:	4611      	mov	r1, r2
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	4798      	blx	r3
 800c410:	4603      	mov	r3, r0
 800c412:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c414:	7bfb      	ldrb	r3, [r7, #15]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3710      	adds	r7, #16
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c41e:	b580      	push	{r7, lr}
 800c420:	b084      	sub	sp, #16
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
 800c426:	460b      	mov	r3, r1
 800c428:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c42a:	2300      	movs	r3, #0
 800c42c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	78fa      	ldrb	r2, [r7, #3]
 800c438:	4611      	mov	r1, r2
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	4798      	blx	r3
 800c43e:	4603      	mov	r3, r0
 800c440:	2b00      	cmp	r3, #0
 800c442:	d001      	beq.n	800c448 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c444:	2303      	movs	r3, #3
 800c446:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c448:	7bfb      	ldrb	r3, [r7, #15]
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3710      	adds	r7, #16
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}

0800c452 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c452:	b580      	push	{r7, lr}
 800c454:	b084      	sub	sp, #16
 800c456:	af00      	add	r7, sp, #0
 800c458:	6078      	str	r0, [r7, #4]
 800c45a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c462:	6839      	ldr	r1, [r7, #0]
 800c464:	4618      	mov	r0, r3
 800c466:	f001 f922 	bl	800d6ae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2201      	movs	r2, #1
 800c46e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c478:	461a      	mov	r2, r3
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c486:	f003 031f 	and.w	r3, r3, #31
 800c48a:	2b02      	cmp	r3, #2
 800c48c:	d01a      	beq.n	800c4c4 <USBD_LL_SetupStage+0x72>
 800c48e:	2b02      	cmp	r3, #2
 800c490:	d822      	bhi.n	800c4d8 <USBD_LL_SetupStage+0x86>
 800c492:	2b00      	cmp	r3, #0
 800c494:	d002      	beq.n	800c49c <USBD_LL_SetupStage+0x4a>
 800c496:	2b01      	cmp	r3, #1
 800c498:	d00a      	beq.n	800c4b0 <USBD_LL_SetupStage+0x5e>
 800c49a:	e01d      	b.n	800c4d8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c4a2:	4619      	mov	r1, r3
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f000 fb77 	bl	800cb98 <USBD_StdDevReq>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	73fb      	strb	r3, [r7, #15]
      break;
 800c4ae:	e020      	b.n	800c4f2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	6878      	ldr	r0, [r7, #4]
 800c4ba:	f000 fbdf 	bl	800cc7c <USBD_StdItfReq>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	73fb      	strb	r3, [r7, #15]
      break;
 800c4c2:	e016      	b.n	800c4f2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f000 fc41 	bl	800cd54 <USBD_StdEPReq>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	73fb      	strb	r3, [r7, #15]
      break;
 800c4d6:	e00c      	b.n	800c4f2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c4de:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c4e2:	b2db      	uxtb	r3, r3
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	6878      	ldr	r0, [r7, #4]
 800c4e8:	f001 fe18 	bl	800e11c <USBD_LL_StallEP>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	73fb      	strb	r3, [r7, #15]
      break;
 800c4f0:	bf00      	nop
  }

  return ret;
 800c4f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3710      	adds	r7, #16
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b086      	sub	sp, #24
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	460b      	mov	r3, r1
 800c506:	607a      	str	r2, [r7, #4]
 800c508:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c50a:	2300      	movs	r3, #0
 800c50c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c50e:	7afb      	ldrb	r3, [r7, #11]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d177      	bne.n	800c604 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c51a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c522:	2b03      	cmp	r3, #3
 800c524:	f040 80a1 	bne.w	800c66a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	693a      	ldr	r2, [r7, #16]
 800c52e:	8992      	ldrh	r2, [r2, #12]
 800c530:	4293      	cmp	r3, r2
 800c532:	d91c      	bls.n	800c56e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	693a      	ldr	r2, [r7, #16]
 800c53a:	8992      	ldrh	r2, [r2, #12]
 800c53c:	1a9a      	subs	r2, r3, r2
 800c53e:	693b      	ldr	r3, [r7, #16]
 800c540:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c542:	693b      	ldr	r3, [r7, #16]
 800c544:	691b      	ldr	r3, [r3, #16]
 800c546:	693a      	ldr	r2, [r7, #16]
 800c548:	8992      	ldrh	r2, [r2, #12]
 800c54a:	441a      	add	r2, r3
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	6919      	ldr	r1, [r3, #16]
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	899b      	ldrh	r3, [r3, #12]
 800c558:	461a      	mov	r2, r3
 800c55a:	693b      	ldr	r3, [r7, #16]
 800c55c:	685b      	ldr	r3, [r3, #4]
 800c55e:	4293      	cmp	r3, r2
 800c560:	bf38      	it	cc
 800c562:	4613      	movcc	r3, r2
 800c564:	461a      	mov	r2, r3
 800c566:	68f8      	ldr	r0, [r7, #12]
 800c568:	f001 f9a8 	bl	800d8bc <USBD_CtlContinueRx>
 800c56c:	e07d      	b.n	800c66a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c574:	f003 031f 	and.w	r3, r3, #31
 800c578:	2b02      	cmp	r3, #2
 800c57a:	d014      	beq.n	800c5a6 <USBD_LL_DataOutStage+0xaa>
 800c57c:	2b02      	cmp	r3, #2
 800c57e:	d81d      	bhi.n	800c5bc <USBD_LL_DataOutStage+0xc0>
 800c580:	2b00      	cmp	r3, #0
 800c582:	d002      	beq.n	800c58a <USBD_LL_DataOutStage+0x8e>
 800c584:	2b01      	cmp	r3, #1
 800c586:	d003      	beq.n	800c590 <USBD_LL_DataOutStage+0x94>
 800c588:	e018      	b.n	800c5bc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c58a:	2300      	movs	r3, #0
 800c58c:	75bb      	strb	r3, [r7, #22]
            break;
 800c58e:	e018      	b.n	800c5c2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c596:	b2db      	uxtb	r3, r3
 800c598:	4619      	mov	r1, r3
 800c59a:	68f8      	ldr	r0, [r7, #12]
 800c59c:	f000 fa6e 	bl	800ca7c <USBD_CoreFindIF>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	75bb      	strb	r3, [r7, #22]
            break;
 800c5a4:	e00d      	b.n	800c5c2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c5ac:	b2db      	uxtb	r3, r3
 800c5ae:	4619      	mov	r1, r3
 800c5b0:	68f8      	ldr	r0, [r7, #12]
 800c5b2:	f000 fa70 	bl	800ca96 <USBD_CoreFindEP>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	75bb      	strb	r3, [r7, #22]
            break;
 800c5ba:	e002      	b.n	800c5c2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	75bb      	strb	r3, [r7, #22]
            break;
 800c5c0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c5c2:	7dbb      	ldrb	r3, [r7, #22]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d119      	bne.n	800c5fc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5ce:	b2db      	uxtb	r3, r3
 800c5d0:	2b03      	cmp	r3, #3
 800c5d2:	d113      	bne.n	800c5fc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c5d4:	7dba      	ldrb	r2, [r7, #22]
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	32ae      	adds	r2, #174	@ 0xae
 800c5da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5de:	691b      	ldr	r3, [r3, #16]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d00b      	beq.n	800c5fc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800c5e4:	7dba      	ldrb	r2, [r7, #22]
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c5ec:	7dba      	ldrb	r2, [r7, #22]
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	32ae      	adds	r2, #174	@ 0xae
 800c5f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5f6:	691b      	ldr	r3, [r3, #16]
 800c5f8:	68f8      	ldr	r0, [r7, #12]
 800c5fa:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c5fc:	68f8      	ldr	r0, [r7, #12]
 800c5fe:	f001 f96e 	bl	800d8de <USBD_CtlSendStatus>
 800c602:	e032      	b.n	800c66a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c604:	7afb      	ldrb	r3, [r7, #11]
 800c606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	4619      	mov	r1, r3
 800c60e:	68f8      	ldr	r0, [r7, #12]
 800c610:	f000 fa41 	bl	800ca96 <USBD_CoreFindEP>
 800c614:	4603      	mov	r3, r0
 800c616:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c618:	7dbb      	ldrb	r3, [r7, #22]
 800c61a:	2bff      	cmp	r3, #255	@ 0xff
 800c61c:	d025      	beq.n	800c66a <USBD_LL_DataOutStage+0x16e>
 800c61e:	7dbb      	ldrb	r3, [r7, #22]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d122      	bne.n	800c66a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c62a:	b2db      	uxtb	r3, r3
 800c62c:	2b03      	cmp	r3, #3
 800c62e:	d117      	bne.n	800c660 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c630:	7dba      	ldrb	r2, [r7, #22]
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	32ae      	adds	r2, #174	@ 0xae
 800c636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c63a:	699b      	ldr	r3, [r3, #24]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d00f      	beq.n	800c660 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800c640:	7dba      	ldrb	r2, [r7, #22]
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c648:	7dba      	ldrb	r2, [r7, #22]
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	32ae      	adds	r2, #174	@ 0xae
 800c64e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c652:	699b      	ldr	r3, [r3, #24]
 800c654:	7afa      	ldrb	r2, [r7, #11]
 800c656:	4611      	mov	r1, r2
 800c658:	68f8      	ldr	r0, [r7, #12]
 800c65a:	4798      	blx	r3
 800c65c:	4603      	mov	r3, r0
 800c65e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c660:	7dfb      	ldrb	r3, [r7, #23]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d001      	beq.n	800c66a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800c666:	7dfb      	ldrb	r3, [r7, #23]
 800c668:	e000      	b.n	800c66c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800c66a:	2300      	movs	r3, #0
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}

0800c674 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b086      	sub	sp, #24
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	460b      	mov	r3, r1
 800c67e:	607a      	str	r2, [r7, #4]
 800c680:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800c682:	7afb      	ldrb	r3, [r7, #11]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d178      	bne.n	800c77a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	3314      	adds	r3, #20
 800c68c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c694:	2b02      	cmp	r3, #2
 800c696:	d163      	bne.n	800c760 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800c698:	693b      	ldr	r3, [r7, #16]
 800c69a:	685b      	ldr	r3, [r3, #4]
 800c69c:	693a      	ldr	r2, [r7, #16]
 800c69e:	8992      	ldrh	r2, [r2, #12]
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d91c      	bls.n	800c6de <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800c6a4:	693b      	ldr	r3, [r7, #16]
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	693a      	ldr	r2, [r7, #16]
 800c6aa:	8992      	ldrh	r2, [r2, #12]
 800c6ac:	1a9a      	subs	r2, r3, r2
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	691b      	ldr	r3, [r3, #16]
 800c6b6:	693a      	ldr	r2, [r7, #16]
 800c6b8:	8992      	ldrh	r2, [r2, #12]
 800c6ba:	441a      	add	r2, r3
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	6919      	ldr	r1, [r3, #16]
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	685b      	ldr	r3, [r3, #4]
 800c6c8:	461a      	mov	r2, r3
 800c6ca:	68f8      	ldr	r0, [r7, #12]
 800c6cc:	f001 f8c4 	bl	800d858 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	2100      	movs	r1, #0
 800c6d6:	68f8      	ldr	r0, [r7, #12]
 800c6d8:	f001 fdca 	bl	800e270 <USBD_LL_PrepareReceive>
 800c6dc:	e040      	b.n	800c760 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	899b      	ldrh	r3, [r3, #12]
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	685b      	ldr	r3, [r3, #4]
 800c6e8:	429a      	cmp	r2, r3
 800c6ea:	d11c      	bne.n	800c726 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	693a      	ldr	r2, [r7, #16]
 800c6f2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d316      	bcc.n	800c726 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c702:	429a      	cmp	r2, r3
 800c704:	d20f      	bcs.n	800c726 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c706:	2200      	movs	r2, #0
 800c708:	2100      	movs	r1, #0
 800c70a:	68f8      	ldr	r0, [r7, #12]
 800c70c:	f001 f8a4 	bl	800d858 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	2200      	movs	r2, #0
 800c714:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c718:	2300      	movs	r3, #0
 800c71a:	2200      	movs	r2, #0
 800c71c:	2100      	movs	r1, #0
 800c71e:	68f8      	ldr	r0, [r7, #12]
 800c720:	f001 fda6 	bl	800e270 <USBD_LL_PrepareReceive>
 800c724:	e01c      	b.n	800c760 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c72c:	b2db      	uxtb	r3, r3
 800c72e:	2b03      	cmp	r3, #3
 800c730:	d10f      	bne.n	800c752 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d009      	beq.n	800c752 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	2200      	movs	r2, #0
 800c742:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c74c:	68db      	ldr	r3, [r3, #12]
 800c74e:	68f8      	ldr	r0, [r7, #12]
 800c750:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c752:	2180      	movs	r1, #128	@ 0x80
 800c754:	68f8      	ldr	r0, [r7, #12]
 800c756:	f001 fce1 	bl	800e11c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c75a:	68f8      	ldr	r0, [r7, #12]
 800c75c:	f001 f8d2 	bl	800d904 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c766:	2b00      	cmp	r3, #0
 800c768:	d03a      	beq.n	800c7e0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800c76a:	68f8      	ldr	r0, [r7, #12]
 800c76c:	f7ff fe30 	bl	800c3d0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2200      	movs	r2, #0
 800c774:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c778:	e032      	b.n	800c7e0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c77a:	7afb      	ldrb	r3, [r7, #11]
 800c77c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c780:	b2db      	uxtb	r3, r3
 800c782:	4619      	mov	r1, r3
 800c784:	68f8      	ldr	r0, [r7, #12]
 800c786:	f000 f986 	bl	800ca96 <USBD_CoreFindEP>
 800c78a:	4603      	mov	r3, r0
 800c78c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c78e:	7dfb      	ldrb	r3, [r7, #23]
 800c790:	2bff      	cmp	r3, #255	@ 0xff
 800c792:	d025      	beq.n	800c7e0 <USBD_LL_DataInStage+0x16c>
 800c794:	7dfb      	ldrb	r3, [r7, #23]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d122      	bne.n	800c7e0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7a0:	b2db      	uxtb	r3, r3
 800c7a2:	2b03      	cmp	r3, #3
 800c7a4:	d11c      	bne.n	800c7e0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c7a6:	7dfa      	ldrb	r2, [r7, #23]
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	32ae      	adds	r2, #174	@ 0xae
 800c7ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7b0:	695b      	ldr	r3, [r3, #20]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d014      	beq.n	800c7e0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800c7b6:	7dfa      	ldrb	r2, [r7, #23]
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c7be:	7dfa      	ldrb	r2, [r7, #23]
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	32ae      	adds	r2, #174	@ 0xae
 800c7c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7c8:	695b      	ldr	r3, [r3, #20]
 800c7ca:	7afa      	ldrb	r2, [r7, #11]
 800c7cc:	4611      	mov	r1, r2
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	4798      	blx	r3
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c7d6:	7dbb      	ldrb	r3, [r7, #22]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d001      	beq.n	800c7e0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800c7dc:	7dbb      	ldrb	r3, [r7, #22]
 800c7de:	e000      	b.n	800c7e2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800c7e0:	2300      	movs	r3, #0
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3718      	adds	r7, #24
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bd80      	pop	{r7, pc}

0800c7ea <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c7ea:	b580      	push	{r7, lr}
 800c7ec:	b084      	sub	sp, #16
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2201      	movs	r2, #1
 800c7fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2200      	movs	r2, #0
 800c802:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2200      	movs	r2, #0
 800c80a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2200      	movs	r2, #0
 800c810:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2200      	movs	r2, #0
 800c818:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c822:	2b00      	cmp	r3, #0
 800c824:	d014      	beq.n	800c850 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c82c:	685b      	ldr	r3, [r3, #4]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d00e      	beq.n	800c850 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c838:	685b      	ldr	r3, [r3, #4]
 800c83a:	687a      	ldr	r2, [r7, #4]
 800c83c:	6852      	ldr	r2, [r2, #4]
 800c83e:	b2d2      	uxtb	r2, r2
 800c840:	4611      	mov	r1, r2
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	4798      	blx	r3
 800c846:	4603      	mov	r3, r0
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d001      	beq.n	800c850 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c84c:	2303      	movs	r3, #3
 800c84e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c850:	2340      	movs	r3, #64	@ 0x40
 800c852:	2200      	movs	r2, #0
 800c854:	2100      	movs	r1, #0
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f001 fc1b 	bl	800e092 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2201      	movs	r2, #1
 800c860:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2240      	movs	r2, #64	@ 0x40
 800c868:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c86c:	2340      	movs	r3, #64	@ 0x40
 800c86e:	2200      	movs	r2, #0
 800c870:	2180      	movs	r1, #128	@ 0x80
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	f001 fc0d 	bl	800e092 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2201      	movs	r2, #1
 800c87c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2240      	movs	r2, #64	@ 0x40
 800c884:	841a      	strh	r2, [r3, #32]

  return ret;
 800c886:	7bfb      	ldrb	r3, [r7, #15]
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3710      	adds	r7, #16
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	460b      	mov	r3, r1
 800c89a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	78fa      	ldrb	r2, [r7, #3]
 800c8a0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c8a2:	2300      	movs	r3, #0
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	370c      	adds	r7, #12
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ae:	4770      	bx	lr

0800c8b0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b083      	sub	sp, #12
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8be:	b2db      	uxtb	r3, r3
 800c8c0:	2b04      	cmp	r3, #4
 800c8c2:	d006      	beq.n	800c8d2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8ca:	b2da      	uxtb	r2, r3
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2204      	movs	r2, #4
 800c8d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c8da:	2300      	movs	r3, #0
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	370c      	adds	r7, #12
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b083      	sub	sp, #12
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8f6:	b2db      	uxtb	r3, r3
 800c8f8:	2b04      	cmp	r3, #4
 800c8fa:	d106      	bne.n	800c90a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c902:	b2da      	uxtb	r2, r3
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c90a:	2300      	movs	r3, #0
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	370c      	adds	r7, #12
 800c910:	46bd      	mov	sp, r7
 800c912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c916:	4770      	bx	lr

0800c918 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c926:	b2db      	uxtb	r3, r3
 800c928:	2b03      	cmp	r3, #3
 800c92a:	d110      	bne.n	800c94e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c932:	2b00      	cmp	r3, #0
 800c934:	d00b      	beq.n	800c94e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c93c:	69db      	ldr	r3, [r3, #28]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d005      	beq.n	800c94e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c948:	69db      	ldr	r3, [r3, #28]
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c94e:	2300      	movs	r3, #0
}
 800c950:	4618      	mov	r0, r3
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}

0800c958 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
 800c960:	460b      	mov	r3, r1
 800c962:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	32ae      	adds	r2, #174	@ 0xae
 800c96e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d101      	bne.n	800c97a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c976:	2303      	movs	r3, #3
 800c978:	e01c      	b.n	800c9b4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c980:	b2db      	uxtb	r3, r3
 800c982:	2b03      	cmp	r3, #3
 800c984:	d115      	bne.n	800c9b2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	32ae      	adds	r2, #174	@ 0xae
 800c990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c994:	6a1b      	ldr	r3, [r3, #32]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d00b      	beq.n	800c9b2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	32ae      	adds	r2, #174	@ 0xae
 800c9a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9a8:	6a1b      	ldr	r3, [r3, #32]
 800c9aa:	78fa      	ldrb	r2, [r7, #3]
 800c9ac:	4611      	mov	r1, r2
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c9b2:	2300      	movs	r3, #0
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	3708      	adds	r7, #8
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	460b      	mov	r3, r1
 800c9c6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	32ae      	adds	r2, #174	@ 0xae
 800c9d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d101      	bne.n	800c9de <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c9da:	2303      	movs	r3, #3
 800c9dc:	e01c      	b.n	800ca18 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9e4:	b2db      	uxtb	r3, r3
 800c9e6:	2b03      	cmp	r3, #3
 800c9e8:	d115      	bne.n	800ca16 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	32ae      	adds	r2, #174	@ 0xae
 800c9f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d00b      	beq.n	800ca16 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	32ae      	adds	r2, #174	@ 0xae
 800ca08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca0e:	78fa      	ldrb	r2, [r7, #3]
 800ca10:	4611      	mov	r1, r2
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ca16:	2300      	movs	r3, #0
}
 800ca18:	4618      	mov	r0, r3
 800ca1a:	3708      	adds	r7, #8
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}

0800ca20 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ca20:	b480      	push	{r7}
 800ca22:	b083      	sub	sp, #12
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ca28:	2300      	movs	r3, #0
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	370c      	adds	r7, #12
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca34:	4770      	bx	lr

0800ca36 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ca36:	b580      	push	{r7, lr}
 800ca38:	b084      	sub	sp, #16
 800ca3a:	af00      	add	r7, sp, #0
 800ca3c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2201      	movs	r2, #1
 800ca46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d00e      	beq.n	800ca72 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca5a:	685b      	ldr	r3, [r3, #4]
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	6852      	ldr	r2, [r2, #4]
 800ca60:	b2d2      	uxtb	r2, r2
 800ca62:	4611      	mov	r1, r2
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	4798      	blx	r3
 800ca68:	4603      	mov	r3, r0
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d001      	beq.n	800ca72 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ca6e:	2303      	movs	r3, #3
 800ca70:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ca72:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3710      	adds	r7, #16
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b083      	sub	sp, #12
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
 800ca84:	460b      	mov	r3, r1
 800ca86:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ca88:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	370c      	adds	r7, #12
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca94:	4770      	bx	lr

0800ca96 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ca96:	b480      	push	{r7}
 800ca98:	b083      	sub	sp, #12
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	6078      	str	r0, [r7, #4]
 800ca9e:	460b      	mov	r3, r1
 800caa0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800caa2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	370c      	adds	r7, #12
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b086      	sub	sp, #24
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
 800cab8:	460b      	mov	r3, r1
 800caba:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800cac4:	2300      	movs	r3, #0
 800cac6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	885b      	ldrh	r3, [r3, #2]
 800cacc:	b29b      	uxth	r3, r3
 800cace:	68fa      	ldr	r2, [r7, #12]
 800cad0:	7812      	ldrb	r2, [r2, #0]
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d91f      	bls.n	800cb16 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	781b      	ldrb	r3, [r3, #0]
 800cada:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cadc:	e013      	b.n	800cb06 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cade:	f107 030a 	add.w	r3, r7, #10
 800cae2:	4619      	mov	r1, r3
 800cae4:	6978      	ldr	r0, [r7, #20]
 800cae6:	f000 f81b 	bl	800cb20 <USBD_GetNextDesc>
 800caea:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	785b      	ldrb	r3, [r3, #1]
 800caf0:	2b05      	cmp	r3, #5
 800caf2:	d108      	bne.n	800cb06 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800caf8:	693b      	ldr	r3, [r7, #16]
 800cafa:	789b      	ldrb	r3, [r3, #2]
 800cafc:	78fa      	ldrb	r2, [r7, #3]
 800cafe:	429a      	cmp	r2, r3
 800cb00:	d008      	beq.n	800cb14 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800cb02:	2300      	movs	r3, #0
 800cb04:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	885b      	ldrh	r3, [r3, #2]
 800cb0a:	b29a      	uxth	r2, r3
 800cb0c:	897b      	ldrh	r3, [r7, #10]
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	d8e5      	bhi.n	800cade <USBD_GetEpDesc+0x2e>
 800cb12:	e000      	b.n	800cb16 <USBD_GetEpDesc+0x66>
          break;
 800cb14:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800cb16:	693b      	ldr	r3, [r7, #16]
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3718      	adds	r7, #24
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b085      	sub	sp, #20
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	881b      	ldrh	r3, [r3, #0]
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	7812      	ldrb	r2, [r2, #0]
 800cb36:	4413      	add	r3, r2
 800cb38:	b29a      	uxth	r2, r3
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	461a      	mov	r2, r3
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	4413      	add	r3, r2
 800cb48:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cb4a:	68fb      	ldr	r3, [r7, #12]
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3714      	adds	r7, #20
 800cb50:	46bd      	mov	sp, r7
 800cb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb56:	4770      	bx	lr

0800cb58 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b087      	sub	sp, #28
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cb6a:	697b      	ldr	r3, [r7, #20]
 800cb6c:	3301      	adds	r3, #1
 800cb6e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	781b      	ldrb	r3, [r3, #0]
 800cb74:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cb76:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800cb7a:	021b      	lsls	r3, r3, #8
 800cb7c:	b21a      	sxth	r2, r3
 800cb7e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cb82:	4313      	orrs	r3, r2
 800cb84:	b21b      	sxth	r3, r3
 800cb86:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cb88:	89fb      	ldrh	r3, [r7, #14]
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	371c      	adds	r7, #28
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb94:	4770      	bx	lr
	...

0800cb98 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b084      	sub	sp, #16
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
 800cba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cba2:	2300      	movs	r3, #0
 800cba4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	781b      	ldrb	r3, [r3, #0]
 800cbaa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cbae:	2b40      	cmp	r3, #64	@ 0x40
 800cbb0:	d005      	beq.n	800cbbe <USBD_StdDevReq+0x26>
 800cbb2:	2b40      	cmp	r3, #64	@ 0x40
 800cbb4:	d857      	bhi.n	800cc66 <USBD_StdDevReq+0xce>
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d00f      	beq.n	800cbda <USBD_StdDevReq+0x42>
 800cbba:	2b20      	cmp	r3, #32
 800cbbc:	d153      	bne.n	800cc66 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	32ae      	adds	r2, #174	@ 0xae
 800cbc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbcc:	689b      	ldr	r3, [r3, #8]
 800cbce:	6839      	ldr	r1, [r7, #0]
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	4798      	blx	r3
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	73fb      	strb	r3, [r7, #15]
      break;
 800cbd8:	e04a      	b.n	800cc70 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cbda:	683b      	ldr	r3, [r7, #0]
 800cbdc:	785b      	ldrb	r3, [r3, #1]
 800cbde:	2b09      	cmp	r3, #9
 800cbe0:	d83b      	bhi.n	800cc5a <USBD_StdDevReq+0xc2>
 800cbe2:	a201      	add	r2, pc, #4	@ (adr r2, 800cbe8 <USBD_StdDevReq+0x50>)
 800cbe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbe8:	0800cc3d 	.word	0x0800cc3d
 800cbec:	0800cc51 	.word	0x0800cc51
 800cbf0:	0800cc5b 	.word	0x0800cc5b
 800cbf4:	0800cc47 	.word	0x0800cc47
 800cbf8:	0800cc5b 	.word	0x0800cc5b
 800cbfc:	0800cc1b 	.word	0x0800cc1b
 800cc00:	0800cc11 	.word	0x0800cc11
 800cc04:	0800cc5b 	.word	0x0800cc5b
 800cc08:	0800cc33 	.word	0x0800cc33
 800cc0c:	0800cc25 	.word	0x0800cc25
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cc10:	6839      	ldr	r1, [r7, #0]
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f000 fa3e 	bl	800d094 <USBD_GetDescriptor>
          break;
 800cc18:	e024      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cc1a:	6839      	ldr	r1, [r7, #0]
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f000 fba3 	bl	800d368 <USBD_SetAddress>
          break;
 800cc22:	e01f      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cc24:	6839      	ldr	r1, [r7, #0]
 800cc26:	6878      	ldr	r0, [r7, #4]
 800cc28:	f000 fbe2 	bl	800d3f0 <USBD_SetConfig>
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	73fb      	strb	r3, [r7, #15]
          break;
 800cc30:	e018      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cc32:	6839      	ldr	r1, [r7, #0]
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 fc85 	bl	800d544 <USBD_GetConfig>
          break;
 800cc3a:	e013      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cc3c:	6839      	ldr	r1, [r7, #0]
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f000 fcb6 	bl	800d5b0 <USBD_GetStatus>
          break;
 800cc44:	e00e      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cc46:	6839      	ldr	r1, [r7, #0]
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f000 fce5 	bl	800d618 <USBD_SetFeature>
          break;
 800cc4e:	e009      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cc50:	6839      	ldr	r1, [r7, #0]
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f000 fd09 	bl	800d66a <USBD_ClrFeature>
          break;
 800cc58:	e004      	b.n	800cc64 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800cc5a:	6839      	ldr	r1, [r7, #0]
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f000 fd60 	bl	800d722 <USBD_CtlError>
          break;
 800cc62:	bf00      	nop
      }
      break;
 800cc64:	e004      	b.n	800cc70 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800cc66:	6839      	ldr	r1, [r7, #0]
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 fd5a 	bl	800d722 <USBD_CtlError>
      break;
 800cc6e:	bf00      	nop
  }

  return ret;
 800cc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3710      	adds	r7, #16
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
 800cc7a:	bf00      	nop

0800cc7c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b084      	sub	sp, #16
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]
 800cc84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc86:	2300      	movs	r3, #0
 800cc88:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cc92:	2b40      	cmp	r3, #64	@ 0x40
 800cc94:	d005      	beq.n	800cca2 <USBD_StdItfReq+0x26>
 800cc96:	2b40      	cmp	r3, #64	@ 0x40
 800cc98:	d852      	bhi.n	800cd40 <USBD_StdItfReq+0xc4>
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d001      	beq.n	800cca2 <USBD_StdItfReq+0x26>
 800cc9e:	2b20      	cmp	r3, #32
 800cca0:	d14e      	bne.n	800cd40 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cca8:	b2db      	uxtb	r3, r3
 800ccaa:	3b01      	subs	r3, #1
 800ccac:	2b02      	cmp	r3, #2
 800ccae:	d840      	bhi.n	800cd32 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	889b      	ldrh	r3, [r3, #4]
 800ccb4:	b2db      	uxtb	r3, r3
 800ccb6:	2b01      	cmp	r3, #1
 800ccb8:	d836      	bhi.n	800cd28 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	889b      	ldrh	r3, [r3, #4]
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	4619      	mov	r1, r3
 800ccc2:	6878      	ldr	r0, [r7, #4]
 800ccc4:	f7ff feda 	bl	800ca7c <USBD_CoreFindIF>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cccc:	7bbb      	ldrb	r3, [r7, #14]
 800ccce:	2bff      	cmp	r3, #255	@ 0xff
 800ccd0:	d01d      	beq.n	800cd0e <USBD_StdItfReq+0x92>
 800ccd2:	7bbb      	ldrb	r3, [r7, #14]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d11a      	bne.n	800cd0e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ccd8:	7bba      	ldrb	r2, [r7, #14]
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	32ae      	adds	r2, #174	@ 0xae
 800ccde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cce2:	689b      	ldr	r3, [r3, #8]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d00f      	beq.n	800cd08 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800cce8:	7bba      	ldrb	r2, [r7, #14]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ccf0:	7bba      	ldrb	r2, [r7, #14]
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	32ae      	adds	r2, #174	@ 0xae
 800ccf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccfa:	689b      	ldr	r3, [r3, #8]
 800ccfc:	6839      	ldr	r1, [r7, #0]
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	4798      	blx	r3
 800cd02:	4603      	mov	r3, r0
 800cd04:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cd06:	e004      	b.n	800cd12 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800cd08:	2303      	movs	r3, #3
 800cd0a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cd0c:	e001      	b.n	800cd12 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800cd0e:	2303      	movs	r3, #3
 800cd10:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	88db      	ldrh	r3, [r3, #6]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d110      	bne.n	800cd3c <USBD_StdItfReq+0xc0>
 800cd1a:	7bfb      	ldrb	r3, [r7, #15]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d10d      	bne.n	800cd3c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f000 fddc 	bl	800d8de <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cd26:	e009      	b.n	800cd3c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800cd28:	6839      	ldr	r1, [r7, #0]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 fcf9 	bl	800d722 <USBD_CtlError>
          break;
 800cd30:	e004      	b.n	800cd3c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cd32:	6839      	ldr	r1, [r7, #0]
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f000 fcf4 	bl	800d722 <USBD_CtlError>
          break;
 800cd3a:	e000      	b.n	800cd3e <USBD_StdItfReq+0xc2>
          break;
 800cd3c:	bf00      	nop
      }
      break;
 800cd3e:	e004      	b.n	800cd4a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cd40:	6839      	ldr	r1, [r7, #0]
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f000 fced 	bl	800d722 <USBD_CtlError>
      break;
 800cd48:	bf00      	nop
  }

  return ret;
 800cd4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3710      	adds	r7, #16
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}

0800cd54 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
 800cd5c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	889b      	ldrh	r3, [r3, #4]
 800cd66:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	781b      	ldrb	r3, [r3, #0]
 800cd6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cd70:	2b40      	cmp	r3, #64	@ 0x40
 800cd72:	d007      	beq.n	800cd84 <USBD_StdEPReq+0x30>
 800cd74:	2b40      	cmp	r3, #64	@ 0x40
 800cd76:	f200 8181 	bhi.w	800d07c <USBD_StdEPReq+0x328>
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d02a      	beq.n	800cdd4 <USBD_StdEPReq+0x80>
 800cd7e:	2b20      	cmp	r3, #32
 800cd80:	f040 817c 	bne.w	800d07c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cd84:	7bbb      	ldrb	r3, [r7, #14]
 800cd86:	4619      	mov	r1, r3
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f7ff fe84 	bl	800ca96 <USBD_CoreFindEP>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cd92:	7b7b      	ldrb	r3, [r7, #13]
 800cd94:	2bff      	cmp	r3, #255	@ 0xff
 800cd96:	f000 8176 	beq.w	800d086 <USBD_StdEPReq+0x332>
 800cd9a:	7b7b      	ldrb	r3, [r7, #13]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f040 8172 	bne.w	800d086 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800cda2:	7b7a      	ldrb	r2, [r7, #13]
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cdaa:	7b7a      	ldrb	r2, [r7, #13]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	32ae      	adds	r2, #174	@ 0xae
 800cdb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdb4:	689b      	ldr	r3, [r3, #8]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	f000 8165 	beq.w	800d086 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cdbc:	7b7a      	ldrb	r2, [r7, #13]
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	32ae      	adds	r2, #174	@ 0xae
 800cdc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdc6:	689b      	ldr	r3, [r3, #8]
 800cdc8:	6839      	ldr	r1, [r7, #0]
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	4798      	blx	r3
 800cdce:	4603      	mov	r3, r0
 800cdd0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cdd2:	e158      	b.n	800d086 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	785b      	ldrb	r3, [r3, #1]
 800cdd8:	2b03      	cmp	r3, #3
 800cdda:	d008      	beq.n	800cdee <USBD_StdEPReq+0x9a>
 800cddc:	2b03      	cmp	r3, #3
 800cdde:	f300 8147 	bgt.w	800d070 <USBD_StdEPReq+0x31c>
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	f000 809b 	beq.w	800cf1e <USBD_StdEPReq+0x1ca>
 800cde8:	2b01      	cmp	r3, #1
 800cdea:	d03c      	beq.n	800ce66 <USBD_StdEPReq+0x112>
 800cdec:	e140      	b.n	800d070 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdf4:	b2db      	uxtb	r3, r3
 800cdf6:	2b02      	cmp	r3, #2
 800cdf8:	d002      	beq.n	800ce00 <USBD_StdEPReq+0xac>
 800cdfa:	2b03      	cmp	r3, #3
 800cdfc:	d016      	beq.n	800ce2c <USBD_StdEPReq+0xd8>
 800cdfe:	e02c      	b.n	800ce5a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ce00:	7bbb      	ldrb	r3, [r7, #14]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d00d      	beq.n	800ce22 <USBD_StdEPReq+0xce>
 800ce06:	7bbb      	ldrb	r3, [r7, #14]
 800ce08:	2b80      	cmp	r3, #128	@ 0x80
 800ce0a:	d00a      	beq.n	800ce22 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ce0c:	7bbb      	ldrb	r3, [r7, #14]
 800ce0e:	4619      	mov	r1, r3
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f001 f983 	bl	800e11c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce16:	2180      	movs	r1, #128	@ 0x80
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f001 f97f 	bl	800e11c <USBD_LL_StallEP>
 800ce1e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ce20:	e020      	b.n	800ce64 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ce22:	6839      	ldr	r1, [r7, #0]
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f000 fc7c 	bl	800d722 <USBD_CtlError>
              break;
 800ce2a:	e01b      	b.n	800ce64 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	885b      	ldrh	r3, [r3, #2]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d10e      	bne.n	800ce52 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ce34:	7bbb      	ldrb	r3, [r7, #14]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d00b      	beq.n	800ce52 <USBD_StdEPReq+0xfe>
 800ce3a:	7bbb      	ldrb	r3, [r7, #14]
 800ce3c:	2b80      	cmp	r3, #128	@ 0x80
 800ce3e:	d008      	beq.n	800ce52 <USBD_StdEPReq+0xfe>
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	88db      	ldrh	r3, [r3, #6]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d104      	bne.n	800ce52 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ce48:	7bbb      	ldrb	r3, [r7, #14]
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f001 f965 	bl	800e11c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 fd43 	bl	800d8de <USBD_CtlSendStatus>

              break;
 800ce58:	e004      	b.n	800ce64 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ce5a:	6839      	ldr	r1, [r7, #0]
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f000 fc60 	bl	800d722 <USBD_CtlError>
              break;
 800ce62:	bf00      	nop
          }
          break;
 800ce64:	e109      	b.n	800d07a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce6c:	b2db      	uxtb	r3, r3
 800ce6e:	2b02      	cmp	r3, #2
 800ce70:	d002      	beq.n	800ce78 <USBD_StdEPReq+0x124>
 800ce72:	2b03      	cmp	r3, #3
 800ce74:	d016      	beq.n	800cea4 <USBD_StdEPReq+0x150>
 800ce76:	e04b      	b.n	800cf10 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ce78:	7bbb      	ldrb	r3, [r7, #14]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d00d      	beq.n	800ce9a <USBD_StdEPReq+0x146>
 800ce7e:	7bbb      	ldrb	r3, [r7, #14]
 800ce80:	2b80      	cmp	r3, #128	@ 0x80
 800ce82:	d00a      	beq.n	800ce9a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ce84:	7bbb      	ldrb	r3, [r7, #14]
 800ce86:	4619      	mov	r1, r3
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f001 f947 	bl	800e11c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce8e:	2180      	movs	r1, #128	@ 0x80
 800ce90:	6878      	ldr	r0, [r7, #4]
 800ce92:	f001 f943 	bl	800e11c <USBD_LL_StallEP>
 800ce96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ce98:	e040      	b.n	800cf1c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ce9a:	6839      	ldr	r1, [r7, #0]
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	f000 fc40 	bl	800d722 <USBD_CtlError>
              break;
 800cea2:	e03b      	b.n	800cf1c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	885b      	ldrh	r3, [r3, #2]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d136      	bne.n	800cf1a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ceac:	7bbb      	ldrb	r3, [r7, #14]
 800ceae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d004      	beq.n	800cec0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ceb6:	7bbb      	ldrb	r3, [r7, #14]
 800ceb8:	4619      	mov	r1, r3
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f001 f94d 	bl	800e15a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f000 fd0c 	bl	800d8de <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cec6:	7bbb      	ldrb	r3, [r7, #14]
 800cec8:	4619      	mov	r1, r3
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f7ff fde3 	bl	800ca96 <USBD_CoreFindEP>
 800ced0:	4603      	mov	r3, r0
 800ced2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ced4:	7b7b      	ldrb	r3, [r7, #13]
 800ced6:	2bff      	cmp	r3, #255	@ 0xff
 800ced8:	d01f      	beq.n	800cf1a <USBD_StdEPReq+0x1c6>
 800ceda:	7b7b      	ldrb	r3, [r7, #13]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d11c      	bne.n	800cf1a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cee0:	7b7a      	ldrb	r2, [r7, #13]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cee8:	7b7a      	ldrb	r2, [r7, #13]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	32ae      	adds	r2, #174	@ 0xae
 800ceee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cef2:	689b      	ldr	r3, [r3, #8]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d010      	beq.n	800cf1a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cef8:	7b7a      	ldrb	r2, [r7, #13]
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	32ae      	adds	r2, #174	@ 0xae
 800cefe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf02:	689b      	ldr	r3, [r3, #8]
 800cf04:	6839      	ldr	r1, [r7, #0]
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	4798      	blx	r3
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800cf0e:	e004      	b.n	800cf1a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800cf10:	6839      	ldr	r1, [r7, #0]
 800cf12:	6878      	ldr	r0, [r7, #4]
 800cf14:	f000 fc05 	bl	800d722 <USBD_CtlError>
              break;
 800cf18:	e000      	b.n	800cf1c <USBD_StdEPReq+0x1c8>
              break;
 800cf1a:	bf00      	nop
          }
          break;
 800cf1c:	e0ad      	b.n	800d07a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf24:	b2db      	uxtb	r3, r3
 800cf26:	2b02      	cmp	r3, #2
 800cf28:	d002      	beq.n	800cf30 <USBD_StdEPReq+0x1dc>
 800cf2a:	2b03      	cmp	r3, #3
 800cf2c:	d033      	beq.n	800cf96 <USBD_StdEPReq+0x242>
 800cf2e:	e099      	b.n	800d064 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf30:	7bbb      	ldrb	r3, [r7, #14]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d007      	beq.n	800cf46 <USBD_StdEPReq+0x1f2>
 800cf36:	7bbb      	ldrb	r3, [r7, #14]
 800cf38:	2b80      	cmp	r3, #128	@ 0x80
 800cf3a:	d004      	beq.n	800cf46 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800cf3c:	6839      	ldr	r1, [r7, #0]
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f000 fbef 	bl	800d722 <USBD_CtlError>
                break;
 800cf44:	e093      	b.n	800d06e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cf46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	da0b      	bge.n	800cf66 <USBD_StdEPReq+0x212>
 800cf4e:	7bbb      	ldrb	r3, [r7, #14]
 800cf50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cf54:	4613      	mov	r3, r2
 800cf56:	009b      	lsls	r3, r3, #2
 800cf58:	4413      	add	r3, r2
 800cf5a:	009b      	lsls	r3, r3, #2
 800cf5c:	3310      	adds	r3, #16
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	4413      	add	r3, r2
 800cf62:	3304      	adds	r3, #4
 800cf64:	e00b      	b.n	800cf7e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cf66:	7bbb      	ldrb	r3, [r7, #14]
 800cf68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cf6c:	4613      	mov	r3, r2
 800cf6e:	009b      	lsls	r3, r3, #2
 800cf70:	4413      	add	r3, r2
 800cf72:	009b      	lsls	r3, r3, #2
 800cf74:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	4413      	add	r3, r2
 800cf7c:	3304      	adds	r3, #4
 800cf7e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	2200      	movs	r2, #0
 800cf84:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	330e      	adds	r3, #14
 800cf8a:	2202      	movs	r2, #2
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	6878      	ldr	r0, [r7, #4]
 800cf90:	f000 fc44 	bl	800d81c <USBD_CtlSendData>
              break;
 800cf94:	e06b      	b.n	800d06e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cf96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	da11      	bge.n	800cfc2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cf9e:	7bbb      	ldrb	r3, [r7, #14]
 800cfa0:	f003 020f 	and.w	r2, r3, #15
 800cfa4:	6879      	ldr	r1, [r7, #4]
 800cfa6:	4613      	mov	r3, r2
 800cfa8:	009b      	lsls	r3, r3, #2
 800cfaa:	4413      	add	r3, r2
 800cfac:	009b      	lsls	r3, r3, #2
 800cfae:	440b      	add	r3, r1
 800cfb0:	3323      	adds	r3, #35	@ 0x23
 800cfb2:	781b      	ldrb	r3, [r3, #0]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d117      	bne.n	800cfe8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800cfb8:	6839      	ldr	r1, [r7, #0]
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	f000 fbb1 	bl	800d722 <USBD_CtlError>
                  break;
 800cfc0:	e055      	b.n	800d06e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cfc2:	7bbb      	ldrb	r3, [r7, #14]
 800cfc4:	f003 020f 	and.w	r2, r3, #15
 800cfc8:	6879      	ldr	r1, [r7, #4]
 800cfca:	4613      	mov	r3, r2
 800cfcc:	009b      	lsls	r3, r3, #2
 800cfce:	4413      	add	r3, r2
 800cfd0:	009b      	lsls	r3, r3, #2
 800cfd2:	440b      	add	r3, r1
 800cfd4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800cfd8:	781b      	ldrb	r3, [r3, #0]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d104      	bne.n	800cfe8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800cfde:	6839      	ldr	r1, [r7, #0]
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f000 fb9e 	bl	800d722 <USBD_CtlError>
                  break;
 800cfe6:	e042      	b.n	800d06e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cfe8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	da0b      	bge.n	800d008 <USBD_StdEPReq+0x2b4>
 800cff0:	7bbb      	ldrb	r3, [r7, #14]
 800cff2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cff6:	4613      	mov	r3, r2
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	4413      	add	r3, r2
 800cffc:	009b      	lsls	r3, r3, #2
 800cffe:	3310      	adds	r3, #16
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	4413      	add	r3, r2
 800d004:	3304      	adds	r3, #4
 800d006:	e00b      	b.n	800d020 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d008:	7bbb      	ldrb	r3, [r7, #14]
 800d00a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d00e:	4613      	mov	r3, r2
 800d010:	009b      	lsls	r3, r3, #2
 800d012:	4413      	add	r3, r2
 800d014:	009b      	lsls	r3, r3, #2
 800d016:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d01a:	687a      	ldr	r2, [r7, #4]
 800d01c:	4413      	add	r3, r2
 800d01e:	3304      	adds	r3, #4
 800d020:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d022:	7bbb      	ldrb	r3, [r7, #14]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d002      	beq.n	800d02e <USBD_StdEPReq+0x2da>
 800d028:	7bbb      	ldrb	r3, [r7, #14]
 800d02a:	2b80      	cmp	r3, #128	@ 0x80
 800d02c:	d103      	bne.n	800d036 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	2200      	movs	r2, #0
 800d032:	739a      	strb	r2, [r3, #14]
 800d034:	e00e      	b.n	800d054 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d036:	7bbb      	ldrb	r3, [r7, #14]
 800d038:	4619      	mov	r1, r3
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f001 f8ac 	bl	800e198 <USBD_LL_IsStallEP>
 800d040:	4603      	mov	r3, r0
 800d042:	2b00      	cmp	r3, #0
 800d044:	d003      	beq.n	800d04e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	2201      	movs	r2, #1
 800d04a:	739a      	strb	r2, [r3, #14]
 800d04c:	e002      	b.n	800d054 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	2200      	movs	r2, #0
 800d052:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d054:	68bb      	ldr	r3, [r7, #8]
 800d056:	330e      	adds	r3, #14
 800d058:	2202      	movs	r2, #2
 800d05a:	4619      	mov	r1, r3
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f000 fbdd 	bl	800d81c <USBD_CtlSendData>
              break;
 800d062:	e004      	b.n	800d06e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800d064:	6839      	ldr	r1, [r7, #0]
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f000 fb5b 	bl	800d722 <USBD_CtlError>
              break;
 800d06c:	bf00      	nop
          }
          break;
 800d06e:	e004      	b.n	800d07a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800d070:	6839      	ldr	r1, [r7, #0]
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f000 fb55 	bl	800d722 <USBD_CtlError>
          break;
 800d078:	bf00      	nop
      }
      break;
 800d07a:	e005      	b.n	800d088 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800d07c:	6839      	ldr	r1, [r7, #0]
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 fb4f 	bl	800d722 <USBD_CtlError>
      break;
 800d084:	e000      	b.n	800d088 <USBD_StdEPReq+0x334>
      break;
 800d086:	bf00      	nop
  }

  return ret;
 800d088:	7bfb      	ldrb	r3, [r7, #15]
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	3710      	adds	r7, #16
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}
	...

0800d094 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	885b      	ldrh	r3, [r3, #2]
 800d0ae:	0a1b      	lsrs	r3, r3, #8
 800d0b0:	b29b      	uxth	r3, r3
 800d0b2:	3b01      	subs	r3, #1
 800d0b4:	2b06      	cmp	r3, #6
 800d0b6:	f200 8128 	bhi.w	800d30a <USBD_GetDescriptor+0x276>
 800d0ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d0c0 <USBD_GetDescriptor+0x2c>)
 800d0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0c0:	0800d0dd 	.word	0x0800d0dd
 800d0c4:	0800d0f5 	.word	0x0800d0f5
 800d0c8:	0800d135 	.word	0x0800d135
 800d0cc:	0800d30b 	.word	0x0800d30b
 800d0d0:	0800d30b 	.word	0x0800d30b
 800d0d4:	0800d2ab 	.word	0x0800d2ab
 800d0d8:	0800d2d7 	.word	0x0800d2d7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	687a      	ldr	r2, [r7, #4]
 800d0e6:	7c12      	ldrb	r2, [r2, #16]
 800d0e8:	f107 0108 	add.w	r1, r7, #8
 800d0ec:	4610      	mov	r0, r2
 800d0ee:	4798      	blx	r3
 800d0f0:	60f8      	str	r0, [r7, #12]
      break;
 800d0f2:	e112      	b.n	800d31a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	7c1b      	ldrb	r3, [r3, #16]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d10d      	bne.n	800d118 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d104:	f107 0208 	add.w	r2, r7, #8
 800d108:	4610      	mov	r0, r2
 800d10a:	4798      	blx	r3
 800d10c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	3301      	adds	r3, #1
 800d112:	2202      	movs	r2, #2
 800d114:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d116:	e100      	b.n	800d31a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d11e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d120:	f107 0208 	add.w	r2, r7, #8
 800d124:	4610      	mov	r0, r2
 800d126:	4798      	blx	r3
 800d128:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	3301      	adds	r3, #1
 800d12e:	2202      	movs	r2, #2
 800d130:	701a      	strb	r2, [r3, #0]
      break;
 800d132:	e0f2      	b.n	800d31a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	885b      	ldrh	r3, [r3, #2]
 800d138:	b2db      	uxtb	r3, r3
 800d13a:	2b05      	cmp	r3, #5
 800d13c:	f200 80ac 	bhi.w	800d298 <USBD_GetDescriptor+0x204>
 800d140:	a201      	add	r2, pc, #4	@ (adr r2, 800d148 <USBD_GetDescriptor+0xb4>)
 800d142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d146:	bf00      	nop
 800d148:	0800d161 	.word	0x0800d161
 800d14c:	0800d195 	.word	0x0800d195
 800d150:	0800d1c9 	.word	0x0800d1c9
 800d154:	0800d1fd 	.word	0x0800d1fd
 800d158:	0800d231 	.word	0x0800d231
 800d15c:	0800d265 	.word	0x0800d265
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d166:	685b      	ldr	r3, [r3, #4]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d00b      	beq.n	800d184 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d172:	685b      	ldr	r3, [r3, #4]
 800d174:	687a      	ldr	r2, [r7, #4]
 800d176:	7c12      	ldrb	r2, [r2, #16]
 800d178:	f107 0108 	add.w	r1, r7, #8
 800d17c:	4610      	mov	r0, r2
 800d17e:	4798      	blx	r3
 800d180:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d182:	e091      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d184:	6839      	ldr	r1, [r7, #0]
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f000 facb 	bl	800d722 <USBD_CtlError>
            err++;
 800d18c:	7afb      	ldrb	r3, [r7, #11]
 800d18e:	3301      	adds	r3, #1
 800d190:	72fb      	strb	r3, [r7, #11]
          break;
 800d192:	e089      	b.n	800d2a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d19a:	689b      	ldr	r3, [r3, #8]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d00b      	beq.n	800d1b8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d1a6:	689b      	ldr	r3, [r3, #8]
 800d1a8:	687a      	ldr	r2, [r7, #4]
 800d1aa:	7c12      	ldrb	r2, [r2, #16]
 800d1ac:	f107 0108 	add.w	r1, r7, #8
 800d1b0:	4610      	mov	r0, r2
 800d1b2:	4798      	blx	r3
 800d1b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d1b6:	e077      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d1b8:	6839      	ldr	r1, [r7, #0]
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f000 fab1 	bl	800d722 <USBD_CtlError>
            err++;
 800d1c0:	7afb      	ldrb	r3, [r7, #11]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	72fb      	strb	r3, [r7, #11]
          break;
 800d1c6:	e06f      	b.n	800d2a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d1ce:	68db      	ldr	r3, [r3, #12]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d00b      	beq.n	800d1ec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d1da:	68db      	ldr	r3, [r3, #12]
 800d1dc:	687a      	ldr	r2, [r7, #4]
 800d1de:	7c12      	ldrb	r2, [r2, #16]
 800d1e0:	f107 0108 	add.w	r1, r7, #8
 800d1e4:	4610      	mov	r0, r2
 800d1e6:	4798      	blx	r3
 800d1e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d1ea:	e05d      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d1ec:	6839      	ldr	r1, [r7, #0]
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f000 fa97 	bl	800d722 <USBD_CtlError>
            err++;
 800d1f4:	7afb      	ldrb	r3, [r7, #11]
 800d1f6:	3301      	adds	r3, #1
 800d1f8:	72fb      	strb	r3, [r7, #11]
          break;
 800d1fa:	e055      	b.n	800d2a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d202:	691b      	ldr	r3, [r3, #16]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d00b      	beq.n	800d220 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d20e:	691b      	ldr	r3, [r3, #16]
 800d210:	687a      	ldr	r2, [r7, #4]
 800d212:	7c12      	ldrb	r2, [r2, #16]
 800d214:	f107 0108 	add.w	r1, r7, #8
 800d218:	4610      	mov	r0, r2
 800d21a:	4798      	blx	r3
 800d21c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d21e:	e043      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d220:	6839      	ldr	r1, [r7, #0]
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f000 fa7d 	bl	800d722 <USBD_CtlError>
            err++;
 800d228:	7afb      	ldrb	r3, [r7, #11]
 800d22a:	3301      	adds	r3, #1
 800d22c:	72fb      	strb	r3, [r7, #11]
          break;
 800d22e:	e03b      	b.n	800d2a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d236:	695b      	ldr	r3, [r3, #20]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00b      	beq.n	800d254 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d242:	695b      	ldr	r3, [r3, #20]
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	7c12      	ldrb	r2, [r2, #16]
 800d248:	f107 0108 	add.w	r1, r7, #8
 800d24c:	4610      	mov	r0, r2
 800d24e:	4798      	blx	r3
 800d250:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d252:	e029      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d254:	6839      	ldr	r1, [r7, #0]
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f000 fa63 	bl	800d722 <USBD_CtlError>
            err++;
 800d25c:	7afb      	ldrb	r3, [r7, #11]
 800d25e:	3301      	adds	r3, #1
 800d260:	72fb      	strb	r3, [r7, #11]
          break;
 800d262:	e021      	b.n	800d2a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d26a:	699b      	ldr	r3, [r3, #24]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d00b      	beq.n	800d288 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d276:	699b      	ldr	r3, [r3, #24]
 800d278:	687a      	ldr	r2, [r7, #4]
 800d27a:	7c12      	ldrb	r2, [r2, #16]
 800d27c:	f107 0108 	add.w	r1, r7, #8
 800d280:	4610      	mov	r0, r2
 800d282:	4798      	blx	r3
 800d284:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d286:	e00f      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d288:	6839      	ldr	r1, [r7, #0]
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f000 fa49 	bl	800d722 <USBD_CtlError>
            err++;
 800d290:	7afb      	ldrb	r3, [r7, #11]
 800d292:	3301      	adds	r3, #1
 800d294:	72fb      	strb	r3, [r7, #11]
          break;
 800d296:	e007      	b.n	800d2a8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d298:	6839      	ldr	r1, [r7, #0]
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f000 fa41 	bl	800d722 <USBD_CtlError>
          err++;
 800d2a0:	7afb      	ldrb	r3, [r7, #11]
 800d2a2:	3301      	adds	r3, #1
 800d2a4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d2a6:	bf00      	nop
      }
      break;
 800d2a8:	e037      	b.n	800d31a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	7c1b      	ldrb	r3, [r3, #16]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d109      	bne.n	800d2c6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d2ba:	f107 0208 	add.w	r2, r7, #8
 800d2be:	4610      	mov	r0, r2
 800d2c0:	4798      	blx	r3
 800d2c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d2c4:	e029      	b.n	800d31a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d2c6:	6839      	ldr	r1, [r7, #0]
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f000 fa2a 	bl	800d722 <USBD_CtlError>
        err++;
 800d2ce:	7afb      	ldrb	r3, [r7, #11]
 800d2d0:	3301      	adds	r3, #1
 800d2d2:	72fb      	strb	r3, [r7, #11]
      break;
 800d2d4:	e021      	b.n	800d31a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	7c1b      	ldrb	r3, [r3, #16]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d10d      	bne.n	800d2fa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2e6:	f107 0208 	add.w	r2, r7, #8
 800d2ea:	4610      	mov	r0, r2
 800d2ec:	4798      	blx	r3
 800d2ee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	2207      	movs	r2, #7
 800d2f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d2f8:	e00f      	b.n	800d31a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d2fa:	6839      	ldr	r1, [r7, #0]
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f000 fa10 	bl	800d722 <USBD_CtlError>
        err++;
 800d302:	7afb      	ldrb	r3, [r7, #11]
 800d304:	3301      	adds	r3, #1
 800d306:	72fb      	strb	r3, [r7, #11]
      break;
 800d308:	e007      	b.n	800d31a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d30a:	6839      	ldr	r1, [r7, #0]
 800d30c:	6878      	ldr	r0, [r7, #4]
 800d30e:	f000 fa08 	bl	800d722 <USBD_CtlError>
      err++;
 800d312:	7afb      	ldrb	r3, [r7, #11]
 800d314:	3301      	adds	r3, #1
 800d316:	72fb      	strb	r3, [r7, #11]
      break;
 800d318:	bf00      	nop
  }

  if (err != 0U)
 800d31a:	7afb      	ldrb	r3, [r7, #11]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d11e      	bne.n	800d35e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	88db      	ldrh	r3, [r3, #6]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d016      	beq.n	800d356 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d328:	893b      	ldrh	r3, [r7, #8]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00e      	beq.n	800d34c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	88da      	ldrh	r2, [r3, #6]
 800d332:	893b      	ldrh	r3, [r7, #8]
 800d334:	4293      	cmp	r3, r2
 800d336:	bf28      	it	cs
 800d338:	4613      	movcs	r3, r2
 800d33a:	b29b      	uxth	r3, r3
 800d33c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d33e:	893b      	ldrh	r3, [r7, #8]
 800d340:	461a      	mov	r2, r3
 800d342:	68f9      	ldr	r1, [r7, #12]
 800d344:	6878      	ldr	r0, [r7, #4]
 800d346:	f000 fa69 	bl	800d81c <USBD_CtlSendData>
 800d34a:	e009      	b.n	800d360 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d34c:	6839      	ldr	r1, [r7, #0]
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f000 f9e7 	bl	800d722 <USBD_CtlError>
 800d354:	e004      	b.n	800d360 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f000 fac1 	bl	800d8de <USBD_CtlSendStatus>
 800d35c:	e000      	b.n	800d360 <USBD_GetDescriptor+0x2cc>
    return;
 800d35e:	bf00      	nop
  }
}
 800d360:	3710      	adds	r7, #16
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop

0800d368 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b084      	sub	sp, #16
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
 800d370:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	889b      	ldrh	r3, [r3, #4]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d131      	bne.n	800d3de <USBD_SetAddress+0x76>
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	88db      	ldrh	r3, [r3, #6]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d12d      	bne.n	800d3de <USBD_SetAddress+0x76>
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	885b      	ldrh	r3, [r3, #2]
 800d386:	2b7f      	cmp	r3, #127	@ 0x7f
 800d388:	d829      	bhi.n	800d3de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	885b      	ldrh	r3, [r3, #2]
 800d38e:	b2db      	uxtb	r3, r3
 800d390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d394:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d39c:	b2db      	uxtb	r3, r3
 800d39e:	2b03      	cmp	r3, #3
 800d3a0:	d104      	bne.n	800d3ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d3a2:	6839      	ldr	r1, [r7, #0]
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f000 f9bc 	bl	800d722 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3aa:	e01d      	b.n	800d3e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	7bfa      	ldrb	r2, [r7, #15]
 800d3b0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d3b4:	7bfb      	ldrb	r3, [r7, #15]
 800d3b6:	4619      	mov	r1, r3
 800d3b8:	6878      	ldr	r0, [r7, #4]
 800d3ba:	f000 ff19 	bl	800e1f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	f000 fa8d 	bl	800d8de <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d3c4:	7bfb      	ldrb	r3, [r7, #15]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d004      	beq.n	800d3d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	2202      	movs	r2, #2
 800d3ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3d2:	e009      	b.n	800d3e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2201      	movs	r2, #1
 800d3d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3dc:	e004      	b.n	800d3e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d3de:	6839      	ldr	r1, [r7, #0]
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f000 f99e 	bl	800d722 <USBD_CtlError>
  }
}
 800d3e6:	bf00      	nop
 800d3e8:	bf00      	nop
 800d3ea:	3710      	adds	r7, #16
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}

0800d3f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	885b      	ldrh	r3, [r3, #2]
 800d402:	b2da      	uxtb	r2, r3
 800d404:	4b4e      	ldr	r3, [pc, #312]	@ (800d540 <USBD_SetConfig+0x150>)
 800d406:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d408:	4b4d      	ldr	r3, [pc, #308]	@ (800d540 <USBD_SetConfig+0x150>)
 800d40a:	781b      	ldrb	r3, [r3, #0]
 800d40c:	2b01      	cmp	r3, #1
 800d40e:	d905      	bls.n	800d41c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d410:	6839      	ldr	r1, [r7, #0]
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f000 f985 	bl	800d722 <USBD_CtlError>
    return USBD_FAIL;
 800d418:	2303      	movs	r3, #3
 800d41a:	e08c      	b.n	800d536 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d422:	b2db      	uxtb	r3, r3
 800d424:	2b02      	cmp	r3, #2
 800d426:	d002      	beq.n	800d42e <USBD_SetConfig+0x3e>
 800d428:	2b03      	cmp	r3, #3
 800d42a:	d029      	beq.n	800d480 <USBD_SetConfig+0x90>
 800d42c:	e075      	b.n	800d51a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d42e:	4b44      	ldr	r3, [pc, #272]	@ (800d540 <USBD_SetConfig+0x150>)
 800d430:	781b      	ldrb	r3, [r3, #0]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d020      	beq.n	800d478 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d436:	4b42      	ldr	r3, [pc, #264]	@ (800d540 <USBD_SetConfig+0x150>)
 800d438:	781b      	ldrb	r3, [r3, #0]
 800d43a:	461a      	mov	r2, r3
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d440:	4b3f      	ldr	r3, [pc, #252]	@ (800d540 <USBD_SetConfig+0x150>)
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	4619      	mov	r1, r3
 800d446:	6878      	ldr	r0, [r7, #4]
 800d448:	f7fe ffcd 	bl	800c3e6 <USBD_SetClassConfig>
 800d44c:	4603      	mov	r3, r0
 800d44e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d450:	7bfb      	ldrb	r3, [r7, #15]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d008      	beq.n	800d468 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d456:	6839      	ldr	r1, [r7, #0]
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f000 f962 	bl	800d722 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2202      	movs	r2, #2
 800d462:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d466:	e065      	b.n	800d534 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 fa38 	bl	800d8de <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2203      	movs	r2, #3
 800d472:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d476:	e05d      	b.n	800d534 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 fa30 	bl	800d8de <USBD_CtlSendStatus>
      break;
 800d47e:	e059      	b.n	800d534 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d480:	4b2f      	ldr	r3, [pc, #188]	@ (800d540 <USBD_SetConfig+0x150>)
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d112      	bne.n	800d4ae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2202      	movs	r2, #2
 800d48c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d490:	4b2b      	ldr	r3, [pc, #172]	@ (800d540 <USBD_SetConfig+0x150>)
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	461a      	mov	r2, r3
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d49a:	4b29      	ldr	r3, [pc, #164]	@ (800d540 <USBD_SetConfig+0x150>)
 800d49c:	781b      	ldrb	r3, [r3, #0]
 800d49e:	4619      	mov	r1, r3
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f7fe ffbc 	bl	800c41e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f000 fa19 	bl	800d8de <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d4ac:	e042      	b.n	800d534 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d4ae:	4b24      	ldr	r3, [pc, #144]	@ (800d540 <USBD_SetConfig+0x150>)
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	461a      	mov	r2, r3
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	429a      	cmp	r2, r3
 800d4ba:	d02a      	beq.n	800d512 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f7fe ffaa 	bl	800c41e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d4ca:	4b1d      	ldr	r3, [pc, #116]	@ (800d540 <USBD_SetConfig+0x150>)
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	461a      	mov	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d4d4:	4b1a      	ldr	r3, [pc, #104]	@ (800d540 <USBD_SetConfig+0x150>)
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	4619      	mov	r1, r3
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7fe ff83 	bl	800c3e6 <USBD_SetClassConfig>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d4e4:	7bfb      	ldrb	r3, [r7, #15]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d00f      	beq.n	800d50a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d4ea:	6839      	ldr	r1, [r7, #0]
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f000 f918 	bl	800d722 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	685b      	ldr	r3, [r3, #4]
 800d4f6:	b2db      	uxtb	r3, r3
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f7fe ff8f 	bl	800c41e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2202      	movs	r2, #2
 800d504:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d508:	e014      	b.n	800d534 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d50a:	6878      	ldr	r0, [r7, #4]
 800d50c:	f000 f9e7 	bl	800d8de <USBD_CtlSendStatus>
      break;
 800d510:	e010      	b.n	800d534 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d512:	6878      	ldr	r0, [r7, #4]
 800d514:	f000 f9e3 	bl	800d8de <USBD_CtlSendStatus>
      break;
 800d518:	e00c      	b.n	800d534 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d51a:	6839      	ldr	r1, [r7, #0]
 800d51c:	6878      	ldr	r0, [r7, #4]
 800d51e:	f000 f900 	bl	800d722 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d522:	4b07      	ldr	r3, [pc, #28]	@ (800d540 <USBD_SetConfig+0x150>)
 800d524:	781b      	ldrb	r3, [r3, #0]
 800d526:	4619      	mov	r1, r3
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f7fe ff78 	bl	800c41e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d52e:	2303      	movs	r3, #3
 800d530:	73fb      	strb	r3, [r7, #15]
      break;
 800d532:	bf00      	nop
  }

  return ret;
 800d534:	7bfb      	ldrb	r3, [r7, #15]
}
 800d536:	4618      	mov	r0, r3
 800d538:	3710      	adds	r7, #16
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	20000dc8 	.word	0x20000dc8

0800d544 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b082      	sub	sp, #8
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	88db      	ldrh	r3, [r3, #6]
 800d552:	2b01      	cmp	r3, #1
 800d554:	d004      	beq.n	800d560 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d556:	6839      	ldr	r1, [r7, #0]
 800d558:	6878      	ldr	r0, [r7, #4]
 800d55a:	f000 f8e2 	bl	800d722 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d55e:	e023      	b.n	800d5a8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d566:	b2db      	uxtb	r3, r3
 800d568:	2b02      	cmp	r3, #2
 800d56a:	dc02      	bgt.n	800d572 <USBD_GetConfig+0x2e>
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	dc03      	bgt.n	800d578 <USBD_GetConfig+0x34>
 800d570:	e015      	b.n	800d59e <USBD_GetConfig+0x5a>
 800d572:	2b03      	cmp	r3, #3
 800d574:	d00b      	beq.n	800d58e <USBD_GetConfig+0x4a>
 800d576:	e012      	b.n	800d59e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2200      	movs	r2, #0
 800d57c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	3308      	adds	r3, #8
 800d582:	2201      	movs	r2, #1
 800d584:	4619      	mov	r1, r3
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f000 f948 	bl	800d81c <USBD_CtlSendData>
        break;
 800d58c:	e00c      	b.n	800d5a8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	3304      	adds	r3, #4
 800d592:	2201      	movs	r2, #1
 800d594:	4619      	mov	r1, r3
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f000 f940 	bl	800d81c <USBD_CtlSendData>
        break;
 800d59c:	e004      	b.n	800d5a8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d59e:	6839      	ldr	r1, [r7, #0]
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f000 f8be 	bl	800d722 <USBD_CtlError>
        break;
 800d5a6:	bf00      	nop
}
 800d5a8:	bf00      	nop
 800d5aa:	3708      	adds	r7, #8
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}

0800d5b0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b082      	sub	sp, #8
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
 800d5b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5c0:	b2db      	uxtb	r3, r3
 800d5c2:	3b01      	subs	r3, #1
 800d5c4:	2b02      	cmp	r3, #2
 800d5c6:	d81e      	bhi.n	800d606 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	88db      	ldrh	r3, [r3, #6]
 800d5cc:	2b02      	cmp	r3, #2
 800d5ce:	d004      	beq.n	800d5da <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d5d0:	6839      	ldr	r1, [r7, #0]
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 f8a5 	bl	800d722 <USBD_CtlError>
        break;
 800d5d8:	e01a      	b.n	800d610 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2201      	movs	r2, #1
 800d5de:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d005      	beq.n	800d5f6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	68db      	ldr	r3, [r3, #12]
 800d5ee:	f043 0202 	orr.w	r2, r3, #2
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	330c      	adds	r3, #12
 800d5fa:	2202      	movs	r2, #2
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f000 f90c 	bl	800d81c <USBD_CtlSendData>
      break;
 800d604:	e004      	b.n	800d610 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d606:	6839      	ldr	r1, [r7, #0]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 f88a 	bl	800d722 <USBD_CtlError>
      break;
 800d60e:	bf00      	nop
  }
}
 800d610:	bf00      	nop
 800d612:	3708      	adds	r7, #8
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	885b      	ldrh	r3, [r3, #2]
 800d626:	2b01      	cmp	r3, #1
 800d628:	d107      	bne.n	800d63a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2201      	movs	r2, #1
 800d62e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f000 f953 	bl	800d8de <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d638:	e013      	b.n	800d662 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	885b      	ldrh	r3, [r3, #2]
 800d63e:	2b02      	cmp	r3, #2
 800d640:	d10b      	bne.n	800d65a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	889b      	ldrh	r3, [r3, #4]
 800d646:	0a1b      	lsrs	r3, r3, #8
 800d648:	b29b      	uxth	r3, r3
 800d64a:	b2da      	uxtb	r2, r3
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f000 f943 	bl	800d8de <USBD_CtlSendStatus>
}
 800d658:	e003      	b.n	800d662 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d65a:	6839      	ldr	r1, [r7, #0]
 800d65c:	6878      	ldr	r0, [r7, #4]
 800d65e:	f000 f860 	bl	800d722 <USBD_CtlError>
}
 800d662:	bf00      	nop
 800d664:	3708      	adds	r7, #8
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}

0800d66a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d66a:	b580      	push	{r7, lr}
 800d66c:	b082      	sub	sp, #8
 800d66e:	af00      	add	r7, sp, #0
 800d670:	6078      	str	r0, [r7, #4]
 800d672:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d67a:	b2db      	uxtb	r3, r3
 800d67c:	3b01      	subs	r3, #1
 800d67e:	2b02      	cmp	r3, #2
 800d680:	d80b      	bhi.n	800d69a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	885b      	ldrh	r3, [r3, #2]
 800d686:	2b01      	cmp	r3, #1
 800d688:	d10c      	bne.n	800d6a4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d692:	6878      	ldr	r0, [r7, #4]
 800d694:	f000 f923 	bl	800d8de <USBD_CtlSendStatus>
      }
      break;
 800d698:	e004      	b.n	800d6a4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d69a:	6839      	ldr	r1, [r7, #0]
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f000 f840 	bl	800d722 <USBD_CtlError>
      break;
 800d6a2:	e000      	b.n	800d6a6 <USBD_ClrFeature+0x3c>
      break;
 800d6a4:	bf00      	nop
  }
}
 800d6a6:	bf00      	nop
 800d6a8:	3708      	adds	r7, #8
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}

0800d6ae <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d6ae:	b580      	push	{r7, lr}
 800d6b0:	b084      	sub	sp, #16
 800d6b2:	af00      	add	r7, sp, #0
 800d6b4:	6078      	str	r0, [r7, #4]
 800d6b6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	781a      	ldrb	r2, [r3, #0]
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	781a      	ldrb	r2, [r3, #0]
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d6d8:	68f8      	ldr	r0, [r7, #12]
 800d6da:	f7ff fa3d 	bl	800cb58 <SWAPBYTE>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	3301      	adds	r3, #1
 800d6f0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d6f2:	68f8      	ldr	r0, [r7, #12]
 800d6f4:	f7ff fa30 	bl	800cb58 <SWAPBYTE>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	461a      	mov	r2, r3
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	3301      	adds	r3, #1
 800d704:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	3301      	adds	r3, #1
 800d70a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d70c:	68f8      	ldr	r0, [r7, #12]
 800d70e:	f7ff fa23 	bl	800cb58 <SWAPBYTE>
 800d712:	4603      	mov	r3, r0
 800d714:	461a      	mov	r2, r3
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	80da      	strh	r2, [r3, #6]
}
 800d71a:	bf00      	nop
 800d71c:	3710      	adds	r7, #16
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}

0800d722 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d722:	b580      	push	{r7, lr}
 800d724:	b082      	sub	sp, #8
 800d726:	af00      	add	r7, sp, #0
 800d728:	6078      	str	r0, [r7, #4]
 800d72a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d72c:	2180      	movs	r1, #128	@ 0x80
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 fcf4 	bl	800e11c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d734:	2100      	movs	r1, #0
 800d736:	6878      	ldr	r0, [r7, #4]
 800d738:	f000 fcf0 	bl	800e11c <USBD_LL_StallEP>
}
 800d73c:	bf00      	nop
 800d73e:	3708      	adds	r7, #8
 800d740:	46bd      	mov	sp, r7
 800d742:	bd80      	pop	{r7, pc}

0800d744 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b086      	sub	sp, #24
 800d748:	af00      	add	r7, sp, #0
 800d74a:	60f8      	str	r0, [r7, #12]
 800d74c:	60b9      	str	r1, [r7, #8]
 800d74e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d750:	2300      	movs	r3, #0
 800d752:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d042      	beq.n	800d7e0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d75e:	6938      	ldr	r0, [r7, #16]
 800d760:	f000 f842 	bl	800d7e8 <USBD_GetLen>
 800d764:	4603      	mov	r3, r0
 800d766:	3301      	adds	r3, #1
 800d768:	005b      	lsls	r3, r3, #1
 800d76a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d76e:	d808      	bhi.n	800d782 <USBD_GetString+0x3e>
 800d770:	6938      	ldr	r0, [r7, #16]
 800d772:	f000 f839 	bl	800d7e8 <USBD_GetLen>
 800d776:	4603      	mov	r3, r0
 800d778:	3301      	adds	r3, #1
 800d77a:	b29b      	uxth	r3, r3
 800d77c:	005b      	lsls	r3, r3, #1
 800d77e:	b29a      	uxth	r2, r3
 800d780:	e001      	b.n	800d786 <USBD_GetString+0x42>
 800d782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d78a:	7dfb      	ldrb	r3, [r7, #23]
 800d78c:	68ba      	ldr	r2, [r7, #8]
 800d78e:	4413      	add	r3, r2
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	7812      	ldrb	r2, [r2, #0]
 800d794:	701a      	strb	r2, [r3, #0]
  idx++;
 800d796:	7dfb      	ldrb	r3, [r7, #23]
 800d798:	3301      	adds	r3, #1
 800d79a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d79c:	7dfb      	ldrb	r3, [r7, #23]
 800d79e:	68ba      	ldr	r2, [r7, #8]
 800d7a0:	4413      	add	r3, r2
 800d7a2:	2203      	movs	r2, #3
 800d7a4:	701a      	strb	r2, [r3, #0]
  idx++;
 800d7a6:	7dfb      	ldrb	r3, [r7, #23]
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d7ac:	e013      	b.n	800d7d6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d7ae:	7dfb      	ldrb	r3, [r7, #23]
 800d7b0:	68ba      	ldr	r2, [r7, #8]
 800d7b2:	4413      	add	r3, r2
 800d7b4:	693a      	ldr	r2, [r7, #16]
 800d7b6:	7812      	ldrb	r2, [r2, #0]
 800d7b8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	3301      	adds	r3, #1
 800d7be:	613b      	str	r3, [r7, #16]
    idx++;
 800d7c0:	7dfb      	ldrb	r3, [r7, #23]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d7c6:	7dfb      	ldrb	r3, [r7, #23]
 800d7c8:	68ba      	ldr	r2, [r7, #8]
 800d7ca:	4413      	add	r3, r2
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	701a      	strb	r2, [r3, #0]
    idx++;
 800d7d0:	7dfb      	ldrb	r3, [r7, #23]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	781b      	ldrb	r3, [r3, #0]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d1e7      	bne.n	800d7ae <USBD_GetString+0x6a>
 800d7de:	e000      	b.n	800d7e2 <USBD_GetString+0x9e>
    return;
 800d7e0:	bf00      	nop
  }
}
 800d7e2:	3718      	adds	r7, #24
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}

0800d7e8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d7e8:	b480      	push	{r7}
 800d7ea:	b085      	sub	sp, #20
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d7f8:	e005      	b.n	800d806 <USBD_GetLen+0x1e>
  {
    len++;
 800d7fa:	7bfb      	ldrb	r3, [r7, #15]
 800d7fc:	3301      	adds	r3, #1
 800d7fe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d800:	68bb      	ldr	r3, [r7, #8]
 800d802:	3301      	adds	r3, #1
 800d804:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d1f5      	bne.n	800d7fa <USBD_GetLen+0x12>
  }

  return len;
 800d80e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d810:	4618      	mov	r0, r3
 800d812:	3714      	adds	r7, #20
 800d814:	46bd      	mov	sp, r7
 800d816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81a:	4770      	bx	lr

0800d81c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	60f8      	str	r0, [r7, #12]
 800d824:	60b9      	str	r1, [r7, #8]
 800d826:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	2202      	movs	r2, #2
 800d82c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	687a      	ldr	r2, [r7, #4]
 800d834:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	68ba      	ldr	r2, [r7, #8]
 800d83a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	687a      	ldr	r2, [r7, #4]
 800d840:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	68ba      	ldr	r2, [r7, #8]
 800d846:	2100      	movs	r1, #0
 800d848:	68f8      	ldr	r0, [r7, #12]
 800d84a:	f000 fcf0 	bl	800e22e <USBD_LL_Transmit>

  return USBD_OK;
 800d84e:	2300      	movs	r3, #0
}
 800d850:	4618      	mov	r0, r3
 800d852:	3710      	adds	r7, #16
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	60f8      	str	r0, [r7, #12]
 800d860:	60b9      	str	r1, [r7, #8]
 800d862:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	68ba      	ldr	r2, [r7, #8]
 800d868:	2100      	movs	r1, #0
 800d86a:	68f8      	ldr	r0, [r7, #12]
 800d86c:	f000 fcdf 	bl	800e22e <USBD_LL_Transmit>

  return USBD_OK;
 800d870:	2300      	movs	r3, #0
}
 800d872:	4618      	mov	r0, r3
 800d874:	3710      	adds	r7, #16
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}

0800d87a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d87a:	b580      	push	{r7, lr}
 800d87c:	b084      	sub	sp, #16
 800d87e:	af00      	add	r7, sp, #0
 800d880:	60f8      	str	r0, [r7, #12]
 800d882:	60b9      	str	r1, [r7, #8]
 800d884:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	2203      	movs	r2, #3
 800d88a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	687a      	ldr	r2, [r7, #4]
 800d892:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	68ba      	ldr	r2, [r7, #8]
 800d89a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	687a      	ldr	r2, [r7, #4]
 800d8a2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	68ba      	ldr	r2, [r7, #8]
 800d8aa:	2100      	movs	r1, #0
 800d8ac:	68f8      	ldr	r0, [r7, #12]
 800d8ae:	f000 fcdf 	bl	800e270 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d8b2:	2300      	movs	r3, #0
}
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	3710      	adds	r7, #16
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}

0800d8bc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b084      	sub	sp, #16
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	60f8      	str	r0, [r7, #12]
 800d8c4:	60b9      	str	r1, [r7, #8]
 800d8c6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	68ba      	ldr	r2, [r7, #8]
 800d8cc:	2100      	movs	r1, #0
 800d8ce:	68f8      	ldr	r0, [r7, #12]
 800d8d0:	f000 fcce 	bl	800e270 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d8d4:	2300      	movs	r3, #0
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}

0800d8de <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d8de:	b580      	push	{r7, lr}
 800d8e0:	b082      	sub	sp, #8
 800d8e2:	af00      	add	r7, sp, #0
 800d8e4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	2204      	movs	r2, #4
 800d8ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	2100      	movs	r1, #0
 800d8f4:	6878      	ldr	r0, [r7, #4]
 800d8f6:	f000 fc9a 	bl	800e22e <USBD_LL_Transmit>

  return USBD_OK;
 800d8fa:	2300      	movs	r3, #0
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	3708      	adds	r7, #8
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b082      	sub	sp, #8
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2205      	movs	r2, #5
 800d910:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d914:	2300      	movs	r3, #0
 800d916:	2200      	movs	r2, #0
 800d918:	2100      	movs	r1, #0
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 fca8 	bl	800e270 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d920:	2300      	movs	r3, #0
}
 800d922:	4618      	mov	r0, r3
 800d924:	3708      	adds	r7, #8
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}
	...

0800d92c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d930:	2200      	movs	r2, #0
 800d932:	4912      	ldr	r1, [pc, #72]	@ (800d97c <MX_USB_DEVICE_Init+0x50>)
 800d934:	4812      	ldr	r0, [pc, #72]	@ (800d980 <MX_USB_DEVICE_Init+0x54>)
 800d936:	f7fe fcd9 	bl	800c2ec <USBD_Init>
 800d93a:	4603      	mov	r3, r0
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d001      	beq.n	800d944 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d940:	f7f4 ffd0 	bl	80028e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d944:	490f      	ldr	r1, [pc, #60]	@ (800d984 <MX_USB_DEVICE_Init+0x58>)
 800d946:	480e      	ldr	r0, [pc, #56]	@ (800d980 <MX_USB_DEVICE_Init+0x54>)
 800d948:	f7fe fd00 	bl	800c34c <USBD_RegisterClass>
 800d94c:	4603      	mov	r3, r0
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d001      	beq.n	800d956 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d952:	f7f4 ffc7 	bl	80028e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d956:	490c      	ldr	r1, [pc, #48]	@ (800d988 <MX_USB_DEVICE_Init+0x5c>)
 800d958:	4809      	ldr	r0, [pc, #36]	@ (800d980 <MX_USB_DEVICE_Init+0x54>)
 800d95a:	f7fe fbf7 	bl	800c14c <USBD_CDC_RegisterInterface>
 800d95e:	4603      	mov	r3, r0
 800d960:	2b00      	cmp	r3, #0
 800d962:	d001      	beq.n	800d968 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d964:	f7f4 ffbe 	bl	80028e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d968:	4805      	ldr	r0, [pc, #20]	@ (800d980 <MX_USB_DEVICE_Init+0x54>)
 800d96a:	f7fe fd25 	bl	800c3b8 <USBD_Start>
 800d96e:	4603      	mov	r3, r0
 800d970:	2b00      	cmp	r3, #0
 800d972:	d001      	beq.n	800d978 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d974:	f7f4 ffb6 	bl	80028e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d978:	bf00      	nop
 800d97a:	bd80      	pop	{r7, pc}
 800d97c:	200000b0 	.word	0x200000b0
 800d980:	20000dcc 	.word	0x20000dcc
 800d984:	2000001c 	.word	0x2000001c
 800d988:	2000009c 	.word	0x2000009c

0800d98c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d990:	2200      	movs	r2, #0
 800d992:	4905      	ldr	r1, [pc, #20]	@ (800d9a8 <CDC_Init_FS+0x1c>)
 800d994:	4805      	ldr	r0, [pc, #20]	@ (800d9ac <CDC_Init_FS+0x20>)
 800d996:	f7fe fbf3 	bl	800c180 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d99a:	4905      	ldr	r1, [pc, #20]	@ (800d9b0 <CDC_Init_FS+0x24>)
 800d99c:	4803      	ldr	r0, [pc, #12]	@ (800d9ac <CDC_Init_FS+0x20>)
 800d99e:	f7fe fc11 	bl	800c1c4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d9a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	bd80      	pop	{r7, pc}
 800d9a8:	200018a8 	.word	0x200018a8
 800d9ac:	20000dcc 	.word	0x20000dcc
 800d9b0:	200010a8 	.word	0x200010a8

0800d9b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d9b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b083      	sub	sp, #12
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	6039      	str	r1, [r7, #0]
 800d9ce:	71fb      	strb	r3, [r7, #7]
 800d9d0:	4613      	mov	r3, r2
 800d9d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d9d4:	79fb      	ldrb	r3, [r7, #7]
 800d9d6:	2b23      	cmp	r3, #35	@ 0x23
 800d9d8:	d84a      	bhi.n	800da70 <CDC_Control_FS+0xac>
 800d9da:	a201      	add	r2, pc, #4	@ (adr r2, 800d9e0 <CDC_Control_FS+0x1c>)
 800d9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e0:	0800da71 	.word	0x0800da71
 800d9e4:	0800da71 	.word	0x0800da71
 800d9e8:	0800da71 	.word	0x0800da71
 800d9ec:	0800da71 	.word	0x0800da71
 800d9f0:	0800da71 	.word	0x0800da71
 800d9f4:	0800da71 	.word	0x0800da71
 800d9f8:	0800da71 	.word	0x0800da71
 800d9fc:	0800da71 	.word	0x0800da71
 800da00:	0800da71 	.word	0x0800da71
 800da04:	0800da71 	.word	0x0800da71
 800da08:	0800da71 	.word	0x0800da71
 800da0c:	0800da71 	.word	0x0800da71
 800da10:	0800da71 	.word	0x0800da71
 800da14:	0800da71 	.word	0x0800da71
 800da18:	0800da71 	.word	0x0800da71
 800da1c:	0800da71 	.word	0x0800da71
 800da20:	0800da71 	.word	0x0800da71
 800da24:	0800da71 	.word	0x0800da71
 800da28:	0800da71 	.word	0x0800da71
 800da2c:	0800da71 	.word	0x0800da71
 800da30:	0800da71 	.word	0x0800da71
 800da34:	0800da71 	.word	0x0800da71
 800da38:	0800da71 	.word	0x0800da71
 800da3c:	0800da71 	.word	0x0800da71
 800da40:	0800da71 	.word	0x0800da71
 800da44:	0800da71 	.word	0x0800da71
 800da48:	0800da71 	.word	0x0800da71
 800da4c:	0800da71 	.word	0x0800da71
 800da50:	0800da71 	.word	0x0800da71
 800da54:	0800da71 	.word	0x0800da71
 800da58:	0800da71 	.word	0x0800da71
 800da5c:	0800da71 	.word	0x0800da71
 800da60:	0800da71 	.word	0x0800da71
 800da64:	0800da71 	.word	0x0800da71
 800da68:	0800da71 	.word	0x0800da71
 800da6c:	0800da71 	.word	0x0800da71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800da70:	bf00      	nop
  }

  return (USBD_OK);
 800da72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800da74:	4618      	mov	r0, r3
 800da76:	370c      	adds	r7, #12
 800da78:	46bd      	mov	sp, r7
 800da7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7e:	4770      	bx	lr

0800da80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b082      	sub	sp, #8
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
 800da88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800da8a:	6879      	ldr	r1, [r7, #4]
 800da8c:	4805      	ldr	r0, [pc, #20]	@ (800daa4 <CDC_Receive_FS+0x24>)
 800da8e:	f7fe fb99 	bl	800c1c4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800da92:	4804      	ldr	r0, [pc, #16]	@ (800daa4 <CDC_Receive_FS+0x24>)
 800da94:	f7fe fbf4 	bl	800c280 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800da98:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3708      	adds	r7, #8
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
 800daa2:	bf00      	nop
 800daa4:	20000dcc 	.word	0x20000dcc

0800daa8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b084      	sub	sp, #16
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
 800dab0:	460b      	mov	r3, r1
 800dab2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dab4:	2300      	movs	r3, #0
 800dab6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dab8:	4b0d      	ldr	r3, [pc, #52]	@ (800daf0 <CDC_Transmit_FS+0x48>)
 800daba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dabe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dac0:	68bb      	ldr	r3, [r7, #8]
 800dac2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d001      	beq.n	800dace <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800daca:	2301      	movs	r3, #1
 800dacc:	e00b      	b.n	800dae6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dace:	887b      	ldrh	r3, [r7, #2]
 800dad0:	461a      	mov	r2, r3
 800dad2:	6879      	ldr	r1, [r7, #4]
 800dad4:	4806      	ldr	r0, [pc, #24]	@ (800daf0 <CDC_Transmit_FS+0x48>)
 800dad6:	f7fe fb53 	bl	800c180 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800dada:	4805      	ldr	r0, [pc, #20]	@ (800daf0 <CDC_Transmit_FS+0x48>)
 800dadc:	f7fe fb90 	bl	800c200 <USBD_CDC_TransmitPacket>
 800dae0:	4603      	mov	r3, r0
 800dae2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800dae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3710      	adds	r7, #16
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}
 800daee:	bf00      	nop
 800daf0:	20000dcc 	.word	0x20000dcc

0800daf4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800daf4:	b480      	push	{r7}
 800daf6:	b087      	sub	sp, #28
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	60f8      	str	r0, [r7, #12]
 800dafc:	60b9      	str	r1, [r7, #8]
 800dafe:	4613      	mov	r3, r2
 800db00:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db02:	2300      	movs	r3, #0
 800db04:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800db06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db0a:	4618      	mov	r0, r3
 800db0c:	371c      	adds	r7, #28
 800db0e:	46bd      	mov	sp, r7
 800db10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db14:	4770      	bx	lr
	...

0800db18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db18:	b480      	push	{r7}
 800db1a:	b083      	sub	sp, #12
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	4603      	mov	r3, r0
 800db20:	6039      	str	r1, [r7, #0]
 800db22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	2212      	movs	r2, #18
 800db28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db2a:	4b03      	ldr	r3, [pc, #12]	@ (800db38 <USBD_FS_DeviceDescriptor+0x20>)
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	370c      	adds	r7, #12
 800db30:	46bd      	mov	sp, r7
 800db32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db36:	4770      	bx	lr
 800db38:	200000cc 	.word	0x200000cc

0800db3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db3c:	b480      	push	{r7}
 800db3e:	b083      	sub	sp, #12
 800db40:	af00      	add	r7, sp, #0
 800db42:	4603      	mov	r3, r0
 800db44:	6039      	str	r1, [r7, #0]
 800db46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	2204      	movs	r2, #4
 800db4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db4e:	4b03      	ldr	r3, [pc, #12]	@ (800db5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db50:	4618      	mov	r0, r3
 800db52:	370c      	adds	r7, #12
 800db54:	46bd      	mov	sp, r7
 800db56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5a:	4770      	bx	lr
 800db5c:	200000e0 	.word	0x200000e0

0800db60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b082      	sub	sp, #8
 800db64:	af00      	add	r7, sp, #0
 800db66:	4603      	mov	r3, r0
 800db68:	6039      	str	r1, [r7, #0]
 800db6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db6c:	79fb      	ldrb	r3, [r7, #7]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d105      	bne.n	800db7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800db72:	683a      	ldr	r2, [r7, #0]
 800db74:	4907      	ldr	r1, [pc, #28]	@ (800db94 <USBD_FS_ProductStrDescriptor+0x34>)
 800db76:	4808      	ldr	r0, [pc, #32]	@ (800db98 <USBD_FS_ProductStrDescriptor+0x38>)
 800db78:	f7ff fde4 	bl	800d744 <USBD_GetString>
 800db7c:	e004      	b.n	800db88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800db7e:	683a      	ldr	r2, [r7, #0]
 800db80:	4904      	ldr	r1, [pc, #16]	@ (800db94 <USBD_FS_ProductStrDescriptor+0x34>)
 800db82:	4805      	ldr	r0, [pc, #20]	@ (800db98 <USBD_FS_ProductStrDescriptor+0x38>)
 800db84:	f7ff fdde 	bl	800d744 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db88:	4b02      	ldr	r3, [pc, #8]	@ (800db94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	3708      	adds	r7, #8
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}
 800db92:	bf00      	nop
 800db94:	200020a8 	.word	0x200020a8
 800db98:	08012060 	.word	0x08012060

0800db9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	4603      	mov	r3, r0
 800dba4:	6039      	str	r1, [r7, #0]
 800dba6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dba8:	683a      	ldr	r2, [r7, #0]
 800dbaa:	4904      	ldr	r1, [pc, #16]	@ (800dbbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dbac:	4804      	ldr	r0, [pc, #16]	@ (800dbc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dbae:	f7ff fdc9 	bl	800d744 <USBD_GetString>
  return USBD_StrDesc;
 800dbb2:	4b02      	ldr	r3, [pc, #8]	@ (800dbbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3708      	adds	r7, #8
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	200020a8 	.word	0x200020a8
 800dbc0:	08012078 	.word	0x08012078

0800dbc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b082      	sub	sp, #8
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	4603      	mov	r3, r0
 800dbcc:	6039      	str	r1, [r7, #0]
 800dbce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	221a      	movs	r2, #26
 800dbd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dbd6:	f000 f843 	bl	800dc60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dbda:	4b02      	ldr	r3, [pc, #8]	@ (800dbe4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dbdc:	4618      	mov	r0, r3
 800dbde:	3708      	adds	r7, #8
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	bd80      	pop	{r7, pc}
 800dbe4:	200000e4 	.word	0x200000e4

0800dbe8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b082      	sub	sp, #8
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	4603      	mov	r3, r0
 800dbf0:	6039      	str	r1, [r7, #0]
 800dbf2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dbf4:	79fb      	ldrb	r3, [r7, #7]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d105      	bne.n	800dc06 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dbfa:	683a      	ldr	r2, [r7, #0]
 800dbfc:	4907      	ldr	r1, [pc, #28]	@ (800dc1c <USBD_FS_ConfigStrDescriptor+0x34>)
 800dbfe:	4808      	ldr	r0, [pc, #32]	@ (800dc20 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc00:	f7ff fda0 	bl	800d744 <USBD_GetString>
 800dc04:	e004      	b.n	800dc10 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc06:	683a      	ldr	r2, [r7, #0]
 800dc08:	4904      	ldr	r1, [pc, #16]	@ (800dc1c <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc0a:	4805      	ldr	r0, [pc, #20]	@ (800dc20 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc0c:	f7ff fd9a 	bl	800d744 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc10:	4b02      	ldr	r3, [pc, #8]	@ (800dc1c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	3708      	adds	r7, #8
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd80      	pop	{r7, pc}
 800dc1a:	bf00      	nop
 800dc1c:	200020a8 	.word	0x200020a8
 800dc20:	0801208c 	.word	0x0801208c

0800dc24 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b082      	sub	sp, #8
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	6039      	str	r1, [r7, #0]
 800dc2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc30:	79fb      	ldrb	r3, [r7, #7]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d105      	bne.n	800dc42 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc36:	683a      	ldr	r2, [r7, #0]
 800dc38:	4907      	ldr	r1, [pc, #28]	@ (800dc58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc3a:	4808      	ldr	r0, [pc, #32]	@ (800dc5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc3c:	f7ff fd82 	bl	800d744 <USBD_GetString>
 800dc40:	e004      	b.n	800dc4c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc42:	683a      	ldr	r2, [r7, #0]
 800dc44:	4904      	ldr	r1, [pc, #16]	@ (800dc58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc46:	4805      	ldr	r0, [pc, #20]	@ (800dc5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc48:	f7ff fd7c 	bl	800d744 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc4c:	4b02      	ldr	r3, [pc, #8]	@ (800dc58 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	3708      	adds	r7, #8
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bd80      	pop	{r7, pc}
 800dc56:	bf00      	nop
 800dc58:	200020a8 	.word	0x200020a8
 800dc5c:	08012098 	.word	0x08012098

0800dc60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b084      	sub	sp, #16
 800dc64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dc66:	4b0f      	ldr	r3, [pc, #60]	@ (800dca4 <Get_SerialNum+0x44>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dc6c:	4b0e      	ldr	r3, [pc, #56]	@ (800dca8 <Get_SerialNum+0x48>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dc72:	4b0e      	ldr	r3, [pc, #56]	@ (800dcac <Get_SerialNum+0x4c>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dc78:	68fa      	ldr	r2, [r7, #12]
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	4413      	add	r3, r2
 800dc7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d009      	beq.n	800dc9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dc86:	2208      	movs	r2, #8
 800dc88:	4909      	ldr	r1, [pc, #36]	@ (800dcb0 <Get_SerialNum+0x50>)
 800dc8a:	68f8      	ldr	r0, [r7, #12]
 800dc8c:	f000 f814 	bl	800dcb8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dc90:	2204      	movs	r2, #4
 800dc92:	4908      	ldr	r1, [pc, #32]	@ (800dcb4 <Get_SerialNum+0x54>)
 800dc94:	68b8      	ldr	r0, [r7, #8]
 800dc96:	f000 f80f 	bl	800dcb8 <IntToUnicode>
  }
}
 800dc9a:	bf00      	nop
 800dc9c:	3710      	adds	r7, #16
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}
 800dca2:	bf00      	nop
 800dca4:	1fff7a10 	.word	0x1fff7a10
 800dca8:	1fff7a14 	.word	0x1fff7a14
 800dcac:	1fff7a18 	.word	0x1fff7a18
 800dcb0:	200000e6 	.word	0x200000e6
 800dcb4:	200000f6 	.word	0x200000f6

0800dcb8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dcb8:	b480      	push	{r7}
 800dcba:	b087      	sub	sp, #28
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	60f8      	str	r0, [r7, #12]
 800dcc0:	60b9      	str	r1, [r7, #8]
 800dcc2:	4613      	mov	r3, r2
 800dcc4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dcca:	2300      	movs	r3, #0
 800dccc:	75fb      	strb	r3, [r7, #23]
 800dcce:	e027      	b.n	800dd20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	0f1b      	lsrs	r3, r3, #28
 800dcd4:	2b09      	cmp	r3, #9
 800dcd6:	d80b      	bhi.n	800dcf0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	0f1b      	lsrs	r3, r3, #28
 800dcdc:	b2da      	uxtb	r2, r3
 800dcde:	7dfb      	ldrb	r3, [r7, #23]
 800dce0:	005b      	lsls	r3, r3, #1
 800dce2:	4619      	mov	r1, r3
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	440b      	add	r3, r1
 800dce8:	3230      	adds	r2, #48	@ 0x30
 800dcea:	b2d2      	uxtb	r2, r2
 800dcec:	701a      	strb	r2, [r3, #0]
 800dcee:	e00a      	b.n	800dd06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	0f1b      	lsrs	r3, r3, #28
 800dcf4:	b2da      	uxtb	r2, r3
 800dcf6:	7dfb      	ldrb	r3, [r7, #23]
 800dcf8:	005b      	lsls	r3, r3, #1
 800dcfa:	4619      	mov	r1, r3
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	440b      	add	r3, r1
 800dd00:	3237      	adds	r2, #55	@ 0x37
 800dd02:	b2d2      	uxtb	r2, r2
 800dd04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	011b      	lsls	r3, r3, #4
 800dd0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd0c:	7dfb      	ldrb	r3, [r7, #23]
 800dd0e:	005b      	lsls	r3, r3, #1
 800dd10:	3301      	adds	r3, #1
 800dd12:	68ba      	ldr	r2, [r7, #8]
 800dd14:	4413      	add	r3, r2
 800dd16:	2200      	movs	r2, #0
 800dd18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd1a:	7dfb      	ldrb	r3, [r7, #23]
 800dd1c:	3301      	adds	r3, #1
 800dd1e:	75fb      	strb	r3, [r7, #23]
 800dd20:	7dfa      	ldrb	r2, [r7, #23]
 800dd22:	79fb      	ldrb	r3, [r7, #7]
 800dd24:	429a      	cmp	r2, r3
 800dd26:	d3d3      	bcc.n	800dcd0 <IntToUnicode+0x18>
  }
}
 800dd28:	bf00      	nop
 800dd2a:	bf00      	nop
 800dd2c:	371c      	adds	r7, #28
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd34:	4770      	bx	lr
	...

0800dd38 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b08a      	sub	sp, #40	@ 0x28
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dd40:	f107 0314 	add.w	r3, r7, #20
 800dd44:	2200      	movs	r2, #0
 800dd46:	601a      	str	r2, [r3, #0]
 800dd48:	605a      	str	r2, [r3, #4]
 800dd4a:	609a      	str	r2, [r3, #8]
 800dd4c:	60da      	str	r2, [r3, #12]
 800dd4e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dd58:	d13a      	bne.n	800ddd0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	613b      	str	r3, [r7, #16]
 800dd5e:	4b1e      	ldr	r3, [pc, #120]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800dd60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd62:	4a1d      	ldr	r2, [pc, #116]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800dd64:	f043 0301 	orr.w	r3, r3, #1
 800dd68:	6313      	str	r3, [r2, #48]	@ 0x30
 800dd6a:	4b1b      	ldr	r3, [pc, #108]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800dd6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd6e:	f003 0301 	and.w	r3, r3, #1
 800dd72:	613b      	str	r3, [r7, #16]
 800dd74:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800dd76:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800dd7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd7c:	2302      	movs	r3, #2
 800dd7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd80:	2300      	movs	r3, #0
 800dd82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd84:	2303      	movs	r3, #3
 800dd86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800dd88:	230a      	movs	r3, #10
 800dd8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dd8c:	f107 0314 	add.w	r3, r7, #20
 800dd90:	4619      	mov	r1, r3
 800dd92:	4812      	ldr	r0, [pc, #72]	@ (800dddc <HAL_PCD_MspInit+0xa4>)
 800dd94:	f7f6 fef2 	bl	8004b7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dd98:	4b0f      	ldr	r3, [pc, #60]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800dd9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd9c:	4a0e      	ldr	r2, [pc, #56]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800dd9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dda2:	6353      	str	r3, [r2, #52]	@ 0x34
 800dda4:	2300      	movs	r3, #0
 800dda6:	60fb      	str	r3, [r7, #12]
 800dda8:	4b0b      	ldr	r3, [pc, #44]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800ddaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddac:	4a0a      	ldr	r2, [pc, #40]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800ddae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ddb2:	6453      	str	r3, [r2, #68]	@ 0x44
 800ddb4:	4b08      	ldr	r3, [pc, #32]	@ (800ddd8 <HAL_PCD_MspInit+0xa0>)
 800ddb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ddbc:	60fb      	str	r3, [r7, #12]
 800ddbe:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	2100      	movs	r1, #0
 800ddc4:	2043      	movs	r0, #67	@ 0x43
 800ddc6:	f7f6 faa0 	bl	800430a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ddca:	2043      	movs	r0, #67	@ 0x43
 800ddcc:	f7f6 fab9 	bl	8004342 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ddd0:	bf00      	nop
 800ddd2:	3728      	adds	r7, #40	@ 0x28
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}
 800ddd8:	40023800 	.word	0x40023800
 800dddc:	40020000 	.word	0x40020000

0800dde0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b082      	sub	sp, #8
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ddf4:	4619      	mov	r1, r3
 800ddf6:	4610      	mov	r0, r2
 800ddf8:	f7fe fb2b 	bl	800c452 <USBD_LL_SetupStage>
}
 800ddfc:	bf00      	nop
 800ddfe:	3708      	adds	r7, #8
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}

0800de04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b082      	sub	sp, #8
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
 800de0c:	460b      	mov	r3, r1
 800de0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800de16:	78fa      	ldrb	r2, [r7, #3]
 800de18:	6879      	ldr	r1, [r7, #4]
 800de1a:	4613      	mov	r3, r2
 800de1c:	00db      	lsls	r3, r3, #3
 800de1e:	4413      	add	r3, r2
 800de20:	009b      	lsls	r3, r3, #2
 800de22:	440b      	add	r3, r1
 800de24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800de28:	681a      	ldr	r2, [r3, #0]
 800de2a:	78fb      	ldrb	r3, [r7, #3]
 800de2c:	4619      	mov	r1, r3
 800de2e:	f7fe fb65 	bl	800c4fc <USBD_LL_DataOutStage>
}
 800de32:	bf00      	nop
 800de34:	3708      	adds	r7, #8
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}

0800de3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de3a:	b580      	push	{r7, lr}
 800de3c:	b082      	sub	sp, #8
 800de3e:	af00      	add	r7, sp, #0
 800de40:	6078      	str	r0, [r7, #4]
 800de42:	460b      	mov	r3, r1
 800de44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800de4c:	78fa      	ldrb	r2, [r7, #3]
 800de4e:	6879      	ldr	r1, [r7, #4]
 800de50:	4613      	mov	r3, r2
 800de52:	00db      	lsls	r3, r3, #3
 800de54:	4413      	add	r3, r2
 800de56:	009b      	lsls	r3, r3, #2
 800de58:	440b      	add	r3, r1
 800de5a:	3320      	adds	r3, #32
 800de5c:	681a      	ldr	r2, [r3, #0]
 800de5e:	78fb      	ldrb	r3, [r7, #3]
 800de60:	4619      	mov	r1, r3
 800de62:	f7fe fc07 	bl	800c674 <USBD_LL_DataInStage>
}
 800de66:	bf00      	nop
 800de68:	3708      	adds	r7, #8
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}

0800de6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de6e:	b580      	push	{r7, lr}
 800de70:	b082      	sub	sp, #8
 800de72:	af00      	add	r7, sp, #0
 800de74:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800de7c:	4618      	mov	r0, r3
 800de7e:	f7fe fd4b 	bl	800c918 <USBD_LL_SOF>
}
 800de82:	bf00      	nop
 800de84:	3708      	adds	r7, #8
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de8a:	b580      	push	{r7, lr}
 800de8c:	b084      	sub	sp, #16
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800de92:	2301      	movs	r3, #1
 800de94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	79db      	ldrb	r3, [r3, #7]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d102      	bne.n	800dea4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800de9e:	2300      	movs	r3, #0
 800dea0:	73fb      	strb	r3, [r7, #15]
 800dea2:	e008      	b.n	800deb6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	79db      	ldrb	r3, [r3, #7]
 800dea8:	2b02      	cmp	r3, #2
 800deaa:	d102      	bne.n	800deb2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800deac:	2301      	movs	r3, #1
 800deae:	73fb      	strb	r3, [r7, #15]
 800deb0:	e001      	b.n	800deb6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800deb2:	f7f4 fd17 	bl	80028e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800debc:	7bfa      	ldrb	r2, [r7, #15]
 800debe:	4611      	mov	r1, r2
 800dec0:	4618      	mov	r0, r3
 800dec2:	f7fe fce5 	bl	800c890 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800decc:	4618      	mov	r0, r3
 800dece:	f7fe fc8c 	bl	800c7ea <USBD_LL_Reset>
}
 800ded2:	bf00      	nop
 800ded4:	3710      	adds	r7, #16
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd80      	pop	{r7, pc}
	...

0800dedc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b082      	sub	sp, #8
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800deea:	4618      	mov	r0, r3
 800deec:	f7fe fce0 	bl	800c8b0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	6812      	ldr	r2, [r2, #0]
 800defe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df02:	f043 0301 	orr.w	r3, r3, #1
 800df06:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	7adb      	ldrb	r3, [r3, #11]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d005      	beq.n	800df1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df10:	4b04      	ldr	r3, [pc, #16]	@ (800df24 <HAL_PCD_SuspendCallback+0x48>)
 800df12:	691b      	ldr	r3, [r3, #16]
 800df14:	4a03      	ldr	r2, [pc, #12]	@ (800df24 <HAL_PCD_SuspendCallback+0x48>)
 800df16:	f043 0306 	orr.w	r3, r3, #6
 800df1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800df1c:	bf00      	nop
 800df1e:	3708      	adds	r7, #8
 800df20:	46bd      	mov	sp, r7
 800df22:	bd80      	pop	{r7, pc}
 800df24:	e000ed00 	.word	0xe000ed00

0800df28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b082      	sub	sp, #8
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df36:	4618      	mov	r0, r3
 800df38:	f7fe fcd6 	bl	800c8e8 <USBD_LL_Resume>
}
 800df3c:	bf00      	nop
 800df3e:	3708      	adds	r7, #8
 800df40:	46bd      	mov	sp, r7
 800df42:	bd80      	pop	{r7, pc}

0800df44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b082      	sub	sp, #8
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
 800df4c:	460b      	mov	r3, r1
 800df4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df56:	78fa      	ldrb	r2, [r7, #3]
 800df58:	4611      	mov	r1, r2
 800df5a:	4618      	mov	r0, r3
 800df5c:	f7fe fd2e 	bl	800c9bc <USBD_LL_IsoOUTIncomplete>
}
 800df60:	bf00      	nop
 800df62:	3708      	adds	r7, #8
 800df64:	46bd      	mov	sp, r7
 800df66:	bd80      	pop	{r7, pc}

0800df68 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b082      	sub	sp, #8
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
 800df70:	460b      	mov	r3, r1
 800df72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df7a:	78fa      	ldrb	r2, [r7, #3]
 800df7c:	4611      	mov	r1, r2
 800df7e:	4618      	mov	r0, r3
 800df80:	f7fe fcea 	bl	800c958 <USBD_LL_IsoINIncomplete>
}
 800df84:	bf00      	nop
 800df86:	3708      	adds	r7, #8
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}

0800df8c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b082      	sub	sp, #8
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df9a:	4618      	mov	r0, r3
 800df9c:	f7fe fd40 	bl	800ca20 <USBD_LL_DevConnected>
}
 800dfa0:	bf00      	nop
 800dfa2:	3708      	adds	r7, #8
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	f7fe fd3d 	bl	800ca36 <USBD_LL_DevDisconnected>
}
 800dfbc:	bf00      	nop
 800dfbe:	3708      	adds	r7, #8
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	bd80      	pop	{r7, pc}

0800dfc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b082      	sub	sp, #8
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	781b      	ldrb	r3, [r3, #0]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d13c      	bne.n	800e04e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800dfd4:	4a20      	ldr	r2, [pc, #128]	@ (800e058 <USBD_LL_Init+0x94>)
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	4a1e      	ldr	r2, [pc, #120]	@ (800e058 <USBD_LL_Init+0x94>)
 800dfe0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800dfe4:	4b1c      	ldr	r3, [pc, #112]	@ (800e058 <USBD_LL_Init+0x94>)
 800dfe6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800dfea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800dfec:	4b1a      	ldr	r3, [pc, #104]	@ (800e058 <USBD_LL_Init+0x94>)
 800dfee:	2204      	movs	r2, #4
 800dff0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800dff2:	4b19      	ldr	r3, [pc, #100]	@ (800e058 <USBD_LL_Init+0x94>)
 800dff4:	2202      	movs	r2, #2
 800dff6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800dff8:	4b17      	ldr	r3, [pc, #92]	@ (800e058 <USBD_LL_Init+0x94>)
 800dffa:	2200      	movs	r2, #0
 800dffc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dffe:	4b16      	ldr	r3, [pc, #88]	@ (800e058 <USBD_LL_Init+0x94>)
 800e000:	2202      	movs	r2, #2
 800e002:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e004:	4b14      	ldr	r3, [pc, #80]	@ (800e058 <USBD_LL_Init+0x94>)
 800e006:	2200      	movs	r2, #0
 800e008:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e00a:	4b13      	ldr	r3, [pc, #76]	@ (800e058 <USBD_LL_Init+0x94>)
 800e00c:	2200      	movs	r2, #0
 800e00e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e010:	4b11      	ldr	r3, [pc, #68]	@ (800e058 <USBD_LL_Init+0x94>)
 800e012:	2200      	movs	r2, #0
 800e014:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e016:	4b10      	ldr	r3, [pc, #64]	@ (800e058 <USBD_LL_Init+0x94>)
 800e018:	2200      	movs	r2, #0
 800e01a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e01c:	4b0e      	ldr	r3, [pc, #56]	@ (800e058 <USBD_LL_Init+0x94>)
 800e01e:	2200      	movs	r2, #0
 800e020:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e022:	480d      	ldr	r0, [pc, #52]	@ (800e058 <USBD_LL_Init+0x94>)
 800e024:	f7f6 ff5f 	bl	8004ee6 <HAL_PCD_Init>
 800e028:	4603      	mov	r3, r0
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d001      	beq.n	800e032 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e02e:	f7f4 fc59 	bl	80028e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e032:	2180      	movs	r1, #128	@ 0x80
 800e034:	4808      	ldr	r0, [pc, #32]	@ (800e058 <USBD_LL_Init+0x94>)
 800e036:	f7f8 f98c 	bl	8006352 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e03a:	2240      	movs	r2, #64	@ 0x40
 800e03c:	2100      	movs	r1, #0
 800e03e:	4806      	ldr	r0, [pc, #24]	@ (800e058 <USBD_LL_Init+0x94>)
 800e040:	f7f8 f940 	bl	80062c4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e044:	2280      	movs	r2, #128	@ 0x80
 800e046:	2101      	movs	r1, #1
 800e048:	4803      	ldr	r0, [pc, #12]	@ (800e058 <USBD_LL_Init+0x94>)
 800e04a:	f7f8 f93b 	bl	80062c4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e04e:	2300      	movs	r3, #0
}
 800e050:	4618      	mov	r0, r3
 800e052:	3708      	adds	r7, #8
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	200022a8 	.word	0x200022a8

0800e05c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b084      	sub	sp, #16
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e064:	2300      	movs	r3, #0
 800e066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e068:	2300      	movs	r3, #0
 800e06a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e072:	4618      	mov	r0, r3
 800e074:	f7f7 f846 	bl	8005104 <HAL_PCD_Start>
 800e078:	4603      	mov	r3, r0
 800e07a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e07c:	7bfb      	ldrb	r3, [r7, #15]
 800e07e:	4618      	mov	r0, r3
 800e080:	f000 f942 	bl	800e308 <USBD_Get_USB_Status>
 800e084:	4603      	mov	r3, r0
 800e086:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e088:	7bbb      	ldrb	r3, [r7, #14]
}
 800e08a:	4618      	mov	r0, r3
 800e08c:	3710      	adds	r7, #16
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}

0800e092 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e092:	b580      	push	{r7, lr}
 800e094:	b084      	sub	sp, #16
 800e096:	af00      	add	r7, sp, #0
 800e098:	6078      	str	r0, [r7, #4]
 800e09a:	4608      	mov	r0, r1
 800e09c:	4611      	mov	r1, r2
 800e09e:	461a      	mov	r2, r3
 800e0a0:	4603      	mov	r3, r0
 800e0a2:	70fb      	strb	r3, [r7, #3]
 800e0a4:	460b      	mov	r3, r1
 800e0a6:	70bb      	strb	r3, [r7, #2]
 800e0a8:	4613      	mov	r3, r2
 800e0aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e0ba:	78bb      	ldrb	r3, [r7, #2]
 800e0bc:	883a      	ldrh	r2, [r7, #0]
 800e0be:	78f9      	ldrb	r1, [r7, #3]
 800e0c0:	f7f7 fd1a 	bl	8005af8 <HAL_PCD_EP_Open>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0c8:	7bfb      	ldrb	r3, [r7, #15]
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f000 f91c 	bl	800e308 <USBD_Get_USB_Status>
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	3710      	adds	r7, #16
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}

0800e0de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0de:	b580      	push	{r7, lr}
 800e0e0:	b084      	sub	sp, #16
 800e0e2:	af00      	add	r7, sp, #0
 800e0e4:	6078      	str	r0, [r7, #4]
 800e0e6:	460b      	mov	r3, r1
 800e0e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e0f8:	78fa      	ldrb	r2, [r7, #3]
 800e0fa:	4611      	mov	r1, r2
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f7f7 fd65 	bl	8005bcc <HAL_PCD_EP_Close>
 800e102:	4603      	mov	r3, r0
 800e104:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e106:	7bfb      	ldrb	r3, [r7, #15]
 800e108:	4618      	mov	r0, r3
 800e10a:	f000 f8fd 	bl	800e308 <USBD_Get_USB_Status>
 800e10e:	4603      	mov	r3, r0
 800e110:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e112:	7bbb      	ldrb	r3, [r7, #14]
}
 800e114:	4618      	mov	r0, r3
 800e116:	3710      	adds	r7, #16
 800e118:	46bd      	mov	sp, r7
 800e11a:	bd80      	pop	{r7, pc}

0800e11c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b084      	sub	sp, #16
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
 800e124:	460b      	mov	r3, r1
 800e126:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e128:	2300      	movs	r3, #0
 800e12a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e12c:	2300      	movs	r3, #0
 800e12e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e136:	78fa      	ldrb	r2, [r7, #3]
 800e138:	4611      	mov	r1, r2
 800e13a:	4618      	mov	r0, r3
 800e13c:	f7f7 fe1d 	bl	8005d7a <HAL_PCD_EP_SetStall>
 800e140:	4603      	mov	r3, r0
 800e142:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e144:	7bfb      	ldrb	r3, [r7, #15]
 800e146:	4618      	mov	r0, r3
 800e148:	f000 f8de 	bl	800e308 <USBD_Get_USB_Status>
 800e14c:	4603      	mov	r3, r0
 800e14e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e150:	7bbb      	ldrb	r3, [r7, #14]
}
 800e152:	4618      	mov	r0, r3
 800e154:	3710      	adds	r7, #16
 800e156:	46bd      	mov	sp, r7
 800e158:	bd80      	pop	{r7, pc}

0800e15a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e15a:	b580      	push	{r7, lr}
 800e15c:	b084      	sub	sp, #16
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
 800e162:	460b      	mov	r3, r1
 800e164:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e166:	2300      	movs	r3, #0
 800e168:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e16a:	2300      	movs	r3, #0
 800e16c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e174:	78fa      	ldrb	r2, [r7, #3]
 800e176:	4611      	mov	r1, r2
 800e178:	4618      	mov	r0, r3
 800e17a:	f7f7 fe61 	bl	8005e40 <HAL_PCD_EP_ClrStall>
 800e17e:	4603      	mov	r3, r0
 800e180:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e182:	7bfb      	ldrb	r3, [r7, #15]
 800e184:	4618      	mov	r0, r3
 800e186:	f000 f8bf 	bl	800e308 <USBD_Get_USB_Status>
 800e18a:	4603      	mov	r3, r0
 800e18c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e18e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e190:	4618      	mov	r0, r3
 800e192:	3710      	adds	r7, #16
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e198:	b480      	push	{r7}
 800e19a:	b085      	sub	sp, #20
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
 800e1a0:	460b      	mov	r3, r1
 800e1a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e1aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e1ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	da0b      	bge.n	800e1cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e1b4:	78fb      	ldrb	r3, [r7, #3]
 800e1b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e1ba:	68f9      	ldr	r1, [r7, #12]
 800e1bc:	4613      	mov	r3, r2
 800e1be:	00db      	lsls	r3, r3, #3
 800e1c0:	4413      	add	r3, r2
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	440b      	add	r3, r1
 800e1c6:	3316      	adds	r3, #22
 800e1c8:	781b      	ldrb	r3, [r3, #0]
 800e1ca:	e00b      	b.n	800e1e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e1cc:	78fb      	ldrb	r3, [r7, #3]
 800e1ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e1d2:	68f9      	ldr	r1, [r7, #12]
 800e1d4:	4613      	mov	r3, r2
 800e1d6:	00db      	lsls	r3, r3, #3
 800e1d8:	4413      	add	r3, r2
 800e1da:	009b      	lsls	r3, r3, #2
 800e1dc:	440b      	add	r3, r1
 800e1de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e1e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	3714      	adds	r7, #20
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ee:	4770      	bx	lr

0800e1f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b084      	sub	sp, #16
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	460b      	mov	r3, r1
 800e1fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e200:	2300      	movs	r3, #0
 800e202:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e20a:	78fa      	ldrb	r2, [r7, #3]
 800e20c:	4611      	mov	r1, r2
 800e20e:	4618      	mov	r0, r3
 800e210:	f7f7 fc4e 	bl	8005ab0 <HAL_PCD_SetAddress>
 800e214:	4603      	mov	r3, r0
 800e216:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e218:	7bfb      	ldrb	r3, [r7, #15]
 800e21a:	4618      	mov	r0, r3
 800e21c:	f000 f874 	bl	800e308 <USBD_Get_USB_Status>
 800e220:	4603      	mov	r3, r0
 800e222:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e224:	7bbb      	ldrb	r3, [r7, #14]
}
 800e226:	4618      	mov	r0, r3
 800e228:	3710      	adds	r7, #16
 800e22a:	46bd      	mov	sp, r7
 800e22c:	bd80      	pop	{r7, pc}

0800e22e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b086      	sub	sp, #24
 800e232:	af00      	add	r7, sp, #0
 800e234:	60f8      	str	r0, [r7, #12]
 800e236:	607a      	str	r2, [r7, #4]
 800e238:	603b      	str	r3, [r7, #0]
 800e23a:	460b      	mov	r3, r1
 800e23c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e23e:	2300      	movs	r3, #0
 800e240:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e242:	2300      	movs	r3, #0
 800e244:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e24c:	7af9      	ldrb	r1, [r7, #11]
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	687a      	ldr	r2, [r7, #4]
 800e252:	f7f7 fd58 	bl	8005d06 <HAL_PCD_EP_Transmit>
 800e256:	4603      	mov	r3, r0
 800e258:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e25a:	7dfb      	ldrb	r3, [r7, #23]
 800e25c:	4618      	mov	r0, r3
 800e25e:	f000 f853 	bl	800e308 <USBD_Get_USB_Status>
 800e262:	4603      	mov	r3, r0
 800e264:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e266:	7dbb      	ldrb	r3, [r7, #22]
}
 800e268:	4618      	mov	r0, r3
 800e26a:	3718      	adds	r7, #24
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}

0800e270 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b086      	sub	sp, #24
 800e274:	af00      	add	r7, sp, #0
 800e276:	60f8      	str	r0, [r7, #12]
 800e278:	607a      	str	r2, [r7, #4]
 800e27a:	603b      	str	r3, [r7, #0]
 800e27c:	460b      	mov	r3, r1
 800e27e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e280:	2300      	movs	r3, #0
 800e282:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e284:	2300      	movs	r3, #0
 800e286:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e28e:	7af9      	ldrb	r1, [r7, #11]
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	687a      	ldr	r2, [r7, #4]
 800e294:	f7f7 fce4 	bl	8005c60 <HAL_PCD_EP_Receive>
 800e298:	4603      	mov	r3, r0
 800e29a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e29c:	7dfb      	ldrb	r3, [r7, #23]
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f000 f832 	bl	800e308 <USBD_Get_USB_Status>
 800e2a4:	4603      	mov	r3, r0
 800e2a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3718      	adds	r7, #24
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}

0800e2b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2b2:	b580      	push	{r7, lr}
 800e2b4:	b082      	sub	sp, #8
 800e2b6:	af00      	add	r7, sp, #0
 800e2b8:	6078      	str	r0, [r7, #4]
 800e2ba:	460b      	mov	r3, r1
 800e2bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e2c4:	78fa      	ldrb	r2, [r7, #3]
 800e2c6:	4611      	mov	r1, r2
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	f7f7 fd04 	bl	8005cd6 <HAL_PCD_EP_GetRxCount>
 800e2ce:	4603      	mov	r3, r0
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3708      	adds	r7, #8
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}

0800e2d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e2d8:	b480      	push	{r7}
 800e2da:	b083      	sub	sp, #12
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e2e0:	4b03      	ldr	r3, [pc, #12]	@ (800e2f0 <USBD_static_malloc+0x18>)
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ec:	4770      	bx	lr
 800e2ee:	bf00      	nop
 800e2f0:	2000278c 	.word	0x2000278c

0800e2f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b083      	sub	sp, #12
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]

}
 800e2fc:	bf00      	nop
 800e2fe:	370c      	adds	r7, #12
 800e300:	46bd      	mov	sp, r7
 800e302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e306:	4770      	bx	lr

0800e308 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e308:	b480      	push	{r7}
 800e30a:	b085      	sub	sp, #20
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	4603      	mov	r3, r0
 800e310:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e312:	2300      	movs	r3, #0
 800e314:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e316:	79fb      	ldrb	r3, [r7, #7]
 800e318:	2b03      	cmp	r3, #3
 800e31a:	d817      	bhi.n	800e34c <USBD_Get_USB_Status+0x44>
 800e31c:	a201      	add	r2, pc, #4	@ (adr r2, 800e324 <USBD_Get_USB_Status+0x1c>)
 800e31e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e322:	bf00      	nop
 800e324:	0800e335 	.word	0x0800e335
 800e328:	0800e33b 	.word	0x0800e33b
 800e32c:	0800e341 	.word	0x0800e341
 800e330:	0800e347 	.word	0x0800e347
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e334:	2300      	movs	r3, #0
 800e336:	73fb      	strb	r3, [r7, #15]
    break;
 800e338:	e00b      	b.n	800e352 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e33a:	2303      	movs	r3, #3
 800e33c:	73fb      	strb	r3, [r7, #15]
    break;
 800e33e:	e008      	b.n	800e352 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e340:	2301      	movs	r3, #1
 800e342:	73fb      	strb	r3, [r7, #15]
    break;
 800e344:	e005      	b.n	800e352 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e346:	2303      	movs	r3, #3
 800e348:	73fb      	strb	r3, [r7, #15]
    break;
 800e34a:	e002      	b.n	800e352 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e34c:	2303      	movs	r3, #3
 800e34e:	73fb      	strb	r3, [r7, #15]
    break;
 800e350:	bf00      	nop
  }
  return usb_status;
 800e352:	7bfb      	ldrb	r3, [r7, #15]
}
 800e354:	4618      	mov	r0, r3
 800e356:	3714      	adds	r7, #20
 800e358:	46bd      	mov	sp, r7
 800e35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35e:	4770      	bx	lr

0800e360 <__cvt>:
 800e360:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e364:	ec57 6b10 	vmov	r6, r7, d0
 800e368:	2f00      	cmp	r7, #0
 800e36a:	460c      	mov	r4, r1
 800e36c:	4619      	mov	r1, r3
 800e36e:	463b      	mov	r3, r7
 800e370:	bfbb      	ittet	lt
 800e372:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e376:	461f      	movlt	r7, r3
 800e378:	2300      	movge	r3, #0
 800e37a:	232d      	movlt	r3, #45	@ 0x2d
 800e37c:	700b      	strb	r3, [r1, #0]
 800e37e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e380:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e384:	4691      	mov	r9, r2
 800e386:	f023 0820 	bic.w	r8, r3, #32
 800e38a:	bfbc      	itt	lt
 800e38c:	4632      	movlt	r2, r6
 800e38e:	4616      	movlt	r6, r2
 800e390:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e394:	d005      	beq.n	800e3a2 <__cvt+0x42>
 800e396:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e39a:	d100      	bne.n	800e39e <__cvt+0x3e>
 800e39c:	3401      	adds	r4, #1
 800e39e:	2102      	movs	r1, #2
 800e3a0:	e000      	b.n	800e3a4 <__cvt+0x44>
 800e3a2:	2103      	movs	r1, #3
 800e3a4:	ab03      	add	r3, sp, #12
 800e3a6:	9301      	str	r3, [sp, #4]
 800e3a8:	ab02      	add	r3, sp, #8
 800e3aa:	9300      	str	r3, [sp, #0]
 800e3ac:	ec47 6b10 	vmov	d0, r6, r7
 800e3b0:	4653      	mov	r3, sl
 800e3b2:	4622      	mov	r2, r4
 800e3b4:	f000 fe68 	bl	800f088 <_dtoa_r>
 800e3b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e3bc:	4605      	mov	r5, r0
 800e3be:	d119      	bne.n	800e3f4 <__cvt+0x94>
 800e3c0:	f019 0f01 	tst.w	r9, #1
 800e3c4:	d00e      	beq.n	800e3e4 <__cvt+0x84>
 800e3c6:	eb00 0904 	add.w	r9, r0, r4
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	4630      	mov	r0, r6
 800e3d0:	4639      	mov	r1, r7
 800e3d2:	f7f2 fb79 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3d6:	b108      	cbz	r0, 800e3dc <__cvt+0x7c>
 800e3d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e3dc:	2230      	movs	r2, #48	@ 0x30
 800e3de:	9b03      	ldr	r3, [sp, #12]
 800e3e0:	454b      	cmp	r3, r9
 800e3e2:	d31e      	bcc.n	800e422 <__cvt+0xc2>
 800e3e4:	9b03      	ldr	r3, [sp, #12]
 800e3e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e3e8:	1b5b      	subs	r3, r3, r5
 800e3ea:	4628      	mov	r0, r5
 800e3ec:	6013      	str	r3, [r2, #0]
 800e3ee:	b004      	add	sp, #16
 800e3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e3f8:	eb00 0904 	add.w	r9, r0, r4
 800e3fc:	d1e5      	bne.n	800e3ca <__cvt+0x6a>
 800e3fe:	7803      	ldrb	r3, [r0, #0]
 800e400:	2b30      	cmp	r3, #48	@ 0x30
 800e402:	d10a      	bne.n	800e41a <__cvt+0xba>
 800e404:	2200      	movs	r2, #0
 800e406:	2300      	movs	r3, #0
 800e408:	4630      	mov	r0, r6
 800e40a:	4639      	mov	r1, r7
 800e40c:	f7f2 fb5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e410:	b918      	cbnz	r0, 800e41a <__cvt+0xba>
 800e412:	f1c4 0401 	rsb	r4, r4, #1
 800e416:	f8ca 4000 	str.w	r4, [sl]
 800e41a:	f8da 3000 	ldr.w	r3, [sl]
 800e41e:	4499      	add	r9, r3
 800e420:	e7d3      	b.n	800e3ca <__cvt+0x6a>
 800e422:	1c59      	adds	r1, r3, #1
 800e424:	9103      	str	r1, [sp, #12]
 800e426:	701a      	strb	r2, [r3, #0]
 800e428:	e7d9      	b.n	800e3de <__cvt+0x7e>

0800e42a <__exponent>:
 800e42a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e42c:	2900      	cmp	r1, #0
 800e42e:	bfba      	itte	lt
 800e430:	4249      	neglt	r1, r1
 800e432:	232d      	movlt	r3, #45	@ 0x2d
 800e434:	232b      	movge	r3, #43	@ 0x2b
 800e436:	2909      	cmp	r1, #9
 800e438:	7002      	strb	r2, [r0, #0]
 800e43a:	7043      	strb	r3, [r0, #1]
 800e43c:	dd29      	ble.n	800e492 <__exponent+0x68>
 800e43e:	f10d 0307 	add.w	r3, sp, #7
 800e442:	461d      	mov	r5, r3
 800e444:	270a      	movs	r7, #10
 800e446:	461a      	mov	r2, r3
 800e448:	fbb1 f6f7 	udiv	r6, r1, r7
 800e44c:	fb07 1416 	mls	r4, r7, r6, r1
 800e450:	3430      	adds	r4, #48	@ 0x30
 800e452:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e456:	460c      	mov	r4, r1
 800e458:	2c63      	cmp	r4, #99	@ 0x63
 800e45a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e45e:	4631      	mov	r1, r6
 800e460:	dcf1      	bgt.n	800e446 <__exponent+0x1c>
 800e462:	3130      	adds	r1, #48	@ 0x30
 800e464:	1e94      	subs	r4, r2, #2
 800e466:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e46a:	1c41      	adds	r1, r0, #1
 800e46c:	4623      	mov	r3, r4
 800e46e:	42ab      	cmp	r3, r5
 800e470:	d30a      	bcc.n	800e488 <__exponent+0x5e>
 800e472:	f10d 0309 	add.w	r3, sp, #9
 800e476:	1a9b      	subs	r3, r3, r2
 800e478:	42ac      	cmp	r4, r5
 800e47a:	bf88      	it	hi
 800e47c:	2300      	movhi	r3, #0
 800e47e:	3302      	adds	r3, #2
 800e480:	4403      	add	r3, r0
 800e482:	1a18      	subs	r0, r3, r0
 800e484:	b003      	add	sp, #12
 800e486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e488:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e48c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e490:	e7ed      	b.n	800e46e <__exponent+0x44>
 800e492:	2330      	movs	r3, #48	@ 0x30
 800e494:	3130      	adds	r1, #48	@ 0x30
 800e496:	7083      	strb	r3, [r0, #2]
 800e498:	70c1      	strb	r1, [r0, #3]
 800e49a:	1d03      	adds	r3, r0, #4
 800e49c:	e7f1      	b.n	800e482 <__exponent+0x58>
	...

0800e4a0 <_printf_float>:
 800e4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4a4:	b08d      	sub	sp, #52	@ 0x34
 800e4a6:	460c      	mov	r4, r1
 800e4a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e4ac:	4616      	mov	r6, r2
 800e4ae:	461f      	mov	r7, r3
 800e4b0:	4605      	mov	r5, r0
 800e4b2:	f000 fcdb 	bl	800ee6c <_localeconv_r>
 800e4b6:	6803      	ldr	r3, [r0, #0]
 800e4b8:	9304      	str	r3, [sp, #16]
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f7f1 fed8 	bl	8000270 <strlen>
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4c4:	f8d8 3000 	ldr.w	r3, [r8]
 800e4c8:	9005      	str	r0, [sp, #20]
 800e4ca:	3307      	adds	r3, #7
 800e4cc:	f023 0307 	bic.w	r3, r3, #7
 800e4d0:	f103 0208 	add.w	r2, r3, #8
 800e4d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e4d8:	f8d4 b000 	ldr.w	fp, [r4]
 800e4dc:	f8c8 2000 	str.w	r2, [r8]
 800e4e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e4e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e4e8:	9307      	str	r3, [sp, #28]
 800e4ea:	f8cd 8018 	str.w	r8, [sp, #24]
 800e4ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e4f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4f6:	4b9c      	ldr	r3, [pc, #624]	@ (800e768 <_printf_float+0x2c8>)
 800e4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e4fc:	f7f2 fb16 	bl	8000b2c <__aeabi_dcmpun>
 800e500:	bb70      	cbnz	r0, 800e560 <_printf_float+0xc0>
 800e502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e506:	4b98      	ldr	r3, [pc, #608]	@ (800e768 <_printf_float+0x2c8>)
 800e508:	f04f 32ff 	mov.w	r2, #4294967295
 800e50c:	f7f2 faf0 	bl	8000af0 <__aeabi_dcmple>
 800e510:	bb30      	cbnz	r0, 800e560 <_printf_float+0xc0>
 800e512:	2200      	movs	r2, #0
 800e514:	2300      	movs	r3, #0
 800e516:	4640      	mov	r0, r8
 800e518:	4649      	mov	r1, r9
 800e51a:	f7f2 fadf 	bl	8000adc <__aeabi_dcmplt>
 800e51e:	b110      	cbz	r0, 800e526 <_printf_float+0x86>
 800e520:	232d      	movs	r3, #45	@ 0x2d
 800e522:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e526:	4a91      	ldr	r2, [pc, #580]	@ (800e76c <_printf_float+0x2cc>)
 800e528:	4b91      	ldr	r3, [pc, #580]	@ (800e770 <_printf_float+0x2d0>)
 800e52a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e52e:	bf8c      	ite	hi
 800e530:	4690      	movhi	r8, r2
 800e532:	4698      	movls	r8, r3
 800e534:	2303      	movs	r3, #3
 800e536:	6123      	str	r3, [r4, #16]
 800e538:	f02b 0304 	bic.w	r3, fp, #4
 800e53c:	6023      	str	r3, [r4, #0]
 800e53e:	f04f 0900 	mov.w	r9, #0
 800e542:	9700      	str	r7, [sp, #0]
 800e544:	4633      	mov	r3, r6
 800e546:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e548:	4621      	mov	r1, r4
 800e54a:	4628      	mov	r0, r5
 800e54c:	f000 f9d2 	bl	800e8f4 <_printf_common>
 800e550:	3001      	adds	r0, #1
 800e552:	f040 808d 	bne.w	800e670 <_printf_float+0x1d0>
 800e556:	f04f 30ff 	mov.w	r0, #4294967295
 800e55a:	b00d      	add	sp, #52	@ 0x34
 800e55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e560:	4642      	mov	r2, r8
 800e562:	464b      	mov	r3, r9
 800e564:	4640      	mov	r0, r8
 800e566:	4649      	mov	r1, r9
 800e568:	f7f2 fae0 	bl	8000b2c <__aeabi_dcmpun>
 800e56c:	b140      	cbz	r0, 800e580 <_printf_float+0xe0>
 800e56e:	464b      	mov	r3, r9
 800e570:	2b00      	cmp	r3, #0
 800e572:	bfbc      	itt	lt
 800e574:	232d      	movlt	r3, #45	@ 0x2d
 800e576:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e57a:	4a7e      	ldr	r2, [pc, #504]	@ (800e774 <_printf_float+0x2d4>)
 800e57c:	4b7e      	ldr	r3, [pc, #504]	@ (800e778 <_printf_float+0x2d8>)
 800e57e:	e7d4      	b.n	800e52a <_printf_float+0x8a>
 800e580:	6863      	ldr	r3, [r4, #4]
 800e582:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e586:	9206      	str	r2, [sp, #24]
 800e588:	1c5a      	adds	r2, r3, #1
 800e58a:	d13b      	bne.n	800e604 <_printf_float+0x164>
 800e58c:	2306      	movs	r3, #6
 800e58e:	6063      	str	r3, [r4, #4]
 800e590:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e594:	2300      	movs	r3, #0
 800e596:	6022      	str	r2, [r4, #0]
 800e598:	9303      	str	r3, [sp, #12]
 800e59a:	ab0a      	add	r3, sp, #40	@ 0x28
 800e59c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e5a0:	ab09      	add	r3, sp, #36	@ 0x24
 800e5a2:	9300      	str	r3, [sp, #0]
 800e5a4:	6861      	ldr	r1, [r4, #4]
 800e5a6:	ec49 8b10 	vmov	d0, r8, r9
 800e5aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e5ae:	4628      	mov	r0, r5
 800e5b0:	f7ff fed6 	bl	800e360 <__cvt>
 800e5b4:	9b06      	ldr	r3, [sp, #24]
 800e5b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e5b8:	2b47      	cmp	r3, #71	@ 0x47
 800e5ba:	4680      	mov	r8, r0
 800e5bc:	d129      	bne.n	800e612 <_printf_float+0x172>
 800e5be:	1cc8      	adds	r0, r1, #3
 800e5c0:	db02      	blt.n	800e5c8 <_printf_float+0x128>
 800e5c2:	6863      	ldr	r3, [r4, #4]
 800e5c4:	4299      	cmp	r1, r3
 800e5c6:	dd41      	ble.n	800e64c <_printf_float+0x1ac>
 800e5c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800e5cc:	fa5f fa8a 	uxtb.w	sl, sl
 800e5d0:	3901      	subs	r1, #1
 800e5d2:	4652      	mov	r2, sl
 800e5d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e5d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800e5da:	f7ff ff26 	bl	800e42a <__exponent>
 800e5de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5e0:	1813      	adds	r3, r2, r0
 800e5e2:	2a01      	cmp	r2, #1
 800e5e4:	4681      	mov	r9, r0
 800e5e6:	6123      	str	r3, [r4, #16]
 800e5e8:	dc02      	bgt.n	800e5f0 <_printf_float+0x150>
 800e5ea:	6822      	ldr	r2, [r4, #0]
 800e5ec:	07d2      	lsls	r2, r2, #31
 800e5ee:	d501      	bpl.n	800e5f4 <_printf_float+0x154>
 800e5f0:	3301      	adds	r3, #1
 800e5f2:	6123      	str	r3, [r4, #16]
 800e5f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d0a2      	beq.n	800e542 <_printf_float+0xa2>
 800e5fc:	232d      	movs	r3, #45	@ 0x2d
 800e5fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e602:	e79e      	b.n	800e542 <_printf_float+0xa2>
 800e604:	9a06      	ldr	r2, [sp, #24]
 800e606:	2a47      	cmp	r2, #71	@ 0x47
 800e608:	d1c2      	bne.n	800e590 <_printf_float+0xf0>
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d1c0      	bne.n	800e590 <_printf_float+0xf0>
 800e60e:	2301      	movs	r3, #1
 800e610:	e7bd      	b.n	800e58e <_printf_float+0xee>
 800e612:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e616:	d9db      	bls.n	800e5d0 <_printf_float+0x130>
 800e618:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e61c:	d118      	bne.n	800e650 <_printf_float+0x1b0>
 800e61e:	2900      	cmp	r1, #0
 800e620:	6863      	ldr	r3, [r4, #4]
 800e622:	dd0b      	ble.n	800e63c <_printf_float+0x19c>
 800e624:	6121      	str	r1, [r4, #16]
 800e626:	b913      	cbnz	r3, 800e62e <_printf_float+0x18e>
 800e628:	6822      	ldr	r2, [r4, #0]
 800e62a:	07d0      	lsls	r0, r2, #31
 800e62c:	d502      	bpl.n	800e634 <_printf_float+0x194>
 800e62e:	3301      	adds	r3, #1
 800e630:	440b      	add	r3, r1
 800e632:	6123      	str	r3, [r4, #16]
 800e634:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e636:	f04f 0900 	mov.w	r9, #0
 800e63a:	e7db      	b.n	800e5f4 <_printf_float+0x154>
 800e63c:	b913      	cbnz	r3, 800e644 <_printf_float+0x1a4>
 800e63e:	6822      	ldr	r2, [r4, #0]
 800e640:	07d2      	lsls	r2, r2, #31
 800e642:	d501      	bpl.n	800e648 <_printf_float+0x1a8>
 800e644:	3302      	adds	r3, #2
 800e646:	e7f4      	b.n	800e632 <_printf_float+0x192>
 800e648:	2301      	movs	r3, #1
 800e64a:	e7f2      	b.n	800e632 <_printf_float+0x192>
 800e64c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e652:	4299      	cmp	r1, r3
 800e654:	db05      	blt.n	800e662 <_printf_float+0x1c2>
 800e656:	6823      	ldr	r3, [r4, #0]
 800e658:	6121      	str	r1, [r4, #16]
 800e65a:	07d8      	lsls	r0, r3, #31
 800e65c:	d5ea      	bpl.n	800e634 <_printf_float+0x194>
 800e65e:	1c4b      	adds	r3, r1, #1
 800e660:	e7e7      	b.n	800e632 <_printf_float+0x192>
 800e662:	2900      	cmp	r1, #0
 800e664:	bfd4      	ite	le
 800e666:	f1c1 0202 	rsble	r2, r1, #2
 800e66a:	2201      	movgt	r2, #1
 800e66c:	4413      	add	r3, r2
 800e66e:	e7e0      	b.n	800e632 <_printf_float+0x192>
 800e670:	6823      	ldr	r3, [r4, #0]
 800e672:	055a      	lsls	r2, r3, #21
 800e674:	d407      	bmi.n	800e686 <_printf_float+0x1e6>
 800e676:	6923      	ldr	r3, [r4, #16]
 800e678:	4642      	mov	r2, r8
 800e67a:	4631      	mov	r1, r6
 800e67c:	4628      	mov	r0, r5
 800e67e:	47b8      	blx	r7
 800e680:	3001      	adds	r0, #1
 800e682:	d12b      	bne.n	800e6dc <_printf_float+0x23c>
 800e684:	e767      	b.n	800e556 <_printf_float+0xb6>
 800e686:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e68a:	f240 80dd 	bls.w	800e848 <_printf_float+0x3a8>
 800e68e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e692:	2200      	movs	r2, #0
 800e694:	2300      	movs	r3, #0
 800e696:	f7f2 fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800e69a:	2800      	cmp	r0, #0
 800e69c:	d033      	beq.n	800e706 <_printf_float+0x266>
 800e69e:	4a37      	ldr	r2, [pc, #220]	@ (800e77c <_printf_float+0x2dc>)
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	4631      	mov	r1, r6
 800e6a4:	4628      	mov	r0, r5
 800e6a6:	47b8      	blx	r7
 800e6a8:	3001      	adds	r0, #1
 800e6aa:	f43f af54 	beq.w	800e556 <_printf_float+0xb6>
 800e6ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e6b2:	4543      	cmp	r3, r8
 800e6b4:	db02      	blt.n	800e6bc <_printf_float+0x21c>
 800e6b6:	6823      	ldr	r3, [r4, #0]
 800e6b8:	07d8      	lsls	r0, r3, #31
 800e6ba:	d50f      	bpl.n	800e6dc <_printf_float+0x23c>
 800e6bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6c0:	4631      	mov	r1, r6
 800e6c2:	4628      	mov	r0, r5
 800e6c4:	47b8      	blx	r7
 800e6c6:	3001      	adds	r0, #1
 800e6c8:	f43f af45 	beq.w	800e556 <_printf_float+0xb6>
 800e6cc:	f04f 0900 	mov.w	r9, #0
 800e6d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800e6d4:	f104 0a1a 	add.w	sl, r4, #26
 800e6d8:	45c8      	cmp	r8, r9
 800e6da:	dc09      	bgt.n	800e6f0 <_printf_float+0x250>
 800e6dc:	6823      	ldr	r3, [r4, #0]
 800e6de:	079b      	lsls	r3, r3, #30
 800e6e0:	f100 8103 	bmi.w	800e8ea <_printf_float+0x44a>
 800e6e4:	68e0      	ldr	r0, [r4, #12]
 800e6e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e6e8:	4298      	cmp	r0, r3
 800e6ea:	bfb8      	it	lt
 800e6ec:	4618      	movlt	r0, r3
 800e6ee:	e734      	b.n	800e55a <_printf_float+0xba>
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	4652      	mov	r2, sl
 800e6f4:	4631      	mov	r1, r6
 800e6f6:	4628      	mov	r0, r5
 800e6f8:	47b8      	blx	r7
 800e6fa:	3001      	adds	r0, #1
 800e6fc:	f43f af2b 	beq.w	800e556 <_printf_float+0xb6>
 800e700:	f109 0901 	add.w	r9, r9, #1
 800e704:	e7e8      	b.n	800e6d8 <_printf_float+0x238>
 800e706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e708:	2b00      	cmp	r3, #0
 800e70a:	dc39      	bgt.n	800e780 <_printf_float+0x2e0>
 800e70c:	4a1b      	ldr	r2, [pc, #108]	@ (800e77c <_printf_float+0x2dc>)
 800e70e:	2301      	movs	r3, #1
 800e710:	4631      	mov	r1, r6
 800e712:	4628      	mov	r0, r5
 800e714:	47b8      	blx	r7
 800e716:	3001      	adds	r0, #1
 800e718:	f43f af1d 	beq.w	800e556 <_printf_float+0xb6>
 800e71c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e720:	ea59 0303 	orrs.w	r3, r9, r3
 800e724:	d102      	bne.n	800e72c <_printf_float+0x28c>
 800e726:	6823      	ldr	r3, [r4, #0]
 800e728:	07d9      	lsls	r1, r3, #31
 800e72a:	d5d7      	bpl.n	800e6dc <_printf_float+0x23c>
 800e72c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e730:	4631      	mov	r1, r6
 800e732:	4628      	mov	r0, r5
 800e734:	47b8      	blx	r7
 800e736:	3001      	adds	r0, #1
 800e738:	f43f af0d 	beq.w	800e556 <_printf_float+0xb6>
 800e73c:	f04f 0a00 	mov.w	sl, #0
 800e740:	f104 0b1a 	add.w	fp, r4, #26
 800e744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e746:	425b      	negs	r3, r3
 800e748:	4553      	cmp	r3, sl
 800e74a:	dc01      	bgt.n	800e750 <_printf_float+0x2b0>
 800e74c:	464b      	mov	r3, r9
 800e74e:	e793      	b.n	800e678 <_printf_float+0x1d8>
 800e750:	2301      	movs	r3, #1
 800e752:	465a      	mov	r2, fp
 800e754:	4631      	mov	r1, r6
 800e756:	4628      	mov	r0, r5
 800e758:	47b8      	blx	r7
 800e75a:	3001      	adds	r0, #1
 800e75c:	f43f aefb 	beq.w	800e556 <_printf_float+0xb6>
 800e760:	f10a 0a01 	add.w	sl, sl, #1
 800e764:	e7ee      	b.n	800e744 <_printf_float+0x2a4>
 800e766:	bf00      	nop
 800e768:	7fefffff 	.word	0x7fefffff
 800e76c:	080120cc 	.word	0x080120cc
 800e770:	080120c8 	.word	0x080120c8
 800e774:	080120d4 	.word	0x080120d4
 800e778:	080120d0 	.word	0x080120d0
 800e77c:	080120d8 	.word	0x080120d8
 800e780:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e782:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e786:	4553      	cmp	r3, sl
 800e788:	bfa8      	it	ge
 800e78a:	4653      	movge	r3, sl
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	4699      	mov	r9, r3
 800e790:	dc36      	bgt.n	800e800 <_printf_float+0x360>
 800e792:	f04f 0b00 	mov.w	fp, #0
 800e796:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e79a:	f104 021a 	add.w	r2, r4, #26
 800e79e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e7a0:	9306      	str	r3, [sp, #24]
 800e7a2:	eba3 0309 	sub.w	r3, r3, r9
 800e7a6:	455b      	cmp	r3, fp
 800e7a8:	dc31      	bgt.n	800e80e <_printf_float+0x36e>
 800e7aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7ac:	459a      	cmp	sl, r3
 800e7ae:	dc3a      	bgt.n	800e826 <_printf_float+0x386>
 800e7b0:	6823      	ldr	r3, [r4, #0]
 800e7b2:	07da      	lsls	r2, r3, #31
 800e7b4:	d437      	bmi.n	800e826 <_printf_float+0x386>
 800e7b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7b8:	ebaa 0903 	sub.w	r9, sl, r3
 800e7bc:	9b06      	ldr	r3, [sp, #24]
 800e7be:	ebaa 0303 	sub.w	r3, sl, r3
 800e7c2:	4599      	cmp	r9, r3
 800e7c4:	bfa8      	it	ge
 800e7c6:	4699      	movge	r9, r3
 800e7c8:	f1b9 0f00 	cmp.w	r9, #0
 800e7cc:	dc33      	bgt.n	800e836 <_printf_float+0x396>
 800e7ce:	f04f 0800 	mov.w	r8, #0
 800e7d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e7d6:	f104 0b1a 	add.w	fp, r4, #26
 800e7da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7dc:	ebaa 0303 	sub.w	r3, sl, r3
 800e7e0:	eba3 0309 	sub.w	r3, r3, r9
 800e7e4:	4543      	cmp	r3, r8
 800e7e6:	f77f af79 	ble.w	800e6dc <_printf_float+0x23c>
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	465a      	mov	r2, fp
 800e7ee:	4631      	mov	r1, r6
 800e7f0:	4628      	mov	r0, r5
 800e7f2:	47b8      	blx	r7
 800e7f4:	3001      	adds	r0, #1
 800e7f6:	f43f aeae 	beq.w	800e556 <_printf_float+0xb6>
 800e7fa:	f108 0801 	add.w	r8, r8, #1
 800e7fe:	e7ec      	b.n	800e7da <_printf_float+0x33a>
 800e800:	4642      	mov	r2, r8
 800e802:	4631      	mov	r1, r6
 800e804:	4628      	mov	r0, r5
 800e806:	47b8      	blx	r7
 800e808:	3001      	adds	r0, #1
 800e80a:	d1c2      	bne.n	800e792 <_printf_float+0x2f2>
 800e80c:	e6a3      	b.n	800e556 <_printf_float+0xb6>
 800e80e:	2301      	movs	r3, #1
 800e810:	4631      	mov	r1, r6
 800e812:	4628      	mov	r0, r5
 800e814:	9206      	str	r2, [sp, #24]
 800e816:	47b8      	blx	r7
 800e818:	3001      	adds	r0, #1
 800e81a:	f43f ae9c 	beq.w	800e556 <_printf_float+0xb6>
 800e81e:	9a06      	ldr	r2, [sp, #24]
 800e820:	f10b 0b01 	add.w	fp, fp, #1
 800e824:	e7bb      	b.n	800e79e <_printf_float+0x2fe>
 800e826:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e82a:	4631      	mov	r1, r6
 800e82c:	4628      	mov	r0, r5
 800e82e:	47b8      	blx	r7
 800e830:	3001      	adds	r0, #1
 800e832:	d1c0      	bne.n	800e7b6 <_printf_float+0x316>
 800e834:	e68f      	b.n	800e556 <_printf_float+0xb6>
 800e836:	9a06      	ldr	r2, [sp, #24]
 800e838:	464b      	mov	r3, r9
 800e83a:	4442      	add	r2, r8
 800e83c:	4631      	mov	r1, r6
 800e83e:	4628      	mov	r0, r5
 800e840:	47b8      	blx	r7
 800e842:	3001      	adds	r0, #1
 800e844:	d1c3      	bne.n	800e7ce <_printf_float+0x32e>
 800e846:	e686      	b.n	800e556 <_printf_float+0xb6>
 800e848:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e84c:	f1ba 0f01 	cmp.w	sl, #1
 800e850:	dc01      	bgt.n	800e856 <_printf_float+0x3b6>
 800e852:	07db      	lsls	r3, r3, #31
 800e854:	d536      	bpl.n	800e8c4 <_printf_float+0x424>
 800e856:	2301      	movs	r3, #1
 800e858:	4642      	mov	r2, r8
 800e85a:	4631      	mov	r1, r6
 800e85c:	4628      	mov	r0, r5
 800e85e:	47b8      	blx	r7
 800e860:	3001      	adds	r0, #1
 800e862:	f43f ae78 	beq.w	800e556 <_printf_float+0xb6>
 800e866:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e86a:	4631      	mov	r1, r6
 800e86c:	4628      	mov	r0, r5
 800e86e:	47b8      	blx	r7
 800e870:	3001      	adds	r0, #1
 800e872:	f43f ae70 	beq.w	800e556 <_printf_float+0xb6>
 800e876:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e87a:	2200      	movs	r2, #0
 800e87c:	2300      	movs	r3, #0
 800e87e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e882:	f7f2 f921 	bl	8000ac8 <__aeabi_dcmpeq>
 800e886:	b9c0      	cbnz	r0, 800e8ba <_printf_float+0x41a>
 800e888:	4653      	mov	r3, sl
 800e88a:	f108 0201 	add.w	r2, r8, #1
 800e88e:	4631      	mov	r1, r6
 800e890:	4628      	mov	r0, r5
 800e892:	47b8      	blx	r7
 800e894:	3001      	adds	r0, #1
 800e896:	d10c      	bne.n	800e8b2 <_printf_float+0x412>
 800e898:	e65d      	b.n	800e556 <_printf_float+0xb6>
 800e89a:	2301      	movs	r3, #1
 800e89c:	465a      	mov	r2, fp
 800e89e:	4631      	mov	r1, r6
 800e8a0:	4628      	mov	r0, r5
 800e8a2:	47b8      	blx	r7
 800e8a4:	3001      	adds	r0, #1
 800e8a6:	f43f ae56 	beq.w	800e556 <_printf_float+0xb6>
 800e8aa:	f108 0801 	add.w	r8, r8, #1
 800e8ae:	45d0      	cmp	r8, sl
 800e8b0:	dbf3      	blt.n	800e89a <_printf_float+0x3fa>
 800e8b2:	464b      	mov	r3, r9
 800e8b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e8b8:	e6df      	b.n	800e67a <_printf_float+0x1da>
 800e8ba:	f04f 0800 	mov.w	r8, #0
 800e8be:	f104 0b1a 	add.w	fp, r4, #26
 800e8c2:	e7f4      	b.n	800e8ae <_printf_float+0x40e>
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	4642      	mov	r2, r8
 800e8c8:	e7e1      	b.n	800e88e <_printf_float+0x3ee>
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	464a      	mov	r2, r9
 800e8ce:	4631      	mov	r1, r6
 800e8d0:	4628      	mov	r0, r5
 800e8d2:	47b8      	blx	r7
 800e8d4:	3001      	adds	r0, #1
 800e8d6:	f43f ae3e 	beq.w	800e556 <_printf_float+0xb6>
 800e8da:	f108 0801 	add.w	r8, r8, #1
 800e8de:	68e3      	ldr	r3, [r4, #12]
 800e8e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e8e2:	1a5b      	subs	r3, r3, r1
 800e8e4:	4543      	cmp	r3, r8
 800e8e6:	dcf0      	bgt.n	800e8ca <_printf_float+0x42a>
 800e8e8:	e6fc      	b.n	800e6e4 <_printf_float+0x244>
 800e8ea:	f04f 0800 	mov.w	r8, #0
 800e8ee:	f104 0919 	add.w	r9, r4, #25
 800e8f2:	e7f4      	b.n	800e8de <_printf_float+0x43e>

0800e8f4 <_printf_common>:
 800e8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8f8:	4616      	mov	r6, r2
 800e8fa:	4698      	mov	r8, r3
 800e8fc:	688a      	ldr	r2, [r1, #8]
 800e8fe:	690b      	ldr	r3, [r1, #16]
 800e900:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e904:	4293      	cmp	r3, r2
 800e906:	bfb8      	it	lt
 800e908:	4613      	movlt	r3, r2
 800e90a:	6033      	str	r3, [r6, #0]
 800e90c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e910:	4607      	mov	r7, r0
 800e912:	460c      	mov	r4, r1
 800e914:	b10a      	cbz	r2, 800e91a <_printf_common+0x26>
 800e916:	3301      	adds	r3, #1
 800e918:	6033      	str	r3, [r6, #0]
 800e91a:	6823      	ldr	r3, [r4, #0]
 800e91c:	0699      	lsls	r1, r3, #26
 800e91e:	bf42      	ittt	mi
 800e920:	6833      	ldrmi	r3, [r6, #0]
 800e922:	3302      	addmi	r3, #2
 800e924:	6033      	strmi	r3, [r6, #0]
 800e926:	6825      	ldr	r5, [r4, #0]
 800e928:	f015 0506 	ands.w	r5, r5, #6
 800e92c:	d106      	bne.n	800e93c <_printf_common+0x48>
 800e92e:	f104 0a19 	add.w	sl, r4, #25
 800e932:	68e3      	ldr	r3, [r4, #12]
 800e934:	6832      	ldr	r2, [r6, #0]
 800e936:	1a9b      	subs	r3, r3, r2
 800e938:	42ab      	cmp	r3, r5
 800e93a:	dc26      	bgt.n	800e98a <_printf_common+0x96>
 800e93c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e940:	6822      	ldr	r2, [r4, #0]
 800e942:	3b00      	subs	r3, #0
 800e944:	bf18      	it	ne
 800e946:	2301      	movne	r3, #1
 800e948:	0692      	lsls	r2, r2, #26
 800e94a:	d42b      	bmi.n	800e9a4 <_printf_common+0xb0>
 800e94c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e950:	4641      	mov	r1, r8
 800e952:	4638      	mov	r0, r7
 800e954:	47c8      	blx	r9
 800e956:	3001      	adds	r0, #1
 800e958:	d01e      	beq.n	800e998 <_printf_common+0xa4>
 800e95a:	6823      	ldr	r3, [r4, #0]
 800e95c:	6922      	ldr	r2, [r4, #16]
 800e95e:	f003 0306 	and.w	r3, r3, #6
 800e962:	2b04      	cmp	r3, #4
 800e964:	bf02      	ittt	eq
 800e966:	68e5      	ldreq	r5, [r4, #12]
 800e968:	6833      	ldreq	r3, [r6, #0]
 800e96a:	1aed      	subeq	r5, r5, r3
 800e96c:	68a3      	ldr	r3, [r4, #8]
 800e96e:	bf0c      	ite	eq
 800e970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e974:	2500      	movne	r5, #0
 800e976:	4293      	cmp	r3, r2
 800e978:	bfc4      	itt	gt
 800e97a:	1a9b      	subgt	r3, r3, r2
 800e97c:	18ed      	addgt	r5, r5, r3
 800e97e:	2600      	movs	r6, #0
 800e980:	341a      	adds	r4, #26
 800e982:	42b5      	cmp	r5, r6
 800e984:	d11a      	bne.n	800e9bc <_printf_common+0xc8>
 800e986:	2000      	movs	r0, #0
 800e988:	e008      	b.n	800e99c <_printf_common+0xa8>
 800e98a:	2301      	movs	r3, #1
 800e98c:	4652      	mov	r2, sl
 800e98e:	4641      	mov	r1, r8
 800e990:	4638      	mov	r0, r7
 800e992:	47c8      	blx	r9
 800e994:	3001      	adds	r0, #1
 800e996:	d103      	bne.n	800e9a0 <_printf_common+0xac>
 800e998:	f04f 30ff 	mov.w	r0, #4294967295
 800e99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9a0:	3501      	adds	r5, #1
 800e9a2:	e7c6      	b.n	800e932 <_printf_common+0x3e>
 800e9a4:	18e1      	adds	r1, r4, r3
 800e9a6:	1c5a      	adds	r2, r3, #1
 800e9a8:	2030      	movs	r0, #48	@ 0x30
 800e9aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e9ae:	4422      	add	r2, r4
 800e9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e9b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e9b8:	3302      	adds	r3, #2
 800e9ba:	e7c7      	b.n	800e94c <_printf_common+0x58>
 800e9bc:	2301      	movs	r3, #1
 800e9be:	4622      	mov	r2, r4
 800e9c0:	4641      	mov	r1, r8
 800e9c2:	4638      	mov	r0, r7
 800e9c4:	47c8      	blx	r9
 800e9c6:	3001      	adds	r0, #1
 800e9c8:	d0e6      	beq.n	800e998 <_printf_common+0xa4>
 800e9ca:	3601      	adds	r6, #1
 800e9cc:	e7d9      	b.n	800e982 <_printf_common+0x8e>
	...

0800e9d0 <_printf_i>:
 800e9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e9d4:	7e0f      	ldrb	r7, [r1, #24]
 800e9d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e9d8:	2f78      	cmp	r7, #120	@ 0x78
 800e9da:	4691      	mov	r9, r2
 800e9dc:	4680      	mov	r8, r0
 800e9de:	460c      	mov	r4, r1
 800e9e0:	469a      	mov	sl, r3
 800e9e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e9e6:	d807      	bhi.n	800e9f8 <_printf_i+0x28>
 800e9e8:	2f62      	cmp	r7, #98	@ 0x62
 800e9ea:	d80a      	bhi.n	800ea02 <_printf_i+0x32>
 800e9ec:	2f00      	cmp	r7, #0
 800e9ee:	f000 80d1 	beq.w	800eb94 <_printf_i+0x1c4>
 800e9f2:	2f58      	cmp	r7, #88	@ 0x58
 800e9f4:	f000 80b8 	beq.w	800eb68 <_printf_i+0x198>
 800e9f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e9fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ea00:	e03a      	b.n	800ea78 <_printf_i+0xa8>
 800ea02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ea06:	2b15      	cmp	r3, #21
 800ea08:	d8f6      	bhi.n	800e9f8 <_printf_i+0x28>
 800ea0a:	a101      	add	r1, pc, #4	@ (adr r1, 800ea10 <_printf_i+0x40>)
 800ea0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea10:	0800ea69 	.word	0x0800ea69
 800ea14:	0800ea7d 	.word	0x0800ea7d
 800ea18:	0800e9f9 	.word	0x0800e9f9
 800ea1c:	0800e9f9 	.word	0x0800e9f9
 800ea20:	0800e9f9 	.word	0x0800e9f9
 800ea24:	0800e9f9 	.word	0x0800e9f9
 800ea28:	0800ea7d 	.word	0x0800ea7d
 800ea2c:	0800e9f9 	.word	0x0800e9f9
 800ea30:	0800e9f9 	.word	0x0800e9f9
 800ea34:	0800e9f9 	.word	0x0800e9f9
 800ea38:	0800e9f9 	.word	0x0800e9f9
 800ea3c:	0800eb7b 	.word	0x0800eb7b
 800ea40:	0800eaa7 	.word	0x0800eaa7
 800ea44:	0800eb35 	.word	0x0800eb35
 800ea48:	0800e9f9 	.word	0x0800e9f9
 800ea4c:	0800e9f9 	.word	0x0800e9f9
 800ea50:	0800eb9d 	.word	0x0800eb9d
 800ea54:	0800e9f9 	.word	0x0800e9f9
 800ea58:	0800eaa7 	.word	0x0800eaa7
 800ea5c:	0800e9f9 	.word	0x0800e9f9
 800ea60:	0800e9f9 	.word	0x0800e9f9
 800ea64:	0800eb3d 	.word	0x0800eb3d
 800ea68:	6833      	ldr	r3, [r6, #0]
 800ea6a:	1d1a      	adds	r2, r3, #4
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	6032      	str	r2, [r6, #0]
 800ea70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ea74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ea78:	2301      	movs	r3, #1
 800ea7a:	e09c      	b.n	800ebb6 <_printf_i+0x1e6>
 800ea7c:	6833      	ldr	r3, [r6, #0]
 800ea7e:	6820      	ldr	r0, [r4, #0]
 800ea80:	1d19      	adds	r1, r3, #4
 800ea82:	6031      	str	r1, [r6, #0]
 800ea84:	0606      	lsls	r6, r0, #24
 800ea86:	d501      	bpl.n	800ea8c <_printf_i+0xbc>
 800ea88:	681d      	ldr	r5, [r3, #0]
 800ea8a:	e003      	b.n	800ea94 <_printf_i+0xc4>
 800ea8c:	0645      	lsls	r5, r0, #25
 800ea8e:	d5fb      	bpl.n	800ea88 <_printf_i+0xb8>
 800ea90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ea94:	2d00      	cmp	r5, #0
 800ea96:	da03      	bge.n	800eaa0 <_printf_i+0xd0>
 800ea98:	232d      	movs	r3, #45	@ 0x2d
 800ea9a:	426d      	negs	r5, r5
 800ea9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eaa0:	4858      	ldr	r0, [pc, #352]	@ (800ec04 <_printf_i+0x234>)
 800eaa2:	230a      	movs	r3, #10
 800eaa4:	e011      	b.n	800eaca <_printf_i+0xfa>
 800eaa6:	6821      	ldr	r1, [r4, #0]
 800eaa8:	6833      	ldr	r3, [r6, #0]
 800eaaa:	0608      	lsls	r0, r1, #24
 800eaac:	f853 5b04 	ldr.w	r5, [r3], #4
 800eab0:	d402      	bmi.n	800eab8 <_printf_i+0xe8>
 800eab2:	0649      	lsls	r1, r1, #25
 800eab4:	bf48      	it	mi
 800eab6:	b2ad      	uxthmi	r5, r5
 800eab8:	2f6f      	cmp	r7, #111	@ 0x6f
 800eaba:	4852      	ldr	r0, [pc, #328]	@ (800ec04 <_printf_i+0x234>)
 800eabc:	6033      	str	r3, [r6, #0]
 800eabe:	bf14      	ite	ne
 800eac0:	230a      	movne	r3, #10
 800eac2:	2308      	moveq	r3, #8
 800eac4:	2100      	movs	r1, #0
 800eac6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eaca:	6866      	ldr	r6, [r4, #4]
 800eacc:	60a6      	str	r6, [r4, #8]
 800eace:	2e00      	cmp	r6, #0
 800ead0:	db05      	blt.n	800eade <_printf_i+0x10e>
 800ead2:	6821      	ldr	r1, [r4, #0]
 800ead4:	432e      	orrs	r6, r5
 800ead6:	f021 0104 	bic.w	r1, r1, #4
 800eada:	6021      	str	r1, [r4, #0]
 800eadc:	d04b      	beq.n	800eb76 <_printf_i+0x1a6>
 800eade:	4616      	mov	r6, r2
 800eae0:	fbb5 f1f3 	udiv	r1, r5, r3
 800eae4:	fb03 5711 	mls	r7, r3, r1, r5
 800eae8:	5dc7      	ldrb	r7, [r0, r7]
 800eaea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eaee:	462f      	mov	r7, r5
 800eaf0:	42bb      	cmp	r3, r7
 800eaf2:	460d      	mov	r5, r1
 800eaf4:	d9f4      	bls.n	800eae0 <_printf_i+0x110>
 800eaf6:	2b08      	cmp	r3, #8
 800eaf8:	d10b      	bne.n	800eb12 <_printf_i+0x142>
 800eafa:	6823      	ldr	r3, [r4, #0]
 800eafc:	07df      	lsls	r7, r3, #31
 800eafe:	d508      	bpl.n	800eb12 <_printf_i+0x142>
 800eb00:	6923      	ldr	r3, [r4, #16]
 800eb02:	6861      	ldr	r1, [r4, #4]
 800eb04:	4299      	cmp	r1, r3
 800eb06:	bfde      	ittt	le
 800eb08:	2330      	movle	r3, #48	@ 0x30
 800eb0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eb0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eb12:	1b92      	subs	r2, r2, r6
 800eb14:	6122      	str	r2, [r4, #16]
 800eb16:	f8cd a000 	str.w	sl, [sp]
 800eb1a:	464b      	mov	r3, r9
 800eb1c:	aa03      	add	r2, sp, #12
 800eb1e:	4621      	mov	r1, r4
 800eb20:	4640      	mov	r0, r8
 800eb22:	f7ff fee7 	bl	800e8f4 <_printf_common>
 800eb26:	3001      	adds	r0, #1
 800eb28:	d14a      	bne.n	800ebc0 <_printf_i+0x1f0>
 800eb2a:	f04f 30ff 	mov.w	r0, #4294967295
 800eb2e:	b004      	add	sp, #16
 800eb30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb34:	6823      	ldr	r3, [r4, #0]
 800eb36:	f043 0320 	orr.w	r3, r3, #32
 800eb3a:	6023      	str	r3, [r4, #0]
 800eb3c:	4832      	ldr	r0, [pc, #200]	@ (800ec08 <_printf_i+0x238>)
 800eb3e:	2778      	movs	r7, #120	@ 0x78
 800eb40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	6831      	ldr	r1, [r6, #0]
 800eb48:	061f      	lsls	r7, r3, #24
 800eb4a:	f851 5b04 	ldr.w	r5, [r1], #4
 800eb4e:	d402      	bmi.n	800eb56 <_printf_i+0x186>
 800eb50:	065f      	lsls	r7, r3, #25
 800eb52:	bf48      	it	mi
 800eb54:	b2ad      	uxthmi	r5, r5
 800eb56:	6031      	str	r1, [r6, #0]
 800eb58:	07d9      	lsls	r1, r3, #31
 800eb5a:	bf44      	itt	mi
 800eb5c:	f043 0320 	orrmi.w	r3, r3, #32
 800eb60:	6023      	strmi	r3, [r4, #0]
 800eb62:	b11d      	cbz	r5, 800eb6c <_printf_i+0x19c>
 800eb64:	2310      	movs	r3, #16
 800eb66:	e7ad      	b.n	800eac4 <_printf_i+0xf4>
 800eb68:	4826      	ldr	r0, [pc, #152]	@ (800ec04 <_printf_i+0x234>)
 800eb6a:	e7e9      	b.n	800eb40 <_printf_i+0x170>
 800eb6c:	6823      	ldr	r3, [r4, #0]
 800eb6e:	f023 0320 	bic.w	r3, r3, #32
 800eb72:	6023      	str	r3, [r4, #0]
 800eb74:	e7f6      	b.n	800eb64 <_printf_i+0x194>
 800eb76:	4616      	mov	r6, r2
 800eb78:	e7bd      	b.n	800eaf6 <_printf_i+0x126>
 800eb7a:	6833      	ldr	r3, [r6, #0]
 800eb7c:	6825      	ldr	r5, [r4, #0]
 800eb7e:	6961      	ldr	r1, [r4, #20]
 800eb80:	1d18      	adds	r0, r3, #4
 800eb82:	6030      	str	r0, [r6, #0]
 800eb84:	062e      	lsls	r6, r5, #24
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	d501      	bpl.n	800eb8e <_printf_i+0x1be>
 800eb8a:	6019      	str	r1, [r3, #0]
 800eb8c:	e002      	b.n	800eb94 <_printf_i+0x1c4>
 800eb8e:	0668      	lsls	r0, r5, #25
 800eb90:	d5fb      	bpl.n	800eb8a <_printf_i+0x1ba>
 800eb92:	8019      	strh	r1, [r3, #0]
 800eb94:	2300      	movs	r3, #0
 800eb96:	6123      	str	r3, [r4, #16]
 800eb98:	4616      	mov	r6, r2
 800eb9a:	e7bc      	b.n	800eb16 <_printf_i+0x146>
 800eb9c:	6833      	ldr	r3, [r6, #0]
 800eb9e:	1d1a      	adds	r2, r3, #4
 800eba0:	6032      	str	r2, [r6, #0]
 800eba2:	681e      	ldr	r6, [r3, #0]
 800eba4:	6862      	ldr	r2, [r4, #4]
 800eba6:	2100      	movs	r1, #0
 800eba8:	4630      	mov	r0, r6
 800ebaa:	f7f1 fb11 	bl	80001d0 <memchr>
 800ebae:	b108      	cbz	r0, 800ebb4 <_printf_i+0x1e4>
 800ebb0:	1b80      	subs	r0, r0, r6
 800ebb2:	6060      	str	r0, [r4, #4]
 800ebb4:	6863      	ldr	r3, [r4, #4]
 800ebb6:	6123      	str	r3, [r4, #16]
 800ebb8:	2300      	movs	r3, #0
 800ebba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ebbe:	e7aa      	b.n	800eb16 <_printf_i+0x146>
 800ebc0:	6923      	ldr	r3, [r4, #16]
 800ebc2:	4632      	mov	r2, r6
 800ebc4:	4649      	mov	r1, r9
 800ebc6:	4640      	mov	r0, r8
 800ebc8:	47d0      	blx	sl
 800ebca:	3001      	adds	r0, #1
 800ebcc:	d0ad      	beq.n	800eb2a <_printf_i+0x15a>
 800ebce:	6823      	ldr	r3, [r4, #0]
 800ebd0:	079b      	lsls	r3, r3, #30
 800ebd2:	d413      	bmi.n	800ebfc <_printf_i+0x22c>
 800ebd4:	68e0      	ldr	r0, [r4, #12]
 800ebd6:	9b03      	ldr	r3, [sp, #12]
 800ebd8:	4298      	cmp	r0, r3
 800ebda:	bfb8      	it	lt
 800ebdc:	4618      	movlt	r0, r3
 800ebde:	e7a6      	b.n	800eb2e <_printf_i+0x15e>
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	4632      	mov	r2, r6
 800ebe4:	4649      	mov	r1, r9
 800ebe6:	4640      	mov	r0, r8
 800ebe8:	47d0      	blx	sl
 800ebea:	3001      	adds	r0, #1
 800ebec:	d09d      	beq.n	800eb2a <_printf_i+0x15a>
 800ebee:	3501      	adds	r5, #1
 800ebf0:	68e3      	ldr	r3, [r4, #12]
 800ebf2:	9903      	ldr	r1, [sp, #12]
 800ebf4:	1a5b      	subs	r3, r3, r1
 800ebf6:	42ab      	cmp	r3, r5
 800ebf8:	dcf2      	bgt.n	800ebe0 <_printf_i+0x210>
 800ebfa:	e7eb      	b.n	800ebd4 <_printf_i+0x204>
 800ebfc:	2500      	movs	r5, #0
 800ebfe:	f104 0619 	add.w	r6, r4, #25
 800ec02:	e7f5      	b.n	800ebf0 <_printf_i+0x220>
 800ec04:	080120da 	.word	0x080120da
 800ec08:	080120eb 	.word	0x080120eb

0800ec0c <std>:
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	b510      	push	{r4, lr}
 800ec10:	4604      	mov	r4, r0
 800ec12:	e9c0 3300 	strd	r3, r3, [r0]
 800ec16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec1a:	6083      	str	r3, [r0, #8]
 800ec1c:	8181      	strh	r1, [r0, #12]
 800ec1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ec20:	81c2      	strh	r2, [r0, #14]
 800ec22:	6183      	str	r3, [r0, #24]
 800ec24:	4619      	mov	r1, r3
 800ec26:	2208      	movs	r2, #8
 800ec28:	305c      	adds	r0, #92	@ 0x5c
 800ec2a:	f000 f916 	bl	800ee5a <memset>
 800ec2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ec64 <std+0x58>)
 800ec30:	6263      	str	r3, [r4, #36]	@ 0x24
 800ec32:	4b0d      	ldr	r3, [pc, #52]	@ (800ec68 <std+0x5c>)
 800ec34:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ec36:	4b0d      	ldr	r3, [pc, #52]	@ (800ec6c <std+0x60>)
 800ec38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ec3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ec70 <std+0x64>)
 800ec3c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ec3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ec74 <std+0x68>)
 800ec40:	6224      	str	r4, [r4, #32]
 800ec42:	429c      	cmp	r4, r3
 800ec44:	d006      	beq.n	800ec54 <std+0x48>
 800ec46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ec4a:	4294      	cmp	r4, r2
 800ec4c:	d002      	beq.n	800ec54 <std+0x48>
 800ec4e:	33d0      	adds	r3, #208	@ 0xd0
 800ec50:	429c      	cmp	r4, r3
 800ec52:	d105      	bne.n	800ec60 <std+0x54>
 800ec54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ec58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec5c:	f000 b97a 	b.w	800ef54 <__retarget_lock_init_recursive>
 800ec60:	bd10      	pop	{r4, pc}
 800ec62:	bf00      	nop
 800ec64:	0800edd5 	.word	0x0800edd5
 800ec68:	0800edf7 	.word	0x0800edf7
 800ec6c:	0800ee2f 	.word	0x0800ee2f
 800ec70:	0800ee53 	.word	0x0800ee53
 800ec74:	200029ac 	.word	0x200029ac

0800ec78 <stdio_exit_handler>:
 800ec78:	4a02      	ldr	r2, [pc, #8]	@ (800ec84 <stdio_exit_handler+0xc>)
 800ec7a:	4903      	ldr	r1, [pc, #12]	@ (800ec88 <stdio_exit_handler+0x10>)
 800ec7c:	4803      	ldr	r0, [pc, #12]	@ (800ec8c <stdio_exit_handler+0x14>)
 800ec7e:	f000 b869 	b.w	800ed54 <_fwalk_sglue>
 800ec82:	bf00      	nop
 800ec84:	20000100 	.word	0x20000100
 800ec88:	080108d5 	.word	0x080108d5
 800ec8c:	20000110 	.word	0x20000110

0800ec90 <cleanup_stdio>:
 800ec90:	6841      	ldr	r1, [r0, #4]
 800ec92:	4b0c      	ldr	r3, [pc, #48]	@ (800ecc4 <cleanup_stdio+0x34>)
 800ec94:	4299      	cmp	r1, r3
 800ec96:	b510      	push	{r4, lr}
 800ec98:	4604      	mov	r4, r0
 800ec9a:	d001      	beq.n	800eca0 <cleanup_stdio+0x10>
 800ec9c:	f001 fe1a 	bl	80108d4 <_fflush_r>
 800eca0:	68a1      	ldr	r1, [r4, #8]
 800eca2:	4b09      	ldr	r3, [pc, #36]	@ (800ecc8 <cleanup_stdio+0x38>)
 800eca4:	4299      	cmp	r1, r3
 800eca6:	d002      	beq.n	800ecae <cleanup_stdio+0x1e>
 800eca8:	4620      	mov	r0, r4
 800ecaa:	f001 fe13 	bl	80108d4 <_fflush_r>
 800ecae:	68e1      	ldr	r1, [r4, #12]
 800ecb0:	4b06      	ldr	r3, [pc, #24]	@ (800eccc <cleanup_stdio+0x3c>)
 800ecb2:	4299      	cmp	r1, r3
 800ecb4:	d004      	beq.n	800ecc0 <cleanup_stdio+0x30>
 800ecb6:	4620      	mov	r0, r4
 800ecb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecbc:	f001 be0a 	b.w	80108d4 <_fflush_r>
 800ecc0:	bd10      	pop	{r4, pc}
 800ecc2:	bf00      	nop
 800ecc4:	200029ac 	.word	0x200029ac
 800ecc8:	20002a14 	.word	0x20002a14
 800eccc:	20002a7c 	.word	0x20002a7c

0800ecd0 <global_stdio_init.part.0>:
 800ecd0:	b510      	push	{r4, lr}
 800ecd2:	4b0b      	ldr	r3, [pc, #44]	@ (800ed00 <global_stdio_init.part.0+0x30>)
 800ecd4:	4c0b      	ldr	r4, [pc, #44]	@ (800ed04 <global_stdio_init.part.0+0x34>)
 800ecd6:	4a0c      	ldr	r2, [pc, #48]	@ (800ed08 <global_stdio_init.part.0+0x38>)
 800ecd8:	601a      	str	r2, [r3, #0]
 800ecda:	4620      	mov	r0, r4
 800ecdc:	2200      	movs	r2, #0
 800ecde:	2104      	movs	r1, #4
 800ece0:	f7ff ff94 	bl	800ec0c <std>
 800ece4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ece8:	2201      	movs	r2, #1
 800ecea:	2109      	movs	r1, #9
 800ecec:	f7ff ff8e 	bl	800ec0c <std>
 800ecf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ecf4:	2202      	movs	r2, #2
 800ecf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecfa:	2112      	movs	r1, #18
 800ecfc:	f7ff bf86 	b.w	800ec0c <std>
 800ed00:	20002ae4 	.word	0x20002ae4
 800ed04:	200029ac 	.word	0x200029ac
 800ed08:	0800ec79 	.word	0x0800ec79

0800ed0c <__sfp_lock_acquire>:
 800ed0c:	4801      	ldr	r0, [pc, #4]	@ (800ed14 <__sfp_lock_acquire+0x8>)
 800ed0e:	f000 b922 	b.w	800ef56 <__retarget_lock_acquire_recursive>
 800ed12:	bf00      	nop
 800ed14:	20002aed 	.word	0x20002aed

0800ed18 <__sfp_lock_release>:
 800ed18:	4801      	ldr	r0, [pc, #4]	@ (800ed20 <__sfp_lock_release+0x8>)
 800ed1a:	f000 b91d 	b.w	800ef58 <__retarget_lock_release_recursive>
 800ed1e:	bf00      	nop
 800ed20:	20002aed 	.word	0x20002aed

0800ed24 <__sinit>:
 800ed24:	b510      	push	{r4, lr}
 800ed26:	4604      	mov	r4, r0
 800ed28:	f7ff fff0 	bl	800ed0c <__sfp_lock_acquire>
 800ed2c:	6a23      	ldr	r3, [r4, #32]
 800ed2e:	b11b      	cbz	r3, 800ed38 <__sinit+0x14>
 800ed30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed34:	f7ff bff0 	b.w	800ed18 <__sfp_lock_release>
 800ed38:	4b04      	ldr	r3, [pc, #16]	@ (800ed4c <__sinit+0x28>)
 800ed3a:	6223      	str	r3, [r4, #32]
 800ed3c:	4b04      	ldr	r3, [pc, #16]	@ (800ed50 <__sinit+0x2c>)
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d1f5      	bne.n	800ed30 <__sinit+0xc>
 800ed44:	f7ff ffc4 	bl	800ecd0 <global_stdio_init.part.0>
 800ed48:	e7f2      	b.n	800ed30 <__sinit+0xc>
 800ed4a:	bf00      	nop
 800ed4c:	0800ec91 	.word	0x0800ec91
 800ed50:	20002ae4 	.word	0x20002ae4

0800ed54 <_fwalk_sglue>:
 800ed54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed58:	4607      	mov	r7, r0
 800ed5a:	4688      	mov	r8, r1
 800ed5c:	4614      	mov	r4, r2
 800ed5e:	2600      	movs	r6, #0
 800ed60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ed64:	f1b9 0901 	subs.w	r9, r9, #1
 800ed68:	d505      	bpl.n	800ed76 <_fwalk_sglue+0x22>
 800ed6a:	6824      	ldr	r4, [r4, #0]
 800ed6c:	2c00      	cmp	r4, #0
 800ed6e:	d1f7      	bne.n	800ed60 <_fwalk_sglue+0xc>
 800ed70:	4630      	mov	r0, r6
 800ed72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed76:	89ab      	ldrh	r3, [r5, #12]
 800ed78:	2b01      	cmp	r3, #1
 800ed7a:	d907      	bls.n	800ed8c <_fwalk_sglue+0x38>
 800ed7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ed80:	3301      	adds	r3, #1
 800ed82:	d003      	beq.n	800ed8c <_fwalk_sglue+0x38>
 800ed84:	4629      	mov	r1, r5
 800ed86:	4638      	mov	r0, r7
 800ed88:	47c0      	blx	r8
 800ed8a:	4306      	orrs	r6, r0
 800ed8c:	3568      	adds	r5, #104	@ 0x68
 800ed8e:	e7e9      	b.n	800ed64 <_fwalk_sglue+0x10>

0800ed90 <siprintf>:
 800ed90:	b40e      	push	{r1, r2, r3}
 800ed92:	b510      	push	{r4, lr}
 800ed94:	b09d      	sub	sp, #116	@ 0x74
 800ed96:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ed98:	9002      	str	r0, [sp, #8]
 800ed9a:	9006      	str	r0, [sp, #24]
 800ed9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eda0:	480a      	ldr	r0, [pc, #40]	@ (800edcc <siprintf+0x3c>)
 800eda2:	9107      	str	r1, [sp, #28]
 800eda4:	9104      	str	r1, [sp, #16]
 800eda6:	490a      	ldr	r1, [pc, #40]	@ (800edd0 <siprintf+0x40>)
 800eda8:	f853 2b04 	ldr.w	r2, [r3], #4
 800edac:	9105      	str	r1, [sp, #20]
 800edae:	2400      	movs	r4, #0
 800edb0:	a902      	add	r1, sp, #8
 800edb2:	6800      	ldr	r0, [r0, #0]
 800edb4:	9301      	str	r3, [sp, #4]
 800edb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800edb8:	f001 fc0c 	bl	80105d4 <_svfiprintf_r>
 800edbc:	9b02      	ldr	r3, [sp, #8]
 800edbe:	701c      	strb	r4, [r3, #0]
 800edc0:	b01d      	add	sp, #116	@ 0x74
 800edc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800edc6:	b003      	add	sp, #12
 800edc8:	4770      	bx	lr
 800edca:	bf00      	nop
 800edcc:	2000010c 	.word	0x2000010c
 800edd0:	ffff0208 	.word	0xffff0208

0800edd4 <__sread>:
 800edd4:	b510      	push	{r4, lr}
 800edd6:	460c      	mov	r4, r1
 800edd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eddc:	f000 f86c 	bl	800eeb8 <_read_r>
 800ede0:	2800      	cmp	r0, #0
 800ede2:	bfab      	itete	ge
 800ede4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ede6:	89a3      	ldrhlt	r3, [r4, #12]
 800ede8:	181b      	addge	r3, r3, r0
 800edea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800edee:	bfac      	ite	ge
 800edf0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800edf2:	81a3      	strhlt	r3, [r4, #12]
 800edf4:	bd10      	pop	{r4, pc}

0800edf6 <__swrite>:
 800edf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edfa:	461f      	mov	r7, r3
 800edfc:	898b      	ldrh	r3, [r1, #12]
 800edfe:	05db      	lsls	r3, r3, #23
 800ee00:	4605      	mov	r5, r0
 800ee02:	460c      	mov	r4, r1
 800ee04:	4616      	mov	r6, r2
 800ee06:	d505      	bpl.n	800ee14 <__swrite+0x1e>
 800ee08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee0c:	2302      	movs	r3, #2
 800ee0e:	2200      	movs	r2, #0
 800ee10:	f000 f840 	bl	800ee94 <_lseek_r>
 800ee14:	89a3      	ldrh	r3, [r4, #12]
 800ee16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ee1e:	81a3      	strh	r3, [r4, #12]
 800ee20:	4632      	mov	r2, r6
 800ee22:	463b      	mov	r3, r7
 800ee24:	4628      	mov	r0, r5
 800ee26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee2a:	f000 b857 	b.w	800eedc <_write_r>

0800ee2e <__sseek>:
 800ee2e:	b510      	push	{r4, lr}
 800ee30:	460c      	mov	r4, r1
 800ee32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee36:	f000 f82d 	bl	800ee94 <_lseek_r>
 800ee3a:	1c43      	adds	r3, r0, #1
 800ee3c:	89a3      	ldrh	r3, [r4, #12]
 800ee3e:	bf15      	itete	ne
 800ee40:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ee42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ee46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ee4a:	81a3      	strheq	r3, [r4, #12]
 800ee4c:	bf18      	it	ne
 800ee4e:	81a3      	strhne	r3, [r4, #12]
 800ee50:	bd10      	pop	{r4, pc}

0800ee52 <__sclose>:
 800ee52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee56:	f000 b80d 	b.w	800ee74 <_close_r>

0800ee5a <memset>:
 800ee5a:	4402      	add	r2, r0
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	4293      	cmp	r3, r2
 800ee60:	d100      	bne.n	800ee64 <memset+0xa>
 800ee62:	4770      	bx	lr
 800ee64:	f803 1b01 	strb.w	r1, [r3], #1
 800ee68:	e7f9      	b.n	800ee5e <memset+0x4>
	...

0800ee6c <_localeconv_r>:
 800ee6c:	4800      	ldr	r0, [pc, #0]	@ (800ee70 <_localeconv_r+0x4>)
 800ee6e:	4770      	bx	lr
 800ee70:	2000024c 	.word	0x2000024c

0800ee74 <_close_r>:
 800ee74:	b538      	push	{r3, r4, r5, lr}
 800ee76:	4d06      	ldr	r5, [pc, #24]	@ (800ee90 <_close_r+0x1c>)
 800ee78:	2300      	movs	r3, #0
 800ee7a:	4604      	mov	r4, r0
 800ee7c:	4608      	mov	r0, r1
 800ee7e:	602b      	str	r3, [r5, #0]
 800ee80:	f7f4 fc64 	bl	800374c <_close>
 800ee84:	1c43      	adds	r3, r0, #1
 800ee86:	d102      	bne.n	800ee8e <_close_r+0x1a>
 800ee88:	682b      	ldr	r3, [r5, #0]
 800ee8a:	b103      	cbz	r3, 800ee8e <_close_r+0x1a>
 800ee8c:	6023      	str	r3, [r4, #0]
 800ee8e:	bd38      	pop	{r3, r4, r5, pc}
 800ee90:	20002ae8 	.word	0x20002ae8

0800ee94 <_lseek_r>:
 800ee94:	b538      	push	{r3, r4, r5, lr}
 800ee96:	4d07      	ldr	r5, [pc, #28]	@ (800eeb4 <_lseek_r+0x20>)
 800ee98:	4604      	mov	r4, r0
 800ee9a:	4608      	mov	r0, r1
 800ee9c:	4611      	mov	r1, r2
 800ee9e:	2200      	movs	r2, #0
 800eea0:	602a      	str	r2, [r5, #0]
 800eea2:	461a      	mov	r2, r3
 800eea4:	f7f4 fc79 	bl	800379a <_lseek>
 800eea8:	1c43      	adds	r3, r0, #1
 800eeaa:	d102      	bne.n	800eeb2 <_lseek_r+0x1e>
 800eeac:	682b      	ldr	r3, [r5, #0]
 800eeae:	b103      	cbz	r3, 800eeb2 <_lseek_r+0x1e>
 800eeb0:	6023      	str	r3, [r4, #0]
 800eeb2:	bd38      	pop	{r3, r4, r5, pc}
 800eeb4:	20002ae8 	.word	0x20002ae8

0800eeb8 <_read_r>:
 800eeb8:	b538      	push	{r3, r4, r5, lr}
 800eeba:	4d07      	ldr	r5, [pc, #28]	@ (800eed8 <_read_r+0x20>)
 800eebc:	4604      	mov	r4, r0
 800eebe:	4608      	mov	r0, r1
 800eec0:	4611      	mov	r1, r2
 800eec2:	2200      	movs	r2, #0
 800eec4:	602a      	str	r2, [r5, #0]
 800eec6:	461a      	mov	r2, r3
 800eec8:	f7f4 fc07 	bl	80036da <_read>
 800eecc:	1c43      	adds	r3, r0, #1
 800eece:	d102      	bne.n	800eed6 <_read_r+0x1e>
 800eed0:	682b      	ldr	r3, [r5, #0]
 800eed2:	b103      	cbz	r3, 800eed6 <_read_r+0x1e>
 800eed4:	6023      	str	r3, [r4, #0]
 800eed6:	bd38      	pop	{r3, r4, r5, pc}
 800eed8:	20002ae8 	.word	0x20002ae8

0800eedc <_write_r>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	4d07      	ldr	r5, [pc, #28]	@ (800eefc <_write_r+0x20>)
 800eee0:	4604      	mov	r4, r0
 800eee2:	4608      	mov	r0, r1
 800eee4:	4611      	mov	r1, r2
 800eee6:	2200      	movs	r2, #0
 800eee8:	602a      	str	r2, [r5, #0]
 800eeea:	461a      	mov	r2, r3
 800eeec:	f7f4 fc12 	bl	8003714 <_write>
 800eef0:	1c43      	adds	r3, r0, #1
 800eef2:	d102      	bne.n	800eefa <_write_r+0x1e>
 800eef4:	682b      	ldr	r3, [r5, #0]
 800eef6:	b103      	cbz	r3, 800eefa <_write_r+0x1e>
 800eef8:	6023      	str	r3, [r4, #0]
 800eefa:	bd38      	pop	{r3, r4, r5, pc}
 800eefc:	20002ae8 	.word	0x20002ae8

0800ef00 <__errno>:
 800ef00:	4b01      	ldr	r3, [pc, #4]	@ (800ef08 <__errno+0x8>)
 800ef02:	6818      	ldr	r0, [r3, #0]
 800ef04:	4770      	bx	lr
 800ef06:	bf00      	nop
 800ef08:	2000010c 	.word	0x2000010c

0800ef0c <__libc_init_array>:
 800ef0c:	b570      	push	{r4, r5, r6, lr}
 800ef0e:	4d0d      	ldr	r5, [pc, #52]	@ (800ef44 <__libc_init_array+0x38>)
 800ef10:	4c0d      	ldr	r4, [pc, #52]	@ (800ef48 <__libc_init_array+0x3c>)
 800ef12:	1b64      	subs	r4, r4, r5
 800ef14:	10a4      	asrs	r4, r4, #2
 800ef16:	2600      	movs	r6, #0
 800ef18:	42a6      	cmp	r6, r4
 800ef1a:	d109      	bne.n	800ef30 <__libc_init_array+0x24>
 800ef1c:	4d0b      	ldr	r5, [pc, #44]	@ (800ef4c <__libc_init_array+0x40>)
 800ef1e:	4c0c      	ldr	r4, [pc, #48]	@ (800ef50 <__libc_init_array+0x44>)
 800ef20:	f003 f880 	bl	8012024 <_init>
 800ef24:	1b64      	subs	r4, r4, r5
 800ef26:	10a4      	asrs	r4, r4, #2
 800ef28:	2600      	movs	r6, #0
 800ef2a:	42a6      	cmp	r6, r4
 800ef2c:	d105      	bne.n	800ef3a <__libc_init_array+0x2e>
 800ef2e:	bd70      	pop	{r4, r5, r6, pc}
 800ef30:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef34:	4798      	blx	r3
 800ef36:	3601      	adds	r6, #1
 800ef38:	e7ee      	b.n	800ef18 <__libc_init_array+0xc>
 800ef3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef3e:	4798      	blx	r3
 800ef40:	3601      	adds	r6, #1
 800ef42:	e7f2      	b.n	800ef2a <__libc_init_array+0x1e>
 800ef44:	0801284c 	.word	0x0801284c
 800ef48:	0801284c 	.word	0x0801284c
 800ef4c:	0801284c 	.word	0x0801284c
 800ef50:	08012850 	.word	0x08012850

0800ef54 <__retarget_lock_init_recursive>:
 800ef54:	4770      	bx	lr

0800ef56 <__retarget_lock_acquire_recursive>:
 800ef56:	4770      	bx	lr

0800ef58 <__retarget_lock_release_recursive>:
 800ef58:	4770      	bx	lr

0800ef5a <memcpy>:
 800ef5a:	440a      	add	r2, r1
 800ef5c:	4291      	cmp	r1, r2
 800ef5e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ef62:	d100      	bne.n	800ef66 <memcpy+0xc>
 800ef64:	4770      	bx	lr
 800ef66:	b510      	push	{r4, lr}
 800ef68:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef70:	4291      	cmp	r1, r2
 800ef72:	d1f9      	bne.n	800ef68 <memcpy+0xe>
 800ef74:	bd10      	pop	{r4, pc}

0800ef76 <quorem>:
 800ef76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef7a:	6903      	ldr	r3, [r0, #16]
 800ef7c:	690c      	ldr	r4, [r1, #16]
 800ef7e:	42a3      	cmp	r3, r4
 800ef80:	4607      	mov	r7, r0
 800ef82:	db7e      	blt.n	800f082 <quorem+0x10c>
 800ef84:	3c01      	subs	r4, #1
 800ef86:	f101 0814 	add.w	r8, r1, #20
 800ef8a:	00a3      	lsls	r3, r4, #2
 800ef8c:	f100 0514 	add.w	r5, r0, #20
 800ef90:	9300      	str	r3, [sp, #0]
 800ef92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef96:	9301      	str	r3, [sp, #4]
 800ef98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ef9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800efa0:	3301      	adds	r3, #1
 800efa2:	429a      	cmp	r2, r3
 800efa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800efa8:	fbb2 f6f3 	udiv	r6, r2, r3
 800efac:	d32e      	bcc.n	800f00c <quorem+0x96>
 800efae:	f04f 0a00 	mov.w	sl, #0
 800efb2:	46c4      	mov	ip, r8
 800efb4:	46ae      	mov	lr, r5
 800efb6:	46d3      	mov	fp, sl
 800efb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800efbc:	b298      	uxth	r0, r3
 800efbe:	fb06 a000 	mla	r0, r6, r0, sl
 800efc2:	0c02      	lsrs	r2, r0, #16
 800efc4:	0c1b      	lsrs	r3, r3, #16
 800efc6:	fb06 2303 	mla	r3, r6, r3, r2
 800efca:	f8de 2000 	ldr.w	r2, [lr]
 800efce:	b280      	uxth	r0, r0
 800efd0:	b292      	uxth	r2, r2
 800efd2:	1a12      	subs	r2, r2, r0
 800efd4:	445a      	add	r2, fp
 800efd6:	f8de 0000 	ldr.w	r0, [lr]
 800efda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800efde:	b29b      	uxth	r3, r3
 800efe0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800efe4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800efe8:	b292      	uxth	r2, r2
 800efea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800efee:	45e1      	cmp	r9, ip
 800eff0:	f84e 2b04 	str.w	r2, [lr], #4
 800eff4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eff8:	d2de      	bcs.n	800efb8 <quorem+0x42>
 800effa:	9b00      	ldr	r3, [sp, #0]
 800effc:	58eb      	ldr	r3, [r5, r3]
 800effe:	b92b      	cbnz	r3, 800f00c <quorem+0x96>
 800f000:	9b01      	ldr	r3, [sp, #4]
 800f002:	3b04      	subs	r3, #4
 800f004:	429d      	cmp	r5, r3
 800f006:	461a      	mov	r2, r3
 800f008:	d32f      	bcc.n	800f06a <quorem+0xf4>
 800f00a:	613c      	str	r4, [r7, #16]
 800f00c:	4638      	mov	r0, r7
 800f00e:	f001 f97d 	bl	801030c <__mcmp>
 800f012:	2800      	cmp	r0, #0
 800f014:	db25      	blt.n	800f062 <quorem+0xec>
 800f016:	4629      	mov	r1, r5
 800f018:	2000      	movs	r0, #0
 800f01a:	f858 2b04 	ldr.w	r2, [r8], #4
 800f01e:	f8d1 c000 	ldr.w	ip, [r1]
 800f022:	fa1f fe82 	uxth.w	lr, r2
 800f026:	fa1f f38c 	uxth.w	r3, ip
 800f02a:	eba3 030e 	sub.w	r3, r3, lr
 800f02e:	4403      	add	r3, r0
 800f030:	0c12      	lsrs	r2, r2, #16
 800f032:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f036:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f03a:	b29b      	uxth	r3, r3
 800f03c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f040:	45c1      	cmp	r9, r8
 800f042:	f841 3b04 	str.w	r3, [r1], #4
 800f046:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f04a:	d2e6      	bcs.n	800f01a <quorem+0xa4>
 800f04c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f050:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f054:	b922      	cbnz	r2, 800f060 <quorem+0xea>
 800f056:	3b04      	subs	r3, #4
 800f058:	429d      	cmp	r5, r3
 800f05a:	461a      	mov	r2, r3
 800f05c:	d30b      	bcc.n	800f076 <quorem+0x100>
 800f05e:	613c      	str	r4, [r7, #16]
 800f060:	3601      	adds	r6, #1
 800f062:	4630      	mov	r0, r6
 800f064:	b003      	add	sp, #12
 800f066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f06a:	6812      	ldr	r2, [r2, #0]
 800f06c:	3b04      	subs	r3, #4
 800f06e:	2a00      	cmp	r2, #0
 800f070:	d1cb      	bne.n	800f00a <quorem+0x94>
 800f072:	3c01      	subs	r4, #1
 800f074:	e7c6      	b.n	800f004 <quorem+0x8e>
 800f076:	6812      	ldr	r2, [r2, #0]
 800f078:	3b04      	subs	r3, #4
 800f07a:	2a00      	cmp	r2, #0
 800f07c:	d1ef      	bne.n	800f05e <quorem+0xe8>
 800f07e:	3c01      	subs	r4, #1
 800f080:	e7ea      	b.n	800f058 <quorem+0xe2>
 800f082:	2000      	movs	r0, #0
 800f084:	e7ee      	b.n	800f064 <quorem+0xee>
	...

0800f088 <_dtoa_r>:
 800f088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f08c:	69c7      	ldr	r7, [r0, #28]
 800f08e:	b097      	sub	sp, #92	@ 0x5c
 800f090:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f094:	ec55 4b10 	vmov	r4, r5, d0
 800f098:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f09a:	9107      	str	r1, [sp, #28]
 800f09c:	4681      	mov	r9, r0
 800f09e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f0a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800f0a2:	b97f      	cbnz	r7, 800f0c4 <_dtoa_r+0x3c>
 800f0a4:	2010      	movs	r0, #16
 800f0a6:	f000 fe09 	bl	800fcbc <malloc>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800f0b0:	b920      	cbnz	r0, 800f0bc <_dtoa_r+0x34>
 800f0b2:	4ba9      	ldr	r3, [pc, #676]	@ (800f358 <_dtoa_r+0x2d0>)
 800f0b4:	21ef      	movs	r1, #239	@ 0xef
 800f0b6:	48a9      	ldr	r0, [pc, #676]	@ (800f35c <_dtoa_r+0x2d4>)
 800f0b8:	f001 fc5e 	bl	8010978 <__assert_func>
 800f0bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f0c0:	6007      	str	r7, [r0, #0]
 800f0c2:	60c7      	str	r7, [r0, #12]
 800f0c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f0c8:	6819      	ldr	r1, [r3, #0]
 800f0ca:	b159      	cbz	r1, 800f0e4 <_dtoa_r+0x5c>
 800f0cc:	685a      	ldr	r2, [r3, #4]
 800f0ce:	604a      	str	r2, [r1, #4]
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	4093      	lsls	r3, r2
 800f0d4:	608b      	str	r3, [r1, #8]
 800f0d6:	4648      	mov	r0, r9
 800f0d8:	f000 fee6 	bl	800fea8 <_Bfree>
 800f0dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f0e0:	2200      	movs	r2, #0
 800f0e2:	601a      	str	r2, [r3, #0]
 800f0e4:	1e2b      	subs	r3, r5, #0
 800f0e6:	bfb9      	ittee	lt
 800f0e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f0ec:	9305      	strlt	r3, [sp, #20]
 800f0ee:	2300      	movge	r3, #0
 800f0f0:	6033      	strge	r3, [r6, #0]
 800f0f2:	9f05      	ldr	r7, [sp, #20]
 800f0f4:	4b9a      	ldr	r3, [pc, #616]	@ (800f360 <_dtoa_r+0x2d8>)
 800f0f6:	bfbc      	itt	lt
 800f0f8:	2201      	movlt	r2, #1
 800f0fa:	6032      	strlt	r2, [r6, #0]
 800f0fc:	43bb      	bics	r3, r7
 800f0fe:	d112      	bne.n	800f126 <_dtoa_r+0x9e>
 800f100:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f102:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f106:	6013      	str	r3, [r2, #0]
 800f108:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f10c:	4323      	orrs	r3, r4
 800f10e:	f000 855a 	beq.w	800fbc6 <_dtoa_r+0xb3e>
 800f112:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f114:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f374 <_dtoa_r+0x2ec>
 800f118:	2b00      	cmp	r3, #0
 800f11a:	f000 855c 	beq.w	800fbd6 <_dtoa_r+0xb4e>
 800f11e:	f10a 0303 	add.w	r3, sl, #3
 800f122:	f000 bd56 	b.w	800fbd2 <_dtoa_r+0xb4a>
 800f126:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f12a:	2200      	movs	r2, #0
 800f12c:	ec51 0b17 	vmov	r0, r1, d7
 800f130:	2300      	movs	r3, #0
 800f132:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f136:	f7f1 fcc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800f13a:	4680      	mov	r8, r0
 800f13c:	b158      	cbz	r0, 800f156 <_dtoa_r+0xce>
 800f13e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f140:	2301      	movs	r3, #1
 800f142:	6013      	str	r3, [r2, #0]
 800f144:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f146:	b113      	cbz	r3, 800f14e <_dtoa_r+0xc6>
 800f148:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f14a:	4b86      	ldr	r3, [pc, #536]	@ (800f364 <_dtoa_r+0x2dc>)
 800f14c:	6013      	str	r3, [r2, #0]
 800f14e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f378 <_dtoa_r+0x2f0>
 800f152:	f000 bd40 	b.w	800fbd6 <_dtoa_r+0xb4e>
 800f156:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f15a:	aa14      	add	r2, sp, #80	@ 0x50
 800f15c:	a915      	add	r1, sp, #84	@ 0x54
 800f15e:	4648      	mov	r0, r9
 800f160:	f001 f984 	bl	801046c <__d2b>
 800f164:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f168:	9002      	str	r0, [sp, #8]
 800f16a:	2e00      	cmp	r6, #0
 800f16c:	d078      	beq.n	800f260 <_dtoa_r+0x1d8>
 800f16e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f170:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f178:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f17c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f180:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f184:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f188:	4619      	mov	r1, r3
 800f18a:	2200      	movs	r2, #0
 800f18c:	4b76      	ldr	r3, [pc, #472]	@ (800f368 <_dtoa_r+0x2e0>)
 800f18e:	f7f1 f87b 	bl	8000288 <__aeabi_dsub>
 800f192:	a36b      	add	r3, pc, #428	@ (adr r3, 800f340 <_dtoa_r+0x2b8>)
 800f194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f198:	f7f1 fa2e 	bl	80005f8 <__aeabi_dmul>
 800f19c:	a36a      	add	r3, pc, #424	@ (adr r3, 800f348 <_dtoa_r+0x2c0>)
 800f19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a2:	f7f1 f873 	bl	800028c <__adddf3>
 800f1a6:	4604      	mov	r4, r0
 800f1a8:	4630      	mov	r0, r6
 800f1aa:	460d      	mov	r5, r1
 800f1ac:	f7f1 f9ba 	bl	8000524 <__aeabi_i2d>
 800f1b0:	a367      	add	r3, pc, #412	@ (adr r3, 800f350 <_dtoa_r+0x2c8>)
 800f1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1b6:	f7f1 fa1f 	bl	80005f8 <__aeabi_dmul>
 800f1ba:	4602      	mov	r2, r0
 800f1bc:	460b      	mov	r3, r1
 800f1be:	4620      	mov	r0, r4
 800f1c0:	4629      	mov	r1, r5
 800f1c2:	f7f1 f863 	bl	800028c <__adddf3>
 800f1c6:	4604      	mov	r4, r0
 800f1c8:	460d      	mov	r5, r1
 800f1ca:	f7f1 fcc5 	bl	8000b58 <__aeabi_d2iz>
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	4607      	mov	r7, r0
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	4620      	mov	r0, r4
 800f1d6:	4629      	mov	r1, r5
 800f1d8:	f7f1 fc80 	bl	8000adc <__aeabi_dcmplt>
 800f1dc:	b140      	cbz	r0, 800f1f0 <_dtoa_r+0x168>
 800f1de:	4638      	mov	r0, r7
 800f1e0:	f7f1 f9a0 	bl	8000524 <__aeabi_i2d>
 800f1e4:	4622      	mov	r2, r4
 800f1e6:	462b      	mov	r3, r5
 800f1e8:	f7f1 fc6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f1ec:	b900      	cbnz	r0, 800f1f0 <_dtoa_r+0x168>
 800f1ee:	3f01      	subs	r7, #1
 800f1f0:	2f16      	cmp	r7, #22
 800f1f2:	d852      	bhi.n	800f29a <_dtoa_r+0x212>
 800f1f4:	4b5d      	ldr	r3, [pc, #372]	@ (800f36c <_dtoa_r+0x2e4>)
 800f1f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f202:	f7f1 fc6b 	bl	8000adc <__aeabi_dcmplt>
 800f206:	2800      	cmp	r0, #0
 800f208:	d049      	beq.n	800f29e <_dtoa_r+0x216>
 800f20a:	3f01      	subs	r7, #1
 800f20c:	2300      	movs	r3, #0
 800f20e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f210:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f212:	1b9b      	subs	r3, r3, r6
 800f214:	1e5a      	subs	r2, r3, #1
 800f216:	bf45      	ittet	mi
 800f218:	f1c3 0301 	rsbmi	r3, r3, #1
 800f21c:	9300      	strmi	r3, [sp, #0]
 800f21e:	2300      	movpl	r3, #0
 800f220:	2300      	movmi	r3, #0
 800f222:	9206      	str	r2, [sp, #24]
 800f224:	bf54      	ite	pl
 800f226:	9300      	strpl	r3, [sp, #0]
 800f228:	9306      	strmi	r3, [sp, #24]
 800f22a:	2f00      	cmp	r7, #0
 800f22c:	db39      	blt.n	800f2a2 <_dtoa_r+0x21a>
 800f22e:	9b06      	ldr	r3, [sp, #24]
 800f230:	970d      	str	r7, [sp, #52]	@ 0x34
 800f232:	443b      	add	r3, r7
 800f234:	9306      	str	r3, [sp, #24]
 800f236:	2300      	movs	r3, #0
 800f238:	9308      	str	r3, [sp, #32]
 800f23a:	9b07      	ldr	r3, [sp, #28]
 800f23c:	2b09      	cmp	r3, #9
 800f23e:	d863      	bhi.n	800f308 <_dtoa_r+0x280>
 800f240:	2b05      	cmp	r3, #5
 800f242:	bfc4      	itt	gt
 800f244:	3b04      	subgt	r3, #4
 800f246:	9307      	strgt	r3, [sp, #28]
 800f248:	9b07      	ldr	r3, [sp, #28]
 800f24a:	f1a3 0302 	sub.w	r3, r3, #2
 800f24e:	bfcc      	ite	gt
 800f250:	2400      	movgt	r4, #0
 800f252:	2401      	movle	r4, #1
 800f254:	2b03      	cmp	r3, #3
 800f256:	d863      	bhi.n	800f320 <_dtoa_r+0x298>
 800f258:	e8df f003 	tbb	[pc, r3]
 800f25c:	2b375452 	.word	0x2b375452
 800f260:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f264:	441e      	add	r6, r3
 800f266:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f26a:	2b20      	cmp	r3, #32
 800f26c:	bfc1      	itttt	gt
 800f26e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f272:	409f      	lslgt	r7, r3
 800f274:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f278:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f27c:	bfd6      	itet	le
 800f27e:	f1c3 0320 	rsble	r3, r3, #32
 800f282:	ea47 0003 	orrgt.w	r0, r7, r3
 800f286:	fa04 f003 	lslle.w	r0, r4, r3
 800f28a:	f7f1 f93b 	bl	8000504 <__aeabi_ui2d>
 800f28e:	2201      	movs	r2, #1
 800f290:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f294:	3e01      	subs	r6, #1
 800f296:	9212      	str	r2, [sp, #72]	@ 0x48
 800f298:	e776      	b.n	800f188 <_dtoa_r+0x100>
 800f29a:	2301      	movs	r3, #1
 800f29c:	e7b7      	b.n	800f20e <_dtoa_r+0x186>
 800f29e:	9010      	str	r0, [sp, #64]	@ 0x40
 800f2a0:	e7b6      	b.n	800f210 <_dtoa_r+0x188>
 800f2a2:	9b00      	ldr	r3, [sp, #0]
 800f2a4:	1bdb      	subs	r3, r3, r7
 800f2a6:	9300      	str	r3, [sp, #0]
 800f2a8:	427b      	negs	r3, r7
 800f2aa:	9308      	str	r3, [sp, #32]
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800f2b0:	e7c3      	b.n	800f23a <_dtoa_r+0x1b2>
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2b8:	eb07 0b03 	add.w	fp, r7, r3
 800f2bc:	f10b 0301 	add.w	r3, fp, #1
 800f2c0:	2b01      	cmp	r3, #1
 800f2c2:	9303      	str	r3, [sp, #12]
 800f2c4:	bfb8      	it	lt
 800f2c6:	2301      	movlt	r3, #1
 800f2c8:	e006      	b.n	800f2d8 <_dtoa_r+0x250>
 800f2ca:	2301      	movs	r3, #1
 800f2cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	dd28      	ble.n	800f326 <_dtoa_r+0x29e>
 800f2d4:	469b      	mov	fp, r3
 800f2d6:	9303      	str	r3, [sp, #12]
 800f2d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f2dc:	2100      	movs	r1, #0
 800f2de:	2204      	movs	r2, #4
 800f2e0:	f102 0514 	add.w	r5, r2, #20
 800f2e4:	429d      	cmp	r5, r3
 800f2e6:	d926      	bls.n	800f336 <_dtoa_r+0x2ae>
 800f2e8:	6041      	str	r1, [r0, #4]
 800f2ea:	4648      	mov	r0, r9
 800f2ec:	f000 fd9c 	bl	800fe28 <_Balloc>
 800f2f0:	4682      	mov	sl, r0
 800f2f2:	2800      	cmp	r0, #0
 800f2f4:	d142      	bne.n	800f37c <_dtoa_r+0x2f4>
 800f2f6:	4b1e      	ldr	r3, [pc, #120]	@ (800f370 <_dtoa_r+0x2e8>)
 800f2f8:	4602      	mov	r2, r0
 800f2fa:	f240 11af 	movw	r1, #431	@ 0x1af
 800f2fe:	e6da      	b.n	800f0b6 <_dtoa_r+0x2e>
 800f300:	2300      	movs	r3, #0
 800f302:	e7e3      	b.n	800f2cc <_dtoa_r+0x244>
 800f304:	2300      	movs	r3, #0
 800f306:	e7d5      	b.n	800f2b4 <_dtoa_r+0x22c>
 800f308:	2401      	movs	r4, #1
 800f30a:	2300      	movs	r3, #0
 800f30c:	9307      	str	r3, [sp, #28]
 800f30e:	9409      	str	r4, [sp, #36]	@ 0x24
 800f310:	f04f 3bff 	mov.w	fp, #4294967295
 800f314:	2200      	movs	r2, #0
 800f316:	f8cd b00c 	str.w	fp, [sp, #12]
 800f31a:	2312      	movs	r3, #18
 800f31c:	920c      	str	r2, [sp, #48]	@ 0x30
 800f31e:	e7db      	b.n	800f2d8 <_dtoa_r+0x250>
 800f320:	2301      	movs	r3, #1
 800f322:	9309      	str	r3, [sp, #36]	@ 0x24
 800f324:	e7f4      	b.n	800f310 <_dtoa_r+0x288>
 800f326:	f04f 0b01 	mov.w	fp, #1
 800f32a:	f8cd b00c 	str.w	fp, [sp, #12]
 800f32e:	465b      	mov	r3, fp
 800f330:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f334:	e7d0      	b.n	800f2d8 <_dtoa_r+0x250>
 800f336:	3101      	adds	r1, #1
 800f338:	0052      	lsls	r2, r2, #1
 800f33a:	e7d1      	b.n	800f2e0 <_dtoa_r+0x258>
 800f33c:	f3af 8000 	nop.w
 800f340:	636f4361 	.word	0x636f4361
 800f344:	3fd287a7 	.word	0x3fd287a7
 800f348:	8b60c8b3 	.word	0x8b60c8b3
 800f34c:	3fc68a28 	.word	0x3fc68a28
 800f350:	509f79fb 	.word	0x509f79fb
 800f354:	3fd34413 	.word	0x3fd34413
 800f358:	08012109 	.word	0x08012109
 800f35c:	08012120 	.word	0x08012120
 800f360:	7ff00000 	.word	0x7ff00000
 800f364:	080120d9 	.word	0x080120d9
 800f368:	3ff80000 	.word	0x3ff80000
 800f36c:	08012270 	.word	0x08012270
 800f370:	08012178 	.word	0x08012178
 800f374:	08012105 	.word	0x08012105
 800f378:	080120d8 	.word	0x080120d8
 800f37c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f380:	6018      	str	r0, [r3, #0]
 800f382:	9b03      	ldr	r3, [sp, #12]
 800f384:	2b0e      	cmp	r3, #14
 800f386:	f200 80a1 	bhi.w	800f4cc <_dtoa_r+0x444>
 800f38a:	2c00      	cmp	r4, #0
 800f38c:	f000 809e 	beq.w	800f4cc <_dtoa_r+0x444>
 800f390:	2f00      	cmp	r7, #0
 800f392:	dd33      	ble.n	800f3fc <_dtoa_r+0x374>
 800f394:	4b9c      	ldr	r3, [pc, #624]	@ (800f608 <_dtoa_r+0x580>)
 800f396:	f007 020f 	and.w	r2, r7, #15
 800f39a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f39e:	ed93 7b00 	vldr	d7, [r3]
 800f3a2:	05f8      	lsls	r0, r7, #23
 800f3a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f3a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f3ac:	d516      	bpl.n	800f3dc <_dtoa_r+0x354>
 800f3ae:	4b97      	ldr	r3, [pc, #604]	@ (800f60c <_dtoa_r+0x584>)
 800f3b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f3b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f3b8:	f7f1 fa48 	bl	800084c <__aeabi_ddiv>
 800f3bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3c0:	f004 040f 	and.w	r4, r4, #15
 800f3c4:	2603      	movs	r6, #3
 800f3c6:	4d91      	ldr	r5, [pc, #580]	@ (800f60c <_dtoa_r+0x584>)
 800f3c8:	b954      	cbnz	r4, 800f3e0 <_dtoa_r+0x358>
 800f3ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f3ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f3d2:	f7f1 fa3b 	bl	800084c <__aeabi_ddiv>
 800f3d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3da:	e028      	b.n	800f42e <_dtoa_r+0x3a6>
 800f3dc:	2602      	movs	r6, #2
 800f3de:	e7f2      	b.n	800f3c6 <_dtoa_r+0x33e>
 800f3e0:	07e1      	lsls	r1, r4, #31
 800f3e2:	d508      	bpl.n	800f3f6 <_dtoa_r+0x36e>
 800f3e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f3e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f3ec:	f7f1 f904 	bl	80005f8 <__aeabi_dmul>
 800f3f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f3f4:	3601      	adds	r6, #1
 800f3f6:	1064      	asrs	r4, r4, #1
 800f3f8:	3508      	adds	r5, #8
 800f3fa:	e7e5      	b.n	800f3c8 <_dtoa_r+0x340>
 800f3fc:	f000 80af 	beq.w	800f55e <_dtoa_r+0x4d6>
 800f400:	427c      	negs	r4, r7
 800f402:	4b81      	ldr	r3, [pc, #516]	@ (800f608 <_dtoa_r+0x580>)
 800f404:	4d81      	ldr	r5, [pc, #516]	@ (800f60c <_dtoa_r+0x584>)
 800f406:	f004 020f 	and.w	r2, r4, #15
 800f40a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f412:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f416:	f7f1 f8ef 	bl	80005f8 <__aeabi_dmul>
 800f41a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f41e:	1124      	asrs	r4, r4, #4
 800f420:	2300      	movs	r3, #0
 800f422:	2602      	movs	r6, #2
 800f424:	2c00      	cmp	r4, #0
 800f426:	f040 808f 	bne.w	800f548 <_dtoa_r+0x4c0>
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d1d3      	bne.n	800f3d6 <_dtoa_r+0x34e>
 800f42e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f430:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f434:	2b00      	cmp	r3, #0
 800f436:	f000 8094 	beq.w	800f562 <_dtoa_r+0x4da>
 800f43a:	4b75      	ldr	r3, [pc, #468]	@ (800f610 <_dtoa_r+0x588>)
 800f43c:	2200      	movs	r2, #0
 800f43e:	4620      	mov	r0, r4
 800f440:	4629      	mov	r1, r5
 800f442:	f7f1 fb4b 	bl	8000adc <__aeabi_dcmplt>
 800f446:	2800      	cmp	r0, #0
 800f448:	f000 808b 	beq.w	800f562 <_dtoa_r+0x4da>
 800f44c:	9b03      	ldr	r3, [sp, #12]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	f000 8087 	beq.w	800f562 <_dtoa_r+0x4da>
 800f454:	f1bb 0f00 	cmp.w	fp, #0
 800f458:	dd34      	ble.n	800f4c4 <_dtoa_r+0x43c>
 800f45a:	4620      	mov	r0, r4
 800f45c:	4b6d      	ldr	r3, [pc, #436]	@ (800f614 <_dtoa_r+0x58c>)
 800f45e:	2200      	movs	r2, #0
 800f460:	4629      	mov	r1, r5
 800f462:	f7f1 f8c9 	bl	80005f8 <__aeabi_dmul>
 800f466:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f46a:	f107 38ff 	add.w	r8, r7, #4294967295
 800f46e:	3601      	adds	r6, #1
 800f470:	465c      	mov	r4, fp
 800f472:	4630      	mov	r0, r6
 800f474:	f7f1 f856 	bl	8000524 <__aeabi_i2d>
 800f478:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f47c:	f7f1 f8bc 	bl	80005f8 <__aeabi_dmul>
 800f480:	4b65      	ldr	r3, [pc, #404]	@ (800f618 <_dtoa_r+0x590>)
 800f482:	2200      	movs	r2, #0
 800f484:	f7f0 ff02 	bl	800028c <__adddf3>
 800f488:	4605      	mov	r5, r0
 800f48a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f48e:	2c00      	cmp	r4, #0
 800f490:	d16a      	bne.n	800f568 <_dtoa_r+0x4e0>
 800f492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f496:	4b61      	ldr	r3, [pc, #388]	@ (800f61c <_dtoa_r+0x594>)
 800f498:	2200      	movs	r2, #0
 800f49a:	f7f0 fef5 	bl	8000288 <__aeabi_dsub>
 800f49e:	4602      	mov	r2, r0
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f4a6:	462a      	mov	r2, r5
 800f4a8:	4633      	mov	r3, r6
 800f4aa:	f7f1 fb35 	bl	8000b18 <__aeabi_dcmpgt>
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	f040 8298 	bne.w	800f9e4 <_dtoa_r+0x95c>
 800f4b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4b8:	462a      	mov	r2, r5
 800f4ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f4be:	f7f1 fb0d 	bl	8000adc <__aeabi_dcmplt>
 800f4c2:	bb38      	cbnz	r0, 800f514 <_dtoa_r+0x48c>
 800f4c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f4c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f4cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	f2c0 8157 	blt.w	800f782 <_dtoa_r+0x6fa>
 800f4d4:	2f0e      	cmp	r7, #14
 800f4d6:	f300 8154 	bgt.w	800f782 <_dtoa_r+0x6fa>
 800f4da:	4b4b      	ldr	r3, [pc, #300]	@ (800f608 <_dtoa_r+0x580>)
 800f4dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f4e0:	ed93 7b00 	vldr	d7, [r3]
 800f4e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	ed8d 7b00 	vstr	d7, [sp]
 800f4ec:	f280 80e5 	bge.w	800f6ba <_dtoa_r+0x632>
 800f4f0:	9b03      	ldr	r3, [sp, #12]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	f300 80e1 	bgt.w	800f6ba <_dtoa_r+0x632>
 800f4f8:	d10c      	bne.n	800f514 <_dtoa_r+0x48c>
 800f4fa:	4b48      	ldr	r3, [pc, #288]	@ (800f61c <_dtoa_r+0x594>)
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	ec51 0b17 	vmov	r0, r1, d7
 800f502:	f7f1 f879 	bl	80005f8 <__aeabi_dmul>
 800f506:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f50a:	f7f1 fafb 	bl	8000b04 <__aeabi_dcmpge>
 800f50e:	2800      	cmp	r0, #0
 800f510:	f000 8266 	beq.w	800f9e0 <_dtoa_r+0x958>
 800f514:	2400      	movs	r4, #0
 800f516:	4625      	mov	r5, r4
 800f518:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f51a:	4656      	mov	r6, sl
 800f51c:	ea6f 0803 	mvn.w	r8, r3
 800f520:	2700      	movs	r7, #0
 800f522:	4621      	mov	r1, r4
 800f524:	4648      	mov	r0, r9
 800f526:	f000 fcbf 	bl	800fea8 <_Bfree>
 800f52a:	2d00      	cmp	r5, #0
 800f52c:	f000 80bd 	beq.w	800f6aa <_dtoa_r+0x622>
 800f530:	b12f      	cbz	r7, 800f53e <_dtoa_r+0x4b6>
 800f532:	42af      	cmp	r7, r5
 800f534:	d003      	beq.n	800f53e <_dtoa_r+0x4b6>
 800f536:	4639      	mov	r1, r7
 800f538:	4648      	mov	r0, r9
 800f53a:	f000 fcb5 	bl	800fea8 <_Bfree>
 800f53e:	4629      	mov	r1, r5
 800f540:	4648      	mov	r0, r9
 800f542:	f000 fcb1 	bl	800fea8 <_Bfree>
 800f546:	e0b0      	b.n	800f6aa <_dtoa_r+0x622>
 800f548:	07e2      	lsls	r2, r4, #31
 800f54a:	d505      	bpl.n	800f558 <_dtoa_r+0x4d0>
 800f54c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f550:	f7f1 f852 	bl	80005f8 <__aeabi_dmul>
 800f554:	3601      	adds	r6, #1
 800f556:	2301      	movs	r3, #1
 800f558:	1064      	asrs	r4, r4, #1
 800f55a:	3508      	adds	r5, #8
 800f55c:	e762      	b.n	800f424 <_dtoa_r+0x39c>
 800f55e:	2602      	movs	r6, #2
 800f560:	e765      	b.n	800f42e <_dtoa_r+0x3a6>
 800f562:	9c03      	ldr	r4, [sp, #12]
 800f564:	46b8      	mov	r8, r7
 800f566:	e784      	b.n	800f472 <_dtoa_r+0x3ea>
 800f568:	4b27      	ldr	r3, [pc, #156]	@ (800f608 <_dtoa_r+0x580>)
 800f56a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f56c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f570:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f574:	4454      	add	r4, sl
 800f576:	2900      	cmp	r1, #0
 800f578:	d054      	beq.n	800f624 <_dtoa_r+0x59c>
 800f57a:	4929      	ldr	r1, [pc, #164]	@ (800f620 <_dtoa_r+0x598>)
 800f57c:	2000      	movs	r0, #0
 800f57e:	f7f1 f965 	bl	800084c <__aeabi_ddiv>
 800f582:	4633      	mov	r3, r6
 800f584:	462a      	mov	r2, r5
 800f586:	f7f0 fe7f 	bl	8000288 <__aeabi_dsub>
 800f58a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f58e:	4656      	mov	r6, sl
 800f590:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f594:	f7f1 fae0 	bl	8000b58 <__aeabi_d2iz>
 800f598:	4605      	mov	r5, r0
 800f59a:	f7f0 ffc3 	bl	8000524 <__aeabi_i2d>
 800f59e:	4602      	mov	r2, r0
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f5a6:	f7f0 fe6f 	bl	8000288 <__aeabi_dsub>
 800f5aa:	3530      	adds	r5, #48	@ 0x30
 800f5ac:	4602      	mov	r2, r0
 800f5ae:	460b      	mov	r3, r1
 800f5b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f5b4:	f806 5b01 	strb.w	r5, [r6], #1
 800f5b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f5bc:	f7f1 fa8e 	bl	8000adc <__aeabi_dcmplt>
 800f5c0:	2800      	cmp	r0, #0
 800f5c2:	d172      	bne.n	800f6aa <_dtoa_r+0x622>
 800f5c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5c8:	4911      	ldr	r1, [pc, #68]	@ (800f610 <_dtoa_r+0x588>)
 800f5ca:	2000      	movs	r0, #0
 800f5cc:	f7f0 fe5c 	bl	8000288 <__aeabi_dsub>
 800f5d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f5d4:	f7f1 fa82 	bl	8000adc <__aeabi_dcmplt>
 800f5d8:	2800      	cmp	r0, #0
 800f5da:	f040 80b4 	bne.w	800f746 <_dtoa_r+0x6be>
 800f5de:	42a6      	cmp	r6, r4
 800f5e0:	f43f af70 	beq.w	800f4c4 <_dtoa_r+0x43c>
 800f5e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f5e8:	4b0a      	ldr	r3, [pc, #40]	@ (800f614 <_dtoa_r+0x58c>)
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	f7f1 f804 	bl	80005f8 <__aeabi_dmul>
 800f5f0:	4b08      	ldr	r3, [pc, #32]	@ (800f614 <_dtoa_r+0x58c>)
 800f5f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f5fc:	f7f0 fffc 	bl	80005f8 <__aeabi_dmul>
 800f600:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f604:	e7c4      	b.n	800f590 <_dtoa_r+0x508>
 800f606:	bf00      	nop
 800f608:	08012270 	.word	0x08012270
 800f60c:	08012248 	.word	0x08012248
 800f610:	3ff00000 	.word	0x3ff00000
 800f614:	40240000 	.word	0x40240000
 800f618:	401c0000 	.word	0x401c0000
 800f61c:	40140000 	.word	0x40140000
 800f620:	3fe00000 	.word	0x3fe00000
 800f624:	4631      	mov	r1, r6
 800f626:	4628      	mov	r0, r5
 800f628:	f7f0 ffe6 	bl	80005f8 <__aeabi_dmul>
 800f62c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f630:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f632:	4656      	mov	r6, sl
 800f634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f638:	f7f1 fa8e 	bl	8000b58 <__aeabi_d2iz>
 800f63c:	4605      	mov	r5, r0
 800f63e:	f7f0 ff71 	bl	8000524 <__aeabi_i2d>
 800f642:	4602      	mov	r2, r0
 800f644:	460b      	mov	r3, r1
 800f646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f64a:	f7f0 fe1d 	bl	8000288 <__aeabi_dsub>
 800f64e:	3530      	adds	r5, #48	@ 0x30
 800f650:	f806 5b01 	strb.w	r5, [r6], #1
 800f654:	4602      	mov	r2, r0
 800f656:	460b      	mov	r3, r1
 800f658:	42a6      	cmp	r6, r4
 800f65a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f65e:	f04f 0200 	mov.w	r2, #0
 800f662:	d124      	bne.n	800f6ae <_dtoa_r+0x626>
 800f664:	4baf      	ldr	r3, [pc, #700]	@ (800f924 <_dtoa_r+0x89c>)
 800f666:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f66a:	f7f0 fe0f 	bl	800028c <__adddf3>
 800f66e:	4602      	mov	r2, r0
 800f670:	460b      	mov	r3, r1
 800f672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f676:	f7f1 fa4f 	bl	8000b18 <__aeabi_dcmpgt>
 800f67a:	2800      	cmp	r0, #0
 800f67c:	d163      	bne.n	800f746 <_dtoa_r+0x6be>
 800f67e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f682:	49a8      	ldr	r1, [pc, #672]	@ (800f924 <_dtoa_r+0x89c>)
 800f684:	2000      	movs	r0, #0
 800f686:	f7f0 fdff 	bl	8000288 <__aeabi_dsub>
 800f68a:	4602      	mov	r2, r0
 800f68c:	460b      	mov	r3, r1
 800f68e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f692:	f7f1 fa23 	bl	8000adc <__aeabi_dcmplt>
 800f696:	2800      	cmp	r0, #0
 800f698:	f43f af14 	beq.w	800f4c4 <_dtoa_r+0x43c>
 800f69c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f69e:	1e73      	subs	r3, r6, #1
 800f6a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f6a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f6a6:	2b30      	cmp	r3, #48	@ 0x30
 800f6a8:	d0f8      	beq.n	800f69c <_dtoa_r+0x614>
 800f6aa:	4647      	mov	r7, r8
 800f6ac:	e03b      	b.n	800f726 <_dtoa_r+0x69e>
 800f6ae:	4b9e      	ldr	r3, [pc, #632]	@ (800f928 <_dtoa_r+0x8a0>)
 800f6b0:	f7f0 ffa2 	bl	80005f8 <__aeabi_dmul>
 800f6b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6b8:	e7bc      	b.n	800f634 <_dtoa_r+0x5ac>
 800f6ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f6be:	4656      	mov	r6, sl
 800f6c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6c4:	4620      	mov	r0, r4
 800f6c6:	4629      	mov	r1, r5
 800f6c8:	f7f1 f8c0 	bl	800084c <__aeabi_ddiv>
 800f6cc:	f7f1 fa44 	bl	8000b58 <__aeabi_d2iz>
 800f6d0:	4680      	mov	r8, r0
 800f6d2:	f7f0 ff27 	bl	8000524 <__aeabi_i2d>
 800f6d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6da:	f7f0 ff8d 	bl	80005f8 <__aeabi_dmul>
 800f6de:	4602      	mov	r2, r0
 800f6e0:	460b      	mov	r3, r1
 800f6e2:	4620      	mov	r0, r4
 800f6e4:	4629      	mov	r1, r5
 800f6e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f6ea:	f7f0 fdcd 	bl	8000288 <__aeabi_dsub>
 800f6ee:	f806 4b01 	strb.w	r4, [r6], #1
 800f6f2:	9d03      	ldr	r5, [sp, #12]
 800f6f4:	eba6 040a 	sub.w	r4, r6, sl
 800f6f8:	42a5      	cmp	r5, r4
 800f6fa:	4602      	mov	r2, r0
 800f6fc:	460b      	mov	r3, r1
 800f6fe:	d133      	bne.n	800f768 <_dtoa_r+0x6e0>
 800f700:	f7f0 fdc4 	bl	800028c <__adddf3>
 800f704:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f708:	4604      	mov	r4, r0
 800f70a:	460d      	mov	r5, r1
 800f70c:	f7f1 fa04 	bl	8000b18 <__aeabi_dcmpgt>
 800f710:	b9c0      	cbnz	r0, 800f744 <_dtoa_r+0x6bc>
 800f712:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f716:	4620      	mov	r0, r4
 800f718:	4629      	mov	r1, r5
 800f71a:	f7f1 f9d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800f71e:	b110      	cbz	r0, 800f726 <_dtoa_r+0x69e>
 800f720:	f018 0f01 	tst.w	r8, #1
 800f724:	d10e      	bne.n	800f744 <_dtoa_r+0x6bc>
 800f726:	9902      	ldr	r1, [sp, #8]
 800f728:	4648      	mov	r0, r9
 800f72a:	f000 fbbd 	bl	800fea8 <_Bfree>
 800f72e:	2300      	movs	r3, #0
 800f730:	7033      	strb	r3, [r6, #0]
 800f732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f734:	3701      	adds	r7, #1
 800f736:	601f      	str	r7, [r3, #0]
 800f738:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	f000 824b 	beq.w	800fbd6 <_dtoa_r+0xb4e>
 800f740:	601e      	str	r6, [r3, #0]
 800f742:	e248      	b.n	800fbd6 <_dtoa_r+0xb4e>
 800f744:	46b8      	mov	r8, r7
 800f746:	4633      	mov	r3, r6
 800f748:	461e      	mov	r6, r3
 800f74a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f74e:	2a39      	cmp	r2, #57	@ 0x39
 800f750:	d106      	bne.n	800f760 <_dtoa_r+0x6d8>
 800f752:	459a      	cmp	sl, r3
 800f754:	d1f8      	bne.n	800f748 <_dtoa_r+0x6c0>
 800f756:	2230      	movs	r2, #48	@ 0x30
 800f758:	f108 0801 	add.w	r8, r8, #1
 800f75c:	f88a 2000 	strb.w	r2, [sl]
 800f760:	781a      	ldrb	r2, [r3, #0]
 800f762:	3201      	adds	r2, #1
 800f764:	701a      	strb	r2, [r3, #0]
 800f766:	e7a0      	b.n	800f6aa <_dtoa_r+0x622>
 800f768:	4b6f      	ldr	r3, [pc, #444]	@ (800f928 <_dtoa_r+0x8a0>)
 800f76a:	2200      	movs	r2, #0
 800f76c:	f7f0 ff44 	bl	80005f8 <__aeabi_dmul>
 800f770:	2200      	movs	r2, #0
 800f772:	2300      	movs	r3, #0
 800f774:	4604      	mov	r4, r0
 800f776:	460d      	mov	r5, r1
 800f778:	f7f1 f9a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800f77c:	2800      	cmp	r0, #0
 800f77e:	d09f      	beq.n	800f6c0 <_dtoa_r+0x638>
 800f780:	e7d1      	b.n	800f726 <_dtoa_r+0x69e>
 800f782:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f784:	2a00      	cmp	r2, #0
 800f786:	f000 80ea 	beq.w	800f95e <_dtoa_r+0x8d6>
 800f78a:	9a07      	ldr	r2, [sp, #28]
 800f78c:	2a01      	cmp	r2, #1
 800f78e:	f300 80cd 	bgt.w	800f92c <_dtoa_r+0x8a4>
 800f792:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f794:	2a00      	cmp	r2, #0
 800f796:	f000 80c1 	beq.w	800f91c <_dtoa_r+0x894>
 800f79a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f79e:	9c08      	ldr	r4, [sp, #32]
 800f7a0:	9e00      	ldr	r6, [sp, #0]
 800f7a2:	9a00      	ldr	r2, [sp, #0]
 800f7a4:	441a      	add	r2, r3
 800f7a6:	9200      	str	r2, [sp, #0]
 800f7a8:	9a06      	ldr	r2, [sp, #24]
 800f7aa:	2101      	movs	r1, #1
 800f7ac:	441a      	add	r2, r3
 800f7ae:	4648      	mov	r0, r9
 800f7b0:	9206      	str	r2, [sp, #24]
 800f7b2:	f000 fc2d 	bl	8010010 <__i2b>
 800f7b6:	4605      	mov	r5, r0
 800f7b8:	b166      	cbz	r6, 800f7d4 <_dtoa_r+0x74c>
 800f7ba:	9b06      	ldr	r3, [sp, #24]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	dd09      	ble.n	800f7d4 <_dtoa_r+0x74c>
 800f7c0:	42b3      	cmp	r3, r6
 800f7c2:	9a00      	ldr	r2, [sp, #0]
 800f7c4:	bfa8      	it	ge
 800f7c6:	4633      	movge	r3, r6
 800f7c8:	1ad2      	subs	r2, r2, r3
 800f7ca:	9200      	str	r2, [sp, #0]
 800f7cc:	9a06      	ldr	r2, [sp, #24]
 800f7ce:	1af6      	subs	r6, r6, r3
 800f7d0:	1ad3      	subs	r3, r2, r3
 800f7d2:	9306      	str	r3, [sp, #24]
 800f7d4:	9b08      	ldr	r3, [sp, #32]
 800f7d6:	b30b      	cbz	r3, 800f81c <_dtoa_r+0x794>
 800f7d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	f000 80c6 	beq.w	800f96c <_dtoa_r+0x8e4>
 800f7e0:	2c00      	cmp	r4, #0
 800f7e2:	f000 80c0 	beq.w	800f966 <_dtoa_r+0x8de>
 800f7e6:	4629      	mov	r1, r5
 800f7e8:	4622      	mov	r2, r4
 800f7ea:	4648      	mov	r0, r9
 800f7ec:	f000 fcc8 	bl	8010180 <__pow5mult>
 800f7f0:	9a02      	ldr	r2, [sp, #8]
 800f7f2:	4601      	mov	r1, r0
 800f7f4:	4605      	mov	r5, r0
 800f7f6:	4648      	mov	r0, r9
 800f7f8:	f000 fc20 	bl	801003c <__multiply>
 800f7fc:	9902      	ldr	r1, [sp, #8]
 800f7fe:	4680      	mov	r8, r0
 800f800:	4648      	mov	r0, r9
 800f802:	f000 fb51 	bl	800fea8 <_Bfree>
 800f806:	9b08      	ldr	r3, [sp, #32]
 800f808:	1b1b      	subs	r3, r3, r4
 800f80a:	9308      	str	r3, [sp, #32]
 800f80c:	f000 80b1 	beq.w	800f972 <_dtoa_r+0x8ea>
 800f810:	9a08      	ldr	r2, [sp, #32]
 800f812:	4641      	mov	r1, r8
 800f814:	4648      	mov	r0, r9
 800f816:	f000 fcb3 	bl	8010180 <__pow5mult>
 800f81a:	9002      	str	r0, [sp, #8]
 800f81c:	2101      	movs	r1, #1
 800f81e:	4648      	mov	r0, r9
 800f820:	f000 fbf6 	bl	8010010 <__i2b>
 800f824:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f826:	4604      	mov	r4, r0
 800f828:	2b00      	cmp	r3, #0
 800f82a:	f000 81d8 	beq.w	800fbde <_dtoa_r+0xb56>
 800f82e:	461a      	mov	r2, r3
 800f830:	4601      	mov	r1, r0
 800f832:	4648      	mov	r0, r9
 800f834:	f000 fca4 	bl	8010180 <__pow5mult>
 800f838:	9b07      	ldr	r3, [sp, #28]
 800f83a:	2b01      	cmp	r3, #1
 800f83c:	4604      	mov	r4, r0
 800f83e:	f300 809f 	bgt.w	800f980 <_dtoa_r+0x8f8>
 800f842:	9b04      	ldr	r3, [sp, #16]
 800f844:	2b00      	cmp	r3, #0
 800f846:	f040 8097 	bne.w	800f978 <_dtoa_r+0x8f0>
 800f84a:	9b05      	ldr	r3, [sp, #20]
 800f84c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f850:	2b00      	cmp	r3, #0
 800f852:	f040 8093 	bne.w	800f97c <_dtoa_r+0x8f4>
 800f856:	9b05      	ldr	r3, [sp, #20]
 800f858:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f85c:	0d1b      	lsrs	r3, r3, #20
 800f85e:	051b      	lsls	r3, r3, #20
 800f860:	b133      	cbz	r3, 800f870 <_dtoa_r+0x7e8>
 800f862:	9b00      	ldr	r3, [sp, #0]
 800f864:	3301      	adds	r3, #1
 800f866:	9300      	str	r3, [sp, #0]
 800f868:	9b06      	ldr	r3, [sp, #24]
 800f86a:	3301      	adds	r3, #1
 800f86c:	9306      	str	r3, [sp, #24]
 800f86e:	2301      	movs	r3, #1
 800f870:	9308      	str	r3, [sp, #32]
 800f872:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f874:	2b00      	cmp	r3, #0
 800f876:	f000 81b8 	beq.w	800fbea <_dtoa_r+0xb62>
 800f87a:	6923      	ldr	r3, [r4, #16]
 800f87c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f880:	6918      	ldr	r0, [r3, #16]
 800f882:	f000 fb79 	bl	800ff78 <__hi0bits>
 800f886:	f1c0 0020 	rsb	r0, r0, #32
 800f88a:	9b06      	ldr	r3, [sp, #24]
 800f88c:	4418      	add	r0, r3
 800f88e:	f010 001f 	ands.w	r0, r0, #31
 800f892:	f000 8082 	beq.w	800f99a <_dtoa_r+0x912>
 800f896:	f1c0 0320 	rsb	r3, r0, #32
 800f89a:	2b04      	cmp	r3, #4
 800f89c:	dd73      	ble.n	800f986 <_dtoa_r+0x8fe>
 800f89e:	9b00      	ldr	r3, [sp, #0]
 800f8a0:	f1c0 001c 	rsb	r0, r0, #28
 800f8a4:	4403      	add	r3, r0
 800f8a6:	9300      	str	r3, [sp, #0]
 800f8a8:	9b06      	ldr	r3, [sp, #24]
 800f8aa:	4403      	add	r3, r0
 800f8ac:	4406      	add	r6, r0
 800f8ae:	9306      	str	r3, [sp, #24]
 800f8b0:	9b00      	ldr	r3, [sp, #0]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	dd05      	ble.n	800f8c2 <_dtoa_r+0x83a>
 800f8b6:	9902      	ldr	r1, [sp, #8]
 800f8b8:	461a      	mov	r2, r3
 800f8ba:	4648      	mov	r0, r9
 800f8bc:	f000 fcba 	bl	8010234 <__lshift>
 800f8c0:	9002      	str	r0, [sp, #8]
 800f8c2:	9b06      	ldr	r3, [sp, #24]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	dd05      	ble.n	800f8d4 <_dtoa_r+0x84c>
 800f8c8:	4621      	mov	r1, r4
 800f8ca:	461a      	mov	r2, r3
 800f8cc:	4648      	mov	r0, r9
 800f8ce:	f000 fcb1 	bl	8010234 <__lshift>
 800f8d2:	4604      	mov	r4, r0
 800f8d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d061      	beq.n	800f99e <_dtoa_r+0x916>
 800f8da:	9802      	ldr	r0, [sp, #8]
 800f8dc:	4621      	mov	r1, r4
 800f8de:	f000 fd15 	bl	801030c <__mcmp>
 800f8e2:	2800      	cmp	r0, #0
 800f8e4:	da5b      	bge.n	800f99e <_dtoa_r+0x916>
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	9902      	ldr	r1, [sp, #8]
 800f8ea:	220a      	movs	r2, #10
 800f8ec:	4648      	mov	r0, r9
 800f8ee:	f000 fafd 	bl	800feec <__multadd>
 800f8f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8f4:	9002      	str	r0, [sp, #8]
 800f8f6:	f107 38ff 	add.w	r8, r7, #4294967295
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	f000 8177 	beq.w	800fbee <_dtoa_r+0xb66>
 800f900:	4629      	mov	r1, r5
 800f902:	2300      	movs	r3, #0
 800f904:	220a      	movs	r2, #10
 800f906:	4648      	mov	r0, r9
 800f908:	f000 faf0 	bl	800feec <__multadd>
 800f90c:	f1bb 0f00 	cmp.w	fp, #0
 800f910:	4605      	mov	r5, r0
 800f912:	dc6f      	bgt.n	800f9f4 <_dtoa_r+0x96c>
 800f914:	9b07      	ldr	r3, [sp, #28]
 800f916:	2b02      	cmp	r3, #2
 800f918:	dc49      	bgt.n	800f9ae <_dtoa_r+0x926>
 800f91a:	e06b      	b.n	800f9f4 <_dtoa_r+0x96c>
 800f91c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f91e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f922:	e73c      	b.n	800f79e <_dtoa_r+0x716>
 800f924:	3fe00000 	.word	0x3fe00000
 800f928:	40240000 	.word	0x40240000
 800f92c:	9b03      	ldr	r3, [sp, #12]
 800f92e:	1e5c      	subs	r4, r3, #1
 800f930:	9b08      	ldr	r3, [sp, #32]
 800f932:	42a3      	cmp	r3, r4
 800f934:	db09      	blt.n	800f94a <_dtoa_r+0x8c2>
 800f936:	1b1c      	subs	r4, r3, r4
 800f938:	9b03      	ldr	r3, [sp, #12]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	f6bf af30 	bge.w	800f7a0 <_dtoa_r+0x718>
 800f940:	9b00      	ldr	r3, [sp, #0]
 800f942:	9a03      	ldr	r2, [sp, #12]
 800f944:	1a9e      	subs	r6, r3, r2
 800f946:	2300      	movs	r3, #0
 800f948:	e72b      	b.n	800f7a2 <_dtoa_r+0x71a>
 800f94a:	9b08      	ldr	r3, [sp, #32]
 800f94c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f94e:	9408      	str	r4, [sp, #32]
 800f950:	1ae3      	subs	r3, r4, r3
 800f952:	441a      	add	r2, r3
 800f954:	9e00      	ldr	r6, [sp, #0]
 800f956:	9b03      	ldr	r3, [sp, #12]
 800f958:	920d      	str	r2, [sp, #52]	@ 0x34
 800f95a:	2400      	movs	r4, #0
 800f95c:	e721      	b.n	800f7a2 <_dtoa_r+0x71a>
 800f95e:	9c08      	ldr	r4, [sp, #32]
 800f960:	9e00      	ldr	r6, [sp, #0]
 800f962:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f964:	e728      	b.n	800f7b8 <_dtoa_r+0x730>
 800f966:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f96a:	e751      	b.n	800f810 <_dtoa_r+0x788>
 800f96c:	9a08      	ldr	r2, [sp, #32]
 800f96e:	9902      	ldr	r1, [sp, #8]
 800f970:	e750      	b.n	800f814 <_dtoa_r+0x78c>
 800f972:	f8cd 8008 	str.w	r8, [sp, #8]
 800f976:	e751      	b.n	800f81c <_dtoa_r+0x794>
 800f978:	2300      	movs	r3, #0
 800f97a:	e779      	b.n	800f870 <_dtoa_r+0x7e8>
 800f97c:	9b04      	ldr	r3, [sp, #16]
 800f97e:	e777      	b.n	800f870 <_dtoa_r+0x7e8>
 800f980:	2300      	movs	r3, #0
 800f982:	9308      	str	r3, [sp, #32]
 800f984:	e779      	b.n	800f87a <_dtoa_r+0x7f2>
 800f986:	d093      	beq.n	800f8b0 <_dtoa_r+0x828>
 800f988:	9a00      	ldr	r2, [sp, #0]
 800f98a:	331c      	adds	r3, #28
 800f98c:	441a      	add	r2, r3
 800f98e:	9200      	str	r2, [sp, #0]
 800f990:	9a06      	ldr	r2, [sp, #24]
 800f992:	441a      	add	r2, r3
 800f994:	441e      	add	r6, r3
 800f996:	9206      	str	r2, [sp, #24]
 800f998:	e78a      	b.n	800f8b0 <_dtoa_r+0x828>
 800f99a:	4603      	mov	r3, r0
 800f99c:	e7f4      	b.n	800f988 <_dtoa_r+0x900>
 800f99e:	9b03      	ldr	r3, [sp, #12]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	46b8      	mov	r8, r7
 800f9a4:	dc20      	bgt.n	800f9e8 <_dtoa_r+0x960>
 800f9a6:	469b      	mov	fp, r3
 800f9a8:	9b07      	ldr	r3, [sp, #28]
 800f9aa:	2b02      	cmp	r3, #2
 800f9ac:	dd1e      	ble.n	800f9ec <_dtoa_r+0x964>
 800f9ae:	f1bb 0f00 	cmp.w	fp, #0
 800f9b2:	f47f adb1 	bne.w	800f518 <_dtoa_r+0x490>
 800f9b6:	4621      	mov	r1, r4
 800f9b8:	465b      	mov	r3, fp
 800f9ba:	2205      	movs	r2, #5
 800f9bc:	4648      	mov	r0, r9
 800f9be:	f000 fa95 	bl	800feec <__multadd>
 800f9c2:	4601      	mov	r1, r0
 800f9c4:	4604      	mov	r4, r0
 800f9c6:	9802      	ldr	r0, [sp, #8]
 800f9c8:	f000 fca0 	bl	801030c <__mcmp>
 800f9cc:	2800      	cmp	r0, #0
 800f9ce:	f77f ada3 	ble.w	800f518 <_dtoa_r+0x490>
 800f9d2:	4656      	mov	r6, sl
 800f9d4:	2331      	movs	r3, #49	@ 0x31
 800f9d6:	f806 3b01 	strb.w	r3, [r6], #1
 800f9da:	f108 0801 	add.w	r8, r8, #1
 800f9de:	e59f      	b.n	800f520 <_dtoa_r+0x498>
 800f9e0:	9c03      	ldr	r4, [sp, #12]
 800f9e2:	46b8      	mov	r8, r7
 800f9e4:	4625      	mov	r5, r4
 800f9e6:	e7f4      	b.n	800f9d2 <_dtoa_r+0x94a>
 800f9e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f9ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	f000 8101 	beq.w	800fbf6 <_dtoa_r+0xb6e>
 800f9f4:	2e00      	cmp	r6, #0
 800f9f6:	dd05      	ble.n	800fa04 <_dtoa_r+0x97c>
 800f9f8:	4629      	mov	r1, r5
 800f9fa:	4632      	mov	r2, r6
 800f9fc:	4648      	mov	r0, r9
 800f9fe:	f000 fc19 	bl	8010234 <__lshift>
 800fa02:	4605      	mov	r5, r0
 800fa04:	9b08      	ldr	r3, [sp, #32]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d05c      	beq.n	800fac4 <_dtoa_r+0xa3c>
 800fa0a:	6869      	ldr	r1, [r5, #4]
 800fa0c:	4648      	mov	r0, r9
 800fa0e:	f000 fa0b 	bl	800fe28 <_Balloc>
 800fa12:	4606      	mov	r6, r0
 800fa14:	b928      	cbnz	r0, 800fa22 <_dtoa_r+0x99a>
 800fa16:	4b82      	ldr	r3, [pc, #520]	@ (800fc20 <_dtoa_r+0xb98>)
 800fa18:	4602      	mov	r2, r0
 800fa1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fa1e:	f7ff bb4a 	b.w	800f0b6 <_dtoa_r+0x2e>
 800fa22:	692a      	ldr	r2, [r5, #16]
 800fa24:	3202      	adds	r2, #2
 800fa26:	0092      	lsls	r2, r2, #2
 800fa28:	f105 010c 	add.w	r1, r5, #12
 800fa2c:	300c      	adds	r0, #12
 800fa2e:	f7ff fa94 	bl	800ef5a <memcpy>
 800fa32:	2201      	movs	r2, #1
 800fa34:	4631      	mov	r1, r6
 800fa36:	4648      	mov	r0, r9
 800fa38:	f000 fbfc 	bl	8010234 <__lshift>
 800fa3c:	f10a 0301 	add.w	r3, sl, #1
 800fa40:	9300      	str	r3, [sp, #0]
 800fa42:	eb0a 030b 	add.w	r3, sl, fp
 800fa46:	9308      	str	r3, [sp, #32]
 800fa48:	9b04      	ldr	r3, [sp, #16]
 800fa4a:	f003 0301 	and.w	r3, r3, #1
 800fa4e:	462f      	mov	r7, r5
 800fa50:	9306      	str	r3, [sp, #24]
 800fa52:	4605      	mov	r5, r0
 800fa54:	9b00      	ldr	r3, [sp, #0]
 800fa56:	9802      	ldr	r0, [sp, #8]
 800fa58:	4621      	mov	r1, r4
 800fa5a:	f103 3bff 	add.w	fp, r3, #4294967295
 800fa5e:	f7ff fa8a 	bl	800ef76 <quorem>
 800fa62:	4603      	mov	r3, r0
 800fa64:	3330      	adds	r3, #48	@ 0x30
 800fa66:	9003      	str	r0, [sp, #12]
 800fa68:	4639      	mov	r1, r7
 800fa6a:	9802      	ldr	r0, [sp, #8]
 800fa6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa6e:	f000 fc4d 	bl	801030c <__mcmp>
 800fa72:	462a      	mov	r2, r5
 800fa74:	9004      	str	r0, [sp, #16]
 800fa76:	4621      	mov	r1, r4
 800fa78:	4648      	mov	r0, r9
 800fa7a:	f000 fc63 	bl	8010344 <__mdiff>
 800fa7e:	68c2      	ldr	r2, [r0, #12]
 800fa80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa82:	4606      	mov	r6, r0
 800fa84:	bb02      	cbnz	r2, 800fac8 <_dtoa_r+0xa40>
 800fa86:	4601      	mov	r1, r0
 800fa88:	9802      	ldr	r0, [sp, #8]
 800fa8a:	f000 fc3f 	bl	801030c <__mcmp>
 800fa8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa90:	4602      	mov	r2, r0
 800fa92:	4631      	mov	r1, r6
 800fa94:	4648      	mov	r0, r9
 800fa96:	920c      	str	r2, [sp, #48]	@ 0x30
 800fa98:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa9a:	f000 fa05 	bl	800fea8 <_Bfree>
 800fa9e:	9b07      	ldr	r3, [sp, #28]
 800faa0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800faa2:	9e00      	ldr	r6, [sp, #0]
 800faa4:	ea42 0103 	orr.w	r1, r2, r3
 800faa8:	9b06      	ldr	r3, [sp, #24]
 800faaa:	4319      	orrs	r1, r3
 800faac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800faae:	d10d      	bne.n	800facc <_dtoa_r+0xa44>
 800fab0:	2b39      	cmp	r3, #57	@ 0x39
 800fab2:	d027      	beq.n	800fb04 <_dtoa_r+0xa7c>
 800fab4:	9a04      	ldr	r2, [sp, #16]
 800fab6:	2a00      	cmp	r2, #0
 800fab8:	dd01      	ble.n	800fabe <_dtoa_r+0xa36>
 800faba:	9b03      	ldr	r3, [sp, #12]
 800fabc:	3331      	adds	r3, #49	@ 0x31
 800fabe:	f88b 3000 	strb.w	r3, [fp]
 800fac2:	e52e      	b.n	800f522 <_dtoa_r+0x49a>
 800fac4:	4628      	mov	r0, r5
 800fac6:	e7b9      	b.n	800fa3c <_dtoa_r+0x9b4>
 800fac8:	2201      	movs	r2, #1
 800faca:	e7e2      	b.n	800fa92 <_dtoa_r+0xa0a>
 800facc:	9904      	ldr	r1, [sp, #16]
 800face:	2900      	cmp	r1, #0
 800fad0:	db04      	blt.n	800fadc <_dtoa_r+0xa54>
 800fad2:	9807      	ldr	r0, [sp, #28]
 800fad4:	4301      	orrs	r1, r0
 800fad6:	9806      	ldr	r0, [sp, #24]
 800fad8:	4301      	orrs	r1, r0
 800fada:	d120      	bne.n	800fb1e <_dtoa_r+0xa96>
 800fadc:	2a00      	cmp	r2, #0
 800fade:	ddee      	ble.n	800fabe <_dtoa_r+0xa36>
 800fae0:	9902      	ldr	r1, [sp, #8]
 800fae2:	9300      	str	r3, [sp, #0]
 800fae4:	2201      	movs	r2, #1
 800fae6:	4648      	mov	r0, r9
 800fae8:	f000 fba4 	bl	8010234 <__lshift>
 800faec:	4621      	mov	r1, r4
 800faee:	9002      	str	r0, [sp, #8]
 800faf0:	f000 fc0c 	bl	801030c <__mcmp>
 800faf4:	2800      	cmp	r0, #0
 800faf6:	9b00      	ldr	r3, [sp, #0]
 800faf8:	dc02      	bgt.n	800fb00 <_dtoa_r+0xa78>
 800fafa:	d1e0      	bne.n	800fabe <_dtoa_r+0xa36>
 800fafc:	07da      	lsls	r2, r3, #31
 800fafe:	d5de      	bpl.n	800fabe <_dtoa_r+0xa36>
 800fb00:	2b39      	cmp	r3, #57	@ 0x39
 800fb02:	d1da      	bne.n	800faba <_dtoa_r+0xa32>
 800fb04:	2339      	movs	r3, #57	@ 0x39
 800fb06:	f88b 3000 	strb.w	r3, [fp]
 800fb0a:	4633      	mov	r3, r6
 800fb0c:	461e      	mov	r6, r3
 800fb0e:	3b01      	subs	r3, #1
 800fb10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fb14:	2a39      	cmp	r2, #57	@ 0x39
 800fb16:	d04e      	beq.n	800fbb6 <_dtoa_r+0xb2e>
 800fb18:	3201      	adds	r2, #1
 800fb1a:	701a      	strb	r2, [r3, #0]
 800fb1c:	e501      	b.n	800f522 <_dtoa_r+0x49a>
 800fb1e:	2a00      	cmp	r2, #0
 800fb20:	dd03      	ble.n	800fb2a <_dtoa_r+0xaa2>
 800fb22:	2b39      	cmp	r3, #57	@ 0x39
 800fb24:	d0ee      	beq.n	800fb04 <_dtoa_r+0xa7c>
 800fb26:	3301      	adds	r3, #1
 800fb28:	e7c9      	b.n	800fabe <_dtoa_r+0xa36>
 800fb2a:	9a00      	ldr	r2, [sp, #0]
 800fb2c:	9908      	ldr	r1, [sp, #32]
 800fb2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fb32:	428a      	cmp	r2, r1
 800fb34:	d028      	beq.n	800fb88 <_dtoa_r+0xb00>
 800fb36:	9902      	ldr	r1, [sp, #8]
 800fb38:	2300      	movs	r3, #0
 800fb3a:	220a      	movs	r2, #10
 800fb3c:	4648      	mov	r0, r9
 800fb3e:	f000 f9d5 	bl	800feec <__multadd>
 800fb42:	42af      	cmp	r7, r5
 800fb44:	9002      	str	r0, [sp, #8]
 800fb46:	f04f 0300 	mov.w	r3, #0
 800fb4a:	f04f 020a 	mov.w	r2, #10
 800fb4e:	4639      	mov	r1, r7
 800fb50:	4648      	mov	r0, r9
 800fb52:	d107      	bne.n	800fb64 <_dtoa_r+0xadc>
 800fb54:	f000 f9ca 	bl	800feec <__multadd>
 800fb58:	4607      	mov	r7, r0
 800fb5a:	4605      	mov	r5, r0
 800fb5c:	9b00      	ldr	r3, [sp, #0]
 800fb5e:	3301      	adds	r3, #1
 800fb60:	9300      	str	r3, [sp, #0]
 800fb62:	e777      	b.n	800fa54 <_dtoa_r+0x9cc>
 800fb64:	f000 f9c2 	bl	800feec <__multadd>
 800fb68:	4629      	mov	r1, r5
 800fb6a:	4607      	mov	r7, r0
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	220a      	movs	r2, #10
 800fb70:	4648      	mov	r0, r9
 800fb72:	f000 f9bb 	bl	800feec <__multadd>
 800fb76:	4605      	mov	r5, r0
 800fb78:	e7f0      	b.n	800fb5c <_dtoa_r+0xad4>
 800fb7a:	f1bb 0f00 	cmp.w	fp, #0
 800fb7e:	bfcc      	ite	gt
 800fb80:	465e      	movgt	r6, fp
 800fb82:	2601      	movle	r6, #1
 800fb84:	4456      	add	r6, sl
 800fb86:	2700      	movs	r7, #0
 800fb88:	9902      	ldr	r1, [sp, #8]
 800fb8a:	9300      	str	r3, [sp, #0]
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	4648      	mov	r0, r9
 800fb90:	f000 fb50 	bl	8010234 <__lshift>
 800fb94:	4621      	mov	r1, r4
 800fb96:	9002      	str	r0, [sp, #8]
 800fb98:	f000 fbb8 	bl	801030c <__mcmp>
 800fb9c:	2800      	cmp	r0, #0
 800fb9e:	dcb4      	bgt.n	800fb0a <_dtoa_r+0xa82>
 800fba0:	d102      	bne.n	800fba8 <_dtoa_r+0xb20>
 800fba2:	9b00      	ldr	r3, [sp, #0]
 800fba4:	07db      	lsls	r3, r3, #31
 800fba6:	d4b0      	bmi.n	800fb0a <_dtoa_r+0xa82>
 800fba8:	4633      	mov	r3, r6
 800fbaa:	461e      	mov	r6, r3
 800fbac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fbb0:	2a30      	cmp	r2, #48	@ 0x30
 800fbb2:	d0fa      	beq.n	800fbaa <_dtoa_r+0xb22>
 800fbb4:	e4b5      	b.n	800f522 <_dtoa_r+0x49a>
 800fbb6:	459a      	cmp	sl, r3
 800fbb8:	d1a8      	bne.n	800fb0c <_dtoa_r+0xa84>
 800fbba:	2331      	movs	r3, #49	@ 0x31
 800fbbc:	f108 0801 	add.w	r8, r8, #1
 800fbc0:	f88a 3000 	strb.w	r3, [sl]
 800fbc4:	e4ad      	b.n	800f522 <_dtoa_r+0x49a>
 800fbc6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fbc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800fc24 <_dtoa_r+0xb9c>
 800fbcc:	b11b      	cbz	r3, 800fbd6 <_dtoa_r+0xb4e>
 800fbce:	f10a 0308 	add.w	r3, sl, #8
 800fbd2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fbd4:	6013      	str	r3, [r2, #0]
 800fbd6:	4650      	mov	r0, sl
 800fbd8:	b017      	add	sp, #92	@ 0x5c
 800fbda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbde:	9b07      	ldr	r3, [sp, #28]
 800fbe0:	2b01      	cmp	r3, #1
 800fbe2:	f77f ae2e 	ble.w	800f842 <_dtoa_r+0x7ba>
 800fbe6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fbe8:	9308      	str	r3, [sp, #32]
 800fbea:	2001      	movs	r0, #1
 800fbec:	e64d      	b.n	800f88a <_dtoa_r+0x802>
 800fbee:	f1bb 0f00 	cmp.w	fp, #0
 800fbf2:	f77f aed9 	ble.w	800f9a8 <_dtoa_r+0x920>
 800fbf6:	4656      	mov	r6, sl
 800fbf8:	9802      	ldr	r0, [sp, #8]
 800fbfa:	4621      	mov	r1, r4
 800fbfc:	f7ff f9bb 	bl	800ef76 <quorem>
 800fc00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fc04:	f806 3b01 	strb.w	r3, [r6], #1
 800fc08:	eba6 020a 	sub.w	r2, r6, sl
 800fc0c:	4593      	cmp	fp, r2
 800fc0e:	ddb4      	ble.n	800fb7a <_dtoa_r+0xaf2>
 800fc10:	9902      	ldr	r1, [sp, #8]
 800fc12:	2300      	movs	r3, #0
 800fc14:	220a      	movs	r2, #10
 800fc16:	4648      	mov	r0, r9
 800fc18:	f000 f968 	bl	800feec <__multadd>
 800fc1c:	9002      	str	r0, [sp, #8]
 800fc1e:	e7eb      	b.n	800fbf8 <_dtoa_r+0xb70>
 800fc20:	08012178 	.word	0x08012178
 800fc24:	080120fc 	.word	0x080120fc

0800fc28 <_free_r>:
 800fc28:	b538      	push	{r3, r4, r5, lr}
 800fc2a:	4605      	mov	r5, r0
 800fc2c:	2900      	cmp	r1, #0
 800fc2e:	d041      	beq.n	800fcb4 <_free_r+0x8c>
 800fc30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc34:	1f0c      	subs	r4, r1, #4
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	bfb8      	it	lt
 800fc3a:	18e4      	addlt	r4, r4, r3
 800fc3c:	f000 f8e8 	bl	800fe10 <__malloc_lock>
 800fc40:	4a1d      	ldr	r2, [pc, #116]	@ (800fcb8 <_free_r+0x90>)
 800fc42:	6813      	ldr	r3, [r2, #0]
 800fc44:	b933      	cbnz	r3, 800fc54 <_free_r+0x2c>
 800fc46:	6063      	str	r3, [r4, #4]
 800fc48:	6014      	str	r4, [r2, #0]
 800fc4a:	4628      	mov	r0, r5
 800fc4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc50:	f000 b8e4 	b.w	800fe1c <__malloc_unlock>
 800fc54:	42a3      	cmp	r3, r4
 800fc56:	d908      	bls.n	800fc6a <_free_r+0x42>
 800fc58:	6820      	ldr	r0, [r4, #0]
 800fc5a:	1821      	adds	r1, r4, r0
 800fc5c:	428b      	cmp	r3, r1
 800fc5e:	bf01      	itttt	eq
 800fc60:	6819      	ldreq	r1, [r3, #0]
 800fc62:	685b      	ldreq	r3, [r3, #4]
 800fc64:	1809      	addeq	r1, r1, r0
 800fc66:	6021      	streq	r1, [r4, #0]
 800fc68:	e7ed      	b.n	800fc46 <_free_r+0x1e>
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	685b      	ldr	r3, [r3, #4]
 800fc6e:	b10b      	cbz	r3, 800fc74 <_free_r+0x4c>
 800fc70:	42a3      	cmp	r3, r4
 800fc72:	d9fa      	bls.n	800fc6a <_free_r+0x42>
 800fc74:	6811      	ldr	r1, [r2, #0]
 800fc76:	1850      	adds	r0, r2, r1
 800fc78:	42a0      	cmp	r0, r4
 800fc7a:	d10b      	bne.n	800fc94 <_free_r+0x6c>
 800fc7c:	6820      	ldr	r0, [r4, #0]
 800fc7e:	4401      	add	r1, r0
 800fc80:	1850      	adds	r0, r2, r1
 800fc82:	4283      	cmp	r3, r0
 800fc84:	6011      	str	r1, [r2, #0]
 800fc86:	d1e0      	bne.n	800fc4a <_free_r+0x22>
 800fc88:	6818      	ldr	r0, [r3, #0]
 800fc8a:	685b      	ldr	r3, [r3, #4]
 800fc8c:	6053      	str	r3, [r2, #4]
 800fc8e:	4408      	add	r0, r1
 800fc90:	6010      	str	r0, [r2, #0]
 800fc92:	e7da      	b.n	800fc4a <_free_r+0x22>
 800fc94:	d902      	bls.n	800fc9c <_free_r+0x74>
 800fc96:	230c      	movs	r3, #12
 800fc98:	602b      	str	r3, [r5, #0]
 800fc9a:	e7d6      	b.n	800fc4a <_free_r+0x22>
 800fc9c:	6820      	ldr	r0, [r4, #0]
 800fc9e:	1821      	adds	r1, r4, r0
 800fca0:	428b      	cmp	r3, r1
 800fca2:	bf04      	itt	eq
 800fca4:	6819      	ldreq	r1, [r3, #0]
 800fca6:	685b      	ldreq	r3, [r3, #4]
 800fca8:	6063      	str	r3, [r4, #4]
 800fcaa:	bf04      	itt	eq
 800fcac:	1809      	addeq	r1, r1, r0
 800fcae:	6021      	streq	r1, [r4, #0]
 800fcb0:	6054      	str	r4, [r2, #4]
 800fcb2:	e7ca      	b.n	800fc4a <_free_r+0x22>
 800fcb4:	bd38      	pop	{r3, r4, r5, pc}
 800fcb6:	bf00      	nop
 800fcb8:	20002af4 	.word	0x20002af4

0800fcbc <malloc>:
 800fcbc:	4b02      	ldr	r3, [pc, #8]	@ (800fcc8 <malloc+0xc>)
 800fcbe:	4601      	mov	r1, r0
 800fcc0:	6818      	ldr	r0, [r3, #0]
 800fcc2:	f000 b825 	b.w	800fd10 <_malloc_r>
 800fcc6:	bf00      	nop
 800fcc8:	2000010c 	.word	0x2000010c

0800fccc <sbrk_aligned>:
 800fccc:	b570      	push	{r4, r5, r6, lr}
 800fcce:	4e0f      	ldr	r6, [pc, #60]	@ (800fd0c <sbrk_aligned+0x40>)
 800fcd0:	460c      	mov	r4, r1
 800fcd2:	6831      	ldr	r1, [r6, #0]
 800fcd4:	4605      	mov	r5, r0
 800fcd6:	b911      	cbnz	r1, 800fcde <sbrk_aligned+0x12>
 800fcd8:	f000 fe3e 	bl	8010958 <_sbrk_r>
 800fcdc:	6030      	str	r0, [r6, #0]
 800fcde:	4621      	mov	r1, r4
 800fce0:	4628      	mov	r0, r5
 800fce2:	f000 fe39 	bl	8010958 <_sbrk_r>
 800fce6:	1c43      	adds	r3, r0, #1
 800fce8:	d103      	bne.n	800fcf2 <sbrk_aligned+0x26>
 800fcea:	f04f 34ff 	mov.w	r4, #4294967295
 800fcee:	4620      	mov	r0, r4
 800fcf0:	bd70      	pop	{r4, r5, r6, pc}
 800fcf2:	1cc4      	adds	r4, r0, #3
 800fcf4:	f024 0403 	bic.w	r4, r4, #3
 800fcf8:	42a0      	cmp	r0, r4
 800fcfa:	d0f8      	beq.n	800fcee <sbrk_aligned+0x22>
 800fcfc:	1a21      	subs	r1, r4, r0
 800fcfe:	4628      	mov	r0, r5
 800fd00:	f000 fe2a 	bl	8010958 <_sbrk_r>
 800fd04:	3001      	adds	r0, #1
 800fd06:	d1f2      	bne.n	800fcee <sbrk_aligned+0x22>
 800fd08:	e7ef      	b.n	800fcea <sbrk_aligned+0x1e>
 800fd0a:	bf00      	nop
 800fd0c:	20002af0 	.word	0x20002af0

0800fd10 <_malloc_r>:
 800fd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd14:	1ccd      	adds	r5, r1, #3
 800fd16:	f025 0503 	bic.w	r5, r5, #3
 800fd1a:	3508      	adds	r5, #8
 800fd1c:	2d0c      	cmp	r5, #12
 800fd1e:	bf38      	it	cc
 800fd20:	250c      	movcc	r5, #12
 800fd22:	2d00      	cmp	r5, #0
 800fd24:	4606      	mov	r6, r0
 800fd26:	db01      	blt.n	800fd2c <_malloc_r+0x1c>
 800fd28:	42a9      	cmp	r1, r5
 800fd2a:	d904      	bls.n	800fd36 <_malloc_r+0x26>
 800fd2c:	230c      	movs	r3, #12
 800fd2e:	6033      	str	r3, [r6, #0]
 800fd30:	2000      	movs	r0, #0
 800fd32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fe0c <_malloc_r+0xfc>
 800fd3a:	f000 f869 	bl	800fe10 <__malloc_lock>
 800fd3e:	f8d8 3000 	ldr.w	r3, [r8]
 800fd42:	461c      	mov	r4, r3
 800fd44:	bb44      	cbnz	r4, 800fd98 <_malloc_r+0x88>
 800fd46:	4629      	mov	r1, r5
 800fd48:	4630      	mov	r0, r6
 800fd4a:	f7ff ffbf 	bl	800fccc <sbrk_aligned>
 800fd4e:	1c43      	adds	r3, r0, #1
 800fd50:	4604      	mov	r4, r0
 800fd52:	d158      	bne.n	800fe06 <_malloc_r+0xf6>
 800fd54:	f8d8 4000 	ldr.w	r4, [r8]
 800fd58:	4627      	mov	r7, r4
 800fd5a:	2f00      	cmp	r7, #0
 800fd5c:	d143      	bne.n	800fde6 <_malloc_r+0xd6>
 800fd5e:	2c00      	cmp	r4, #0
 800fd60:	d04b      	beq.n	800fdfa <_malloc_r+0xea>
 800fd62:	6823      	ldr	r3, [r4, #0]
 800fd64:	4639      	mov	r1, r7
 800fd66:	4630      	mov	r0, r6
 800fd68:	eb04 0903 	add.w	r9, r4, r3
 800fd6c:	f000 fdf4 	bl	8010958 <_sbrk_r>
 800fd70:	4581      	cmp	r9, r0
 800fd72:	d142      	bne.n	800fdfa <_malloc_r+0xea>
 800fd74:	6821      	ldr	r1, [r4, #0]
 800fd76:	1a6d      	subs	r5, r5, r1
 800fd78:	4629      	mov	r1, r5
 800fd7a:	4630      	mov	r0, r6
 800fd7c:	f7ff ffa6 	bl	800fccc <sbrk_aligned>
 800fd80:	3001      	adds	r0, #1
 800fd82:	d03a      	beq.n	800fdfa <_malloc_r+0xea>
 800fd84:	6823      	ldr	r3, [r4, #0]
 800fd86:	442b      	add	r3, r5
 800fd88:	6023      	str	r3, [r4, #0]
 800fd8a:	f8d8 3000 	ldr.w	r3, [r8]
 800fd8e:	685a      	ldr	r2, [r3, #4]
 800fd90:	bb62      	cbnz	r2, 800fdec <_malloc_r+0xdc>
 800fd92:	f8c8 7000 	str.w	r7, [r8]
 800fd96:	e00f      	b.n	800fdb8 <_malloc_r+0xa8>
 800fd98:	6822      	ldr	r2, [r4, #0]
 800fd9a:	1b52      	subs	r2, r2, r5
 800fd9c:	d420      	bmi.n	800fde0 <_malloc_r+0xd0>
 800fd9e:	2a0b      	cmp	r2, #11
 800fda0:	d917      	bls.n	800fdd2 <_malloc_r+0xc2>
 800fda2:	1961      	adds	r1, r4, r5
 800fda4:	42a3      	cmp	r3, r4
 800fda6:	6025      	str	r5, [r4, #0]
 800fda8:	bf18      	it	ne
 800fdaa:	6059      	strne	r1, [r3, #4]
 800fdac:	6863      	ldr	r3, [r4, #4]
 800fdae:	bf08      	it	eq
 800fdb0:	f8c8 1000 	streq.w	r1, [r8]
 800fdb4:	5162      	str	r2, [r4, r5]
 800fdb6:	604b      	str	r3, [r1, #4]
 800fdb8:	4630      	mov	r0, r6
 800fdba:	f000 f82f 	bl	800fe1c <__malloc_unlock>
 800fdbe:	f104 000b 	add.w	r0, r4, #11
 800fdc2:	1d23      	adds	r3, r4, #4
 800fdc4:	f020 0007 	bic.w	r0, r0, #7
 800fdc8:	1ac2      	subs	r2, r0, r3
 800fdca:	bf1c      	itt	ne
 800fdcc:	1a1b      	subne	r3, r3, r0
 800fdce:	50a3      	strne	r3, [r4, r2]
 800fdd0:	e7af      	b.n	800fd32 <_malloc_r+0x22>
 800fdd2:	6862      	ldr	r2, [r4, #4]
 800fdd4:	42a3      	cmp	r3, r4
 800fdd6:	bf0c      	ite	eq
 800fdd8:	f8c8 2000 	streq.w	r2, [r8]
 800fddc:	605a      	strne	r2, [r3, #4]
 800fdde:	e7eb      	b.n	800fdb8 <_malloc_r+0xa8>
 800fde0:	4623      	mov	r3, r4
 800fde2:	6864      	ldr	r4, [r4, #4]
 800fde4:	e7ae      	b.n	800fd44 <_malloc_r+0x34>
 800fde6:	463c      	mov	r4, r7
 800fde8:	687f      	ldr	r7, [r7, #4]
 800fdea:	e7b6      	b.n	800fd5a <_malloc_r+0x4a>
 800fdec:	461a      	mov	r2, r3
 800fdee:	685b      	ldr	r3, [r3, #4]
 800fdf0:	42a3      	cmp	r3, r4
 800fdf2:	d1fb      	bne.n	800fdec <_malloc_r+0xdc>
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	6053      	str	r3, [r2, #4]
 800fdf8:	e7de      	b.n	800fdb8 <_malloc_r+0xa8>
 800fdfa:	230c      	movs	r3, #12
 800fdfc:	6033      	str	r3, [r6, #0]
 800fdfe:	4630      	mov	r0, r6
 800fe00:	f000 f80c 	bl	800fe1c <__malloc_unlock>
 800fe04:	e794      	b.n	800fd30 <_malloc_r+0x20>
 800fe06:	6005      	str	r5, [r0, #0]
 800fe08:	e7d6      	b.n	800fdb8 <_malloc_r+0xa8>
 800fe0a:	bf00      	nop
 800fe0c:	20002af4 	.word	0x20002af4

0800fe10 <__malloc_lock>:
 800fe10:	4801      	ldr	r0, [pc, #4]	@ (800fe18 <__malloc_lock+0x8>)
 800fe12:	f7ff b8a0 	b.w	800ef56 <__retarget_lock_acquire_recursive>
 800fe16:	bf00      	nop
 800fe18:	20002aec 	.word	0x20002aec

0800fe1c <__malloc_unlock>:
 800fe1c:	4801      	ldr	r0, [pc, #4]	@ (800fe24 <__malloc_unlock+0x8>)
 800fe1e:	f7ff b89b 	b.w	800ef58 <__retarget_lock_release_recursive>
 800fe22:	bf00      	nop
 800fe24:	20002aec 	.word	0x20002aec

0800fe28 <_Balloc>:
 800fe28:	b570      	push	{r4, r5, r6, lr}
 800fe2a:	69c6      	ldr	r6, [r0, #28]
 800fe2c:	4604      	mov	r4, r0
 800fe2e:	460d      	mov	r5, r1
 800fe30:	b976      	cbnz	r6, 800fe50 <_Balloc+0x28>
 800fe32:	2010      	movs	r0, #16
 800fe34:	f7ff ff42 	bl	800fcbc <malloc>
 800fe38:	4602      	mov	r2, r0
 800fe3a:	61e0      	str	r0, [r4, #28]
 800fe3c:	b920      	cbnz	r0, 800fe48 <_Balloc+0x20>
 800fe3e:	4b18      	ldr	r3, [pc, #96]	@ (800fea0 <_Balloc+0x78>)
 800fe40:	4818      	ldr	r0, [pc, #96]	@ (800fea4 <_Balloc+0x7c>)
 800fe42:	216b      	movs	r1, #107	@ 0x6b
 800fe44:	f000 fd98 	bl	8010978 <__assert_func>
 800fe48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fe4c:	6006      	str	r6, [r0, #0]
 800fe4e:	60c6      	str	r6, [r0, #12]
 800fe50:	69e6      	ldr	r6, [r4, #28]
 800fe52:	68f3      	ldr	r3, [r6, #12]
 800fe54:	b183      	cbz	r3, 800fe78 <_Balloc+0x50>
 800fe56:	69e3      	ldr	r3, [r4, #28]
 800fe58:	68db      	ldr	r3, [r3, #12]
 800fe5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fe5e:	b9b8      	cbnz	r0, 800fe90 <_Balloc+0x68>
 800fe60:	2101      	movs	r1, #1
 800fe62:	fa01 f605 	lsl.w	r6, r1, r5
 800fe66:	1d72      	adds	r2, r6, #5
 800fe68:	0092      	lsls	r2, r2, #2
 800fe6a:	4620      	mov	r0, r4
 800fe6c:	f000 fda2 	bl	80109b4 <_calloc_r>
 800fe70:	b160      	cbz	r0, 800fe8c <_Balloc+0x64>
 800fe72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fe76:	e00e      	b.n	800fe96 <_Balloc+0x6e>
 800fe78:	2221      	movs	r2, #33	@ 0x21
 800fe7a:	2104      	movs	r1, #4
 800fe7c:	4620      	mov	r0, r4
 800fe7e:	f000 fd99 	bl	80109b4 <_calloc_r>
 800fe82:	69e3      	ldr	r3, [r4, #28]
 800fe84:	60f0      	str	r0, [r6, #12]
 800fe86:	68db      	ldr	r3, [r3, #12]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d1e4      	bne.n	800fe56 <_Balloc+0x2e>
 800fe8c:	2000      	movs	r0, #0
 800fe8e:	bd70      	pop	{r4, r5, r6, pc}
 800fe90:	6802      	ldr	r2, [r0, #0]
 800fe92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fe96:	2300      	movs	r3, #0
 800fe98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fe9c:	e7f7      	b.n	800fe8e <_Balloc+0x66>
 800fe9e:	bf00      	nop
 800fea0:	08012109 	.word	0x08012109
 800fea4:	08012189 	.word	0x08012189

0800fea8 <_Bfree>:
 800fea8:	b570      	push	{r4, r5, r6, lr}
 800feaa:	69c6      	ldr	r6, [r0, #28]
 800feac:	4605      	mov	r5, r0
 800feae:	460c      	mov	r4, r1
 800feb0:	b976      	cbnz	r6, 800fed0 <_Bfree+0x28>
 800feb2:	2010      	movs	r0, #16
 800feb4:	f7ff ff02 	bl	800fcbc <malloc>
 800feb8:	4602      	mov	r2, r0
 800feba:	61e8      	str	r0, [r5, #28]
 800febc:	b920      	cbnz	r0, 800fec8 <_Bfree+0x20>
 800febe:	4b09      	ldr	r3, [pc, #36]	@ (800fee4 <_Bfree+0x3c>)
 800fec0:	4809      	ldr	r0, [pc, #36]	@ (800fee8 <_Bfree+0x40>)
 800fec2:	218f      	movs	r1, #143	@ 0x8f
 800fec4:	f000 fd58 	bl	8010978 <__assert_func>
 800fec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fecc:	6006      	str	r6, [r0, #0]
 800fece:	60c6      	str	r6, [r0, #12]
 800fed0:	b13c      	cbz	r4, 800fee2 <_Bfree+0x3a>
 800fed2:	69eb      	ldr	r3, [r5, #28]
 800fed4:	6862      	ldr	r2, [r4, #4]
 800fed6:	68db      	ldr	r3, [r3, #12]
 800fed8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fedc:	6021      	str	r1, [r4, #0]
 800fede:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fee2:	bd70      	pop	{r4, r5, r6, pc}
 800fee4:	08012109 	.word	0x08012109
 800fee8:	08012189 	.word	0x08012189

0800feec <__multadd>:
 800feec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef0:	690d      	ldr	r5, [r1, #16]
 800fef2:	4607      	mov	r7, r0
 800fef4:	460c      	mov	r4, r1
 800fef6:	461e      	mov	r6, r3
 800fef8:	f101 0c14 	add.w	ip, r1, #20
 800fefc:	2000      	movs	r0, #0
 800fefe:	f8dc 3000 	ldr.w	r3, [ip]
 800ff02:	b299      	uxth	r1, r3
 800ff04:	fb02 6101 	mla	r1, r2, r1, r6
 800ff08:	0c1e      	lsrs	r6, r3, #16
 800ff0a:	0c0b      	lsrs	r3, r1, #16
 800ff0c:	fb02 3306 	mla	r3, r2, r6, r3
 800ff10:	b289      	uxth	r1, r1
 800ff12:	3001      	adds	r0, #1
 800ff14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ff18:	4285      	cmp	r5, r0
 800ff1a:	f84c 1b04 	str.w	r1, [ip], #4
 800ff1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ff22:	dcec      	bgt.n	800fefe <__multadd+0x12>
 800ff24:	b30e      	cbz	r6, 800ff6a <__multadd+0x7e>
 800ff26:	68a3      	ldr	r3, [r4, #8]
 800ff28:	42ab      	cmp	r3, r5
 800ff2a:	dc19      	bgt.n	800ff60 <__multadd+0x74>
 800ff2c:	6861      	ldr	r1, [r4, #4]
 800ff2e:	4638      	mov	r0, r7
 800ff30:	3101      	adds	r1, #1
 800ff32:	f7ff ff79 	bl	800fe28 <_Balloc>
 800ff36:	4680      	mov	r8, r0
 800ff38:	b928      	cbnz	r0, 800ff46 <__multadd+0x5a>
 800ff3a:	4602      	mov	r2, r0
 800ff3c:	4b0c      	ldr	r3, [pc, #48]	@ (800ff70 <__multadd+0x84>)
 800ff3e:	480d      	ldr	r0, [pc, #52]	@ (800ff74 <__multadd+0x88>)
 800ff40:	21ba      	movs	r1, #186	@ 0xba
 800ff42:	f000 fd19 	bl	8010978 <__assert_func>
 800ff46:	6922      	ldr	r2, [r4, #16]
 800ff48:	3202      	adds	r2, #2
 800ff4a:	f104 010c 	add.w	r1, r4, #12
 800ff4e:	0092      	lsls	r2, r2, #2
 800ff50:	300c      	adds	r0, #12
 800ff52:	f7ff f802 	bl	800ef5a <memcpy>
 800ff56:	4621      	mov	r1, r4
 800ff58:	4638      	mov	r0, r7
 800ff5a:	f7ff ffa5 	bl	800fea8 <_Bfree>
 800ff5e:	4644      	mov	r4, r8
 800ff60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ff64:	3501      	adds	r5, #1
 800ff66:	615e      	str	r6, [r3, #20]
 800ff68:	6125      	str	r5, [r4, #16]
 800ff6a:	4620      	mov	r0, r4
 800ff6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff70:	08012178 	.word	0x08012178
 800ff74:	08012189 	.word	0x08012189

0800ff78 <__hi0bits>:
 800ff78:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ff7c:	4603      	mov	r3, r0
 800ff7e:	bf36      	itet	cc
 800ff80:	0403      	lslcc	r3, r0, #16
 800ff82:	2000      	movcs	r0, #0
 800ff84:	2010      	movcc	r0, #16
 800ff86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ff8a:	bf3c      	itt	cc
 800ff8c:	021b      	lslcc	r3, r3, #8
 800ff8e:	3008      	addcc	r0, #8
 800ff90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ff94:	bf3c      	itt	cc
 800ff96:	011b      	lslcc	r3, r3, #4
 800ff98:	3004      	addcc	r0, #4
 800ff9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ff9e:	bf3c      	itt	cc
 800ffa0:	009b      	lslcc	r3, r3, #2
 800ffa2:	3002      	addcc	r0, #2
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	db05      	blt.n	800ffb4 <__hi0bits+0x3c>
 800ffa8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ffac:	f100 0001 	add.w	r0, r0, #1
 800ffb0:	bf08      	it	eq
 800ffb2:	2020      	moveq	r0, #32
 800ffb4:	4770      	bx	lr

0800ffb6 <__lo0bits>:
 800ffb6:	6803      	ldr	r3, [r0, #0]
 800ffb8:	4602      	mov	r2, r0
 800ffba:	f013 0007 	ands.w	r0, r3, #7
 800ffbe:	d00b      	beq.n	800ffd8 <__lo0bits+0x22>
 800ffc0:	07d9      	lsls	r1, r3, #31
 800ffc2:	d421      	bmi.n	8010008 <__lo0bits+0x52>
 800ffc4:	0798      	lsls	r0, r3, #30
 800ffc6:	bf49      	itett	mi
 800ffc8:	085b      	lsrmi	r3, r3, #1
 800ffca:	089b      	lsrpl	r3, r3, #2
 800ffcc:	2001      	movmi	r0, #1
 800ffce:	6013      	strmi	r3, [r2, #0]
 800ffd0:	bf5c      	itt	pl
 800ffd2:	6013      	strpl	r3, [r2, #0]
 800ffd4:	2002      	movpl	r0, #2
 800ffd6:	4770      	bx	lr
 800ffd8:	b299      	uxth	r1, r3
 800ffda:	b909      	cbnz	r1, 800ffe0 <__lo0bits+0x2a>
 800ffdc:	0c1b      	lsrs	r3, r3, #16
 800ffde:	2010      	movs	r0, #16
 800ffe0:	b2d9      	uxtb	r1, r3
 800ffe2:	b909      	cbnz	r1, 800ffe8 <__lo0bits+0x32>
 800ffe4:	3008      	adds	r0, #8
 800ffe6:	0a1b      	lsrs	r3, r3, #8
 800ffe8:	0719      	lsls	r1, r3, #28
 800ffea:	bf04      	itt	eq
 800ffec:	091b      	lsreq	r3, r3, #4
 800ffee:	3004      	addeq	r0, #4
 800fff0:	0799      	lsls	r1, r3, #30
 800fff2:	bf04      	itt	eq
 800fff4:	089b      	lsreq	r3, r3, #2
 800fff6:	3002      	addeq	r0, #2
 800fff8:	07d9      	lsls	r1, r3, #31
 800fffa:	d403      	bmi.n	8010004 <__lo0bits+0x4e>
 800fffc:	085b      	lsrs	r3, r3, #1
 800fffe:	f100 0001 	add.w	r0, r0, #1
 8010002:	d003      	beq.n	801000c <__lo0bits+0x56>
 8010004:	6013      	str	r3, [r2, #0]
 8010006:	4770      	bx	lr
 8010008:	2000      	movs	r0, #0
 801000a:	4770      	bx	lr
 801000c:	2020      	movs	r0, #32
 801000e:	4770      	bx	lr

08010010 <__i2b>:
 8010010:	b510      	push	{r4, lr}
 8010012:	460c      	mov	r4, r1
 8010014:	2101      	movs	r1, #1
 8010016:	f7ff ff07 	bl	800fe28 <_Balloc>
 801001a:	4602      	mov	r2, r0
 801001c:	b928      	cbnz	r0, 801002a <__i2b+0x1a>
 801001e:	4b05      	ldr	r3, [pc, #20]	@ (8010034 <__i2b+0x24>)
 8010020:	4805      	ldr	r0, [pc, #20]	@ (8010038 <__i2b+0x28>)
 8010022:	f240 1145 	movw	r1, #325	@ 0x145
 8010026:	f000 fca7 	bl	8010978 <__assert_func>
 801002a:	2301      	movs	r3, #1
 801002c:	6144      	str	r4, [r0, #20]
 801002e:	6103      	str	r3, [r0, #16]
 8010030:	bd10      	pop	{r4, pc}
 8010032:	bf00      	nop
 8010034:	08012178 	.word	0x08012178
 8010038:	08012189 	.word	0x08012189

0801003c <__multiply>:
 801003c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010040:	4617      	mov	r7, r2
 8010042:	690a      	ldr	r2, [r1, #16]
 8010044:	693b      	ldr	r3, [r7, #16]
 8010046:	429a      	cmp	r2, r3
 8010048:	bfa8      	it	ge
 801004a:	463b      	movge	r3, r7
 801004c:	4689      	mov	r9, r1
 801004e:	bfa4      	itt	ge
 8010050:	460f      	movge	r7, r1
 8010052:	4699      	movge	r9, r3
 8010054:	693d      	ldr	r5, [r7, #16]
 8010056:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801005a:	68bb      	ldr	r3, [r7, #8]
 801005c:	6879      	ldr	r1, [r7, #4]
 801005e:	eb05 060a 	add.w	r6, r5, sl
 8010062:	42b3      	cmp	r3, r6
 8010064:	b085      	sub	sp, #20
 8010066:	bfb8      	it	lt
 8010068:	3101      	addlt	r1, #1
 801006a:	f7ff fedd 	bl	800fe28 <_Balloc>
 801006e:	b930      	cbnz	r0, 801007e <__multiply+0x42>
 8010070:	4602      	mov	r2, r0
 8010072:	4b41      	ldr	r3, [pc, #260]	@ (8010178 <__multiply+0x13c>)
 8010074:	4841      	ldr	r0, [pc, #260]	@ (801017c <__multiply+0x140>)
 8010076:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801007a:	f000 fc7d 	bl	8010978 <__assert_func>
 801007e:	f100 0414 	add.w	r4, r0, #20
 8010082:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010086:	4623      	mov	r3, r4
 8010088:	2200      	movs	r2, #0
 801008a:	4573      	cmp	r3, lr
 801008c:	d320      	bcc.n	80100d0 <__multiply+0x94>
 801008e:	f107 0814 	add.w	r8, r7, #20
 8010092:	f109 0114 	add.w	r1, r9, #20
 8010096:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801009a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801009e:	9302      	str	r3, [sp, #8]
 80100a0:	1beb      	subs	r3, r5, r7
 80100a2:	3b15      	subs	r3, #21
 80100a4:	f023 0303 	bic.w	r3, r3, #3
 80100a8:	3304      	adds	r3, #4
 80100aa:	3715      	adds	r7, #21
 80100ac:	42bd      	cmp	r5, r7
 80100ae:	bf38      	it	cc
 80100b0:	2304      	movcc	r3, #4
 80100b2:	9301      	str	r3, [sp, #4]
 80100b4:	9b02      	ldr	r3, [sp, #8]
 80100b6:	9103      	str	r1, [sp, #12]
 80100b8:	428b      	cmp	r3, r1
 80100ba:	d80c      	bhi.n	80100d6 <__multiply+0x9a>
 80100bc:	2e00      	cmp	r6, #0
 80100be:	dd03      	ble.n	80100c8 <__multiply+0x8c>
 80100c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d055      	beq.n	8010174 <__multiply+0x138>
 80100c8:	6106      	str	r6, [r0, #16]
 80100ca:	b005      	add	sp, #20
 80100cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100d0:	f843 2b04 	str.w	r2, [r3], #4
 80100d4:	e7d9      	b.n	801008a <__multiply+0x4e>
 80100d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80100da:	f1ba 0f00 	cmp.w	sl, #0
 80100de:	d01f      	beq.n	8010120 <__multiply+0xe4>
 80100e0:	46c4      	mov	ip, r8
 80100e2:	46a1      	mov	r9, r4
 80100e4:	2700      	movs	r7, #0
 80100e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80100ea:	f8d9 3000 	ldr.w	r3, [r9]
 80100ee:	fa1f fb82 	uxth.w	fp, r2
 80100f2:	b29b      	uxth	r3, r3
 80100f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80100f8:	443b      	add	r3, r7
 80100fa:	f8d9 7000 	ldr.w	r7, [r9]
 80100fe:	0c12      	lsrs	r2, r2, #16
 8010100:	0c3f      	lsrs	r7, r7, #16
 8010102:	fb0a 7202 	mla	r2, sl, r2, r7
 8010106:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801010a:	b29b      	uxth	r3, r3
 801010c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010110:	4565      	cmp	r5, ip
 8010112:	f849 3b04 	str.w	r3, [r9], #4
 8010116:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801011a:	d8e4      	bhi.n	80100e6 <__multiply+0xaa>
 801011c:	9b01      	ldr	r3, [sp, #4]
 801011e:	50e7      	str	r7, [r4, r3]
 8010120:	9b03      	ldr	r3, [sp, #12]
 8010122:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010126:	3104      	adds	r1, #4
 8010128:	f1b9 0f00 	cmp.w	r9, #0
 801012c:	d020      	beq.n	8010170 <__multiply+0x134>
 801012e:	6823      	ldr	r3, [r4, #0]
 8010130:	4647      	mov	r7, r8
 8010132:	46a4      	mov	ip, r4
 8010134:	f04f 0a00 	mov.w	sl, #0
 8010138:	f8b7 b000 	ldrh.w	fp, [r7]
 801013c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010140:	fb09 220b 	mla	r2, r9, fp, r2
 8010144:	4452      	add	r2, sl
 8010146:	b29b      	uxth	r3, r3
 8010148:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801014c:	f84c 3b04 	str.w	r3, [ip], #4
 8010150:	f857 3b04 	ldr.w	r3, [r7], #4
 8010154:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010158:	f8bc 3000 	ldrh.w	r3, [ip]
 801015c:	fb09 330a 	mla	r3, r9, sl, r3
 8010160:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010164:	42bd      	cmp	r5, r7
 8010166:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801016a:	d8e5      	bhi.n	8010138 <__multiply+0xfc>
 801016c:	9a01      	ldr	r2, [sp, #4]
 801016e:	50a3      	str	r3, [r4, r2]
 8010170:	3404      	adds	r4, #4
 8010172:	e79f      	b.n	80100b4 <__multiply+0x78>
 8010174:	3e01      	subs	r6, #1
 8010176:	e7a1      	b.n	80100bc <__multiply+0x80>
 8010178:	08012178 	.word	0x08012178
 801017c:	08012189 	.word	0x08012189

08010180 <__pow5mult>:
 8010180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010184:	4615      	mov	r5, r2
 8010186:	f012 0203 	ands.w	r2, r2, #3
 801018a:	4607      	mov	r7, r0
 801018c:	460e      	mov	r6, r1
 801018e:	d007      	beq.n	80101a0 <__pow5mult+0x20>
 8010190:	4c25      	ldr	r4, [pc, #148]	@ (8010228 <__pow5mult+0xa8>)
 8010192:	3a01      	subs	r2, #1
 8010194:	2300      	movs	r3, #0
 8010196:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801019a:	f7ff fea7 	bl	800feec <__multadd>
 801019e:	4606      	mov	r6, r0
 80101a0:	10ad      	asrs	r5, r5, #2
 80101a2:	d03d      	beq.n	8010220 <__pow5mult+0xa0>
 80101a4:	69fc      	ldr	r4, [r7, #28]
 80101a6:	b97c      	cbnz	r4, 80101c8 <__pow5mult+0x48>
 80101a8:	2010      	movs	r0, #16
 80101aa:	f7ff fd87 	bl	800fcbc <malloc>
 80101ae:	4602      	mov	r2, r0
 80101b0:	61f8      	str	r0, [r7, #28]
 80101b2:	b928      	cbnz	r0, 80101c0 <__pow5mult+0x40>
 80101b4:	4b1d      	ldr	r3, [pc, #116]	@ (801022c <__pow5mult+0xac>)
 80101b6:	481e      	ldr	r0, [pc, #120]	@ (8010230 <__pow5mult+0xb0>)
 80101b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80101bc:	f000 fbdc 	bl	8010978 <__assert_func>
 80101c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80101c4:	6004      	str	r4, [r0, #0]
 80101c6:	60c4      	str	r4, [r0, #12]
 80101c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80101cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80101d0:	b94c      	cbnz	r4, 80101e6 <__pow5mult+0x66>
 80101d2:	f240 2171 	movw	r1, #625	@ 0x271
 80101d6:	4638      	mov	r0, r7
 80101d8:	f7ff ff1a 	bl	8010010 <__i2b>
 80101dc:	2300      	movs	r3, #0
 80101de:	f8c8 0008 	str.w	r0, [r8, #8]
 80101e2:	4604      	mov	r4, r0
 80101e4:	6003      	str	r3, [r0, #0]
 80101e6:	f04f 0900 	mov.w	r9, #0
 80101ea:	07eb      	lsls	r3, r5, #31
 80101ec:	d50a      	bpl.n	8010204 <__pow5mult+0x84>
 80101ee:	4631      	mov	r1, r6
 80101f0:	4622      	mov	r2, r4
 80101f2:	4638      	mov	r0, r7
 80101f4:	f7ff ff22 	bl	801003c <__multiply>
 80101f8:	4631      	mov	r1, r6
 80101fa:	4680      	mov	r8, r0
 80101fc:	4638      	mov	r0, r7
 80101fe:	f7ff fe53 	bl	800fea8 <_Bfree>
 8010202:	4646      	mov	r6, r8
 8010204:	106d      	asrs	r5, r5, #1
 8010206:	d00b      	beq.n	8010220 <__pow5mult+0xa0>
 8010208:	6820      	ldr	r0, [r4, #0]
 801020a:	b938      	cbnz	r0, 801021c <__pow5mult+0x9c>
 801020c:	4622      	mov	r2, r4
 801020e:	4621      	mov	r1, r4
 8010210:	4638      	mov	r0, r7
 8010212:	f7ff ff13 	bl	801003c <__multiply>
 8010216:	6020      	str	r0, [r4, #0]
 8010218:	f8c0 9000 	str.w	r9, [r0]
 801021c:	4604      	mov	r4, r0
 801021e:	e7e4      	b.n	80101ea <__pow5mult+0x6a>
 8010220:	4630      	mov	r0, r6
 8010222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010226:	bf00      	nop
 8010228:	0801223c 	.word	0x0801223c
 801022c:	08012109 	.word	0x08012109
 8010230:	08012189 	.word	0x08012189

08010234 <__lshift>:
 8010234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010238:	460c      	mov	r4, r1
 801023a:	6849      	ldr	r1, [r1, #4]
 801023c:	6923      	ldr	r3, [r4, #16]
 801023e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010242:	68a3      	ldr	r3, [r4, #8]
 8010244:	4607      	mov	r7, r0
 8010246:	4691      	mov	r9, r2
 8010248:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801024c:	f108 0601 	add.w	r6, r8, #1
 8010250:	42b3      	cmp	r3, r6
 8010252:	db0b      	blt.n	801026c <__lshift+0x38>
 8010254:	4638      	mov	r0, r7
 8010256:	f7ff fde7 	bl	800fe28 <_Balloc>
 801025a:	4605      	mov	r5, r0
 801025c:	b948      	cbnz	r0, 8010272 <__lshift+0x3e>
 801025e:	4602      	mov	r2, r0
 8010260:	4b28      	ldr	r3, [pc, #160]	@ (8010304 <__lshift+0xd0>)
 8010262:	4829      	ldr	r0, [pc, #164]	@ (8010308 <__lshift+0xd4>)
 8010264:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010268:	f000 fb86 	bl	8010978 <__assert_func>
 801026c:	3101      	adds	r1, #1
 801026e:	005b      	lsls	r3, r3, #1
 8010270:	e7ee      	b.n	8010250 <__lshift+0x1c>
 8010272:	2300      	movs	r3, #0
 8010274:	f100 0114 	add.w	r1, r0, #20
 8010278:	f100 0210 	add.w	r2, r0, #16
 801027c:	4618      	mov	r0, r3
 801027e:	4553      	cmp	r3, sl
 8010280:	db33      	blt.n	80102ea <__lshift+0xb6>
 8010282:	6920      	ldr	r0, [r4, #16]
 8010284:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010288:	f104 0314 	add.w	r3, r4, #20
 801028c:	f019 091f 	ands.w	r9, r9, #31
 8010290:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010294:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010298:	d02b      	beq.n	80102f2 <__lshift+0xbe>
 801029a:	f1c9 0e20 	rsb	lr, r9, #32
 801029e:	468a      	mov	sl, r1
 80102a0:	2200      	movs	r2, #0
 80102a2:	6818      	ldr	r0, [r3, #0]
 80102a4:	fa00 f009 	lsl.w	r0, r0, r9
 80102a8:	4310      	orrs	r0, r2
 80102aa:	f84a 0b04 	str.w	r0, [sl], #4
 80102ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80102b2:	459c      	cmp	ip, r3
 80102b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80102b8:	d8f3      	bhi.n	80102a2 <__lshift+0x6e>
 80102ba:	ebac 0304 	sub.w	r3, ip, r4
 80102be:	3b15      	subs	r3, #21
 80102c0:	f023 0303 	bic.w	r3, r3, #3
 80102c4:	3304      	adds	r3, #4
 80102c6:	f104 0015 	add.w	r0, r4, #21
 80102ca:	4560      	cmp	r0, ip
 80102cc:	bf88      	it	hi
 80102ce:	2304      	movhi	r3, #4
 80102d0:	50ca      	str	r2, [r1, r3]
 80102d2:	b10a      	cbz	r2, 80102d8 <__lshift+0xa4>
 80102d4:	f108 0602 	add.w	r6, r8, #2
 80102d8:	3e01      	subs	r6, #1
 80102da:	4638      	mov	r0, r7
 80102dc:	612e      	str	r6, [r5, #16]
 80102de:	4621      	mov	r1, r4
 80102e0:	f7ff fde2 	bl	800fea8 <_Bfree>
 80102e4:	4628      	mov	r0, r5
 80102e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80102ee:	3301      	adds	r3, #1
 80102f0:	e7c5      	b.n	801027e <__lshift+0x4a>
 80102f2:	3904      	subs	r1, #4
 80102f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80102f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80102fc:	459c      	cmp	ip, r3
 80102fe:	d8f9      	bhi.n	80102f4 <__lshift+0xc0>
 8010300:	e7ea      	b.n	80102d8 <__lshift+0xa4>
 8010302:	bf00      	nop
 8010304:	08012178 	.word	0x08012178
 8010308:	08012189 	.word	0x08012189

0801030c <__mcmp>:
 801030c:	690a      	ldr	r2, [r1, #16]
 801030e:	4603      	mov	r3, r0
 8010310:	6900      	ldr	r0, [r0, #16]
 8010312:	1a80      	subs	r0, r0, r2
 8010314:	b530      	push	{r4, r5, lr}
 8010316:	d10e      	bne.n	8010336 <__mcmp+0x2a>
 8010318:	3314      	adds	r3, #20
 801031a:	3114      	adds	r1, #20
 801031c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010320:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010324:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010328:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801032c:	4295      	cmp	r5, r2
 801032e:	d003      	beq.n	8010338 <__mcmp+0x2c>
 8010330:	d205      	bcs.n	801033e <__mcmp+0x32>
 8010332:	f04f 30ff 	mov.w	r0, #4294967295
 8010336:	bd30      	pop	{r4, r5, pc}
 8010338:	42a3      	cmp	r3, r4
 801033a:	d3f3      	bcc.n	8010324 <__mcmp+0x18>
 801033c:	e7fb      	b.n	8010336 <__mcmp+0x2a>
 801033e:	2001      	movs	r0, #1
 8010340:	e7f9      	b.n	8010336 <__mcmp+0x2a>
	...

08010344 <__mdiff>:
 8010344:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010348:	4689      	mov	r9, r1
 801034a:	4606      	mov	r6, r0
 801034c:	4611      	mov	r1, r2
 801034e:	4648      	mov	r0, r9
 8010350:	4614      	mov	r4, r2
 8010352:	f7ff ffdb 	bl	801030c <__mcmp>
 8010356:	1e05      	subs	r5, r0, #0
 8010358:	d112      	bne.n	8010380 <__mdiff+0x3c>
 801035a:	4629      	mov	r1, r5
 801035c:	4630      	mov	r0, r6
 801035e:	f7ff fd63 	bl	800fe28 <_Balloc>
 8010362:	4602      	mov	r2, r0
 8010364:	b928      	cbnz	r0, 8010372 <__mdiff+0x2e>
 8010366:	4b3f      	ldr	r3, [pc, #252]	@ (8010464 <__mdiff+0x120>)
 8010368:	f240 2137 	movw	r1, #567	@ 0x237
 801036c:	483e      	ldr	r0, [pc, #248]	@ (8010468 <__mdiff+0x124>)
 801036e:	f000 fb03 	bl	8010978 <__assert_func>
 8010372:	2301      	movs	r3, #1
 8010374:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010378:	4610      	mov	r0, r2
 801037a:	b003      	add	sp, #12
 801037c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010380:	bfbc      	itt	lt
 8010382:	464b      	movlt	r3, r9
 8010384:	46a1      	movlt	r9, r4
 8010386:	4630      	mov	r0, r6
 8010388:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801038c:	bfba      	itte	lt
 801038e:	461c      	movlt	r4, r3
 8010390:	2501      	movlt	r5, #1
 8010392:	2500      	movge	r5, #0
 8010394:	f7ff fd48 	bl	800fe28 <_Balloc>
 8010398:	4602      	mov	r2, r0
 801039a:	b918      	cbnz	r0, 80103a4 <__mdiff+0x60>
 801039c:	4b31      	ldr	r3, [pc, #196]	@ (8010464 <__mdiff+0x120>)
 801039e:	f240 2145 	movw	r1, #581	@ 0x245
 80103a2:	e7e3      	b.n	801036c <__mdiff+0x28>
 80103a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80103a8:	6926      	ldr	r6, [r4, #16]
 80103aa:	60c5      	str	r5, [r0, #12]
 80103ac:	f109 0310 	add.w	r3, r9, #16
 80103b0:	f109 0514 	add.w	r5, r9, #20
 80103b4:	f104 0e14 	add.w	lr, r4, #20
 80103b8:	f100 0b14 	add.w	fp, r0, #20
 80103bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80103c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80103c4:	9301      	str	r3, [sp, #4]
 80103c6:	46d9      	mov	r9, fp
 80103c8:	f04f 0c00 	mov.w	ip, #0
 80103cc:	9b01      	ldr	r3, [sp, #4]
 80103ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80103d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80103d6:	9301      	str	r3, [sp, #4]
 80103d8:	fa1f f38a 	uxth.w	r3, sl
 80103dc:	4619      	mov	r1, r3
 80103de:	b283      	uxth	r3, r0
 80103e0:	1acb      	subs	r3, r1, r3
 80103e2:	0c00      	lsrs	r0, r0, #16
 80103e4:	4463      	add	r3, ip
 80103e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80103ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80103ee:	b29b      	uxth	r3, r3
 80103f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80103f4:	4576      	cmp	r6, lr
 80103f6:	f849 3b04 	str.w	r3, [r9], #4
 80103fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80103fe:	d8e5      	bhi.n	80103cc <__mdiff+0x88>
 8010400:	1b33      	subs	r3, r6, r4
 8010402:	3b15      	subs	r3, #21
 8010404:	f023 0303 	bic.w	r3, r3, #3
 8010408:	3415      	adds	r4, #21
 801040a:	3304      	adds	r3, #4
 801040c:	42a6      	cmp	r6, r4
 801040e:	bf38      	it	cc
 8010410:	2304      	movcc	r3, #4
 8010412:	441d      	add	r5, r3
 8010414:	445b      	add	r3, fp
 8010416:	461e      	mov	r6, r3
 8010418:	462c      	mov	r4, r5
 801041a:	4544      	cmp	r4, r8
 801041c:	d30e      	bcc.n	801043c <__mdiff+0xf8>
 801041e:	f108 0103 	add.w	r1, r8, #3
 8010422:	1b49      	subs	r1, r1, r5
 8010424:	f021 0103 	bic.w	r1, r1, #3
 8010428:	3d03      	subs	r5, #3
 801042a:	45a8      	cmp	r8, r5
 801042c:	bf38      	it	cc
 801042e:	2100      	movcc	r1, #0
 8010430:	440b      	add	r3, r1
 8010432:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010436:	b191      	cbz	r1, 801045e <__mdiff+0x11a>
 8010438:	6117      	str	r7, [r2, #16]
 801043a:	e79d      	b.n	8010378 <__mdiff+0x34>
 801043c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010440:	46e6      	mov	lr, ip
 8010442:	0c08      	lsrs	r0, r1, #16
 8010444:	fa1c fc81 	uxtah	ip, ip, r1
 8010448:	4471      	add	r1, lr
 801044a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801044e:	b289      	uxth	r1, r1
 8010450:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010454:	f846 1b04 	str.w	r1, [r6], #4
 8010458:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801045c:	e7dd      	b.n	801041a <__mdiff+0xd6>
 801045e:	3f01      	subs	r7, #1
 8010460:	e7e7      	b.n	8010432 <__mdiff+0xee>
 8010462:	bf00      	nop
 8010464:	08012178 	.word	0x08012178
 8010468:	08012189 	.word	0x08012189

0801046c <__d2b>:
 801046c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010470:	460f      	mov	r7, r1
 8010472:	2101      	movs	r1, #1
 8010474:	ec59 8b10 	vmov	r8, r9, d0
 8010478:	4616      	mov	r6, r2
 801047a:	f7ff fcd5 	bl	800fe28 <_Balloc>
 801047e:	4604      	mov	r4, r0
 8010480:	b930      	cbnz	r0, 8010490 <__d2b+0x24>
 8010482:	4602      	mov	r2, r0
 8010484:	4b23      	ldr	r3, [pc, #140]	@ (8010514 <__d2b+0xa8>)
 8010486:	4824      	ldr	r0, [pc, #144]	@ (8010518 <__d2b+0xac>)
 8010488:	f240 310f 	movw	r1, #783	@ 0x30f
 801048c:	f000 fa74 	bl	8010978 <__assert_func>
 8010490:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010494:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010498:	b10d      	cbz	r5, 801049e <__d2b+0x32>
 801049a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801049e:	9301      	str	r3, [sp, #4]
 80104a0:	f1b8 0300 	subs.w	r3, r8, #0
 80104a4:	d023      	beq.n	80104ee <__d2b+0x82>
 80104a6:	4668      	mov	r0, sp
 80104a8:	9300      	str	r3, [sp, #0]
 80104aa:	f7ff fd84 	bl	800ffb6 <__lo0bits>
 80104ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80104b2:	b1d0      	cbz	r0, 80104ea <__d2b+0x7e>
 80104b4:	f1c0 0320 	rsb	r3, r0, #32
 80104b8:	fa02 f303 	lsl.w	r3, r2, r3
 80104bc:	430b      	orrs	r3, r1
 80104be:	40c2      	lsrs	r2, r0
 80104c0:	6163      	str	r3, [r4, #20]
 80104c2:	9201      	str	r2, [sp, #4]
 80104c4:	9b01      	ldr	r3, [sp, #4]
 80104c6:	61a3      	str	r3, [r4, #24]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	bf0c      	ite	eq
 80104cc:	2201      	moveq	r2, #1
 80104ce:	2202      	movne	r2, #2
 80104d0:	6122      	str	r2, [r4, #16]
 80104d2:	b1a5      	cbz	r5, 80104fe <__d2b+0x92>
 80104d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80104d8:	4405      	add	r5, r0
 80104da:	603d      	str	r5, [r7, #0]
 80104dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80104e0:	6030      	str	r0, [r6, #0]
 80104e2:	4620      	mov	r0, r4
 80104e4:	b003      	add	sp, #12
 80104e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80104ea:	6161      	str	r1, [r4, #20]
 80104ec:	e7ea      	b.n	80104c4 <__d2b+0x58>
 80104ee:	a801      	add	r0, sp, #4
 80104f0:	f7ff fd61 	bl	800ffb6 <__lo0bits>
 80104f4:	9b01      	ldr	r3, [sp, #4]
 80104f6:	6163      	str	r3, [r4, #20]
 80104f8:	3020      	adds	r0, #32
 80104fa:	2201      	movs	r2, #1
 80104fc:	e7e8      	b.n	80104d0 <__d2b+0x64>
 80104fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010502:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010506:	6038      	str	r0, [r7, #0]
 8010508:	6918      	ldr	r0, [r3, #16]
 801050a:	f7ff fd35 	bl	800ff78 <__hi0bits>
 801050e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010512:	e7e5      	b.n	80104e0 <__d2b+0x74>
 8010514:	08012178 	.word	0x08012178
 8010518:	08012189 	.word	0x08012189

0801051c <__ssputs_r>:
 801051c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010520:	688e      	ldr	r6, [r1, #8]
 8010522:	461f      	mov	r7, r3
 8010524:	42be      	cmp	r6, r7
 8010526:	680b      	ldr	r3, [r1, #0]
 8010528:	4682      	mov	sl, r0
 801052a:	460c      	mov	r4, r1
 801052c:	4690      	mov	r8, r2
 801052e:	d82d      	bhi.n	801058c <__ssputs_r+0x70>
 8010530:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010534:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010538:	d026      	beq.n	8010588 <__ssputs_r+0x6c>
 801053a:	6965      	ldr	r5, [r4, #20]
 801053c:	6909      	ldr	r1, [r1, #16]
 801053e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010542:	eba3 0901 	sub.w	r9, r3, r1
 8010546:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801054a:	1c7b      	adds	r3, r7, #1
 801054c:	444b      	add	r3, r9
 801054e:	106d      	asrs	r5, r5, #1
 8010550:	429d      	cmp	r5, r3
 8010552:	bf38      	it	cc
 8010554:	461d      	movcc	r5, r3
 8010556:	0553      	lsls	r3, r2, #21
 8010558:	d527      	bpl.n	80105aa <__ssputs_r+0x8e>
 801055a:	4629      	mov	r1, r5
 801055c:	f7ff fbd8 	bl	800fd10 <_malloc_r>
 8010560:	4606      	mov	r6, r0
 8010562:	b360      	cbz	r0, 80105be <__ssputs_r+0xa2>
 8010564:	6921      	ldr	r1, [r4, #16]
 8010566:	464a      	mov	r2, r9
 8010568:	f7fe fcf7 	bl	800ef5a <memcpy>
 801056c:	89a3      	ldrh	r3, [r4, #12]
 801056e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010576:	81a3      	strh	r3, [r4, #12]
 8010578:	6126      	str	r6, [r4, #16]
 801057a:	6165      	str	r5, [r4, #20]
 801057c:	444e      	add	r6, r9
 801057e:	eba5 0509 	sub.w	r5, r5, r9
 8010582:	6026      	str	r6, [r4, #0]
 8010584:	60a5      	str	r5, [r4, #8]
 8010586:	463e      	mov	r6, r7
 8010588:	42be      	cmp	r6, r7
 801058a:	d900      	bls.n	801058e <__ssputs_r+0x72>
 801058c:	463e      	mov	r6, r7
 801058e:	6820      	ldr	r0, [r4, #0]
 8010590:	4632      	mov	r2, r6
 8010592:	4641      	mov	r1, r8
 8010594:	f000 f9c6 	bl	8010924 <memmove>
 8010598:	68a3      	ldr	r3, [r4, #8]
 801059a:	1b9b      	subs	r3, r3, r6
 801059c:	60a3      	str	r3, [r4, #8]
 801059e:	6823      	ldr	r3, [r4, #0]
 80105a0:	4433      	add	r3, r6
 80105a2:	6023      	str	r3, [r4, #0]
 80105a4:	2000      	movs	r0, #0
 80105a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105aa:	462a      	mov	r2, r5
 80105ac:	f000 fa28 	bl	8010a00 <_realloc_r>
 80105b0:	4606      	mov	r6, r0
 80105b2:	2800      	cmp	r0, #0
 80105b4:	d1e0      	bne.n	8010578 <__ssputs_r+0x5c>
 80105b6:	6921      	ldr	r1, [r4, #16]
 80105b8:	4650      	mov	r0, sl
 80105ba:	f7ff fb35 	bl	800fc28 <_free_r>
 80105be:	230c      	movs	r3, #12
 80105c0:	f8ca 3000 	str.w	r3, [sl]
 80105c4:	89a3      	ldrh	r3, [r4, #12]
 80105c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80105ca:	81a3      	strh	r3, [r4, #12]
 80105cc:	f04f 30ff 	mov.w	r0, #4294967295
 80105d0:	e7e9      	b.n	80105a6 <__ssputs_r+0x8a>
	...

080105d4 <_svfiprintf_r>:
 80105d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105d8:	4698      	mov	r8, r3
 80105da:	898b      	ldrh	r3, [r1, #12]
 80105dc:	061b      	lsls	r3, r3, #24
 80105de:	b09d      	sub	sp, #116	@ 0x74
 80105e0:	4607      	mov	r7, r0
 80105e2:	460d      	mov	r5, r1
 80105e4:	4614      	mov	r4, r2
 80105e6:	d510      	bpl.n	801060a <_svfiprintf_r+0x36>
 80105e8:	690b      	ldr	r3, [r1, #16]
 80105ea:	b973      	cbnz	r3, 801060a <_svfiprintf_r+0x36>
 80105ec:	2140      	movs	r1, #64	@ 0x40
 80105ee:	f7ff fb8f 	bl	800fd10 <_malloc_r>
 80105f2:	6028      	str	r0, [r5, #0]
 80105f4:	6128      	str	r0, [r5, #16]
 80105f6:	b930      	cbnz	r0, 8010606 <_svfiprintf_r+0x32>
 80105f8:	230c      	movs	r3, #12
 80105fa:	603b      	str	r3, [r7, #0]
 80105fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010600:	b01d      	add	sp, #116	@ 0x74
 8010602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010606:	2340      	movs	r3, #64	@ 0x40
 8010608:	616b      	str	r3, [r5, #20]
 801060a:	2300      	movs	r3, #0
 801060c:	9309      	str	r3, [sp, #36]	@ 0x24
 801060e:	2320      	movs	r3, #32
 8010610:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010614:	f8cd 800c 	str.w	r8, [sp, #12]
 8010618:	2330      	movs	r3, #48	@ 0x30
 801061a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80107b8 <_svfiprintf_r+0x1e4>
 801061e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010622:	f04f 0901 	mov.w	r9, #1
 8010626:	4623      	mov	r3, r4
 8010628:	469a      	mov	sl, r3
 801062a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801062e:	b10a      	cbz	r2, 8010634 <_svfiprintf_r+0x60>
 8010630:	2a25      	cmp	r2, #37	@ 0x25
 8010632:	d1f9      	bne.n	8010628 <_svfiprintf_r+0x54>
 8010634:	ebba 0b04 	subs.w	fp, sl, r4
 8010638:	d00b      	beq.n	8010652 <_svfiprintf_r+0x7e>
 801063a:	465b      	mov	r3, fp
 801063c:	4622      	mov	r2, r4
 801063e:	4629      	mov	r1, r5
 8010640:	4638      	mov	r0, r7
 8010642:	f7ff ff6b 	bl	801051c <__ssputs_r>
 8010646:	3001      	adds	r0, #1
 8010648:	f000 80a7 	beq.w	801079a <_svfiprintf_r+0x1c6>
 801064c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801064e:	445a      	add	r2, fp
 8010650:	9209      	str	r2, [sp, #36]	@ 0x24
 8010652:	f89a 3000 	ldrb.w	r3, [sl]
 8010656:	2b00      	cmp	r3, #0
 8010658:	f000 809f 	beq.w	801079a <_svfiprintf_r+0x1c6>
 801065c:	2300      	movs	r3, #0
 801065e:	f04f 32ff 	mov.w	r2, #4294967295
 8010662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010666:	f10a 0a01 	add.w	sl, sl, #1
 801066a:	9304      	str	r3, [sp, #16]
 801066c:	9307      	str	r3, [sp, #28]
 801066e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010672:	931a      	str	r3, [sp, #104]	@ 0x68
 8010674:	4654      	mov	r4, sl
 8010676:	2205      	movs	r2, #5
 8010678:	f814 1b01 	ldrb.w	r1, [r4], #1
 801067c:	484e      	ldr	r0, [pc, #312]	@ (80107b8 <_svfiprintf_r+0x1e4>)
 801067e:	f7ef fda7 	bl	80001d0 <memchr>
 8010682:	9a04      	ldr	r2, [sp, #16]
 8010684:	b9d8      	cbnz	r0, 80106be <_svfiprintf_r+0xea>
 8010686:	06d0      	lsls	r0, r2, #27
 8010688:	bf44      	itt	mi
 801068a:	2320      	movmi	r3, #32
 801068c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010690:	0711      	lsls	r1, r2, #28
 8010692:	bf44      	itt	mi
 8010694:	232b      	movmi	r3, #43	@ 0x2b
 8010696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801069a:	f89a 3000 	ldrb.w	r3, [sl]
 801069e:	2b2a      	cmp	r3, #42	@ 0x2a
 80106a0:	d015      	beq.n	80106ce <_svfiprintf_r+0xfa>
 80106a2:	9a07      	ldr	r2, [sp, #28]
 80106a4:	4654      	mov	r4, sl
 80106a6:	2000      	movs	r0, #0
 80106a8:	f04f 0c0a 	mov.w	ip, #10
 80106ac:	4621      	mov	r1, r4
 80106ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80106b2:	3b30      	subs	r3, #48	@ 0x30
 80106b4:	2b09      	cmp	r3, #9
 80106b6:	d94b      	bls.n	8010750 <_svfiprintf_r+0x17c>
 80106b8:	b1b0      	cbz	r0, 80106e8 <_svfiprintf_r+0x114>
 80106ba:	9207      	str	r2, [sp, #28]
 80106bc:	e014      	b.n	80106e8 <_svfiprintf_r+0x114>
 80106be:	eba0 0308 	sub.w	r3, r0, r8
 80106c2:	fa09 f303 	lsl.w	r3, r9, r3
 80106c6:	4313      	orrs	r3, r2
 80106c8:	9304      	str	r3, [sp, #16]
 80106ca:	46a2      	mov	sl, r4
 80106cc:	e7d2      	b.n	8010674 <_svfiprintf_r+0xa0>
 80106ce:	9b03      	ldr	r3, [sp, #12]
 80106d0:	1d19      	adds	r1, r3, #4
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	9103      	str	r1, [sp, #12]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	bfbb      	ittet	lt
 80106da:	425b      	neglt	r3, r3
 80106dc:	f042 0202 	orrlt.w	r2, r2, #2
 80106e0:	9307      	strge	r3, [sp, #28]
 80106e2:	9307      	strlt	r3, [sp, #28]
 80106e4:	bfb8      	it	lt
 80106e6:	9204      	strlt	r2, [sp, #16]
 80106e8:	7823      	ldrb	r3, [r4, #0]
 80106ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80106ec:	d10a      	bne.n	8010704 <_svfiprintf_r+0x130>
 80106ee:	7863      	ldrb	r3, [r4, #1]
 80106f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80106f2:	d132      	bne.n	801075a <_svfiprintf_r+0x186>
 80106f4:	9b03      	ldr	r3, [sp, #12]
 80106f6:	1d1a      	adds	r2, r3, #4
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	9203      	str	r2, [sp, #12]
 80106fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010700:	3402      	adds	r4, #2
 8010702:	9305      	str	r3, [sp, #20]
 8010704:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80107c8 <_svfiprintf_r+0x1f4>
 8010708:	7821      	ldrb	r1, [r4, #0]
 801070a:	2203      	movs	r2, #3
 801070c:	4650      	mov	r0, sl
 801070e:	f7ef fd5f 	bl	80001d0 <memchr>
 8010712:	b138      	cbz	r0, 8010724 <_svfiprintf_r+0x150>
 8010714:	9b04      	ldr	r3, [sp, #16]
 8010716:	eba0 000a 	sub.w	r0, r0, sl
 801071a:	2240      	movs	r2, #64	@ 0x40
 801071c:	4082      	lsls	r2, r0
 801071e:	4313      	orrs	r3, r2
 8010720:	3401      	adds	r4, #1
 8010722:	9304      	str	r3, [sp, #16]
 8010724:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010728:	4824      	ldr	r0, [pc, #144]	@ (80107bc <_svfiprintf_r+0x1e8>)
 801072a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801072e:	2206      	movs	r2, #6
 8010730:	f7ef fd4e 	bl	80001d0 <memchr>
 8010734:	2800      	cmp	r0, #0
 8010736:	d036      	beq.n	80107a6 <_svfiprintf_r+0x1d2>
 8010738:	4b21      	ldr	r3, [pc, #132]	@ (80107c0 <_svfiprintf_r+0x1ec>)
 801073a:	bb1b      	cbnz	r3, 8010784 <_svfiprintf_r+0x1b0>
 801073c:	9b03      	ldr	r3, [sp, #12]
 801073e:	3307      	adds	r3, #7
 8010740:	f023 0307 	bic.w	r3, r3, #7
 8010744:	3308      	adds	r3, #8
 8010746:	9303      	str	r3, [sp, #12]
 8010748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801074a:	4433      	add	r3, r6
 801074c:	9309      	str	r3, [sp, #36]	@ 0x24
 801074e:	e76a      	b.n	8010626 <_svfiprintf_r+0x52>
 8010750:	fb0c 3202 	mla	r2, ip, r2, r3
 8010754:	460c      	mov	r4, r1
 8010756:	2001      	movs	r0, #1
 8010758:	e7a8      	b.n	80106ac <_svfiprintf_r+0xd8>
 801075a:	2300      	movs	r3, #0
 801075c:	3401      	adds	r4, #1
 801075e:	9305      	str	r3, [sp, #20]
 8010760:	4619      	mov	r1, r3
 8010762:	f04f 0c0a 	mov.w	ip, #10
 8010766:	4620      	mov	r0, r4
 8010768:	f810 2b01 	ldrb.w	r2, [r0], #1
 801076c:	3a30      	subs	r2, #48	@ 0x30
 801076e:	2a09      	cmp	r2, #9
 8010770:	d903      	bls.n	801077a <_svfiprintf_r+0x1a6>
 8010772:	2b00      	cmp	r3, #0
 8010774:	d0c6      	beq.n	8010704 <_svfiprintf_r+0x130>
 8010776:	9105      	str	r1, [sp, #20]
 8010778:	e7c4      	b.n	8010704 <_svfiprintf_r+0x130>
 801077a:	fb0c 2101 	mla	r1, ip, r1, r2
 801077e:	4604      	mov	r4, r0
 8010780:	2301      	movs	r3, #1
 8010782:	e7f0      	b.n	8010766 <_svfiprintf_r+0x192>
 8010784:	ab03      	add	r3, sp, #12
 8010786:	9300      	str	r3, [sp, #0]
 8010788:	462a      	mov	r2, r5
 801078a:	4b0e      	ldr	r3, [pc, #56]	@ (80107c4 <_svfiprintf_r+0x1f0>)
 801078c:	a904      	add	r1, sp, #16
 801078e:	4638      	mov	r0, r7
 8010790:	f7fd fe86 	bl	800e4a0 <_printf_float>
 8010794:	1c42      	adds	r2, r0, #1
 8010796:	4606      	mov	r6, r0
 8010798:	d1d6      	bne.n	8010748 <_svfiprintf_r+0x174>
 801079a:	89ab      	ldrh	r3, [r5, #12]
 801079c:	065b      	lsls	r3, r3, #25
 801079e:	f53f af2d 	bmi.w	80105fc <_svfiprintf_r+0x28>
 80107a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80107a4:	e72c      	b.n	8010600 <_svfiprintf_r+0x2c>
 80107a6:	ab03      	add	r3, sp, #12
 80107a8:	9300      	str	r3, [sp, #0]
 80107aa:	462a      	mov	r2, r5
 80107ac:	4b05      	ldr	r3, [pc, #20]	@ (80107c4 <_svfiprintf_r+0x1f0>)
 80107ae:	a904      	add	r1, sp, #16
 80107b0:	4638      	mov	r0, r7
 80107b2:	f7fe f90d 	bl	800e9d0 <_printf_i>
 80107b6:	e7ed      	b.n	8010794 <_svfiprintf_r+0x1c0>
 80107b8:	080121e2 	.word	0x080121e2
 80107bc:	080121ec 	.word	0x080121ec
 80107c0:	0800e4a1 	.word	0x0800e4a1
 80107c4:	0801051d 	.word	0x0801051d
 80107c8:	080121e8 	.word	0x080121e8

080107cc <__sflush_r>:
 80107cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80107d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d4:	0716      	lsls	r6, r2, #28
 80107d6:	4605      	mov	r5, r0
 80107d8:	460c      	mov	r4, r1
 80107da:	d454      	bmi.n	8010886 <__sflush_r+0xba>
 80107dc:	684b      	ldr	r3, [r1, #4]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	dc02      	bgt.n	80107e8 <__sflush_r+0x1c>
 80107e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	dd48      	ble.n	801087a <__sflush_r+0xae>
 80107e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80107ea:	2e00      	cmp	r6, #0
 80107ec:	d045      	beq.n	801087a <__sflush_r+0xae>
 80107ee:	2300      	movs	r3, #0
 80107f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80107f4:	682f      	ldr	r7, [r5, #0]
 80107f6:	6a21      	ldr	r1, [r4, #32]
 80107f8:	602b      	str	r3, [r5, #0]
 80107fa:	d030      	beq.n	801085e <__sflush_r+0x92>
 80107fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80107fe:	89a3      	ldrh	r3, [r4, #12]
 8010800:	0759      	lsls	r1, r3, #29
 8010802:	d505      	bpl.n	8010810 <__sflush_r+0x44>
 8010804:	6863      	ldr	r3, [r4, #4]
 8010806:	1ad2      	subs	r2, r2, r3
 8010808:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801080a:	b10b      	cbz	r3, 8010810 <__sflush_r+0x44>
 801080c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801080e:	1ad2      	subs	r2, r2, r3
 8010810:	2300      	movs	r3, #0
 8010812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010814:	6a21      	ldr	r1, [r4, #32]
 8010816:	4628      	mov	r0, r5
 8010818:	47b0      	blx	r6
 801081a:	1c43      	adds	r3, r0, #1
 801081c:	89a3      	ldrh	r3, [r4, #12]
 801081e:	d106      	bne.n	801082e <__sflush_r+0x62>
 8010820:	6829      	ldr	r1, [r5, #0]
 8010822:	291d      	cmp	r1, #29
 8010824:	d82b      	bhi.n	801087e <__sflush_r+0xb2>
 8010826:	4a2a      	ldr	r2, [pc, #168]	@ (80108d0 <__sflush_r+0x104>)
 8010828:	40ca      	lsrs	r2, r1
 801082a:	07d6      	lsls	r6, r2, #31
 801082c:	d527      	bpl.n	801087e <__sflush_r+0xb2>
 801082e:	2200      	movs	r2, #0
 8010830:	6062      	str	r2, [r4, #4]
 8010832:	04d9      	lsls	r1, r3, #19
 8010834:	6922      	ldr	r2, [r4, #16]
 8010836:	6022      	str	r2, [r4, #0]
 8010838:	d504      	bpl.n	8010844 <__sflush_r+0x78>
 801083a:	1c42      	adds	r2, r0, #1
 801083c:	d101      	bne.n	8010842 <__sflush_r+0x76>
 801083e:	682b      	ldr	r3, [r5, #0]
 8010840:	b903      	cbnz	r3, 8010844 <__sflush_r+0x78>
 8010842:	6560      	str	r0, [r4, #84]	@ 0x54
 8010844:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010846:	602f      	str	r7, [r5, #0]
 8010848:	b1b9      	cbz	r1, 801087a <__sflush_r+0xae>
 801084a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801084e:	4299      	cmp	r1, r3
 8010850:	d002      	beq.n	8010858 <__sflush_r+0x8c>
 8010852:	4628      	mov	r0, r5
 8010854:	f7ff f9e8 	bl	800fc28 <_free_r>
 8010858:	2300      	movs	r3, #0
 801085a:	6363      	str	r3, [r4, #52]	@ 0x34
 801085c:	e00d      	b.n	801087a <__sflush_r+0xae>
 801085e:	2301      	movs	r3, #1
 8010860:	4628      	mov	r0, r5
 8010862:	47b0      	blx	r6
 8010864:	4602      	mov	r2, r0
 8010866:	1c50      	adds	r0, r2, #1
 8010868:	d1c9      	bne.n	80107fe <__sflush_r+0x32>
 801086a:	682b      	ldr	r3, [r5, #0]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d0c6      	beq.n	80107fe <__sflush_r+0x32>
 8010870:	2b1d      	cmp	r3, #29
 8010872:	d001      	beq.n	8010878 <__sflush_r+0xac>
 8010874:	2b16      	cmp	r3, #22
 8010876:	d11e      	bne.n	80108b6 <__sflush_r+0xea>
 8010878:	602f      	str	r7, [r5, #0]
 801087a:	2000      	movs	r0, #0
 801087c:	e022      	b.n	80108c4 <__sflush_r+0xf8>
 801087e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010882:	b21b      	sxth	r3, r3
 8010884:	e01b      	b.n	80108be <__sflush_r+0xf2>
 8010886:	690f      	ldr	r7, [r1, #16]
 8010888:	2f00      	cmp	r7, #0
 801088a:	d0f6      	beq.n	801087a <__sflush_r+0xae>
 801088c:	0793      	lsls	r3, r2, #30
 801088e:	680e      	ldr	r6, [r1, #0]
 8010890:	bf08      	it	eq
 8010892:	694b      	ldreq	r3, [r1, #20]
 8010894:	600f      	str	r7, [r1, #0]
 8010896:	bf18      	it	ne
 8010898:	2300      	movne	r3, #0
 801089a:	eba6 0807 	sub.w	r8, r6, r7
 801089e:	608b      	str	r3, [r1, #8]
 80108a0:	f1b8 0f00 	cmp.w	r8, #0
 80108a4:	dde9      	ble.n	801087a <__sflush_r+0xae>
 80108a6:	6a21      	ldr	r1, [r4, #32]
 80108a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80108aa:	4643      	mov	r3, r8
 80108ac:	463a      	mov	r2, r7
 80108ae:	4628      	mov	r0, r5
 80108b0:	47b0      	blx	r6
 80108b2:	2800      	cmp	r0, #0
 80108b4:	dc08      	bgt.n	80108c8 <__sflush_r+0xfc>
 80108b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108be:	81a3      	strh	r3, [r4, #12]
 80108c0:	f04f 30ff 	mov.w	r0, #4294967295
 80108c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108c8:	4407      	add	r7, r0
 80108ca:	eba8 0800 	sub.w	r8, r8, r0
 80108ce:	e7e7      	b.n	80108a0 <__sflush_r+0xd4>
 80108d0:	20400001 	.word	0x20400001

080108d4 <_fflush_r>:
 80108d4:	b538      	push	{r3, r4, r5, lr}
 80108d6:	690b      	ldr	r3, [r1, #16]
 80108d8:	4605      	mov	r5, r0
 80108da:	460c      	mov	r4, r1
 80108dc:	b913      	cbnz	r3, 80108e4 <_fflush_r+0x10>
 80108de:	2500      	movs	r5, #0
 80108e0:	4628      	mov	r0, r5
 80108e2:	bd38      	pop	{r3, r4, r5, pc}
 80108e4:	b118      	cbz	r0, 80108ee <_fflush_r+0x1a>
 80108e6:	6a03      	ldr	r3, [r0, #32]
 80108e8:	b90b      	cbnz	r3, 80108ee <_fflush_r+0x1a>
 80108ea:	f7fe fa1b 	bl	800ed24 <__sinit>
 80108ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d0f3      	beq.n	80108de <_fflush_r+0xa>
 80108f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80108f8:	07d0      	lsls	r0, r2, #31
 80108fa:	d404      	bmi.n	8010906 <_fflush_r+0x32>
 80108fc:	0599      	lsls	r1, r3, #22
 80108fe:	d402      	bmi.n	8010906 <_fflush_r+0x32>
 8010900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010902:	f7fe fb28 	bl	800ef56 <__retarget_lock_acquire_recursive>
 8010906:	4628      	mov	r0, r5
 8010908:	4621      	mov	r1, r4
 801090a:	f7ff ff5f 	bl	80107cc <__sflush_r>
 801090e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010910:	07da      	lsls	r2, r3, #31
 8010912:	4605      	mov	r5, r0
 8010914:	d4e4      	bmi.n	80108e0 <_fflush_r+0xc>
 8010916:	89a3      	ldrh	r3, [r4, #12]
 8010918:	059b      	lsls	r3, r3, #22
 801091a:	d4e1      	bmi.n	80108e0 <_fflush_r+0xc>
 801091c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801091e:	f7fe fb1b 	bl	800ef58 <__retarget_lock_release_recursive>
 8010922:	e7dd      	b.n	80108e0 <_fflush_r+0xc>

08010924 <memmove>:
 8010924:	4288      	cmp	r0, r1
 8010926:	b510      	push	{r4, lr}
 8010928:	eb01 0402 	add.w	r4, r1, r2
 801092c:	d902      	bls.n	8010934 <memmove+0x10>
 801092e:	4284      	cmp	r4, r0
 8010930:	4623      	mov	r3, r4
 8010932:	d807      	bhi.n	8010944 <memmove+0x20>
 8010934:	1e43      	subs	r3, r0, #1
 8010936:	42a1      	cmp	r1, r4
 8010938:	d008      	beq.n	801094c <memmove+0x28>
 801093a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801093e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010942:	e7f8      	b.n	8010936 <memmove+0x12>
 8010944:	4402      	add	r2, r0
 8010946:	4601      	mov	r1, r0
 8010948:	428a      	cmp	r2, r1
 801094a:	d100      	bne.n	801094e <memmove+0x2a>
 801094c:	bd10      	pop	{r4, pc}
 801094e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010952:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010956:	e7f7      	b.n	8010948 <memmove+0x24>

08010958 <_sbrk_r>:
 8010958:	b538      	push	{r3, r4, r5, lr}
 801095a:	4d06      	ldr	r5, [pc, #24]	@ (8010974 <_sbrk_r+0x1c>)
 801095c:	2300      	movs	r3, #0
 801095e:	4604      	mov	r4, r0
 8010960:	4608      	mov	r0, r1
 8010962:	602b      	str	r3, [r5, #0]
 8010964:	f7f2 ff26 	bl	80037b4 <_sbrk>
 8010968:	1c43      	adds	r3, r0, #1
 801096a:	d102      	bne.n	8010972 <_sbrk_r+0x1a>
 801096c:	682b      	ldr	r3, [r5, #0]
 801096e:	b103      	cbz	r3, 8010972 <_sbrk_r+0x1a>
 8010970:	6023      	str	r3, [r4, #0]
 8010972:	bd38      	pop	{r3, r4, r5, pc}
 8010974:	20002ae8 	.word	0x20002ae8

08010978 <__assert_func>:
 8010978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801097a:	4614      	mov	r4, r2
 801097c:	461a      	mov	r2, r3
 801097e:	4b09      	ldr	r3, [pc, #36]	@ (80109a4 <__assert_func+0x2c>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	4605      	mov	r5, r0
 8010984:	68d8      	ldr	r0, [r3, #12]
 8010986:	b14c      	cbz	r4, 801099c <__assert_func+0x24>
 8010988:	4b07      	ldr	r3, [pc, #28]	@ (80109a8 <__assert_func+0x30>)
 801098a:	9100      	str	r1, [sp, #0]
 801098c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010990:	4906      	ldr	r1, [pc, #24]	@ (80109ac <__assert_func+0x34>)
 8010992:	462b      	mov	r3, r5
 8010994:	f000 f870 	bl	8010a78 <fiprintf>
 8010998:	f000 f880 	bl	8010a9c <abort>
 801099c:	4b04      	ldr	r3, [pc, #16]	@ (80109b0 <__assert_func+0x38>)
 801099e:	461c      	mov	r4, r3
 80109a0:	e7f3      	b.n	801098a <__assert_func+0x12>
 80109a2:	bf00      	nop
 80109a4:	2000010c 	.word	0x2000010c
 80109a8:	080121fd 	.word	0x080121fd
 80109ac:	0801220a 	.word	0x0801220a
 80109b0:	08012238 	.word	0x08012238

080109b4 <_calloc_r>:
 80109b4:	b570      	push	{r4, r5, r6, lr}
 80109b6:	fba1 5402 	umull	r5, r4, r1, r2
 80109ba:	b934      	cbnz	r4, 80109ca <_calloc_r+0x16>
 80109bc:	4629      	mov	r1, r5
 80109be:	f7ff f9a7 	bl	800fd10 <_malloc_r>
 80109c2:	4606      	mov	r6, r0
 80109c4:	b928      	cbnz	r0, 80109d2 <_calloc_r+0x1e>
 80109c6:	4630      	mov	r0, r6
 80109c8:	bd70      	pop	{r4, r5, r6, pc}
 80109ca:	220c      	movs	r2, #12
 80109cc:	6002      	str	r2, [r0, #0]
 80109ce:	2600      	movs	r6, #0
 80109d0:	e7f9      	b.n	80109c6 <_calloc_r+0x12>
 80109d2:	462a      	mov	r2, r5
 80109d4:	4621      	mov	r1, r4
 80109d6:	f7fe fa40 	bl	800ee5a <memset>
 80109da:	e7f4      	b.n	80109c6 <_calloc_r+0x12>

080109dc <__ascii_mbtowc>:
 80109dc:	b082      	sub	sp, #8
 80109de:	b901      	cbnz	r1, 80109e2 <__ascii_mbtowc+0x6>
 80109e0:	a901      	add	r1, sp, #4
 80109e2:	b142      	cbz	r2, 80109f6 <__ascii_mbtowc+0x1a>
 80109e4:	b14b      	cbz	r3, 80109fa <__ascii_mbtowc+0x1e>
 80109e6:	7813      	ldrb	r3, [r2, #0]
 80109e8:	600b      	str	r3, [r1, #0]
 80109ea:	7812      	ldrb	r2, [r2, #0]
 80109ec:	1e10      	subs	r0, r2, #0
 80109ee:	bf18      	it	ne
 80109f0:	2001      	movne	r0, #1
 80109f2:	b002      	add	sp, #8
 80109f4:	4770      	bx	lr
 80109f6:	4610      	mov	r0, r2
 80109f8:	e7fb      	b.n	80109f2 <__ascii_mbtowc+0x16>
 80109fa:	f06f 0001 	mvn.w	r0, #1
 80109fe:	e7f8      	b.n	80109f2 <__ascii_mbtowc+0x16>

08010a00 <_realloc_r>:
 8010a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a04:	4607      	mov	r7, r0
 8010a06:	4614      	mov	r4, r2
 8010a08:	460d      	mov	r5, r1
 8010a0a:	b921      	cbnz	r1, 8010a16 <_realloc_r+0x16>
 8010a0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a10:	4611      	mov	r1, r2
 8010a12:	f7ff b97d 	b.w	800fd10 <_malloc_r>
 8010a16:	b92a      	cbnz	r2, 8010a24 <_realloc_r+0x24>
 8010a18:	f7ff f906 	bl	800fc28 <_free_r>
 8010a1c:	4625      	mov	r5, r4
 8010a1e:	4628      	mov	r0, r5
 8010a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a24:	f000 f841 	bl	8010aaa <_malloc_usable_size_r>
 8010a28:	4284      	cmp	r4, r0
 8010a2a:	4606      	mov	r6, r0
 8010a2c:	d802      	bhi.n	8010a34 <_realloc_r+0x34>
 8010a2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a32:	d8f4      	bhi.n	8010a1e <_realloc_r+0x1e>
 8010a34:	4621      	mov	r1, r4
 8010a36:	4638      	mov	r0, r7
 8010a38:	f7ff f96a 	bl	800fd10 <_malloc_r>
 8010a3c:	4680      	mov	r8, r0
 8010a3e:	b908      	cbnz	r0, 8010a44 <_realloc_r+0x44>
 8010a40:	4645      	mov	r5, r8
 8010a42:	e7ec      	b.n	8010a1e <_realloc_r+0x1e>
 8010a44:	42b4      	cmp	r4, r6
 8010a46:	4622      	mov	r2, r4
 8010a48:	4629      	mov	r1, r5
 8010a4a:	bf28      	it	cs
 8010a4c:	4632      	movcs	r2, r6
 8010a4e:	f7fe fa84 	bl	800ef5a <memcpy>
 8010a52:	4629      	mov	r1, r5
 8010a54:	4638      	mov	r0, r7
 8010a56:	f7ff f8e7 	bl	800fc28 <_free_r>
 8010a5a:	e7f1      	b.n	8010a40 <_realloc_r+0x40>

08010a5c <__ascii_wctomb>:
 8010a5c:	4603      	mov	r3, r0
 8010a5e:	4608      	mov	r0, r1
 8010a60:	b141      	cbz	r1, 8010a74 <__ascii_wctomb+0x18>
 8010a62:	2aff      	cmp	r2, #255	@ 0xff
 8010a64:	d904      	bls.n	8010a70 <__ascii_wctomb+0x14>
 8010a66:	228a      	movs	r2, #138	@ 0x8a
 8010a68:	601a      	str	r2, [r3, #0]
 8010a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a6e:	4770      	bx	lr
 8010a70:	700a      	strb	r2, [r1, #0]
 8010a72:	2001      	movs	r0, #1
 8010a74:	4770      	bx	lr
	...

08010a78 <fiprintf>:
 8010a78:	b40e      	push	{r1, r2, r3}
 8010a7a:	b503      	push	{r0, r1, lr}
 8010a7c:	4601      	mov	r1, r0
 8010a7e:	ab03      	add	r3, sp, #12
 8010a80:	4805      	ldr	r0, [pc, #20]	@ (8010a98 <fiprintf+0x20>)
 8010a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a86:	6800      	ldr	r0, [r0, #0]
 8010a88:	9301      	str	r3, [sp, #4]
 8010a8a:	f000 f83f 	bl	8010b0c <_vfiprintf_r>
 8010a8e:	b002      	add	sp, #8
 8010a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a94:	b003      	add	sp, #12
 8010a96:	4770      	bx	lr
 8010a98:	2000010c 	.word	0x2000010c

08010a9c <abort>:
 8010a9c:	b508      	push	{r3, lr}
 8010a9e:	2006      	movs	r0, #6
 8010aa0:	f000 fa08 	bl	8010eb4 <raise>
 8010aa4:	2001      	movs	r0, #1
 8010aa6:	f7f2 fe0d 	bl	80036c4 <_exit>

08010aaa <_malloc_usable_size_r>:
 8010aaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010aae:	1f18      	subs	r0, r3, #4
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	bfbc      	itt	lt
 8010ab4:	580b      	ldrlt	r3, [r1, r0]
 8010ab6:	18c0      	addlt	r0, r0, r3
 8010ab8:	4770      	bx	lr

08010aba <__sfputc_r>:
 8010aba:	6893      	ldr	r3, [r2, #8]
 8010abc:	3b01      	subs	r3, #1
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	b410      	push	{r4}
 8010ac2:	6093      	str	r3, [r2, #8]
 8010ac4:	da08      	bge.n	8010ad8 <__sfputc_r+0x1e>
 8010ac6:	6994      	ldr	r4, [r2, #24]
 8010ac8:	42a3      	cmp	r3, r4
 8010aca:	db01      	blt.n	8010ad0 <__sfputc_r+0x16>
 8010acc:	290a      	cmp	r1, #10
 8010ace:	d103      	bne.n	8010ad8 <__sfputc_r+0x1e>
 8010ad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ad4:	f000 b932 	b.w	8010d3c <__swbuf_r>
 8010ad8:	6813      	ldr	r3, [r2, #0]
 8010ada:	1c58      	adds	r0, r3, #1
 8010adc:	6010      	str	r0, [r2, #0]
 8010ade:	7019      	strb	r1, [r3, #0]
 8010ae0:	4608      	mov	r0, r1
 8010ae2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ae6:	4770      	bx	lr

08010ae8 <__sfputs_r>:
 8010ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010aea:	4606      	mov	r6, r0
 8010aec:	460f      	mov	r7, r1
 8010aee:	4614      	mov	r4, r2
 8010af0:	18d5      	adds	r5, r2, r3
 8010af2:	42ac      	cmp	r4, r5
 8010af4:	d101      	bne.n	8010afa <__sfputs_r+0x12>
 8010af6:	2000      	movs	r0, #0
 8010af8:	e007      	b.n	8010b0a <__sfputs_r+0x22>
 8010afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010afe:	463a      	mov	r2, r7
 8010b00:	4630      	mov	r0, r6
 8010b02:	f7ff ffda 	bl	8010aba <__sfputc_r>
 8010b06:	1c43      	adds	r3, r0, #1
 8010b08:	d1f3      	bne.n	8010af2 <__sfputs_r+0xa>
 8010b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010b0c <_vfiprintf_r>:
 8010b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b10:	460d      	mov	r5, r1
 8010b12:	b09d      	sub	sp, #116	@ 0x74
 8010b14:	4614      	mov	r4, r2
 8010b16:	4698      	mov	r8, r3
 8010b18:	4606      	mov	r6, r0
 8010b1a:	b118      	cbz	r0, 8010b24 <_vfiprintf_r+0x18>
 8010b1c:	6a03      	ldr	r3, [r0, #32]
 8010b1e:	b90b      	cbnz	r3, 8010b24 <_vfiprintf_r+0x18>
 8010b20:	f7fe f900 	bl	800ed24 <__sinit>
 8010b24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b26:	07d9      	lsls	r1, r3, #31
 8010b28:	d405      	bmi.n	8010b36 <_vfiprintf_r+0x2a>
 8010b2a:	89ab      	ldrh	r3, [r5, #12]
 8010b2c:	059a      	lsls	r2, r3, #22
 8010b2e:	d402      	bmi.n	8010b36 <_vfiprintf_r+0x2a>
 8010b30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b32:	f7fe fa10 	bl	800ef56 <__retarget_lock_acquire_recursive>
 8010b36:	89ab      	ldrh	r3, [r5, #12]
 8010b38:	071b      	lsls	r3, r3, #28
 8010b3a:	d501      	bpl.n	8010b40 <_vfiprintf_r+0x34>
 8010b3c:	692b      	ldr	r3, [r5, #16]
 8010b3e:	b99b      	cbnz	r3, 8010b68 <_vfiprintf_r+0x5c>
 8010b40:	4629      	mov	r1, r5
 8010b42:	4630      	mov	r0, r6
 8010b44:	f000 f938 	bl	8010db8 <__swsetup_r>
 8010b48:	b170      	cbz	r0, 8010b68 <_vfiprintf_r+0x5c>
 8010b4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b4c:	07dc      	lsls	r4, r3, #31
 8010b4e:	d504      	bpl.n	8010b5a <_vfiprintf_r+0x4e>
 8010b50:	f04f 30ff 	mov.w	r0, #4294967295
 8010b54:	b01d      	add	sp, #116	@ 0x74
 8010b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b5a:	89ab      	ldrh	r3, [r5, #12]
 8010b5c:	0598      	lsls	r0, r3, #22
 8010b5e:	d4f7      	bmi.n	8010b50 <_vfiprintf_r+0x44>
 8010b60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b62:	f7fe f9f9 	bl	800ef58 <__retarget_lock_release_recursive>
 8010b66:	e7f3      	b.n	8010b50 <_vfiprintf_r+0x44>
 8010b68:	2300      	movs	r3, #0
 8010b6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b6c:	2320      	movs	r3, #32
 8010b6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b72:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b76:	2330      	movs	r3, #48	@ 0x30
 8010b78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010d28 <_vfiprintf_r+0x21c>
 8010b7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b80:	f04f 0901 	mov.w	r9, #1
 8010b84:	4623      	mov	r3, r4
 8010b86:	469a      	mov	sl, r3
 8010b88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b8c:	b10a      	cbz	r2, 8010b92 <_vfiprintf_r+0x86>
 8010b8e:	2a25      	cmp	r2, #37	@ 0x25
 8010b90:	d1f9      	bne.n	8010b86 <_vfiprintf_r+0x7a>
 8010b92:	ebba 0b04 	subs.w	fp, sl, r4
 8010b96:	d00b      	beq.n	8010bb0 <_vfiprintf_r+0xa4>
 8010b98:	465b      	mov	r3, fp
 8010b9a:	4622      	mov	r2, r4
 8010b9c:	4629      	mov	r1, r5
 8010b9e:	4630      	mov	r0, r6
 8010ba0:	f7ff ffa2 	bl	8010ae8 <__sfputs_r>
 8010ba4:	3001      	adds	r0, #1
 8010ba6:	f000 80a7 	beq.w	8010cf8 <_vfiprintf_r+0x1ec>
 8010baa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010bac:	445a      	add	r2, fp
 8010bae:	9209      	str	r2, [sp, #36]	@ 0x24
 8010bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	f000 809f 	beq.w	8010cf8 <_vfiprintf_r+0x1ec>
 8010bba:	2300      	movs	r3, #0
 8010bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8010bc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bc4:	f10a 0a01 	add.w	sl, sl, #1
 8010bc8:	9304      	str	r3, [sp, #16]
 8010bca:	9307      	str	r3, [sp, #28]
 8010bcc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010bd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8010bd2:	4654      	mov	r4, sl
 8010bd4:	2205      	movs	r2, #5
 8010bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bda:	4853      	ldr	r0, [pc, #332]	@ (8010d28 <_vfiprintf_r+0x21c>)
 8010bdc:	f7ef faf8 	bl	80001d0 <memchr>
 8010be0:	9a04      	ldr	r2, [sp, #16]
 8010be2:	b9d8      	cbnz	r0, 8010c1c <_vfiprintf_r+0x110>
 8010be4:	06d1      	lsls	r1, r2, #27
 8010be6:	bf44      	itt	mi
 8010be8:	2320      	movmi	r3, #32
 8010bea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bee:	0713      	lsls	r3, r2, #28
 8010bf0:	bf44      	itt	mi
 8010bf2:	232b      	movmi	r3, #43	@ 0x2b
 8010bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bf8:	f89a 3000 	ldrb.w	r3, [sl]
 8010bfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bfe:	d015      	beq.n	8010c2c <_vfiprintf_r+0x120>
 8010c00:	9a07      	ldr	r2, [sp, #28]
 8010c02:	4654      	mov	r4, sl
 8010c04:	2000      	movs	r0, #0
 8010c06:	f04f 0c0a 	mov.w	ip, #10
 8010c0a:	4621      	mov	r1, r4
 8010c0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c10:	3b30      	subs	r3, #48	@ 0x30
 8010c12:	2b09      	cmp	r3, #9
 8010c14:	d94b      	bls.n	8010cae <_vfiprintf_r+0x1a2>
 8010c16:	b1b0      	cbz	r0, 8010c46 <_vfiprintf_r+0x13a>
 8010c18:	9207      	str	r2, [sp, #28]
 8010c1a:	e014      	b.n	8010c46 <_vfiprintf_r+0x13a>
 8010c1c:	eba0 0308 	sub.w	r3, r0, r8
 8010c20:	fa09 f303 	lsl.w	r3, r9, r3
 8010c24:	4313      	orrs	r3, r2
 8010c26:	9304      	str	r3, [sp, #16]
 8010c28:	46a2      	mov	sl, r4
 8010c2a:	e7d2      	b.n	8010bd2 <_vfiprintf_r+0xc6>
 8010c2c:	9b03      	ldr	r3, [sp, #12]
 8010c2e:	1d19      	adds	r1, r3, #4
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	9103      	str	r1, [sp, #12]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	bfbb      	ittet	lt
 8010c38:	425b      	neglt	r3, r3
 8010c3a:	f042 0202 	orrlt.w	r2, r2, #2
 8010c3e:	9307      	strge	r3, [sp, #28]
 8010c40:	9307      	strlt	r3, [sp, #28]
 8010c42:	bfb8      	it	lt
 8010c44:	9204      	strlt	r2, [sp, #16]
 8010c46:	7823      	ldrb	r3, [r4, #0]
 8010c48:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c4a:	d10a      	bne.n	8010c62 <_vfiprintf_r+0x156>
 8010c4c:	7863      	ldrb	r3, [r4, #1]
 8010c4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c50:	d132      	bne.n	8010cb8 <_vfiprintf_r+0x1ac>
 8010c52:	9b03      	ldr	r3, [sp, #12]
 8010c54:	1d1a      	adds	r2, r3, #4
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	9203      	str	r2, [sp, #12]
 8010c5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c5e:	3402      	adds	r4, #2
 8010c60:	9305      	str	r3, [sp, #20]
 8010c62:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d38 <_vfiprintf_r+0x22c>
 8010c66:	7821      	ldrb	r1, [r4, #0]
 8010c68:	2203      	movs	r2, #3
 8010c6a:	4650      	mov	r0, sl
 8010c6c:	f7ef fab0 	bl	80001d0 <memchr>
 8010c70:	b138      	cbz	r0, 8010c82 <_vfiprintf_r+0x176>
 8010c72:	9b04      	ldr	r3, [sp, #16]
 8010c74:	eba0 000a 	sub.w	r0, r0, sl
 8010c78:	2240      	movs	r2, #64	@ 0x40
 8010c7a:	4082      	lsls	r2, r0
 8010c7c:	4313      	orrs	r3, r2
 8010c7e:	3401      	adds	r4, #1
 8010c80:	9304      	str	r3, [sp, #16]
 8010c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c86:	4829      	ldr	r0, [pc, #164]	@ (8010d2c <_vfiprintf_r+0x220>)
 8010c88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c8c:	2206      	movs	r2, #6
 8010c8e:	f7ef fa9f 	bl	80001d0 <memchr>
 8010c92:	2800      	cmp	r0, #0
 8010c94:	d03f      	beq.n	8010d16 <_vfiprintf_r+0x20a>
 8010c96:	4b26      	ldr	r3, [pc, #152]	@ (8010d30 <_vfiprintf_r+0x224>)
 8010c98:	bb1b      	cbnz	r3, 8010ce2 <_vfiprintf_r+0x1d6>
 8010c9a:	9b03      	ldr	r3, [sp, #12]
 8010c9c:	3307      	adds	r3, #7
 8010c9e:	f023 0307 	bic.w	r3, r3, #7
 8010ca2:	3308      	adds	r3, #8
 8010ca4:	9303      	str	r3, [sp, #12]
 8010ca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ca8:	443b      	add	r3, r7
 8010caa:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cac:	e76a      	b.n	8010b84 <_vfiprintf_r+0x78>
 8010cae:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cb2:	460c      	mov	r4, r1
 8010cb4:	2001      	movs	r0, #1
 8010cb6:	e7a8      	b.n	8010c0a <_vfiprintf_r+0xfe>
 8010cb8:	2300      	movs	r3, #0
 8010cba:	3401      	adds	r4, #1
 8010cbc:	9305      	str	r3, [sp, #20]
 8010cbe:	4619      	mov	r1, r3
 8010cc0:	f04f 0c0a 	mov.w	ip, #10
 8010cc4:	4620      	mov	r0, r4
 8010cc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cca:	3a30      	subs	r2, #48	@ 0x30
 8010ccc:	2a09      	cmp	r2, #9
 8010cce:	d903      	bls.n	8010cd8 <_vfiprintf_r+0x1cc>
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d0c6      	beq.n	8010c62 <_vfiprintf_r+0x156>
 8010cd4:	9105      	str	r1, [sp, #20]
 8010cd6:	e7c4      	b.n	8010c62 <_vfiprintf_r+0x156>
 8010cd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8010cdc:	4604      	mov	r4, r0
 8010cde:	2301      	movs	r3, #1
 8010ce0:	e7f0      	b.n	8010cc4 <_vfiprintf_r+0x1b8>
 8010ce2:	ab03      	add	r3, sp, #12
 8010ce4:	9300      	str	r3, [sp, #0]
 8010ce6:	462a      	mov	r2, r5
 8010ce8:	4b12      	ldr	r3, [pc, #72]	@ (8010d34 <_vfiprintf_r+0x228>)
 8010cea:	a904      	add	r1, sp, #16
 8010cec:	4630      	mov	r0, r6
 8010cee:	f7fd fbd7 	bl	800e4a0 <_printf_float>
 8010cf2:	4607      	mov	r7, r0
 8010cf4:	1c78      	adds	r0, r7, #1
 8010cf6:	d1d6      	bne.n	8010ca6 <_vfiprintf_r+0x19a>
 8010cf8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010cfa:	07d9      	lsls	r1, r3, #31
 8010cfc:	d405      	bmi.n	8010d0a <_vfiprintf_r+0x1fe>
 8010cfe:	89ab      	ldrh	r3, [r5, #12]
 8010d00:	059a      	lsls	r2, r3, #22
 8010d02:	d402      	bmi.n	8010d0a <_vfiprintf_r+0x1fe>
 8010d04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010d06:	f7fe f927 	bl	800ef58 <__retarget_lock_release_recursive>
 8010d0a:	89ab      	ldrh	r3, [r5, #12]
 8010d0c:	065b      	lsls	r3, r3, #25
 8010d0e:	f53f af1f 	bmi.w	8010b50 <_vfiprintf_r+0x44>
 8010d12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d14:	e71e      	b.n	8010b54 <_vfiprintf_r+0x48>
 8010d16:	ab03      	add	r3, sp, #12
 8010d18:	9300      	str	r3, [sp, #0]
 8010d1a:	462a      	mov	r2, r5
 8010d1c:	4b05      	ldr	r3, [pc, #20]	@ (8010d34 <_vfiprintf_r+0x228>)
 8010d1e:	a904      	add	r1, sp, #16
 8010d20:	4630      	mov	r0, r6
 8010d22:	f7fd fe55 	bl	800e9d0 <_printf_i>
 8010d26:	e7e4      	b.n	8010cf2 <_vfiprintf_r+0x1e6>
 8010d28:	080121e2 	.word	0x080121e2
 8010d2c:	080121ec 	.word	0x080121ec
 8010d30:	0800e4a1 	.word	0x0800e4a1
 8010d34:	08010ae9 	.word	0x08010ae9
 8010d38:	080121e8 	.word	0x080121e8

08010d3c <__swbuf_r>:
 8010d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d3e:	460e      	mov	r6, r1
 8010d40:	4614      	mov	r4, r2
 8010d42:	4605      	mov	r5, r0
 8010d44:	b118      	cbz	r0, 8010d4e <__swbuf_r+0x12>
 8010d46:	6a03      	ldr	r3, [r0, #32]
 8010d48:	b90b      	cbnz	r3, 8010d4e <__swbuf_r+0x12>
 8010d4a:	f7fd ffeb 	bl	800ed24 <__sinit>
 8010d4e:	69a3      	ldr	r3, [r4, #24]
 8010d50:	60a3      	str	r3, [r4, #8]
 8010d52:	89a3      	ldrh	r3, [r4, #12]
 8010d54:	071a      	lsls	r2, r3, #28
 8010d56:	d501      	bpl.n	8010d5c <__swbuf_r+0x20>
 8010d58:	6923      	ldr	r3, [r4, #16]
 8010d5a:	b943      	cbnz	r3, 8010d6e <__swbuf_r+0x32>
 8010d5c:	4621      	mov	r1, r4
 8010d5e:	4628      	mov	r0, r5
 8010d60:	f000 f82a 	bl	8010db8 <__swsetup_r>
 8010d64:	b118      	cbz	r0, 8010d6e <__swbuf_r+0x32>
 8010d66:	f04f 37ff 	mov.w	r7, #4294967295
 8010d6a:	4638      	mov	r0, r7
 8010d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d6e:	6823      	ldr	r3, [r4, #0]
 8010d70:	6922      	ldr	r2, [r4, #16]
 8010d72:	1a98      	subs	r0, r3, r2
 8010d74:	6963      	ldr	r3, [r4, #20]
 8010d76:	b2f6      	uxtb	r6, r6
 8010d78:	4283      	cmp	r3, r0
 8010d7a:	4637      	mov	r7, r6
 8010d7c:	dc05      	bgt.n	8010d8a <__swbuf_r+0x4e>
 8010d7e:	4621      	mov	r1, r4
 8010d80:	4628      	mov	r0, r5
 8010d82:	f7ff fda7 	bl	80108d4 <_fflush_r>
 8010d86:	2800      	cmp	r0, #0
 8010d88:	d1ed      	bne.n	8010d66 <__swbuf_r+0x2a>
 8010d8a:	68a3      	ldr	r3, [r4, #8]
 8010d8c:	3b01      	subs	r3, #1
 8010d8e:	60a3      	str	r3, [r4, #8]
 8010d90:	6823      	ldr	r3, [r4, #0]
 8010d92:	1c5a      	adds	r2, r3, #1
 8010d94:	6022      	str	r2, [r4, #0]
 8010d96:	701e      	strb	r6, [r3, #0]
 8010d98:	6962      	ldr	r2, [r4, #20]
 8010d9a:	1c43      	adds	r3, r0, #1
 8010d9c:	429a      	cmp	r2, r3
 8010d9e:	d004      	beq.n	8010daa <__swbuf_r+0x6e>
 8010da0:	89a3      	ldrh	r3, [r4, #12]
 8010da2:	07db      	lsls	r3, r3, #31
 8010da4:	d5e1      	bpl.n	8010d6a <__swbuf_r+0x2e>
 8010da6:	2e0a      	cmp	r6, #10
 8010da8:	d1df      	bne.n	8010d6a <__swbuf_r+0x2e>
 8010daa:	4621      	mov	r1, r4
 8010dac:	4628      	mov	r0, r5
 8010dae:	f7ff fd91 	bl	80108d4 <_fflush_r>
 8010db2:	2800      	cmp	r0, #0
 8010db4:	d0d9      	beq.n	8010d6a <__swbuf_r+0x2e>
 8010db6:	e7d6      	b.n	8010d66 <__swbuf_r+0x2a>

08010db8 <__swsetup_r>:
 8010db8:	b538      	push	{r3, r4, r5, lr}
 8010dba:	4b29      	ldr	r3, [pc, #164]	@ (8010e60 <__swsetup_r+0xa8>)
 8010dbc:	4605      	mov	r5, r0
 8010dbe:	6818      	ldr	r0, [r3, #0]
 8010dc0:	460c      	mov	r4, r1
 8010dc2:	b118      	cbz	r0, 8010dcc <__swsetup_r+0x14>
 8010dc4:	6a03      	ldr	r3, [r0, #32]
 8010dc6:	b90b      	cbnz	r3, 8010dcc <__swsetup_r+0x14>
 8010dc8:	f7fd ffac 	bl	800ed24 <__sinit>
 8010dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dd0:	0719      	lsls	r1, r3, #28
 8010dd2:	d422      	bmi.n	8010e1a <__swsetup_r+0x62>
 8010dd4:	06da      	lsls	r2, r3, #27
 8010dd6:	d407      	bmi.n	8010de8 <__swsetup_r+0x30>
 8010dd8:	2209      	movs	r2, #9
 8010dda:	602a      	str	r2, [r5, #0]
 8010ddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010de0:	81a3      	strh	r3, [r4, #12]
 8010de2:	f04f 30ff 	mov.w	r0, #4294967295
 8010de6:	e033      	b.n	8010e50 <__swsetup_r+0x98>
 8010de8:	0758      	lsls	r0, r3, #29
 8010dea:	d512      	bpl.n	8010e12 <__swsetup_r+0x5a>
 8010dec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010dee:	b141      	cbz	r1, 8010e02 <__swsetup_r+0x4a>
 8010df0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010df4:	4299      	cmp	r1, r3
 8010df6:	d002      	beq.n	8010dfe <__swsetup_r+0x46>
 8010df8:	4628      	mov	r0, r5
 8010dfa:	f7fe ff15 	bl	800fc28 <_free_r>
 8010dfe:	2300      	movs	r3, #0
 8010e00:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e02:	89a3      	ldrh	r3, [r4, #12]
 8010e04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010e08:	81a3      	strh	r3, [r4, #12]
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	6063      	str	r3, [r4, #4]
 8010e0e:	6923      	ldr	r3, [r4, #16]
 8010e10:	6023      	str	r3, [r4, #0]
 8010e12:	89a3      	ldrh	r3, [r4, #12]
 8010e14:	f043 0308 	orr.w	r3, r3, #8
 8010e18:	81a3      	strh	r3, [r4, #12]
 8010e1a:	6923      	ldr	r3, [r4, #16]
 8010e1c:	b94b      	cbnz	r3, 8010e32 <__swsetup_r+0x7a>
 8010e1e:	89a3      	ldrh	r3, [r4, #12]
 8010e20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e28:	d003      	beq.n	8010e32 <__swsetup_r+0x7a>
 8010e2a:	4621      	mov	r1, r4
 8010e2c:	4628      	mov	r0, r5
 8010e2e:	f000 f883 	bl	8010f38 <__smakebuf_r>
 8010e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e36:	f013 0201 	ands.w	r2, r3, #1
 8010e3a:	d00a      	beq.n	8010e52 <__swsetup_r+0x9a>
 8010e3c:	2200      	movs	r2, #0
 8010e3e:	60a2      	str	r2, [r4, #8]
 8010e40:	6962      	ldr	r2, [r4, #20]
 8010e42:	4252      	negs	r2, r2
 8010e44:	61a2      	str	r2, [r4, #24]
 8010e46:	6922      	ldr	r2, [r4, #16]
 8010e48:	b942      	cbnz	r2, 8010e5c <__swsetup_r+0xa4>
 8010e4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e4e:	d1c5      	bne.n	8010ddc <__swsetup_r+0x24>
 8010e50:	bd38      	pop	{r3, r4, r5, pc}
 8010e52:	0799      	lsls	r1, r3, #30
 8010e54:	bf58      	it	pl
 8010e56:	6962      	ldrpl	r2, [r4, #20]
 8010e58:	60a2      	str	r2, [r4, #8]
 8010e5a:	e7f4      	b.n	8010e46 <__swsetup_r+0x8e>
 8010e5c:	2000      	movs	r0, #0
 8010e5e:	e7f7      	b.n	8010e50 <__swsetup_r+0x98>
 8010e60:	2000010c 	.word	0x2000010c

08010e64 <_raise_r>:
 8010e64:	291f      	cmp	r1, #31
 8010e66:	b538      	push	{r3, r4, r5, lr}
 8010e68:	4605      	mov	r5, r0
 8010e6a:	460c      	mov	r4, r1
 8010e6c:	d904      	bls.n	8010e78 <_raise_r+0x14>
 8010e6e:	2316      	movs	r3, #22
 8010e70:	6003      	str	r3, [r0, #0]
 8010e72:	f04f 30ff 	mov.w	r0, #4294967295
 8010e76:	bd38      	pop	{r3, r4, r5, pc}
 8010e78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010e7a:	b112      	cbz	r2, 8010e82 <_raise_r+0x1e>
 8010e7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010e80:	b94b      	cbnz	r3, 8010e96 <_raise_r+0x32>
 8010e82:	4628      	mov	r0, r5
 8010e84:	f000 f830 	bl	8010ee8 <_getpid_r>
 8010e88:	4622      	mov	r2, r4
 8010e8a:	4601      	mov	r1, r0
 8010e8c:	4628      	mov	r0, r5
 8010e8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e92:	f000 b817 	b.w	8010ec4 <_kill_r>
 8010e96:	2b01      	cmp	r3, #1
 8010e98:	d00a      	beq.n	8010eb0 <_raise_r+0x4c>
 8010e9a:	1c59      	adds	r1, r3, #1
 8010e9c:	d103      	bne.n	8010ea6 <_raise_r+0x42>
 8010e9e:	2316      	movs	r3, #22
 8010ea0:	6003      	str	r3, [r0, #0]
 8010ea2:	2001      	movs	r0, #1
 8010ea4:	e7e7      	b.n	8010e76 <_raise_r+0x12>
 8010ea6:	2100      	movs	r1, #0
 8010ea8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010eac:	4620      	mov	r0, r4
 8010eae:	4798      	blx	r3
 8010eb0:	2000      	movs	r0, #0
 8010eb2:	e7e0      	b.n	8010e76 <_raise_r+0x12>

08010eb4 <raise>:
 8010eb4:	4b02      	ldr	r3, [pc, #8]	@ (8010ec0 <raise+0xc>)
 8010eb6:	4601      	mov	r1, r0
 8010eb8:	6818      	ldr	r0, [r3, #0]
 8010eba:	f7ff bfd3 	b.w	8010e64 <_raise_r>
 8010ebe:	bf00      	nop
 8010ec0:	2000010c 	.word	0x2000010c

08010ec4 <_kill_r>:
 8010ec4:	b538      	push	{r3, r4, r5, lr}
 8010ec6:	4d07      	ldr	r5, [pc, #28]	@ (8010ee4 <_kill_r+0x20>)
 8010ec8:	2300      	movs	r3, #0
 8010eca:	4604      	mov	r4, r0
 8010ecc:	4608      	mov	r0, r1
 8010ece:	4611      	mov	r1, r2
 8010ed0:	602b      	str	r3, [r5, #0]
 8010ed2:	f7f2 fbe7 	bl	80036a4 <_kill>
 8010ed6:	1c43      	adds	r3, r0, #1
 8010ed8:	d102      	bne.n	8010ee0 <_kill_r+0x1c>
 8010eda:	682b      	ldr	r3, [r5, #0]
 8010edc:	b103      	cbz	r3, 8010ee0 <_kill_r+0x1c>
 8010ede:	6023      	str	r3, [r4, #0]
 8010ee0:	bd38      	pop	{r3, r4, r5, pc}
 8010ee2:	bf00      	nop
 8010ee4:	20002ae8 	.word	0x20002ae8

08010ee8 <_getpid_r>:
 8010ee8:	f7f2 bbd4 	b.w	8003694 <_getpid>

08010eec <__swhatbuf_r>:
 8010eec:	b570      	push	{r4, r5, r6, lr}
 8010eee:	460c      	mov	r4, r1
 8010ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ef4:	2900      	cmp	r1, #0
 8010ef6:	b096      	sub	sp, #88	@ 0x58
 8010ef8:	4615      	mov	r5, r2
 8010efa:	461e      	mov	r6, r3
 8010efc:	da0d      	bge.n	8010f1a <__swhatbuf_r+0x2e>
 8010efe:	89a3      	ldrh	r3, [r4, #12]
 8010f00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010f04:	f04f 0100 	mov.w	r1, #0
 8010f08:	bf14      	ite	ne
 8010f0a:	2340      	movne	r3, #64	@ 0x40
 8010f0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010f10:	2000      	movs	r0, #0
 8010f12:	6031      	str	r1, [r6, #0]
 8010f14:	602b      	str	r3, [r5, #0]
 8010f16:	b016      	add	sp, #88	@ 0x58
 8010f18:	bd70      	pop	{r4, r5, r6, pc}
 8010f1a:	466a      	mov	r2, sp
 8010f1c:	f000 f848 	bl	8010fb0 <_fstat_r>
 8010f20:	2800      	cmp	r0, #0
 8010f22:	dbec      	blt.n	8010efe <__swhatbuf_r+0x12>
 8010f24:	9901      	ldr	r1, [sp, #4]
 8010f26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010f2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010f2e:	4259      	negs	r1, r3
 8010f30:	4159      	adcs	r1, r3
 8010f32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f36:	e7eb      	b.n	8010f10 <__swhatbuf_r+0x24>

08010f38 <__smakebuf_r>:
 8010f38:	898b      	ldrh	r3, [r1, #12]
 8010f3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f3c:	079d      	lsls	r5, r3, #30
 8010f3e:	4606      	mov	r6, r0
 8010f40:	460c      	mov	r4, r1
 8010f42:	d507      	bpl.n	8010f54 <__smakebuf_r+0x1c>
 8010f44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010f48:	6023      	str	r3, [r4, #0]
 8010f4a:	6123      	str	r3, [r4, #16]
 8010f4c:	2301      	movs	r3, #1
 8010f4e:	6163      	str	r3, [r4, #20]
 8010f50:	b003      	add	sp, #12
 8010f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f54:	ab01      	add	r3, sp, #4
 8010f56:	466a      	mov	r2, sp
 8010f58:	f7ff ffc8 	bl	8010eec <__swhatbuf_r>
 8010f5c:	9f00      	ldr	r7, [sp, #0]
 8010f5e:	4605      	mov	r5, r0
 8010f60:	4639      	mov	r1, r7
 8010f62:	4630      	mov	r0, r6
 8010f64:	f7fe fed4 	bl	800fd10 <_malloc_r>
 8010f68:	b948      	cbnz	r0, 8010f7e <__smakebuf_r+0x46>
 8010f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f6e:	059a      	lsls	r2, r3, #22
 8010f70:	d4ee      	bmi.n	8010f50 <__smakebuf_r+0x18>
 8010f72:	f023 0303 	bic.w	r3, r3, #3
 8010f76:	f043 0302 	orr.w	r3, r3, #2
 8010f7a:	81a3      	strh	r3, [r4, #12]
 8010f7c:	e7e2      	b.n	8010f44 <__smakebuf_r+0xc>
 8010f7e:	89a3      	ldrh	r3, [r4, #12]
 8010f80:	6020      	str	r0, [r4, #0]
 8010f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f86:	81a3      	strh	r3, [r4, #12]
 8010f88:	9b01      	ldr	r3, [sp, #4]
 8010f8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010f8e:	b15b      	cbz	r3, 8010fa8 <__smakebuf_r+0x70>
 8010f90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f94:	4630      	mov	r0, r6
 8010f96:	f000 f81d 	bl	8010fd4 <_isatty_r>
 8010f9a:	b128      	cbz	r0, 8010fa8 <__smakebuf_r+0x70>
 8010f9c:	89a3      	ldrh	r3, [r4, #12]
 8010f9e:	f023 0303 	bic.w	r3, r3, #3
 8010fa2:	f043 0301 	orr.w	r3, r3, #1
 8010fa6:	81a3      	strh	r3, [r4, #12]
 8010fa8:	89a3      	ldrh	r3, [r4, #12]
 8010faa:	431d      	orrs	r5, r3
 8010fac:	81a5      	strh	r5, [r4, #12]
 8010fae:	e7cf      	b.n	8010f50 <__smakebuf_r+0x18>

08010fb0 <_fstat_r>:
 8010fb0:	b538      	push	{r3, r4, r5, lr}
 8010fb2:	4d07      	ldr	r5, [pc, #28]	@ (8010fd0 <_fstat_r+0x20>)
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	4604      	mov	r4, r0
 8010fb8:	4608      	mov	r0, r1
 8010fba:	4611      	mov	r1, r2
 8010fbc:	602b      	str	r3, [r5, #0]
 8010fbe:	f7f2 fbd1 	bl	8003764 <_fstat>
 8010fc2:	1c43      	adds	r3, r0, #1
 8010fc4:	d102      	bne.n	8010fcc <_fstat_r+0x1c>
 8010fc6:	682b      	ldr	r3, [r5, #0]
 8010fc8:	b103      	cbz	r3, 8010fcc <_fstat_r+0x1c>
 8010fca:	6023      	str	r3, [r4, #0]
 8010fcc:	bd38      	pop	{r3, r4, r5, pc}
 8010fce:	bf00      	nop
 8010fd0:	20002ae8 	.word	0x20002ae8

08010fd4 <_isatty_r>:
 8010fd4:	b538      	push	{r3, r4, r5, lr}
 8010fd6:	4d06      	ldr	r5, [pc, #24]	@ (8010ff0 <_isatty_r+0x1c>)
 8010fd8:	2300      	movs	r3, #0
 8010fda:	4604      	mov	r4, r0
 8010fdc:	4608      	mov	r0, r1
 8010fde:	602b      	str	r3, [r5, #0]
 8010fe0:	f7f2 fbd0 	bl	8003784 <_isatty>
 8010fe4:	1c43      	adds	r3, r0, #1
 8010fe6:	d102      	bne.n	8010fee <_isatty_r+0x1a>
 8010fe8:	682b      	ldr	r3, [r5, #0]
 8010fea:	b103      	cbz	r3, 8010fee <_isatty_r+0x1a>
 8010fec:	6023      	str	r3, [r4, #0]
 8010fee:	bd38      	pop	{r3, r4, r5, pc}
 8010ff0:	20002ae8 	.word	0x20002ae8

08010ff4 <atan2f>:
 8010ff4:	f000 ba58 	b.w	80114a8 <__ieee754_atan2f>

08010ff8 <sqrtf>:
 8010ff8:	b508      	push	{r3, lr}
 8010ffa:	ed2d 8b02 	vpush	{d8}
 8010ffe:	eeb0 8a40 	vmov.f32	s16, s0
 8011002:	f000 f8cd 	bl	80111a0 <__ieee754_sqrtf>
 8011006:	eeb4 8a48 	vcmp.f32	s16, s16
 801100a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801100e:	d60c      	bvs.n	801102a <sqrtf+0x32>
 8011010:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8011030 <sqrtf+0x38>
 8011014:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801101c:	d505      	bpl.n	801102a <sqrtf+0x32>
 801101e:	f7fd ff6f 	bl	800ef00 <__errno>
 8011022:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011026:	2321      	movs	r3, #33	@ 0x21
 8011028:	6003      	str	r3, [r0, #0]
 801102a:	ecbd 8b02 	vpop	{d8}
 801102e:	bd08      	pop	{r3, pc}
 8011030:	00000000 	.word	0x00000000

08011034 <cosf>:
 8011034:	ee10 3a10 	vmov	r3, s0
 8011038:	b507      	push	{r0, r1, r2, lr}
 801103a:	4a1e      	ldr	r2, [pc, #120]	@ (80110b4 <cosf+0x80>)
 801103c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011040:	4293      	cmp	r3, r2
 8011042:	d806      	bhi.n	8011052 <cosf+0x1e>
 8011044:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80110b8 <cosf+0x84>
 8011048:	b003      	add	sp, #12
 801104a:	f85d eb04 	ldr.w	lr, [sp], #4
 801104e:	f000 b8ab 	b.w	80111a8 <__kernel_cosf>
 8011052:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011056:	d304      	bcc.n	8011062 <cosf+0x2e>
 8011058:	ee30 0a40 	vsub.f32	s0, s0, s0
 801105c:	b003      	add	sp, #12
 801105e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011062:	4668      	mov	r0, sp
 8011064:	f000 fac0 	bl	80115e8 <__ieee754_rem_pio2f>
 8011068:	f000 0003 	and.w	r0, r0, #3
 801106c:	2801      	cmp	r0, #1
 801106e:	d009      	beq.n	8011084 <cosf+0x50>
 8011070:	2802      	cmp	r0, #2
 8011072:	d010      	beq.n	8011096 <cosf+0x62>
 8011074:	b9b0      	cbnz	r0, 80110a4 <cosf+0x70>
 8011076:	eddd 0a01 	vldr	s1, [sp, #4]
 801107a:	ed9d 0a00 	vldr	s0, [sp]
 801107e:	f000 f893 	bl	80111a8 <__kernel_cosf>
 8011082:	e7eb      	b.n	801105c <cosf+0x28>
 8011084:	eddd 0a01 	vldr	s1, [sp, #4]
 8011088:	ed9d 0a00 	vldr	s0, [sp]
 801108c:	f000 f8e4 	bl	8011258 <__kernel_sinf>
 8011090:	eeb1 0a40 	vneg.f32	s0, s0
 8011094:	e7e2      	b.n	801105c <cosf+0x28>
 8011096:	eddd 0a01 	vldr	s1, [sp, #4]
 801109a:	ed9d 0a00 	vldr	s0, [sp]
 801109e:	f000 f883 	bl	80111a8 <__kernel_cosf>
 80110a2:	e7f5      	b.n	8011090 <cosf+0x5c>
 80110a4:	eddd 0a01 	vldr	s1, [sp, #4]
 80110a8:	ed9d 0a00 	vldr	s0, [sp]
 80110ac:	2001      	movs	r0, #1
 80110ae:	f000 f8d3 	bl	8011258 <__kernel_sinf>
 80110b2:	e7d3      	b.n	801105c <cosf+0x28>
 80110b4:	3f490fd8 	.word	0x3f490fd8
 80110b8:	00000000 	.word	0x00000000

080110bc <sinf>:
 80110bc:	ee10 3a10 	vmov	r3, s0
 80110c0:	b507      	push	{r0, r1, r2, lr}
 80110c2:	4a1f      	ldr	r2, [pc, #124]	@ (8011140 <sinf+0x84>)
 80110c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80110c8:	4293      	cmp	r3, r2
 80110ca:	d807      	bhi.n	80110dc <sinf+0x20>
 80110cc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8011144 <sinf+0x88>
 80110d0:	2000      	movs	r0, #0
 80110d2:	b003      	add	sp, #12
 80110d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80110d8:	f000 b8be 	b.w	8011258 <__kernel_sinf>
 80110dc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80110e0:	d304      	bcc.n	80110ec <sinf+0x30>
 80110e2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80110e6:	b003      	add	sp, #12
 80110e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80110ec:	4668      	mov	r0, sp
 80110ee:	f000 fa7b 	bl	80115e8 <__ieee754_rem_pio2f>
 80110f2:	f000 0003 	and.w	r0, r0, #3
 80110f6:	2801      	cmp	r0, #1
 80110f8:	d00a      	beq.n	8011110 <sinf+0x54>
 80110fa:	2802      	cmp	r0, #2
 80110fc:	d00f      	beq.n	801111e <sinf+0x62>
 80110fe:	b9c0      	cbnz	r0, 8011132 <sinf+0x76>
 8011100:	eddd 0a01 	vldr	s1, [sp, #4]
 8011104:	ed9d 0a00 	vldr	s0, [sp]
 8011108:	2001      	movs	r0, #1
 801110a:	f000 f8a5 	bl	8011258 <__kernel_sinf>
 801110e:	e7ea      	b.n	80110e6 <sinf+0x2a>
 8011110:	eddd 0a01 	vldr	s1, [sp, #4]
 8011114:	ed9d 0a00 	vldr	s0, [sp]
 8011118:	f000 f846 	bl	80111a8 <__kernel_cosf>
 801111c:	e7e3      	b.n	80110e6 <sinf+0x2a>
 801111e:	eddd 0a01 	vldr	s1, [sp, #4]
 8011122:	ed9d 0a00 	vldr	s0, [sp]
 8011126:	2001      	movs	r0, #1
 8011128:	f000 f896 	bl	8011258 <__kernel_sinf>
 801112c:	eeb1 0a40 	vneg.f32	s0, s0
 8011130:	e7d9      	b.n	80110e6 <sinf+0x2a>
 8011132:	eddd 0a01 	vldr	s1, [sp, #4]
 8011136:	ed9d 0a00 	vldr	s0, [sp]
 801113a:	f000 f835 	bl	80111a8 <__kernel_cosf>
 801113e:	e7f5      	b.n	801112c <sinf+0x70>
 8011140:	3f490fd8 	.word	0x3f490fd8
 8011144:	00000000 	.word	0x00000000

08011148 <tanf>:
 8011148:	ee10 3a10 	vmov	r3, s0
 801114c:	b507      	push	{r0, r1, r2, lr}
 801114e:	4a12      	ldr	r2, [pc, #72]	@ (8011198 <tanf+0x50>)
 8011150:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011154:	4293      	cmp	r3, r2
 8011156:	d807      	bhi.n	8011168 <tanf+0x20>
 8011158:	eddf 0a10 	vldr	s1, [pc, #64]	@ 801119c <tanf+0x54>
 801115c:	2001      	movs	r0, #1
 801115e:	b003      	add	sp, #12
 8011160:	f85d eb04 	ldr.w	lr, [sp], #4
 8011164:	f000 b8c0 	b.w	80112e8 <__kernel_tanf>
 8011168:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801116c:	d304      	bcc.n	8011178 <tanf+0x30>
 801116e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8011172:	b003      	add	sp, #12
 8011174:	f85d fb04 	ldr.w	pc, [sp], #4
 8011178:	4668      	mov	r0, sp
 801117a:	f000 fa35 	bl	80115e8 <__ieee754_rem_pio2f>
 801117e:	0040      	lsls	r0, r0, #1
 8011180:	f000 0002 	and.w	r0, r0, #2
 8011184:	eddd 0a01 	vldr	s1, [sp, #4]
 8011188:	ed9d 0a00 	vldr	s0, [sp]
 801118c:	f1c0 0001 	rsb	r0, r0, #1
 8011190:	f000 f8aa 	bl	80112e8 <__kernel_tanf>
 8011194:	e7ed      	b.n	8011172 <tanf+0x2a>
 8011196:	bf00      	nop
 8011198:	3f490fda 	.word	0x3f490fda
 801119c:	00000000 	.word	0x00000000

080111a0 <__ieee754_sqrtf>:
 80111a0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80111a4:	4770      	bx	lr
	...

080111a8 <__kernel_cosf>:
 80111a8:	ee10 3a10 	vmov	r3, s0
 80111ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80111b0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80111b4:	eef0 6a40 	vmov.f32	s13, s0
 80111b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80111bc:	d204      	bcs.n	80111c8 <__kernel_cosf+0x20>
 80111be:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80111c2:	ee17 2a90 	vmov	r2, s15
 80111c6:	b342      	cbz	r2, 801121a <__kernel_cosf+0x72>
 80111c8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80111cc:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8011238 <__kernel_cosf+0x90>
 80111d0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801123c <__kernel_cosf+0x94>
 80111d4:	4a1a      	ldr	r2, [pc, #104]	@ (8011240 <__kernel_cosf+0x98>)
 80111d6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80111da:	4293      	cmp	r3, r2
 80111dc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011244 <__kernel_cosf+0x9c>
 80111e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80111e4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8011248 <__kernel_cosf+0xa0>
 80111e8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80111ec:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801124c <__kernel_cosf+0xa4>
 80111f0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80111f4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8011250 <__kernel_cosf+0xa8>
 80111f8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80111fc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8011200:	ee26 6a07 	vmul.f32	s12, s12, s14
 8011204:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011208:	eee7 0a06 	vfma.f32	s1, s14, s12
 801120c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011210:	d804      	bhi.n	801121c <__kernel_cosf+0x74>
 8011212:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011216:	ee30 0a67 	vsub.f32	s0, s0, s15
 801121a:	4770      	bx	lr
 801121c:	4a0d      	ldr	r2, [pc, #52]	@ (8011254 <__kernel_cosf+0xac>)
 801121e:	4293      	cmp	r3, r2
 8011220:	bf9a      	itte	ls
 8011222:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8011226:	ee07 3a10 	vmovls	s14, r3
 801122a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801122e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011232:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011236:	e7ec      	b.n	8011212 <__kernel_cosf+0x6a>
 8011238:	ad47d74e 	.word	0xad47d74e
 801123c:	310f74f6 	.word	0x310f74f6
 8011240:	3e999999 	.word	0x3e999999
 8011244:	b493f27c 	.word	0xb493f27c
 8011248:	37d00d01 	.word	0x37d00d01
 801124c:	bab60b61 	.word	0xbab60b61
 8011250:	3d2aaaab 	.word	0x3d2aaaab
 8011254:	3f480000 	.word	0x3f480000

08011258 <__kernel_sinf>:
 8011258:	ee10 3a10 	vmov	r3, s0
 801125c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011260:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8011264:	d204      	bcs.n	8011270 <__kernel_sinf+0x18>
 8011266:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801126a:	ee17 3a90 	vmov	r3, s15
 801126e:	b35b      	cbz	r3, 80112c8 <__kernel_sinf+0x70>
 8011270:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011274:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80112cc <__kernel_sinf+0x74>
 8011278:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80112d0 <__kernel_sinf+0x78>
 801127c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8011280:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80112d4 <__kernel_sinf+0x7c>
 8011284:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011288:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80112d8 <__kernel_sinf+0x80>
 801128c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8011290:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80112dc <__kernel_sinf+0x84>
 8011294:	ee60 6a07 	vmul.f32	s13, s0, s14
 8011298:	eee6 7a07 	vfma.f32	s15, s12, s14
 801129c:	b930      	cbnz	r0, 80112ac <__kernel_sinf+0x54>
 801129e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80112e0 <__kernel_sinf+0x88>
 80112a2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80112a6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80112aa:	4770      	bx	lr
 80112ac:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80112b0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80112b4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80112b8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80112bc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80112e4 <__kernel_sinf+0x8c>
 80112c0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80112c4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80112c8:	4770      	bx	lr
 80112ca:	bf00      	nop
 80112cc:	2f2ec9d3 	.word	0x2f2ec9d3
 80112d0:	b2d72f34 	.word	0xb2d72f34
 80112d4:	3638ef1b 	.word	0x3638ef1b
 80112d8:	b9500d01 	.word	0xb9500d01
 80112dc:	3c088889 	.word	0x3c088889
 80112e0:	be2aaaab 	.word	0xbe2aaaab
 80112e4:	3e2aaaab 	.word	0x3e2aaaab

080112e8 <__kernel_tanf>:
 80112e8:	b508      	push	{r3, lr}
 80112ea:	ee10 3a10 	vmov	r3, s0
 80112ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80112f2:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80112f6:	eef0 7a40 	vmov.f32	s15, s0
 80112fa:	d217      	bcs.n	801132c <__kernel_tanf+0x44>
 80112fc:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8011300:	ee17 1a10 	vmov	r1, s14
 8011304:	bb41      	cbnz	r1, 8011358 <__kernel_tanf+0x70>
 8011306:	1c43      	adds	r3, r0, #1
 8011308:	4313      	orrs	r3, r2
 801130a:	d108      	bne.n	801131e <__kernel_tanf+0x36>
 801130c:	f000 fb70 	bl	80119f0 <fabsf>
 8011310:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011314:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011318:	eeb0 0a67 	vmov.f32	s0, s15
 801131c:	bd08      	pop	{r3, pc}
 801131e:	2801      	cmp	r0, #1
 8011320:	d0fa      	beq.n	8011318 <__kernel_tanf+0x30>
 8011322:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011326:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801132a:	e7f5      	b.n	8011318 <__kernel_tanf+0x30>
 801132c:	494c      	ldr	r1, [pc, #304]	@ (8011460 <__kernel_tanf+0x178>)
 801132e:	428a      	cmp	r2, r1
 8011330:	d312      	bcc.n	8011358 <__kernel_tanf+0x70>
 8011332:	2b00      	cmp	r3, #0
 8011334:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8011464 <__kernel_tanf+0x17c>
 8011338:	bfb8      	it	lt
 801133a:	eef1 7a40 	vneglt.f32	s15, s0
 801133e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011342:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8011468 <__kernel_tanf+0x180>
 8011346:	bfb8      	it	lt
 8011348:	eef1 0a60 	vneglt.f32	s1, s1
 801134c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011350:	eddf 0a46 	vldr	s1, [pc, #280]	@ 801146c <__kernel_tanf+0x184>
 8011354:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011358:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801135c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011470 <__kernel_tanf+0x188>
 8011360:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8011474 <__kernel_tanf+0x18c>
 8011364:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8011478 <__kernel_tanf+0x190>
 8011368:	493d      	ldr	r1, [pc, #244]	@ (8011460 <__kernel_tanf+0x178>)
 801136a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801136e:	428a      	cmp	r2, r1
 8011370:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011374:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801147c <__kernel_tanf+0x194>
 8011378:	eee6 5a07 	vfma.f32	s11, s12, s14
 801137c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8011480 <__kernel_tanf+0x198>
 8011380:	eea5 6a87 	vfma.f32	s12, s11, s14
 8011384:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8011484 <__kernel_tanf+0x19c>
 8011388:	eee6 5a07 	vfma.f32	s11, s12, s14
 801138c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8011488 <__kernel_tanf+0x1a0>
 8011390:	eea5 6a87 	vfma.f32	s12, s11, s14
 8011394:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 801148c <__kernel_tanf+0x1a4>
 8011398:	eee7 5a05 	vfma.f32	s11, s14, s10
 801139c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8011490 <__kernel_tanf+0x1a8>
 80113a0:	eea5 5a87 	vfma.f32	s10, s11, s14
 80113a4:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8011494 <__kernel_tanf+0x1ac>
 80113a8:	eee5 5a07 	vfma.f32	s11, s10, s14
 80113ac:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8011498 <__kernel_tanf+0x1b0>
 80113b0:	eea5 5a87 	vfma.f32	s10, s11, s14
 80113b4:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801149c <__kernel_tanf+0x1b4>
 80113b8:	eee5 5a07 	vfma.f32	s11, s10, s14
 80113bc:	eeb0 7a46 	vmov.f32	s14, s12
 80113c0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80113c4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80113c8:	eeb0 6a60 	vmov.f32	s12, s1
 80113cc:	eea7 6a05 	vfma.f32	s12, s14, s10
 80113d0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80114a0 <__kernel_tanf+0x1b8>
 80113d4:	eee6 0a26 	vfma.f32	s1, s12, s13
 80113d8:	eee5 0a07 	vfma.f32	s1, s10, s14
 80113dc:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80113e0:	d31d      	bcc.n	801141e <__kernel_tanf+0x136>
 80113e2:	ee07 0a10 	vmov	s14, r0
 80113e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80113ea:	ee26 5a06 	vmul.f32	s10, s12, s12
 80113ee:	ee36 6a07 	vadd.f32	s12, s12, s14
 80113f2:	179b      	asrs	r3, r3, #30
 80113f4:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80113f8:	f003 0302 	and.w	r3, r3, #2
 80113fc:	f1c3 0301 	rsb	r3, r3, #1
 8011400:	ee06 3a90 	vmov	s13, r3
 8011404:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8011408:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801140c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011410:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8011414:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8011418:	ee66 7a87 	vmul.f32	s15, s13, s14
 801141c:	e77c      	b.n	8011318 <__kernel_tanf+0x30>
 801141e:	2801      	cmp	r0, #1
 8011420:	d01b      	beq.n	801145a <__kernel_tanf+0x172>
 8011422:	4b20      	ldr	r3, [pc, #128]	@ (80114a4 <__kernel_tanf+0x1bc>)
 8011424:	ee16 2a10 	vmov	r2, s12
 8011428:	401a      	ands	r2, r3
 801142a:	ee05 2a90 	vmov	s11, r2
 801142e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8011432:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011436:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801143a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801143e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8011442:	ee16 2a90 	vmov	r2, s13
 8011446:	4013      	ands	r3, r2
 8011448:	ee07 3a90 	vmov	s15, r3
 801144c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8011450:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8011454:	eee7 7a26 	vfma.f32	s15, s14, s13
 8011458:	e75e      	b.n	8011318 <__kernel_tanf+0x30>
 801145a:	eef0 7a46 	vmov.f32	s15, s12
 801145e:	e75b      	b.n	8011318 <__kernel_tanf+0x30>
 8011460:	3f2ca140 	.word	0x3f2ca140
 8011464:	3f490fda 	.word	0x3f490fda
 8011468:	33222168 	.word	0x33222168
 801146c:	00000000 	.word	0x00000000
 8011470:	b79bae5f 	.word	0xb79bae5f
 8011474:	38a3f445 	.word	0x38a3f445
 8011478:	37d95384 	.word	0x37d95384
 801147c:	3a1a26c8 	.word	0x3a1a26c8
 8011480:	3b6b6916 	.word	0x3b6b6916
 8011484:	3cb327a4 	.word	0x3cb327a4
 8011488:	3e088889 	.word	0x3e088889
 801148c:	3895c07a 	.word	0x3895c07a
 8011490:	398137b9 	.word	0x398137b9
 8011494:	3abede48 	.word	0x3abede48
 8011498:	3c11371f 	.word	0x3c11371f
 801149c:	3d5d0dd1 	.word	0x3d5d0dd1
 80114a0:	3eaaaaab 	.word	0x3eaaaaab
 80114a4:	fffff000 	.word	0xfffff000

080114a8 <__ieee754_atan2f>:
 80114a8:	ee10 2a90 	vmov	r2, s1
 80114ac:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80114b0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80114b4:	b510      	push	{r4, lr}
 80114b6:	eef0 7a40 	vmov.f32	s15, s0
 80114ba:	d806      	bhi.n	80114ca <__ieee754_atan2f+0x22>
 80114bc:	ee10 0a10 	vmov	r0, s0
 80114c0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80114c4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80114c8:	d904      	bls.n	80114d4 <__ieee754_atan2f+0x2c>
 80114ca:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80114ce:	eeb0 0a67 	vmov.f32	s0, s15
 80114d2:	bd10      	pop	{r4, pc}
 80114d4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80114d8:	d103      	bne.n	80114e2 <__ieee754_atan2f+0x3a>
 80114da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114de:	f000 b9b3 	b.w	8011848 <atanf>
 80114e2:	1794      	asrs	r4, r2, #30
 80114e4:	f004 0402 	and.w	r4, r4, #2
 80114e8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80114ec:	b943      	cbnz	r3, 8011500 <__ieee754_atan2f+0x58>
 80114ee:	2c02      	cmp	r4, #2
 80114f0:	d05e      	beq.n	80115b0 <__ieee754_atan2f+0x108>
 80114f2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80115c4 <__ieee754_atan2f+0x11c>
 80114f6:	2c03      	cmp	r4, #3
 80114f8:	bf08      	it	eq
 80114fa:	eef0 7a47 	vmoveq.f32	s15, s14
 80114fe:	e7e6      	b.n	80114ce <__ieee754_atan2f+0x26>
 8011500:	b941      	cbnz	r1, 8011514 <__ieee754_atan2f+0x6c>
 8011502:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80115c8 <__ieee754_atan2f+0x120>
 8011506:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80115cc <__ieee754_atan2f+0x124>
 801150a:	2800      	cmp	r0, #0
 801150c:	bfa8      	it	ge
 801150e:	eef0 7a47 	vmovge.f32	s15, s14
 8011512:	e7dc      	b.n	80114ce <__ieee754_atan2f+0x26>
 8011514:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011518:	d110      	bne.n	801153c <__ieee754_atan2f+0x94>
 801151a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801151e:	f104 34ff 	add.w	r4, r4, #4294967295
 8011522:	d107      	bne.n	8011534 <__ieee754_atan2f+0x8c>
 8011524:	2c02      	cmp	r4, #2
 8011526:	d846      	bhi.n	80115b6 <__ieee754_atan2f+0x10e>
 8011528:	4b29      	ldr	r3, [pc, #164]	@ (80115d0 <__ieee754_atan2f+0x128>)
 801152a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801152e:	edd3 7a00 	vldr	s15, [r3]
 8011532:	e7cc      	b.n	80114ce <__ieee754_atan2f+0x26>
 8011534:	2c02      	cmp	r4, #2
 8011536:	d841      	bhi.n	80115bc <__ieee754_atan2f+0x114>
 8011538:	4b26      	ldr	r3, [pc, #152]	@ (80115d4 <__ieee754_atan2f+0x12c>)
 801153a:	e7f6      	b.n	801152a <__ieee754_atan2f+0x82>
 801153c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011540:	d0df      	beq.n	8011502 <__ieee754_atan2f+0x5a>
 8011542:	1a5b      	subs	r3, r3, r1
 8011544:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8011548:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801154c:	da1a      	bge.n	8011584 <__ieee754_atan2f+0xdc>
 801154e:	2a00      	cmp	r2, #0
 8011550:	da01      	bge.n	8011556 <__ieee754_atan2f+0xae>
 8011552:	313c      	adds	r1, #60	@ 0x3c
 8011554:	db19      	blt.n	801158a <__ieee754_atan2f+0xe2>
 8011556:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801155a:	f000 fa49 	bl	80119f0 <fabsf>
 801155e:	f000 f973 	bl	8011848 <atanf>
 8011562:	eef0 7a40 	vmov.f32	s15, s0
 8011566:	2c01      	cmp	r4, #1
 8011568:	d012      	beq.n	8011590 <__ieee754_atan2f+0xe8>
 801156a:	2c02      	cmp	r4, #2
 801156c:	d017      	beq.n	801159e <__ieee754_atan2f+0xf6>
 801156e:	2c00      	cmp	r4, #0
 8011570:	d0ad      	beq.n	80114ce <__ieee754_atan2f+0x26>
 8011572:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80115d8 <__ieee754_atan2f+0x130>
 8011576:	ee77 7a87 	vadd.f32	s15, s15, s14
 801157a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80115dc <__ieee754_atan2f+0x134>
 801157e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011582:	e7a4      	b.n	80114ce <__ieee754_atan2f+0x26>
 8011584:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80115cc <__ieee754_atan2f+0x124>
 8011588:	e7ed      	b.n	8011566 <__ieee754_atan2f+0xbe>
 801158a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80115e0 <__ieee754_atan2f+0x138>
 801158e:	e7ea      	b.n	8011566 <__ieee754_atan2f+0xbe>
 8011590:	ee17 3a90 	vmov	r3, s15
 8011594:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011598:	ee07 3a90 	vmov	s15, r3
 801159c:	e797      	b.n	80114ce <__ieee754_atan2f+0x26>
 801159e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80115d8 <__ieee754_atan2f+0x130>
 80115a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80115a6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80115dc <__ieee754_atan2f+0x134>
 80115aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80115ae:	e78e      	b.n	80114ce <__ieee754_atan2f+0x26>
 80115b0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80115dc <__ieee754_atan2f+0x134>
 80115b4:	e78b      	b.n	80114ce <__ieee754_atan2f+0x26>
 80115b6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80115e4 <__ieee754_atan2f+0x13c>
 80115ba:	e788      	b.n	80114ce <__ieee754_atan2f+0x26>
 80115bc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80115e0 <__ieee754_atan2f+0x138>
 80115c0:	e785      	b.n	80114ce <__ieee754_atan2f+0x26>
 80115c2:	bf00      	nop
 80115c4:	c0490fdb 	.word	0xc0490fdb
 80115c8:	bfc90fdb 	.word	0xbfc90fdb
 80115cc:	3fc90fdb 	.word	0x3fc90fdb
 80115d0:	08012448 	.word	0x08012448
 80115d4:	0801243c 	.word	0x0801243c
 80115d8:	33bbbd2e 	.word	0x33bbbd2e
 80115dc:	40490fdb 	.word	0x40490fdb
 80115e0:	00000000 	.word	0x00000000
 80115e4:	3f490fdb 	.word	0x3f490fdb

080115e8 <__ieee754_rem_pio2f>:
 80115e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80115ea:	ee10 6a10 	vmov	r6, s0
 80115ee:	4b88      	ldr	r3, [pc, #544]	@ (8011810 <__ieee754_rem_pio2f+0x228>)
 80115f0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80115f4:	429d      	cmp	r5, r3
 80115f6:	b087      	sub	sp, #28
 80115f8:	4604      	mov	r4, r0
 80115fa:	d805      	bhi.n	8011608 <__ieee754_rem_pio2f+0x20>
 80115fc:	2300      	movs	r3, #0
 80115fe:	ed80 0a00 	vstr	s0, [r0]
 8011602:	6043      	str	r3, [r0, #4]
 8011604:	2000      	movs	r0, #0
 8011606:	e022      	b.n	801164e <__ieee754_rem_pio2f+0x66>
 8011608:	4b82      	ldr	r3, [pc, #520]	@ (8011814 <__ieee754_rem_pio2f+0x22c>)
 801160a:	429d      	cmp	r5, r3
 801160c:	d83a      	bhi.n	8011684 <__ieee754_rem_pio2f+0x9c>
 801160e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011612:	2e00      	cmp	r6, #0
 8011614:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8011818 <__ieee754_rem_pio2f+0x230>
 8011618:	4a80      	ldr	r2, [pc, #512]	@ (801181c <__ieee754_rem_pio2f+0x234>)
 801161a:	f023 030f 	bic.w	r3, r3, #15
 801161e:	dd18      	ble.n	8011652 <__ieee754_rem_pio2f+0x6a>
 8011620:	4293      	cmp	r3, r2
 8011622:	ee70 7a47 	vsub.f32	s15, s0, s14
 8011626:	bf09      	itett	eq
 8011628:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8011820 <__ieee754_rem_pio2f+0x238>
 801162c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8011824 <__ieee754_rem_pio2f+0x23c>
 8011630:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8011828 <__ieee754_rem_pio2f+0x240>
 8011634:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8011638:	ee37 7ae6 	vsub.f32	s14, s15, s13
 801163c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011640:	ed80 7a00 	vstr	s14, [r0]
 8011644:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011648:	edc0 7a01 	vstr	s15, [r0, #4]
 801164c:	2001      	movs	r0, #1
 801164e:	b007      	add	sp, #28
 8011650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011652:	4293      	cmp	r3, r2
 8011654:	ee70 7a07 	vadd.f32	s15, s0, s14
 8011658:	bf09      	itett	eq
 801165a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8011820 <__ieee754_rem_pio2f+0x238>
 801165e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8011824 <__ieee754_rem_pio2f+0x23c>
 8011662:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8011828 <__ieee754_rem_pio2f+0x240>
 8011666:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801166a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801166e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011672:	ed80 7a00 	vstr	s14, [r0]
 8011676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801167a:	edc0 7a01 	vstr	s15, [r0, #4]
 801167e:	f04f 30ff 	mov.w	r0, #4294967295
 8011682:	e7e4      	b.n	801164e <__ieee754_rem_pio2f+0x66>
 8011684:	4b69      	ldr	r3, [pc, #420]	@ (801182c <__ieee754_rem_pio2f+0x244>)
 8011686:	429d      	cmp	r5, r3
 8011688:	d873      	bhi.n	8011772 <__ieee754_rem_pio2f+0x18a>
 801168a:	f000 f9b1 	bl	80119f0 <fabsf>
 801168e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8011830 <__ieee754_rem_pio2f+0x248>
 8011692:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011696:	eee0 7a07 	vfma.f32	s15, s0, s14
 801169a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801169e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80116a2:	ee17 0a90 	vmov	r0, s15
 80116a6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011818 <__ieee754_rem_pio2f+0x230>
 80116aa:	eea7 0a67 	vfms.f32	s0, s14, s15
 80116ae:	281f      	cmp	r0, #31
 80116b0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011824 <__ieee754_rem_pio2f+0x23c>
 80116b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116b8:	eeb1 6a47 	vneg.f32	s12, s14
 80116bc:	ee70 6a67 	vsub.f32	s13, s0, s15
 80116c0:	ee16 1a90 	vmov	r1, s13
 80116c4:	dc09      	bgt.n	80116da <__ieee754_rem_pio2f+0xf2>
 80116c6:	4a5b      	ldr	r2, [pc, #364]	@ (8011834 <__ieee754_rem_pio2f+0x24c>)
 80116c8:	1e47      	subs	r7, r0, #1
 80116ca:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80116ce:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80116d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80116d6:	4293      	cmp	r3, r2
 80116d8:	d107      	bne.n	80116ea <__ieee754_rem_pio2f+0x102>
 80116da:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80116de:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80116e2:	2a08      	cmp	r2, #8
 80116e4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80116e8:	dc14      	bgt.n	8011714 <__ieee754_rem_pio2f+0x12c>
 80116ea:	6021      	str	r1, [r4, #0]
 80116ec:	ed94 7a00 	vldr	s14, [r4]
 80116f0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80116f4:	2e00      	cmp	r6, #0
 80116f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80116fa:	ed84 0a01 	vstr	s0, [r4, #4]
 80116fe:	daa6      	bge.n	801164e <__ieee754_rem_pio2f+0x66>
 8011700:	eeb1 7a47 	vneg.f32	s14, s14
 8011704:	eeb1 0a40 	vneg.f32	s0, s0
 8011708:	ed84 7a00 	vstr	s14, [r4]
 801170c:	ed84 0a01 	vstr	s0, [r4, #4]
 8011710:	4240      	negs	r0, r0
 8011712:	e79c      	b.n	801164e <__ieee754_rem_pio2f+0x66>
 8011714:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8011820 <__ieee754_rem_pio2f+0x238>
 8011718:	eef0 6a40 	vmov.f32	s13, s0
 801171c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8011720:	ee70 7a66 	vsub.f32	s15, s0, s13
 8011724:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011728:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8011828 <__ieee754_rem_pio2f+0x240>
 801172c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011730:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8011734:	ee15 2a90 	vmov	r2, s11
 8011738:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801173c:	1a5b      	subs	r3, r3, r1
 801173e:	2b19      	cmp	r3, #25
 8011740:	dc04      	bgt.n	801174c <__ieee754_rem_pio2f+0x164>
 8011742:	edc4 5a00 	vstr	s11, [r4]
 8011746:	eeb0 0a66 	vmov.f32	s0, s13
 801174a:	e7cf      	b.n	80116ec <__ieee754_rem_pio2f+0x104>
 801174c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8011838 <__ieee754_rem_pio2f+0x250>
 8011750:	eeb0 0a66 	vmov.f32	s0, s13
 8011754:	eea6 0a25 	vfma.f32	s0, s12, s11
 8011758:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801175c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 801183c <__ieee754_rem_pio2f+0x254>
 8011760:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011764:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8011768:	ee30 7a67 	vsub.f32	s14, s0, s15
 801176c:	ed84 7a00 	vstr	s14, [r4]
 8011770:	e7bc      	b.n	80116ec <__ieee754_rem_pio2f+0x104>
 8011772:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8011776:	d306      	bcc.n	8011786 <__ieee754_rem_pio2f+0x19e>
 8011778:	ee70 7a40 	vsub.f32	s15, s0, s0
 801177c:	edc0 7a01 	vstr	s15, [r0, #4]
 8011780:	edc0 7a00 	vstr	s15, [r0]
 8011784:	e73e      	b.n	8011604 <__ieee754_rem_pio2f+0x1c>
 8011786:	15ea      	asrs	r2, r5, #23
 8011788:	3a86      	subs	r2, #134	@ 0x86
 801178a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801178e:	ee07 3a90 	vmov	s15, r3
 8011792:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011796:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8011840 <__ieee754_rem_pio2f+0x258>
 801179a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801179e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80117a2:	ed8d 7a03 	vstr	s14, [sp, #12]
 80117a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80117aa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80117ae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80117b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80117b6:	ed8d 7a04 	vstr	s14, [sp, #16]
 80117ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80117be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80117c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117c6:	edcd 7a05 	vstr	s15, [sp, #20]
 80117ca:	d11e      	bne.n	801180a <__ieee754_rem_pio2f+0x222>
 80117cc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80117d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117d4:	bf0c      	ite	eq
 80117d6:	2301      	moveq	r3, #1
 80117d8:	2302      	movne	r3, #2
 80117da:	491a      	ldr	r1, [pc, #104]	@ (8011844 <__ieee754_rem_pio2f+0x25c>)
 80117dc:	9101      	str	r1, [sp, #4]
 80117de:	2102      	movs	r1, #2
 80117e0:	9100      	str	r1, [sp, #0]
 80117e2:	a803      	add	r0, sp, #12
 80117e4:	4621      	mov	r1, r4
 80117e6:	f000 f90b 	bl	8011a00 <__kernel_rem_pio2f>
 80117ea:	2e00      	cmp	r6, #0
 80117ec:	f6bf af2f 	bge.w	801164e <__ieee754_rem_pio2f+0x66>
 80117f0:	edd4 7a00 	vldr	s15, [r4]
 80117f4:	eef1 7a67 	vneg.f32	s15, s15
 80117f8:	edc4 7a00 	vstr	s15, [r4]
 80117fc:	edd4 7a01 	vldr	s15, [r4, #4]
 8011800:	eef1 7a67 	vneg.f32	s15, s15
 8011804:	edc4 7a01 	vstr	s15, [r4, #4]
 8011808:	e782      	b.n	8011710 <__ieee754_rem_pio2f+0x128>
 801180a:	2303      	movs	r3, #3
 801180c:	e7e5      	b.n	80117da <__ieee754_rem_pio2f+0x1f2>
 801180e:	bf00      	nop
 8011810:	3f490fd8 	.word	0x3f490fd8
 8011814:	4016cbe3 	.word	0x4016cbe3
 8011818:	3fc90f80 	.word	0x3fc90f80
 801181c:	3fc90fd0 	.word	0x3fc90fd0
 8011820:	37354400 	.word	0x37354400
 8011824:	37354443 	.word	0x37354443
 8011828:	2e85a308 	.word	0x2e85a308
 801182c:	43490f80 	.word	0x43490f80
 8011830:	3f22f984 	.word	0x3f22f984
 8011834:	08012454 	.word	0x08012454
 8011838:	2e85a300 	.word	0x2e85a300
 801183c:	248d3132 	.word	0x248d3132
 8011840:	43800000 	.word	0x43800000
 8011844:	080124d4 	.word	0x080124d4

08011848 <atanf>:
 8011848:	b538      	push	{r3, r4, r5, lr}
 801184a:	ee10 5a10 	vmov	r5, s0
 801184e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8011852:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8011856:	eef0 7a40 	vmov.f32	s15, s0
 801185a:	d310      	bcc.n	801187e <atanf+0x36>
 801185c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8011860:	d904      	bls.n	801186c <atanf+0x24>
 8011862:	ee70 7a00 	vadd.f32	s15, s0, s0
 8011866:	eeb0 0a67 	vmov.f32	s0, s15
 801186a:	bd38      	pop	{r3, r4, r5, pc}
 801186c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80119a4 <atanf+0x15c>
 8011870:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80119a8 <atanf+0x160>
 8011874:	2d00      	cmp	r5, #0
 8011876:	bfc8      	it	gt
 8011878:	eef0 7a47 	vmovgt.f32	s15, s14
 801187c:	e7f3      	b.n	8011866 <atanf+0x1e>
 801187e:	4b4b      	ldr	r3, [pc, #300]	@ (80119ac <atanf+0x164>)
 8011880:	429c      	cmp	r4, r3
 8011882:	d810      	bhi.n	80118a6 <atanf+0x5e>
 8011884:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8011888:	d20a      	bcs.n	80118a0 <atanf+0x58>
 801188a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80119b0 <atanf+0x168>
 801188e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8011892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011896:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801189e:	dce2      	bgt.n	8011866 <atanf+0x1e>
 80118a0:	f04f 33ff 	mov.w	r3, #4294967295
 80118a4:	e013      	b.n	80118ce <atanf+0x86>
 80118a6:	f000 f8a3 	bl	80119f0 <fabsf>
 80118aa:	4b42      	ldr	r3, [pc, #264]	@ (80119b4 <atanf+0x16c>)
 80118ac:	429c      	cmp	r4, r3
 80118ae:	d84f      	bhi.n	8011950 <atanf+0x108>
 80118b0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80118b4:	429c      	cmp	r4, r3
 80118b6:	d841      	bhi.n	801193c <atanf+0xf4>
 80118b8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80118bc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80118c0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80118c4:	2300      	movs	r3, #0
 80118c6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80118ca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80118ce:	1c5a      	adds	r2, r3, #1
 80118d0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80118d4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80119b8 <atanf+0x170>
 80118d8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80119bc <atanf+0x174>
 80118dc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80119c0 <atanf+0x178>
 80118e0:	ee66 6a06 	vmul.f32	s13, s12, s12
 80118e4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80118e8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80119c4 <atanf+0x17c>
 80118ec:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80118f0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80119c8 <atanf+0x180>
 80118f4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80118f8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80119cc <atanf+0x184>
 80118fc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011900:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80119d0 <atanf+0x188>
 8011904:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011908:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80119d4 <atanf+0x18c>
 801190c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011910:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80119d8 <atanf+0x190>
 8011914:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011918:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 80119dc <atanf+0x194>
 801191c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011920:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80119e0 <atanf+0x198>
 8011924:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011928:	ee27 7a26 	vmul.f32	s14, s14, s13
 801192c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011930:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011934:	d121      	bne.n	801197a <atanf+0x132>
 8011936:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801193a:	e794      	b.n	8011866 <atanf+0x1e>
 801193c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011940:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011944:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011948:	2301      	movs	r3, #1
 801194a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801194e:	e7be      	b.n	80118ce <atanf+0x86>
 8011950:	4b24      	ldr	r3, [pc, #144]	@ (80119e4 <atanf+0x19c>)
 8011952:	429c      	cmp	r4, r3
 8011954:	d80b      	bhi.n	801196e <atanf+0x126>
 8011956:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801195a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801195e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011962:	2302      	movs	r3, #2
 8011964:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011968:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801196c:	e7af      	b.n	80118ce <atanf+0x86>
 801196e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011972:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011976:	2303      	movs	r3, #3
 8011978:	e7a9      	b.n	80118ce <atanf+0x86>
 801197a:	4a1b      	ldr	r2, [pc, #108]	@ (80119e8 <atanf+0x1a0>)
 801197c:	491b      	ldr	r1, [pc, #108]	@ (80119ec <atanf+0x1a4>)
 801197e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011982:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011986:	edd3 6a00 	vldr	s13, [r3]
 801198a:	ee37 7a66 	vsub.f32	s14, s14, s13
 801198e:	2d00      	cmp	r5, #0
 8011990:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011994:	edd2 7a00 	vldr	s15, [r2]
 8011998:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801199c:	bfb8      	it	lt
 801199e:	eef1 7a67 	vneglt.f32	s15, s15
 80119a2:	e760      	b.n	8011866 <atanf+0x1e>
 80119a4:	bfc90fdb 	.word	0xbfc90fdb
 80119a8:	3fc90fdb 	.word	0x3fc90fdb
 80119ac:	3edfffff 	.word	0x3edfffff
 80119b0:	7149f2ca 	.word	0x7149f2ca
 80119b4:	3f97ffff 	.word	0x3f97ffff
 80119b8:	3c8569d7 	.word	0x3c8569d7
 80119bc:	3d4bda59 	.word	0x3d4bda59
 80119c0:	bd6ef16b 	.word	0xbd6ef16b
 80119c4:	3d886b35 	.word	0x3d886b35
 80119c8:	3dba2e6e 	.word	0x3dba2e6e
 80119cc:	3e124925 	.word	0x3e124925
 80119d0:	3eaaaaab 	.word	0x3eaaaaab
 80119d4:	bd15a221 	.word	0xbd15a221
 80119d8:	bd9d8795 	.word	0xbd9d8795
 80119dc:	bde38e38 	.word	0xbde38e38
 80119e0:	be4ccccd 	.word	0xbe4ccccd
 80119e4:	401bffff 	.word	0x401bffff
 80119e8:	080127fc 	.word	0x080127fc
 80119ec:	080127ec 	.word	0x080127ec

080119f0 <fabsf>:
 80119f0:	ee10 3a10 	vmov	r3, s0
 80119f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80119f8:	ee00 3a10 	vmov	s0, r3
 80119fc:	4770      	bx	lr
	...

08011a00 <__kernel_rem_pio2f>:
 8011a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a04:	ed2d 8b04 	vpush	{d8-d9}
 8011a08:	b0d9      	sub	sp, #356	@ 0x164
 8011a0a:	4690      	mov	r8, r2
 8011a0c:	9001      	str	r0, [sp, #4]
 8011a0e:	4ab6      	ldr	r2, [pc, #728]	@ (8011ce8 <__kernel_rem_pio2f+0x2e8>)
 8011a10:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8011a12:	f118 0f04 	cmn.w	r8, #4
 8011a16:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8011a1a:	460f      	mov	r7, r1
 8011a1c:	f103 3bff 	add.w	fp, r3, #4294967295
 8011a20:	db26      	blt.n	8011a70 <__kernel_rem_pio2f+0x70>
 8011a22:	f1b8 0203 	subs.w	r2, r8, #3
 8011a26:	bf48      	it	mi
 8011a28:	f108 0204 	addmi.w	r2, r8, #4
 8011a2c:	10d2      	asrs	r2, r2, #3
 8011a2e:	1c55      	adds	r5, r2, #1
 8011a30:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8011a32:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011a36:	00e8      	lsls	r0, r5, #3
 8011a38:	eba2 060b 	sub.w	r6, r2, fp
 8011a3c:	9002      	str	r0, [sp, #8]
 8011a3e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8011a42:	eb0a 0c0b 	add.w	ip, sl, fp
 8011a46:	ac1c      	add	r4, sp, #112	@ 0x70
 8011a48:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8011a4c:	2000      	movs	r0, #0
 8011a4e:	4560      	cmp	r0, ip
 8011a50:	dd10      	ble.n	8011a74 <__kernel_rem_pio2f+0x74>
 8011a52:	a91c      	add	r1, sp, #112	@ 0x70
 8011a54:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8011a58:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8011a5c:	2600      	movs	r6, #0
 8011a5e:	4556      	cmp	r6, sl
 8011a60:	dc24      	bgt.n	8011aac <__kernel_rem_pio2f+0xac>
 8011a62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011a66:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011a6a:	4684      	mov	ip, r0
 8011a6c:	2400      	movs	r4, #0
 8011a6e:	e016      	b.n	8011a9e <__kernel_rem_pio2f+0x9e>
 8011a70:	2200      	movs	r2, #0
 8011a72:	e7dc      	b.n	8011a2e <__kernel_rem_pio2f+0x2e>
 8011a74:	42c6      	cmn	r6, r0
 8011a76:	bf5d      	ittte	pl
 8011a78:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8011a7c:	ee07 1a90 	vmovpl	s15, r1
 8011a80:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8011a84:	eef0 7a47 	vmovmi.f32	s15, s14
 8011a88:	ece4 7a01 	vstmia	r4!, {s15}
 8011a8c:	3001      	adds	r0, #1
 8011a8e:	e7de      	b.n	8011a4e <__kernel_rem_pio2f+0x4e>
 8011a90:	ecfe 6a01 	vldmia	lr!, {s13}
 8011a94:	ed3c 7a01 	vldmdb	ip!, {s14}
 8011a98:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011a9c:	3401      	adds	r4, #1
 8011a9e:	455c      	cmp	r4, fp
 8011aa0:	ddf6      	ble.n	8011a90 <__kernel_rem_pio2f+0x90>
 8011aa2:	ece9 7a01 	vstmia	r9!, {s15}
 8011aa6:	3601      	adds	r6, #1
 8011aa8:	3004      	adds	r0, #4
 8011aaa:	e7d8      	b.n	8011a5e <__kernel_rem_pio2f+0x5e>
 8011aac:	a908      	add	r1, sp, #32
 8011aae:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011ab2:	9104      	str	r1, [sp, #16]
 8011ab4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8011ab6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8011cf4 <__kernel_rem_pio2f+0x2f4>
 8011aba:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011cf0 <__kernel_rem_pio2f+0x2f0>
 8011abe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8011ac2:	9203      	str	r2, [sp, #12]
 8011ac4:	4654      	mov	r4, sl
 8011ac6:	00a2      	lsls	r2, r4, #2
 8011ac8:	9205      	str	r2, [sp, #20]
 8011aca:	aa58      	add	r2, sp, #352	@ 0x160
 8011acc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8011ad0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8011ad4:	a944      	add	r1, sp, #272	@ 0x110
 8011ad6:	aa08      	add	r2, sp, #32
 8011ad8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8011adc:	4694      	mov	ip, r2
 8011ade:	4626      	mov	r6, r4
 8011ae0:	2e00      	cmp	r6, #0
 8011ae2:	dc4c      	bgt.n	8011b7e <__kernel_rem_pio2f+0x17e>
 8011ae4:	4628      	mov	r0, r5
 8011ae6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011aea:	f000 f9f1 	bl	8011ed0 <scalbnf>
 8011aee:	eeb0 8a40 	vmov.f32	s16, s0
 8011af2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8011af6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8011afa:	f000 fa4f 	bl	8011f9c <floorf>
 8011afe:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8011b02:	eea0 8a67 	vfms.f32	s16, s0, s15
 8011b06:	2d00      	cmp	r5, #0
 8011b08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011b0c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8011b10:	ee17 9a90 	vmov	r9, s15
 8011b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011b18:	ee38 8a67 	vsub.f32	s16, s16, s15
 8011b1c:	dd41      	ble.n	8011ba2 <__kernel_rem_pio2f+0x1a2>
 8011b1e:	f104 3cff 	add.w	ip, r4, #4294967295
 8011b22:	a908      	add	r1, sp, #32
 8011b24:	f1c5 0e08 	rsb	lr, r5, #8
 8011b28:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8011b2c:	fa46 f00e 	asr.w	r0, r6, lr
 8011b30:	4481      	add	r9, r0
 8011b32:	fa00 f00e 	lsl.w	r0, r0, lr
 8011b36:	1a36      	subs	r6, r6, r0
 8011b38:	f1c5 0007 	rsb	r0, r5, #7
 8011b3c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8011b40:	4106      	asrs	r6, r0
 8011b42:	2e00      	cmp	r6, #0
 8011b44:	dd3c      	ble.n	8011bc0 <__kernel_rem_pio2f+0x1c0>
 8011b46:	f04f 0e00 	mov.w	lr, #0
 8011b4a:	f109 0901 	add.w	r9, r9, #1
 8011b4e:	4670      	mov	r0, lr
 8011b50:	4574      	cmp	r4, lr
 8011b52:	dc68      	bgt.n	8011c26 <__kernel_rem_pio2f+0x226>
 8011b54:	2d00      	cmp	r5, #0
 8011b56:	dd03      	ble.n	8011b60 <__kernel_rem_pio2f+0x160>
 8011b58:	2d01      	cmp	r5, #1
 8011b5a:	d074      	beq.n	8011c46 <__kernel_rem_pio2f+0x246>
 8011b5c:	2d02      	cmp	r5, #2
 8011b5e:	d07d      	beq.n	8011c5c <__kernel_rem_pio2f+0x25c>
 8011b60:	2e02      	cmp	r6, #2
 8011b62:	d12d      	bne.n	8011bc0 <__kernel_rem_pio2f+0x1c0>
 8011b64:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011b68:	ee30 8a48 	vsub.f32	s16, s0, s16
 8011b6c:	b340      	cbz	r0, 8011bc0 <__kernel_rem_pio2f+0x1c0>
 8011b6e:	4628      	mov	r0, r5
 8011b70:	9306      	str	r3, [sp, #24]
 8011b72:	f000 f9ad 	bl	8011ed0 <scalbnf>
 8011b76:	9b06      	ldr	r3, [sp, #24]
 8011b78:	ee38 8a40 	vsub.f32	s16, s16, s0
 8011b7c:	e020      	b.n	8011bc0 <__kernel_rem_pio2f+0x1c0>
 8011b7e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8011b82:	3e01      	subs	r6, #1
 8011b84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011b8c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8011b90:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011b94:	ecac 0a01 	vstmia	ip!, {s0}
 8011b98:	ed30 0a01 	vldmdb	r0!, {s0}
 8011b9c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8011ba0:	e79e      	b.n	8011ae0 <__kernel_rem_pio2f+0xe0>
 8011ba2:	d105      	bne.n	8011bb0 <__kernel_rem_pio2f+0x1b0>
 8011ba4:	1e60      	subs	r0, r4, #1
 8011ba6:	a908      	add	r1, sp, #32
 8011ba8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8011bac:	11f6      	asrs	r6, r6, #7
 8011bae:	e7c8      	b.n	8011b42 <__kernel_rem_pio2f+0x142>
 8011bb0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011bb4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bbc:	da31      	bge.n	8011c22 <__kernel_rem_pio2f+0x222>
 8011bbe:	2600      	movs	r6, #0
 8011bc0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc8:	f040 8098 	bne.w	8011cfc <__kernel_rem_pio2f+0x2fc>
 8011bcc:	1e60      	subs	r0, r4, #1
 8011bce:	2200      	movs	r2, #0
 8011bd0:	4550      	cmp	r0, sl
 8011bd2:	da4b      	bge.n	8011c6c <__kernel_rem_pio2f+0x26c>
 8011bd4:	2a00      	cmp	r2, #0
 8011bd6:	d065      	beq.n	8011ca4 <__kernel_rem_pio2f+0x2a4>
 8011bd8:	3c01      	subs	r4, #1
 8011bda:	ab08      	add	r3, sp, #32
 8011bdc:	3d08      	subs	r5, #8
 8011bde:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d0f8      	beq.n	8011bd8 <__kernel_rem_pio2f+0x1d8>
 8011be6:	4628      	mov	r0, r5
 8011be8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011bec:	f000 f970 	bl	8011ed0 <scalbnf>
 8011bf0:	1c63      	adds	r3, r4, #1
 8011bf2:	aa44      	add	r2, sp, #272	@ 0x110
 8011bf4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8011cf4 <__kernel_rem_pio2f+0x2f4>
 8011bf8:	0099      	lsls	r1, r3, #2
 8011bfa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011bfe:	4623      	mov	r3, r4
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	f280 80a9 	bge.w	8011d58 <__kernel_rem_pio2f+0x358>
 8011c06:	4623      	mov	r3, r4
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	f2c0 80c7 	blt.w	8011d9c <__kernel_rem_pio2f+0x39c>
 8011c0e:	aa44      	add	r2, sp, #272	@ 0x110
 8011c10:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8011c14:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8011cec <__kernel_rem_pio2f+0x2ec>
 8011c18:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011c1c:	2000      	movs	r0, #0
 8011c1e:	1ae2      	subs	r2, r4, r3
 8011c20:	e0b1      	b.n	8011d86 <__kernel_rem_pio2f+0x386>
 8011c22:	2602      	movs	r6, #2
 8011c24:	e78f      	b.n	8011b46 <__kernel_rem_pio2f+0x146>
 8011c26:	f852 1b04 	ldr.w	r1, [r2], #4
 8011c2a:	b948      	cbnz	r0, 8011c40 <__kernel_rem_pio2f+0x240>
 8011c2c:	b121      	cbz	r1, 8011c38 <__kernel_rem_pio2f+0x238>
 8011c2e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8011c32:	f842 1c04 	str.w	r1, [r2, #-4]
 8011c36:	2101      	movs	r1, #1
 8011c38:	f10e 0e01 	add.w	lr, lr, #1
 8011c3c:	4608      	mov	r0, r1
 8011c3e:	e787      	b.n	8011b50 <__kernel_rem_pio2f+0x150>
 8011c40:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8011c44:	e7f5      	b.n	8011c32 <__kernel_rem_pio2f+0x232>
 8011c46:	f104 3cff 	add.w	ip, r4, #4294967295
 8011c4a:	aa08      	add	r2, sp, #32
 8011c4c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011c50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011c54:	a908      	add	r1, sp, #32
 8011c56:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8011c5a:	e781      	b.n	8011b60 <__kernel_rem_pio2f+0x160>
 8011c5c:	f104 3cff 	add.w	ip, r4, #4294967295
 8011c60:	aa08      	add	r2, sp, #32
 8011c62:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011c66:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8011c6a:	e7f3      	b.n	8011c54 <__kernel_rem_pio2f+0x254>
 8011c6c:	a908      	add	r1, sp, #32
 8011c6e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8011c72:	3801      	subs	r0, #1
 8011c74:	430a      	orrs	r2, r1
 8011c76:	e7ab      	b.n	8011bd0 <__kernel_rem_pio2f+0x1d0>
 8011c78:	3201      	adds	r2, #1
 8011c7a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8011c7e:	2e00      	cmp	r6, #0
 8011c80:	d0fa      	beq.n	8011c78 <__kernel_rem_pio2f+0x278>
 8011c82:	9905      	ldr	r1, [sp, #20]
 8011c84:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8011c88:	eb0d 0001 	add.w	r0, sp, r1
 8011c8c:	18e6      	adds	r6, r4, r3
 8011c8e:	a91c      	add	r1, sp, #112	@ 0x70
 8011c90:	f104 0c01 	add.w	ip, r4, #1
 8011c94:	384c      	subs	r0, #76	@ 0x4c
 8011c96:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8011c9a:	4422      	add	r2, r4
 8011c9c:	4562      	cmp	r2, ip
 8011c9e:	da04      	bge.n	8011caa <__kernel_rem_pio2f+0x2aa>
 8011ca0:	4614      	mov	r4, r2
 8011ca2:	e710      	b.n	8011ac6 <__kernel_rem_pio2f+0xc6>
 8011ca4:	9804      	ldr	r0, [sp, #16]
 8011ca6:	2201      	movs	r2, #1
 8011ca8:	e7e7      	b.n	8011c7a <__kernel_rem_pio2f+0x27a>
 8011caa:	9903      	ldr	r1, [sp, #12]
 8011cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011cb0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8011cb4:	9105      	str	r1, [sp, #20]
 8011cb6:	ee07 1a90 	vmov	s15, r1
 8011cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011cbe:	2400      	movs	r4, #0
 8011cc0:	ece6 7a01 	vstmia	r6!, {s15}
 8011cc4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011cc8:	46b1      	mov	r9, r6
 8011cca:	455c      	cmp	r4, fp
 8011ccc:	dd04      	ble.n	8011cd8 <__kernel_rem_pio2f+0x2d8>
 8011cce:	ece0 7a01 	vstmia	r0!, {s15}
 8011cd2:	f10c 0c01 	add.w	ip, ip, #1
 8011cd6:	e7e1      	b.n	8011c9c <__kernel_rem_pio2f+0x29c>
 8011cd8:	ecfe 6a01 	vldmia	lr!, {s13}
 8011cdc:	ed39 7a01 	vldmdb	r9!, {s14}
 8011ce0:	3401      	adds	r4, #1
 8011ce2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011ce6:	e7f0      	b.n	8011cca <__kernel_rem_pio2f+0x2ca>
 8011ce8:	08012838 	.word	0x08012838
 8011cec:	0801280c 	.word	0x0801280c
 8011cf0:	43800000 	.word	0x43800000
 8011cf4:	3b800000 	.word	0x3b800000
 8011cf8:	00000000 	.word	0x00000000
 8011cfc:	9b02      	ldr	r3, [sp, #8]
 8011cfe:	eeb0 0a48 	vmov.f32	s0, s16
 8011d02:	eba3 0008 	sub.w	r0, r3, r8
 8011d06:	f000 f8e3 	bl	8011ed0 <scalbnf>
 8011d0a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011cf0 <__kernel_rem_pio2f+0x2f0>
 8011d0e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d16:	db19      	blt.n	8011d4c <__kernel_rem_pio2f+0x34c>
 8011d18:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8011cf4 <__kernel_rem_pio2f+0x2f4>
 8011d1c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011d20:	aa08      	add	r2, sp, #32
 8011d22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011d26:	3508      	adds	r5, #8
 8011d28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011d2c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011d30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011d34:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011d38:	ee10 3a10 	vmov	r3, s0
 8011d3c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011d40:	ee17 3a90 	vmov	r3, s15
 8011d44:	3401      	adds	r4, #1
 8011d46:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011d4a:	e74c      	b.n	8011be6 <__kernel_rem_pio2f+0x1e6>
 8011d4c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011d50:	aa08      	add	r2, sp, #32
 8011d52:	ee10 3a10 	vmov	r3, s0
 8011d56:	e7f6      	b.n	8011d46 <__kernel_rem_pio2f+0x346>
 8011d58:	a808      	add	r0, sp, #32
 8011d5a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8011d5e:	9001      	str	r0, [sp, #4]
 8011d60:	ee07 0a90 	vmov	s15, r0
 8011d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011d68:	3b01      	subs	r3, #1
 8011d6a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8011d6e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8011d72:	ed62 7a01 	vstmdb	r2!, {s15}
 8011d76:	e743      	b.n	8011c00 <__kernel_rem_pio2f+0x200>
 8011d78:	ecfc 6a01 	vldmia	ip!, {s13}
 8011d7c:	ecb5 7a01 	vldmia	r5!, {s14}
 8011d80:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011d84:	3001      	adds	r0, #1
 8011d86:	4550      	cmp	r0, sl
 8011d88:	dc01      	bgt.n	8011d8e <__kernel_rem_pio2f+0x38e>
 8011d8a:	4290      	cmp	r0, r2
 8011d8c:	ddf4      	ble.n	8011d78 <__kernel_rem_pio2f+0x378>
 8011d8e:	a858      	add	r0, sp, #352	@ 0x160
 8011d90:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8011d94:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8011d98:	3b01      	subs	r3, #1
 8011d9a:	e735      	b.n	8011c08 <__kernel_rem_pio2f+0x208>
 8011d9c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8011d9e:	2b02      	cmp	r3, #2
 8011da0:	dc09      	bgt.n	8011db6 <__kernel_rem_pio2f+0x3b6>
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	dc27      	bgt.n	8011df6 <__kernel_rem_pio2f+0x3f6>
 8011da6:	d040      	beq.n	8011e2a <__kernel_rem_pio2f+0x42a>
 8011da8:	f009 0007 	and.w	r0, r9, #7
 8011dac:	b059      	add	sp, #356	@ 0x164
 8011dae:	ecbd 8b04 	vpop	{d8-d9}
 8011db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8011db8:	2b03      	cmp	r3, #3
 8011dba:	d1f5      	bne.n	8011da8 <__kernel_rem_pio2f+0x3a8>
 8011dbc:	aa30      	add	r2, sp, #192	@ 0xc0
 8011dbe:	1f0b      	subs	r3, r1, #4
 8011dc0:	4413      	add	r3, r2
 8011dc2:	461a      	mov	r2, r3
 8011dc4:	4620      	mov	r0, r4
 8011dc6:	2800      	cmp	r0, #0
 8011dc8:	dc50      	bgt.n	8011e6c <__kernel_rem_pio2f+0x46c>
 8011dca:	4622      	mov	r2, r4
 8011dcc:	2a01      	cmp	r2, #1
 8011dce:	dc5d      	bgt.n	8011e8c <__kernel_rem_pio2f+0x48c>
 8011dd0:	ab30      	add	r3, sp, #192	@ 0xc0
 8011dd2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011dd6:	440b      	add	r3, r1
 8011dd8:	2c01      	cmp	r4, #1
 8011dda:	dc67      	bgt.n	8011eac <__kernel_rem_pio2f+0x4ac>
 8011ddc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8011de0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8011de4:	2e00      	cmp	r6, #0
 8011de6:	d167      	bne.n	8011eb8 <__kernel_rem_pio2f+0x4b8>
 8011de8:	edc7 6a00 	vstr	s13, [r7]
 8011dec:	ed87 7a01 	vstr	s14, [r7, #4]
 8011df0:	edc7 7a02 	vstr	s15, [r7, #8]
 8011df4:	e7d8      	b.n	8011da8 <__kernel_rem_pio2f+0x3a8>
 8011df6:	ab30      	add	r3, sp, #192	@ 0xc0
 8011df8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011dfc:	440b      	add	r3, r1
 8011dfe:	4622      	mov	r2, r4
 8011e00:	2a00      	cmp	r2, #0
 8011e02:	da24      	bge.n	8011e4e <__kernel_rem_pio2f+0x44e>
 8011e04:	b34e      	cbz	r6, 8011e5a <__kernel_rem_pio2f+0x45a>
 8011e06:	eef1 7a47 	vneg.f32	s15, s14
 8011e0a:	edc7 7a00 	vstr	s15, [r7]
 8011e0e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8011e12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e16:	aa31      	add	r2, sp, #196	@ 0xc4
 8011e18:	2301      	movs	r3, #1
 8011e1a:	429c      	cmp	r4, r3
 8011e1c:	da20      	bge.n	8011e60 <__kernel_rem_pio2f+0x460>
 8011e1e:	b10e      	cbz	r6, 8011e24 <__kernel_rem_pio2f+0x424>
 8011e20:	eef1 7a67 	vneg.f32	s15, s15
 8011e24:	edc7 7a01 	vstr	s15, [r7, #4]
 8011e28:	e7be      	b.n	8011da8 <__kernel_rem_pio2f+0x3a8>
 8011e2a:	ab30      	add	r3, sp, #192	@ 0xc0
 8011e2c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8011cf8 <__kernel_rem_pio2f+0x2f8>
 8011e30:	440b      	add	r3, r1
 8011e32:	2c00      	cmp	r4, #0
 8011e34:	da05      	bge.n	8011e42 <__kernel_rem_pio2f+0x442>
 8011e36:	b10e      	cbz	r6, 8011e3c <__kernel_rem_pio2f+0x43c>
 8011e38:	eef1 7a67 	vneg.f32	s15, s15
 8011e3c:	edc7 7a00 	vstr	s15, [r7]
 8011e40:	e7b2      	b.n	8011da8 <__kernel_rem_pio2f+0x3a8>
 8011e42:	ed33 7a01 	vldmdb	r3!, {s14}
 8011e46:	3c01      	subs	r4, #1
 8011e48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e4c:	e7f1      	b.n	8011e32 <__kernel_rem_pio2f+0x432>
 8011e4e:	ed73 7a01 	vldmdb	r3!, {s15}
 8011e52:	3a01      	subs	r2, #1
 8011e54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011e58:	e7d2      	b.n	8011e00 <__kernel_rem_pio2f+0x400>
 8011e5a:	eef0 7a47 	vmov.f32	s15, s14
 8011e5e:	e7d4      	b.n	8011e0a <__kernel_rem_pio2f+0x40a>
 8011e60:	ecb2 7a01 	vldmia	r2!, {s14}
 8011e64:	3301      	adds	r3, #1
 8011e66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e6a:	e7d6      	b.n	8011e1a <__kernel_rem_pio2f+0x41a>
 8011e6c:	ed72 7a01 	vldmdb	r2!, {s15}
 8011e70:	edd2 6a01 	vldr	s13, [r2, #4]
 8011e74:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011e78:	3801      	subs	r0, #1
 8011e7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e7e:	ed82 7a00 	vstr	s14, [r2]
 8011e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011e86:	edc2 7a01 	vstr	s15, [r2, #4]
 8011e8a:	e79c      	b.n	8011dc6 <__kernel_rem_pio2f+0x3c6>
 8011e8c:	ed73 7a01 	vldmdb	r3!, {s15}
 8011e90:	edd3 6a01 	vldr	s13, [r3, #4]
 8011e94:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011e98:	3a01      	subs	r2, #1
 8011e9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e9e:	ed83 7a00 	vstr	s14, [r3]
 8011ea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011ea6:	edc3 7a01 	vstr	s15, [r3, #4]
 8011eaa:	e78f      	b.n	8011dcc <__kernel_rem_pio2f+0x3cc>
 8011eac:	ed33 7a01 	vldmdb	r3!, {s14}
 8011eb0:	3c01      	subs	r4, #1
 8011eb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011eb6:	e78f      	b.n	8011dd8 <__kernel_rem_pio2f+0x3d8>
 8011eb8:	eef1 6a66 	vneg.f32	s13, s13
 8011ebc:	eeb1 7a47 	vneg.f32	s14, s14
 8011ec0:	edc7 6a00 	vstr	s13, [r7]
 8011ec4:	ed87 7a01 	vstr	s14, [r7, #4]
 8011ec8:	eef1 7a67 	vneg.f32	s15, s15
 8011ecc:	e790      	b.n	8011df0 <__kernel_rem_pio2f+0x3f0>
 8011ece:	bf00      	nop

08011ed0 <scalbnf>:
 8011ed0:	ee10 3a10 	vmov	r3, s0
 8011ed4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8011ed8:	d02b      	beq.n	8011f32 <scalbnf+0x62>
 8011eda:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8011ede:	d302      	bcc.n	8011ee6 <scalbnf+0x16>
 8011ee0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011ee4:	4770      	bx	lr
 8011ee6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8011eea:	d123      	bne.n	8011f34 <scalbnf+0x64>
 8011eec:	4b24      	ldr	r3, [pc, #144]	@ (8011f80 <scalbnf+0xb0>)
 8011eee:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011f84 <scalbnf+0xb4>
 8011ef2:	4298      	cmp	r0, r3
 8011ef4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011ef8:	db17      	blt.n	8011f2a <scalbnf+0x5a>
 8011efa:	ee10 3a10 	vmov	r3, s0
 8011efe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011f02:	3a19      	subs	r2, #25
 8011f04:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8011f08:	4288      	cmp	r0, r1
 8011f0a:	dd15      	ble.n	8011f38 <scalbnf+0x68>
 8011f0c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011f88 <scalbnf+0xb8>
 8011f10:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011f8c <scalbnf+0xbc>
 8011f14:	ee10 3a10 	vmov	r3, s0
 8011f18:	eeb0 7a67 	vmov.f32	s14, s15
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	bfb8      	it	lt
 8011f20:	eef0 7a66 	vmovlt.f32	s15, s13
 8011f24:	ee27 0a87 	vmul.f32	s0, s15, s14
 8011f28:	4770      	bx	lr
 8011f2a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011f90 <scalbnf+0xc0>
 8011f2e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8011f32:	4770      	bx	lr
 8011f34:	0dd2      	lsrs	r2, r2, #23
 8011f36:	e7e5      	b.n	8011f04 <scalbnf+0x34>
 8011f38:	4410      	add	r0, r2
 8011f3a:	28fe      	cmp	r0, #254	@ 0xfe
 8011f3c:	dce6      	bgt.n	8011f0c <scalbnf+0x3c>
 8011f3e:	2800      	cmp	r0, #0
 8011f40:	dd06      	ble.n	8011f50 <scalbnf+0x80>
 8011f42:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011f46:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011f4a:	ee00 3a10 	vmov	s0, r3
 8011f4e:	4770      	bx	lr
 8011f50:	f110 0f16 	cmn.w	r0, #22
 8011f54:	da09      	bge.n	8011f6a <scalbnf+0x9a>
 8011f56:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8011f90 <scalbnf+0xc0>
 8011f5a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8011f94 <scalbnf+0xc4>
 8011f5e:	ee10 3a10 	vmov	r3, s0
 8011f62:	eeb0 7a67 	vmov.f32	s14, s15
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	e7d9      	b.n	8011f1e <scalbnf+0x4e>
 8011f6a:	3019      	adds	r0, #25
 8011f6c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011f70:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011f74:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011f98 <scalbnf+0xc8>
 8011f78:	ee07 3a90 	vmov	s15, r3
 8011f7c:	e7d7      	b.n	8011f2e <scalbnf+0x5e>
 8011f7e:	bf00      	nop
 8011f80:	ffff3cb0 	.word	0xffff3cb0
 8011f84:	4c000000 	.word	0x4c000000
 8011f88:	7149f2ca 	.word	0x7149f2ca
 8011f8c:	f149f2ca 	.word	0xf149f2ca
 8011f90:	0da24260 	.word	0x0da24260
 8011f94:	8da24260 	.word	0x8da24260
 8011f98:	33000000 	.word	0x33000000

08011f9c <floorf>:
 8011f9c:	ee10 3a10 	vmov	r3, s0
 8011fa0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011fa4:	3a7f      	subs	r2, #127	@ 0x7f
 8011fa6:	2a16      	cmp	r2, #22
 8011fa8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011fac:	dc2b      	bgt.n	8012006 <floorf+0x6a>
 8011fae:	2a00      	cmp	r2, #0
 8011fb0:	da12      	bge.n	8011fd8 <floorf+0x3c>
 8011fb2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012018 <floorf+0x7c>
 8011fb6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011fba:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fc2:	dd06      	ble.n	8011fd2 <floorf+0x36>
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	da24      	bge.n	8012012 <floorf+0x76>
 8011fc8:	2900      	cmp	r1, #0
 8011fca:	4b14      	ldr	r3, [pc, #80]	@ (801201c <floorf+0x80>)
 8011fcc:	bf08      	it	eq
 8011fce:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8011fd2:	ee00 3a10 	vmov	s0, r3
 8011fd6:	4770      	bx	lr
 8011fd8:	4911      	ldr	r1, [pc, #68]	@ (8012020 <floorf+0x84>)
 8011fda:	4111      	asrs	r1, r2
 8011fdc:	420b      	tst	r3, r1
 8011fde:	d0fa      	beq.n	8011fd6 <floorf+0x3a>
 8011fe0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8012018 <floorf+0x7c>
 8011fe4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011fe8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ff0:	ddef      	ble.n	8011fd2 <floorf+0x36>
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	bfbe      	ittt	lt
 8011ff6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8011ffa:	fa40 f202 	asrlt.w	r2, r0, r2
 8011ffe:	189b      	addlt	r3, r3, r2
 8012000:	ea23 0301 	bic.w	r3, r3, r1
 8012004:	e7e5      	b.n	8011fd2 <floorf+0x36>
 8012006:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801200a:	d3e4      	bcc.n	8011fd6 <floorf+0x3a>
 801200c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012010:	4770      	bx	lr
 8012012:	2300      	movs	r3, #0
 8012014:	e7dd      	b.n	8011fd2 <floorf+0x36>
 8012016:	bf00      	nop
 8012018:	7149f2ca 	.word	0x7149f2ca
 801201c:	bf800000 	.word	0xbf800000
 8012020:	007fffff 	.word	0x007fffff

08012024 <_init>:
 8012024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012026:	bf00      	nop
 8012028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801202a:	bc08      	pop	{r3}
 801202c:	469e      	mov	lr, r3
 801202e:	4770      	bx	lr

08012030 <_fini>:
 8012030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012032:	bf00      	nop
 8012034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012036:	bc08      	pop	{r3}
 8012038:	469e      	mov	lr, r3
 801203a:	4770      	bx	lr
