Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 21:13:55 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CalculatorSource_timing_summary_routed.rpt -pb CalculatorSource_timing_summary_routed.pb -rpx CalculatorSource_timing_summary_routed.rpx -warn_on_violation
| Design       : CalculatorSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line37/U3/data_out_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line37/U4/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.797        0.000                      0                  194        0.128        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.797        0.000                      0                  194        0.128        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.952ns (23.331%)  route 3.128ns (76.669%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.741     6.284    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.408 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.540     6.948    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.725     7.796    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.738     8.659    nolabel_line18/set_cathode_anode/anode_clock1/bit17/p_28_in
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.124     8.783 r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_i_1__16/O
                         net (fo=1, routed)           0.385     9.168    nolabel_line18/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    nolabel_line18/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.047    14.965    nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.185ns (28.583%)  route 2.961ns (71.417%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.680     6.222    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.346 f  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=2, routed)           1.115     7.461    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.585 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           1.014     8.599    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/down_pulse
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.149     8.748 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=1, routed)           0.152     8.900    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/data_out_reg_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.332     9.232 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/data_out_i_1/O
                         net (fo=1, routed)           0.000     9.232    nolabel_line18/get_answer_segs/nolabel_line29/code2/next_code_2
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    nolabel_line18/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.031    15.058    nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.952ns (25.169%)  route 2.830ns (74.831%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.741     6.284    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.408 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.540     6.948    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.725     7.796    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.446     8.366    nolabel_line18/set_cathode_anode/anode_clock1/bit18/p_28_in
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.490 r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_i_1__15/O
                         net (fo=1, routed)           0.379     8.870    nolabel_line18/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    nolabel_line18/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.081    14.931    nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.952ns (27.802%)  route 2.472ns (72.198%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.741     6.284    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.408 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.540     6.948    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.725     7.796    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.467     8.387    nolabel_line18/set_cathode_anode/anode_clock1/bit16/p_28_in
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  nolabel_line18/set_cathode_anode/anode_clock1/bit16/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     8.511    nolabel_line18/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    nolabel_line18/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.029    15.041    nolabel_line18/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.741     6.284    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.408 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.540     6.948    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.130     8.201    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/p_18_in
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.325 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__12/O
                         net (fo=1, routed)           0.000     8.325    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/d[14]
    SLICE_X41Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448    14.789    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031    15.059    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.828ns (25.585%)  route 2.408ns (74.415%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.741     6.284    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.408 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.540     6.948    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.072 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.128     8.200    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/p_18_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.323 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_i_1__11/O
                         net (fo=1, routed)           0.000     8.323    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/d[13]
    SLICE_X41Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448    14.789    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.029    15.057    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.828ns (25.748%)  route 2.388ns (74.252%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.680     6.222    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.346 f  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=2, routed)           1.115     7.461    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.585 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           0.593     8.178    nolabel_line18/get_answer_segs/nolabel_line29/code2/down_pulse
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.302 r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000     8.302    nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg_1
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    nolabel_line18/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.029    15.056    nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.828ns (25.764%)  route 2.386ns (74.236%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.680     6.222    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[3]
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.346 f  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=2, routed)           1.115     7.461    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.585 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           0.591     8.176    nolabel_line18/get_answer_segs/nolabel_line29/code2/down_pulse
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000     8.300    nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg_1
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    nolabel_line18/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.031    15.058    nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.718ns (26.466%)  route 1.995ns (73.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.563     5.084    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.110     6.613    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.912 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.885     7.797    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_idle
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.718ns (26.466%)  route 1.995ns (73.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.563     5.084    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.110     6.613    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.912 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.885     7.797    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_idle
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.058     1.644    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg_n_0
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.071     1.516    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.651    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg_n_0
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.075     1.520    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line37/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line37/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line37/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.652    nolabel_line37/debouncer1/PB_sync_0
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line37/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.075     1.521    nolabel_line37/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit7/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/Q
                         net (fo=5, routed)           0.098     1.685    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/p_0_in11_in
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_i_1__7/O
                         net (fo=1, routed)           0.000     1.730    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/d[9]
    SLICE_X42Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.121     1.580    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/Q
                         net (fo=5, routed)           0.097     1.684    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/p_0_in1_in
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.729 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.729    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/d[4]
    SLICE_X41Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/Q
                         net (fo=5, routed)           0.098     1.685    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/p_0_in1_in
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.730 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.730    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/d[3]
    SLICE_X41Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.091     1.550    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.646%)  route 0.106ns (36.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.106     1.693    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.738    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/d[5]
    SLICE_X41Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/Q
                         net (fo=6, routed)           0.142     1.730    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_0_in9_in
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_1__8/O
                         net (fo=1, routed)           0.000     1.775    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/d[10]
    SLICE_X42Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     1.579    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/Q
                         net (fo=6, routed)           0.146     1.734    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/p_0_in9_in
    SLICE_X42Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_i_1__6/O
                         net (fo=1, routed)           0.000     1.779    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/d[8]
    SLICE_X42Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.121     1.580    nolabel_line18/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line37/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line37/debouncer2/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line37/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.155     1.742    nolabel_line37/debouncer2/PB_sync_0_reg_n_0
    SLICE_X39Y46         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line37/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070     1.532    nolabel_line37/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.587ns  (logic 9.111ns (27.961%)  route 23.475ns (72.039%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=13 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.511    17.866    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.326    18.192 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           1.042    19.234    nolabel_line50/num1/bit15/nolabel_line62/multiplication_answer[31]
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.358 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.220    20.577    nolabel_line50/num1/bit7/p_7_in
    SLICE_X33Y53         LUT5 (Prop_lut5_I2_O)        0.152    20.729 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           1.335    22.064    nolabel_line50/opcode2/p_27_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.332    22.396 r  nolabel_line50/opcode2/seg_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.962    23.358    nolabel_line50/num2/bit5/seg_OBUF[6]_inst_i_3
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.482 r  nolabel_line50/num2/bit5/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.967    24.449    nolabel_line37/U3/DigitToOutput0_if_code2NOT[6]
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.573 r  nolabel_line37/U3/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.667    25.240    nolabel_line37/U3/nolabel_line18/final_digit0[6]
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.364 r  nolabel_line37/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.692    29.055    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    32.587 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.587    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.456ns  (logic 9.320ns (28.717%)  route 23.136ns (71.283%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=14 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.511    17.866    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.326    18.192 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           1.042    19.234    nolabel_line50/num1/bit15/nolabel_line62/multiplication_answer[31]
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.358 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.220    20.577    nolabel_line50/num1/bit7/p_7_in
    SLICE_X33Y53         LUT5 (Prop_lut5_I2_O)        0.152    20.729 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           1.107    21.837    nolabel_line50/num2/bit9/p_27_in
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.360    22.197 r  nolabel_line50/num2/bit9/seg_OBUF[5]_inst_i_26/O
                         net (fo=3, routed)           1.145    23.341    nolabel_line50/num2/bit9/seg_OBUF[6]_inst_i_64
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.332    23.673 r  nolabel_line50/num2/bit9/seg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.725    24.399    nolabel_line37/U3/DigitToOutput1_if_code2NOT[4]
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124    24.523 r  nolabel_line37/U3/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.653    25.175    nolabel_line37/U3/nolabel_line18/final_digit1[5]
    SLICE_X30Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.299 r  nolabel_line37/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.652    28.952    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    32.456 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.456    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.422ns  (logic 9.100ns (28.067%)  route 23.322ns (71.933%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=14 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.511    17.866    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.326    18.192 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           1.042    19.234    nolabel_line50/num1/bit15/nolabel_line62/multiplication_answer[31]
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.358 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.220    20.577    nolabel_line50/num1/bit7/p_7_in
    SLICE_X33Y53         LUT5 (Prop_lut5_I2_O)        0.152    20.729 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           1.107    21.837    nolabel_line50/num2/bit9/p_27_in
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.332    22.169 r  nolabel_line50/num2/bit9/seg_OBUF[4]_inst_i_18/O
                         net (fo=3, routed)           1.117    23.286    nolabel_line50/num2/bit5/seg_OBUF[4]_inst_i_3_1
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    23.410 r  nolabel_line50/num2/bit5/seg_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.959    24.370    nolabel_line37/U3/DigitToOutput0_if_code2NOT[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.124    24.494 r  nolabel_line37/U3/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.670    25.164    nolabel_line37/U3/nolabel_line18/final_digit0[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.288 r  nolabel_line37/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.615    28.902    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    32.422 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.422    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.384ns  (logic 9.091ns (28.071%)  route 23.294ns (71.929%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=13 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.511    17.866    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.326    18.192 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           1.042    19.234    nolabel_line50/num1/bit15/nolabel_line62/multiplication_answer[31]
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.358 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.220    20.577    nolabel_line50/num1/bit7/p_7_in
    SLICE_X33Y53         LUT5 (Prop_lut5_I2_O)        0.152    20.729 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           1.121    21.850    nolabel_line50/num2/bit13/p_27_in
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.332    22.182 r  nolabel_line50/num2/bit13/seg_OBUF[0]_inst_i_22/O
                         net (fo=4, routed)           1.612    23.794    nolabel_line50/num2/bit5/seg_OBUF[0]_inst_i_3_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.918 r  nolabel_line50/num2/bit5/seg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           1.117    25.035    nolabel_line37/U3/DigitToOutput0_if_code2NOT[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.159 r  nolabel_line37/U3/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.159    25.318    nolabel_line37/U3/nolabel_line18/final_digit0[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.442 r  nolabel_line37/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.431    28.874    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    32.384 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.384    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.296ns  (logic 9.116ns (28.225%)  route 23.180ns (71.775%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=13 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.511    17.866    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.326    18.192 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           1.042    19.234    nolabel_line50/num1/bit15/nolabel_line62/multiplication_answer[31]
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.358 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.220    20.577    nolabel_line50/num1/bit7/p_7_in
    SLICE_X33Y53         LUT5 (Prop_lut5_I2_O)        0.152    20.729 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           1.340    22.069    nolabel_line50/opcode2/p_27_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.332    22.401 r  nolabel_line50/opcode2/seg_OBUF[3]_inst_i_23/O
                         net (fo=4, routed)           1.132    23.533    nolabel_line50/num1/bit7/seg_OBUF[3]_inst_i_4
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.657 r  nolabel_line50/num1/bit7/seg_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.378    24.035    nolabel_line37/U3/DigitToOutput2_if_code2NOT[3]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124    24.159 r  nolabel_line37/U3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.856    25.015    nolabel_line37/U3/nolabel_line18/final_digit2[3]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.139 r  nolabel_line37/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.621    28.760    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    32.296 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.296    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.817ns  (logic 9.115ns (28.649%)  route 22.701ns (71.351%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=13 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.511    17.866    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.326    18.192 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           1.042    19.234    nolabel_line50/num1/bit15/nolabel_line62/multiplication_answer[31]
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.358 f  nolabel_line50/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.220    20.577    nolabel_line50/num1/bit7/p_7_in
    SLICE_X33Y53         LUT5 (Prop_lut5_I2_O)        0.152    20.729 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           1.091    21.820    nolabel_line50/opcode2/p_27_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.332    22.152 r  nolabel_line50/opcode2/seg_OBUF[2]_inst_i_21/O
                         net (fo=4, routed)           0.994    23.147    nolabel_line50/num1/bit7/seg_OBUF[2]_inst_i_4
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.271 r  nolabel_line50/num1/bit7/seg_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.884    24.155    nolabel_line37/U3/DigitToOutput2_if_code2NOT[2]
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    24.279 r  nolabel_line37/U3/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.401    24.680    nolabel_line37/U3/nolabel_line18/final_digit2[2]
    SLICE_X31Y50         LUT6 (Prop_lut6_I5_O)        0.124    24.804 r  nolabel_line37/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.477    28.281    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    31.817 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.817    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.576ns  (logic 9.583ns (30.349%)  route 21.993ns (69.651%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT4=1 LUT5=14 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  nolabel_line50/num1/bit0/data_out_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line50/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          2.532     3.190    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.314 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.666     3.979    nolabel_line50/num1/bit3/data_out_reg_16[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.103 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.664     4.767    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.150     4.917 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.837     5.755    nolabel_line50/num1/bit3/nolabel_line62/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X44Y51         LUT3 (Prop_lut3_I2_O)        0.326     6.081 r  nolabel_line50/num1/bit3/seg_OBUF[6]_inst_i_109/O
                         net (fo=3, routed)           0.985     7.066    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8[6]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.674     7.864    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.148     8.012 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.700     8.712    nolabel_line50/num1/bit3/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.354     9.066 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.584     9.649    nolabel_line50/num1/bit11/Carry_3_28
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.326     9.975 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_254/O
                         net (fo=3, routed)           0.821    10.796    nolabel_line50/num1/bit11/nolabel_line62/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_141/O
                         net (fo=3, routed)           0.903    11.823    nolabel_line50/num1/bit11/Carry_13
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.118    11.941 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_64/O
                         net (fo=2, routed)           0.787    12.728    nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_72[5]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.352    13.080 r  nolabel_line50/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.764    13.844    nolabel_line50/num1/bit11/Carry_2_29
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.318    14.162 r  nolabel_line50/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.768    14.930    nolabel_line50/num1/bit15/Carry_1_19
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.322    15.252 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.586    15.838    nolabel_line50/num1/bit15/Carry_2
    SLICE_X33Y55         LUT5 (Prop_lut5_I2_O)        0.352    16.190 r  nolabel_line50/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.811    17.001    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X31Y55         LUT5 (Prop_lut5_I3_O)        0.354    17.355 r  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.742    18.096    nolabel_line50/num1/bit15/nolabel_line62/multiply/total12_plus_total13/BC__25
    SLICE_X30Y55         LUT5 (Prop_lut5_I4_O)        0.352    18.448 f  nolabel_line50/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.845    19.293    nolabel_line50/num1/bit15/answer[27]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.374    19.667 f  nolabel_line50/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.780    20.448    nolabel_line50/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.328    20.776 f  nolabel_line50/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          1.177    21.953    nolabel_line50/num2/bit5/p_32_in
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.150    22.103 r  nolabel_line50/num2/bit5/seg_OBUF[1]_inst_i_20/O
                         net (fo=2, routed)           0.821    22.923    nolabel_line50/num2/bit9/seg_OBUF[1]_inst_i_2
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.328    23.251 r  nolabel_line50/num2/bit9/seg_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.636    23.888    nolabel_line37/U3/DigitToOutput1_if_code2NOT[0]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124    24.012 r  nolabel_line37/U3/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452    24.464    nolabel_line37/U3/nolabel_line18/final_digit1[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    24.588 r  nolabel_line37/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.459    28.047    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    31.576 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.576    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line50/num2/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.074ns  (logic 5.521ns (32.337%)  route 11.553ns (67.663%))
  Logic Levels:           11  (FDRE=1 LUT3=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  nolabel_line50/num2/bit1/data_out_reg/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line50/num2/bit1/data_out_reg/Q
                         net (fo=34, routed)          1.971     2.427    nolabel_line50/num2/bit1/data_out_reg_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.551 r  nolabel_line50/num2/bit1/seg_OBUF[6]_inst_i_98/O
                         net (fo=6, routed)           0.680     3.232    nolabel_line50/num2/bit3/Carry_3
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.150     3.382 r  nolabel_line50/num2/bit3/seg_OBUF[6]_inst_i_96/O
                         net (fo=5, routed)           0.844     4.225    nolabel_line50/num2/bit5/Carry_1
    SLICE_X39Y51         LUT5 (Prop_lut5_I2_O)        0.326     4.551 r  nolabel_line50/num2/bit5/led_OBUF[10]_inst_i_7/O
                         net (fo=5, routed)           0.420     4.972    nolabel_line50/num2/bit7/Carry_3
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  nolabel_line50/num2/bit7/led_OBUF[10]_inst_i_6/O
                         net (fo=5, routed)           0.649     5.745    nolabel_line50/num2/bit9/Carry_1
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.869 r  nolabel_line50/num2/bit9/led_OBUF[10]_inst_i_5/O
                         net (fo=5, routed)           0.998     6.867    nolabel_line50/num2/bit11/Carry_3
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.991 r  nolabel_line50/num2/bit11/led_OBUF[10]_inst_i_4/O
                         net (fo=3, routed)           0.817     7.808    nolabel_line50/num2/bit13/Carry_1
    SLICE_X37Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.932 r  nolabel_line50/num2/bit13/led_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.811     8.743    nolabel_line50/num2/bit13/Carry_3
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.867 r  nolabel_line50/num2/bit13/led_OBUF[10]_inst_i_2/O
                         net (fo=15, routed)          1.406    10.272    nolabel_line37/U4/is_negative_answer
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.118    10.390 r  nolabel_line37/U4/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.957    13.347    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.727    17.074 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.074    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            nolabel_line50/num2/bit7/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.319ns  (logic 1.459ns (27.427%)  route 3.860ns (72.573%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           3.860     5.319    nolabel_line50/num2/bit7/sw_IBUF[0]
    SLICE_X37Y51         FDRE                                         r  nolabel_line50/num2/bit7/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line50/num2/bit0/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.286ns  (logic 1.453ns (27.485%)  route 3.833ns (72.515%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          3.833     5.286    nolabel_line50/num2/bit0/sw_IBUF[0]
    SLICE_X39Y50         FDRE                                         r  nolabel_line50/num2/bit0/data_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            nolabel_line50/num1/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.062ns  (logic 0.220ns (20.739%)  route 0.842ns (79.261%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.842     1.062    nolabel_line50/num1/bit9/sw_IBUF[0]
    SLICE_X42Y51         FDRE                                         r  nolabel_line50/num1/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            nolabel_line50/num1/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.068ns  (logic 0.226ns (21.158%)  route 0.842ns (78.842%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.842     1.068    nolabel_line50/num1/bit10/sw_IBUF[0]
    SLICE_X42Y53         FDRE                                         r  nolabel_line50/num1/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line50/num2/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.223ns (20.298%)  route 0.877ns (79.702%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          0.877     1.100    nolabel_line50/num2/bit14/sw_IBUF[0]
    SLICE_X45Y53         FDRE                                         r  nolabel_line50/num2/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            nolabel_line50/num2/bit13/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 0.221ns (19.775%)  route 0.897ns (80.225%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          0.897     1.118    nolabel_line50/num2/bit13/sw_IBUF[0]
    SLICE_X45Y53         FDRE                                         r  nolabel_line50/num2/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line50/num2/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.232ns (20.547%)  route 0.896ns (79.453%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          0.896     1.128    nolabel_line50/num2/bit11/sw_IBUF[0]
    SLICE_X43Y54         FDRE                                         r  nolabel_line50/num2/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            nolabel_line50/num2/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.137ns  (logic 0.220ns (19.382%)  route 0.916ns (80.618%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.916     1.137    nolabel_line50/num2/bit9/sw_IBUF[0]
    SLICE_X38Y51         FDRE                                         r  nolabel_line50/num2/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            nolabel_line50/num2/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.226ns (19.217%)  route 0.950ns (80.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.950     1.176    nolabel_line50/num2/bit10/sw_IBUF[0]
    SLICE_X41Y53         FDRE                                         r  nolabel_line50/num2/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line50/num2/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.187ns  (logic 0.224ns (18.896%)  route 0.963ns (81.104%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          0.963     1.187    nolabel_line50/num2/bit15/sw_IBUF[0]
    SLICE_X41Y54         FDRE                                         r  nolabel_line50/num2/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            nolabel_line50/num1/bit8/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.223ns (18.616%)  route 0.973ns (81.384%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          0.973     1.196    nolabel_line50/num1/bit8/sw_IBUF[0]
    SLICE_X42Y51         FDRE                                         r  nolabel_line50/num1/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line50/num1/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.224ns (18.733%)  route 0.973ns (81.267%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          0.973     1.197    nolabel_line50/num1/bit15/sw_IBUF[0]
    SLICE_X39Y53         FDRE                                         r  nolabel_line50/num1/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.231ns  (logic 4.488ns (36.691%)  route 7.743ns (63.309%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          1.666     7.209    nolabel_line50/opcode2/answer_select_code[1]
    SLICE_X39Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.333 r  nolabel_line50/opcode2/seg_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.995     8.328    nolabel_line50/num2/bit5/seg_OBUF[3]_inst_i_3
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.452 r  nolabel_line50/num2/bit5/seg_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.653     9.105    nolabel_line37/U3/DigitToOutput0_if_code2NOT[3]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.229 r  nolabel_line37/U3/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.808    10.037    nolabel_line37/U3/nolabel_line18/final_digit0[3]
    SLICE_X31Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.161 r  nolabel_line37/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.621    13.782    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.318 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.318    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 4.589ns (37.541%)  route 7.636ns (62.459%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line37/U3/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line37/U3/data_out_reg/Q
                         net (fo=53, routed)          2.536     8.078    nolabel_line37/U3/data_out_reg_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.150     8.228 r  nolabel_line37/U3/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.469     8.697    nolabel_line37/U3/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.328     9.025 r  nolabel_line37/U3/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.939     9.964    nolabel_line37/U3/nolabel_line18/final_digit3[6]
    SLICE_X33Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.088 r  nolabel_line37/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.692    13.780    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.312 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.312    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.041ns  (logic 4.463ns (37.061%)  route 7.579ns (62.939%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=44, routed)          1.965     7.509    nolabel_line50/num1/bit7/answer_select_code[0]
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  nolabel_line50/num1/bit7/seg_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           0.551     8.184    nolabel_line50/num2/bit9/seg_OBUF[0]_inst_i_2_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.308 r  nolabel_line50/num2/bit9/seg_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.964     9.272    nolabel_line50/num1/bit7/DigitToOutput1_if_code2NOT[0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.396 r  nolabel_line50/num1/bit7/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.667    10.063    nolabel_line37/U3/seg[0][0]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.187 r  nolabel_line37/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.431    13.618    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.129 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.129    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 4.456ns (37.105%)  route 7.554ns (62.895%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=44, routed)          1.616     7.159    nolabel_line50/opcode2/answer_select_code[0]
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.283 r  nolabel_line50/opcode2/seg_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.932     8.215    nolabel_line50/num2/bit5/seg_OBUF[5]_inst_i_3
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  nolabel_line50/num2/bit5/seg_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.718     9.057    nolabel_line37/U3/DigitToOutput0_if_code2NOT[5]
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  nolabel_line37/U3/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.636     9.817    nolabel_line37/U3/nolabel_line18/final_digit0[5]
    SLICE_X30Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  nolabel_line37/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.652    13.593    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.098 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.098    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.889ns  (logic 4.576ns (38.489%)  route 7.313ns (61.511%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line18/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=46, routed)          1.989     7.532    nolabel_line50/num1/bit15/answer_select_code[0]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.150     7.682 r  nolabel_line50/num1/bit15/seg_OBUF[4]_inst_i_13/O
                         net (fo=1, routed)           0.795     8.476    nolabel_line37/U3/seg_OBUF[4]_inst_i_1_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.326     8.802 r  nolabel_line37/U3/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.915     9.717    nolabel_line37/U3/nolabel_line18/final_digit3[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.841 r  nolabel_line37/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.615    13.456    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.976 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.976    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.703ns  (logic 4.363ns (37.281%)  route 7.340ns (62.719%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line37/U3/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line37/U3/data_out_reg/Q
                         net (fo=53, routed)          2.311     7.853    nolabel_line37/U3/data_out_reg_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.977 r  nolabel_line37/U3/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.752     8.729    nolabel_line37/U3/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  nolabel_line37/U3/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.800     9.653    nolabel_line37/U3/nolabel_line18/final_digit1[2]
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  nolabel_line37/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.477    13.254    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.790 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.790    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.445ns  (logic 4.357ns (38.070%)  route 7.088ns (61.930%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line37/U4/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  nolabel_line37/U4/data_out_reg/Q
                         net (fo=25, routed)          1.520     7.062    nolabel_line37/U4/data_out_reg_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.186 r  nolabel_line37/U4/seg_OBUF[5]_inst_i_20/O
                         net (fo=9, routed)           1.657     8.843    nolabel_line37/U3/seg_OBUF[1]_inst_i_1_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.967 r  nolabel_line37/U3/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452     9.419    nolabel_line37/U3/nolabel_line18/final_digit1[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.543 r  nolabel_line37/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.459    13.002    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.531 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.531    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 4.081ns (41.723%)  route 5.700ns (58.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line37/U4/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line37/U4/data_out_reg/Q
                         net (fo=25, routed)          1.961     7.504    nolabel_line37/U4/data_out_reg_0
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.628 r  nolabel_line37/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.738    11.366    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.867 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.867    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 4.085ns (42.356%)  route 5.559ns (57.644%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line37/U4/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line37/U4/data_out_reg/Q
                         net (fo=25, routed)          1.805     7.347    nolabel_line18/get_answer_segs/nolabel_line29/code2/X4
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.471 r  nolabel_line18/get_answer_segs/nolabel_line29/code2/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.754    11.225    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.730 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.730    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.638ns  (logic 4.094ns (42.481%)  route 5.544ns (57.519%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line37/U4/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line37/U4/data_out_reg/Q
                         net (fo=25, routed)          1.954     7.496    nolabel_line18/get_answer_segs/nolabel_line29/code1/X4
    SLICE_X28Y46         LUT4 (Prop_lut4_I2_O)        0.124     7.620 r  nolabel_line18/get_answer_segs/nolabel_line29/code1/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.590    11.210    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.725 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.725    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.383ns (58.109%)  route 0.997ns (41.891%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line37/U3/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line37/U3/data_out_reg/Q
                         net (fo=53, routed)          0.251     1.838    led_OBUF[14]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.864 r  led_OBUF_BUFG[14]_inst/O
                         net (fo=17, routed)          0.746     2.610    led_OBUF_BUFG[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.827 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.827    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.478ns (56.814%)  route 1.123ns (43.186%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  nolabel_line18/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          0.389     1.977    nolabel_line37/U4/answer_select_code[0]
    SLICE_X28Y46         LUT4 (Prop_lut4_I2_O)        0.044     2.021 r  nolabel_line37/U4/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.734     2.755    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     4.048 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.048    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.386ns (52.066%)  route 1.276ns (47.934%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.296     1.884    nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.929 r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.980     2.909    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.110 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.110    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.453ns (53.761%)  route 1.250ns (46.239%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.296     1.884    nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.046     1.930 r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.884    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.150 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.150    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.473ns (53.744%)  route 1.268ns (46.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line37/U4/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line37/U4/data_out_reg/Q
                         net (fo=25, routed)          0.322     1.910    nolabel_line37/U4/data_out_reg_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.044     1.954 r  nolabel_line37/U4/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.946     2.899    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.288     4.188 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.188    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.503ns (54.612%)  route 1.249ns (45.388%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 f  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.178     1.753    nolabel_line18/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.099     1.852 r  nolabel_line18/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.071     2.924    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.276     4.200 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.200    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.522ns (54.496%)  route 1.271ns (45.504%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.199     1.774    nolabel_line18/set_cathode_anode/anode_clock1/bit17/data_out_reg_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.103     1.877 r  nolabel_line18/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.072     2.949    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     4.240 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.240    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.396ns (49.534%)  route 1.422ns (50.466%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  nolabel_line18/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=46, routed)          0.280     1.868    nolabel_line37/U4/answer_select_code[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.913 r  nolabel_line37/U4/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.142     3.055    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.266 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.266    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.455ns (50.281%)  route 1.438ns (49.719%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line18/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=44, routed)          0.275     1.863    nolabel_line18/get_answer_segs/nolabel_line29/code0/data_out_reg_0
    SLICE_X28Y47         LUT5 (Prop_lut5_I0_O)        0.042     1.905 r  nolabel_line18/get_answer_segs/nolabel_line29/code0/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.164     3.069    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     4.340 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.340    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.394ns (47.901%)  route 1.517ns (52.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line37/U3/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  nolabel_line37/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line37/U3/data_out_reg/Q
                         net (fo=53, routed)          0.267     1.855    nolabel_line37/U3/data_out_reg_0
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  nolabel_line37/U3/led_OBUF[13]_inst_i_1/O
                         net (fo=27, routed)          1.249     3.149    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.357 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.357    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.576ns (33.771%)  route 3.092ns (66.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.092     4.544    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.668 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     4.668    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443     4.784    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line37/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.575ns (35.787%)  route 2.826ns (64.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.826     4.277    nolabel_line37/debouncer2/btnR_IBUF
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.401 r  nolabel_line37/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     4.401    nolabel_line37/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X36Y44         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445     4.786    nolabel_line37/debouncer2/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line37/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.575ns (35.919%)  route 2.810ns (64.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.262    nolabel_line37/debouncer1/btnL_IBUF
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.386 r  nolabel_line37/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     4.386    nolabel_line37/debouncer1/p_0_in__0
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445     4.786    nolabel_line37/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.565ns (36.050%)  route 2.777ns (63.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.777     4.218    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.342 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     4.342    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443     4.784    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.578ns (37.595%)  route 2.619ns (62.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.619     4.073    nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.197 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     4.197    nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X28Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445     4.786    nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X28Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.267ns (18.458%)  route 1.179ns (81.542%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.179     1.401    nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.446 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.446    nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X28Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X28Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.255ns (17.184%)  route 1.227ns (82.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.227     1.436    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.481 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.481    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line37/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.264ns (17.311%)  route 1.262ns (82.689%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.262     1.482    nolabel_line37/debouncer2/btnR_IBUF
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.527 r  nolabel_line37/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.527    nolabel_line37/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X36Y44         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line37/debouncer2/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  nolabel_line37/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line37/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.264ns (17.260%)  route 1.267ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.267     1.487    nolabel_line37/debouncer1/btnL_IBUF
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.532 r  nolabel_line37/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.532    nolabel_line37/debouncer1/p_0_in__0
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line37/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line37/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.266ns (16.281%)  route 1.366ns (83.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.366     1.586    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.631 r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.631    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line18/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C





