{"Source Block": ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@75:106@HdlStmProcess", "reg [3:0] count = 'h00;\n\nassign overflow = dma_wr_overflow;\nassign processing_resetn = dma_wr_xfer_req;\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0) begin\n    count <= 'h0;\n  end else begin\n    case (count)\n    'h0: if (phase_valid) count <= count + 1;\n    'h1: if (data_valid) count <= count + 1;\n    'h2: if (data_filtered_valid) count <= count + 1;\n    'h3: if (i_q_valid) count <= count + 1;\n    'h4: if (i_q_valid) count <= count + 1;\n    'h5: if (i_q_filtered_valid) count <= count + 1;\n    'h6: if (i_q_filtered_valid) count <= count + 1;\n    'h7: if (phase_valid) count <= count + 1;\n    'h8: if (data_valid) count <= count + 1;\n    'h9: if (data_filtered_valid) count <= count + 1;\n    'ha: if (i_q_valid) count <= count + 1;\n    'hb: if (i_q_valid) count <= count + 1;\n    'hc: if (i_q_filtered_valid) count <= count + 1;\n    'hd: if (i_q_filtered_valid) count <= 'h00;\n    endcase\n  end\nend\n\nalways @(posedge clk) begin\n  case (count)\n  'h0: dma_wr_data <= phase;\n  'h1: dma_wr_data <= {8'h00,data[23:0]};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[80, "always @(posedge clk) begin\n"], [81, "  if (processing_resetn == 1'b0) begin\n"], [82, "    count <= 'h0;\n"], [83, "  end else begin\n"], [85, "    'h0: if (phase_valid) count <= count + 1;\n"], [86, "    'h1: if (data_valid) count <= count + 1;\n"], [87, "    'h2: if (data_filtered_valid) count <= count + 1;\n"], [88, "    'h3: if (i_q_valid) count <= count + 1;\n"], [89, "    'h4: if (i_q_valid) count <= count + 1;\n"], [90, "    'h5: if (i_q_filtered_valid) count <= count + 1;\n"], [91, "    'h6: if (i_q_filtered_valid) count <= count + 1;\n"], [92, "    'h7: if (phase_valid) count <= count + 1;\n"], [93, "    'h8: if (data_valid) count <= count + 1;\n"], [94, "    'h9: if (data_filtered_valid) count <= count + 1;\n"], [95, "    'ha: if (i_q_valid) count <= count + 1;\n"], [96, "    'hb: if (i_q_valid) count <= count + 1;\n"], [97, "    'hc: if (i_q_filtered_valid) count <= count + 1;\n"], [98, "    'hd: if (i_q_filtered_valid) count <= 'h00;\n"], [101, "end\n"]], "Add": [[83, "  always @(*) begin\n"], [98, "      'h0: phase_ready <= 1'b1;\n"], [98, "      'h7: phase_ready <= 1'b1;\n"], [98, "      default: phase_ready <= 1'b0;\n"]]}}