# Verilog_Uart_Rx

![image](https://github.com/user-attachments/assets/cbb58a6a-c709-4ae7-8c95-45a7a8f652d7)
![image](https://github.com/user-attachments/assets/7a7f0114-0d91-4855-9126-1fbe2378fae4)
