
*** Running vivado
    with args -log pong_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pong_top.tcl -notrace
Command: synth_design -top pong_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 999.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pong_top' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:48]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.runs/synth_1/.Xil/Vivado-12996-Eliot_Abramo/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'i_clk_wiz_0' of component 'clk_wiz_0' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:176]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.runs/synth_1/.Xil/Vivado-12996-Eliot_Abramo/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.runs/synth_1/.Xil/Vivado-12996-Eliot_Abramo/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'i_blk_mem_gen_0' of component 'blk_mem_gen_0' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:184]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.runs/synth_1/.Xil/Vivado-12996-Eliot_Abramo/realtime/blk_mem_gen_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/vga_controller.vhdl:24' bound to instance 'i_vga_controller' of component 'vga_controller' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:198]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/vga_controller.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (1#1) [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/vga_controller.vhdl:54]
WARNING: [Synth 8-5640] Port 'fsmstatexdo' is missing in component declaration [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:145]
INFO: [Synth 8-3491] module 'pong_fsm' declared at 'C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_fsm.vhdl:27' bound to instance 'i_pong_fsm' of component 'pong_fsm' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:220]
INFO: [Synth 8-638] synthesizing module 'pong_fsm' [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_fsm.vhdl:62]
WARNING: [Synth 8-614] signal 'PlateXxDP' is read in the process but is not in the sensitivity list [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_fsm.vhdl:104]
INFO: [Synth 8-256] done synthesizing module 'pong_fsm' (2#1) [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_fsm.vhdl:62]
WARNING: [Synth 8-7043] port width mismatch for port 'ActiveBallsxDO': port width = 4, actual width = 31 (integer) [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:163]
INFO: [Synth 8-256] done synthesizing module 'pong_top' (3#1) [C:/Users/eliot/Documents/University Documents/BA5/Best_DSD_Team/pong_src/pong_top.vhdl:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 999.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 999.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 999.070 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 999.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i_clk_wiz_0'
Finished Parsing XDC File [c:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'i_clk_wiz_0'
Parsing XDC File [c:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'i_blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'i_blk_mem_gen_0'
Parsing XDC File [C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.srcs/constrs_1/imports/constr/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.srcs/constrs_1/imports/constr/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.srcs/constrs_1/imports/constr/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1024.441 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.605 ; gain = 29.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.605 ; gain = 29.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK125xCI. (constraint file  {c:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK125xCI. (constraint file  {c:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for i_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.605 ; gain = 29.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.605 ; gain = 29.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 13    
	   2 Input   12 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 6     
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 13    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 36    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 24    
	   2 Input    2 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1028.605 ; gain = 29.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1028.605 ; gain = 29.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.742 ; gain = 42.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1049.328 ; gain = 50.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |clk_wiz_0_bbox     |     1|
|3     |CARRY4             |   147|
|4     |LUT1               |   102|
|5     |LUT2               |   247|
|6     |LUT3               |    96|
|7     |LUT4               |   141|
|8     |LUT5               |    87|
|9     |LUT6               |   228|
|10    |FDCE               |   165|
|11    |FDPE               |    71|
|12    |FDRE               |     1|
|13    |LDC                |    22|
|14    |IBUF               |     3|
|15    |OBUF               |    14|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1055.109 ; gain = 26.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.109 ; gain = 56.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1055.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1055.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LDC => LDCE: 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1055.109 ; gain = 56.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/eliot/Documents/University Documents/BA5/pong_test/pong_test.runs/synth_1/pong_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_top_utilization_synth.rpt -pb pong_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 21:14:31 2024...
