{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588458773719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588458773727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 17:32:53 2020 " "Processing started: Sat May 02 17:32:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588458773727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458773727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memorama_Final -c Memorama_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memorama_Final -c Memorama_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458773727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588458774489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588458774489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-arqReloj " "Found design unit 1: reloj-arqReloj" {  } { { "reloj.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/reloj.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785476 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/reloj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-arqcronometro " "Found design unit 1: cronometro-arqcronometro" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785481 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-arqDisplays " "Found design unit 1: displays-arqDisplays" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785486 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-arqTOP " "Found design unit 1: TOP-arqTOP" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785493 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458785493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588458785534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkLetras TOP.vhd(21) " "Verilog HDL or VHDL warning at TOP.vhd(21): object \"clkLetras\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588458785535 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reloj reloj:DIV_CLK A:arqreloj " "Elaborating entity \"reloj\" using architecture \"A:arqreloj\" for hierarchy \"reloj:DIV_CLK\"" {  } { { "TOP.vhd" "DIV_CLK" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588458785604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cronometro cronometro:CRONO A:arqcronometro " "Elaborating entity \"cronometro\" using architecture \"A:arqcronometro\" for hierarchy \"cronometro:CRONO\"" {  } { { "TOP.vhd" "CRONO" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588458785615 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED cronometro.vhd(10) " "VHDL Signal Declaration warning at cronometro.vhd(10): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588458785616 "|TOP|cronometro:CRONO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTALED cronometro.vhd(16) " "Verilog HDL or VHDL warning at cronometro.vhd(16): object \"CTALED\" assigned a value but never read" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588458785616 "|TOP|cronometro:CRONO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "displays displays:DIS A:arqdisplays " "Elaborating entity \"displays\" using architecture \"A:arqdisplays\" for hierarchy \"displays:DIS\"" {  } { { "TOP.vhd" "DIS" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588458785625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo displays.vhd(44) " "VHDL Process Statement warning at displays.vhd(44): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588458785626 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo displays.vhd(52) " "VHDL Process Statement warning at displays.vhd(52): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588458785626 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo displays.vhd(61) " "VHDL Process Statement warning at displays.vhd(61): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588458785626 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo displays.vhd(70) " "VHDL Process Statement warning at displays.vhd(70): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588458785626 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo displays.vhd(128) " "VHDL Process Statement warning at displays.vhd(128): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588458785627 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo displays.vhd(136) " "VHDL Process Statement warning at displays.vhd(136): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588458785627 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dis0 displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"Dis0\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dis1 displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"Dis1\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dis2 displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"Dis2\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dis3 displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"Dis3\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dis4 displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"Dis4\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dis5 displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"Dis5\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "conteo displays.vhd(42) " "VHDL Process Statement warning at displays.vhd(42): inferring latch(es) for signal or variable \"conteo\", which holds its previous value in one or more paths through the process" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588458785628 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[0\] displays.vhd(42) " "Inferred latch for \"conteo\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785630 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[1\] displays.vhd(42) " "Inferred latch for \"conteo\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785630 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[0\] displays.vhd(42) " "Inferred latch for \"Dis5\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785630 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[1\] displays.vhd(42) " "Inferred latch for \"Dis5\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785630 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[2\] displays.vhd(42) " "Inferred latch for \"Dis5\[2\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785630 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[3\] displays.vhd(42) " "Inferred latch for \"Dis5\[3\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785630 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[4\] displays.vhd(42) " "Inferred latch for \"Dis5\[4\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[5\] displays.vhd(42) " "Inferred latch for \"Dis5\[5\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[6\] displays.vhd(42) " "Inferred latch for \"Dis5\[6\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis5\[7\] displays.vhd(42) " "Inferred latch for \"Dis5\[7\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[0\] displays.vhd(42) " "Inferred latch for \"Dis4\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[1\] displays.vhd(42) " "Inferred latch for \"Dis4\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[2\] displays.vhd(42) " "Inferred latch for \"Dis4\[2\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[3\] displays.vhd(42) " "Inferred latch for \"Dis4\[3\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[4\] displays.vhd(42) " "Inferred latch for \"Dis4\[4\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[5\] displays.vhd(42) " "Inferred latch for \"Dis4\[5\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[6\] displays.vhd(42) " "Inferred latch for \"Dis4\[6\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis4\[7\] displays.vhd(42) " "Inferred latch for \"Dis4\[7\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[0\] displays.vhd(42) " "Inferred latch for \"Dis3\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[1\] displays.vhd(42) " "Inferred latch for \"Dis3\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785631 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[2\] displays.vhd(42) " "Inferred latch for \"Dis3\[2\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[3\] displays.vhd(42) " "Inferred latch for \"Dis3\[3\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[4\] displays.vhd(42) " "Inferred latch for \"Dis3\[4\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[5\] displays.vhd(42) " "Inferred latch for \"Dis3\[5\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[6\] displays.vhd(42) " "Inferred latch for \"Dis3\[6\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis3\[7\] displays.vhd(42) " "Inferred latch for \"Dis3\[7\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[0\] displays.vhd(42) " "Inferred latch for \"Dis2\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[1\] displays.vhd(42) " "Inferred latch for \"Dis2\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[2\] displays.vhd(42) " "Inferred latch for \"Dis2\[2\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[3\] displays.vhd(42) " "Inferred latch for \"Dis2\[3\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[4\] displays.vhd(42) " "Inferred latch for \"Dis2\[4\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[5\] displays.vhd(42) " "Inferred latch for \"Dis2\[5\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[6\] displays.vhd(42) " "Inferred latch for \"Dis2\[6\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis2\[7\] displays.vhd(42) " "Inferred latch for \"Dis2\[7\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[0\] displays.vhd(42) " "Inferred latch for \"Dis1\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785632 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[1\] displays.vhd(42) " "Inferred latch for \"Dis1\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[2\] displays.vhd(42) " "Inferred latch for \"Dis1\[2\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[3\] displays.vhd(42) " "Inferred latch for \"Dis1\[3\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[4\] displays.vhd(42) " "Inferred latch for \"Dis1\[4\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[5\] displays.vhd(42) " "Inferred latch for \"Dis1\[5\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[6\] displays.vhd(42) " "Inferred latch for \"Dis1\[6\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis1\[7\] displays.vhd(42) " "Inferred latch for \"Dis1\[7\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[0\] displays.vhd(42) " "Inferred latch for \"Dis0\[0\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[1\] displays.vhd(42) " "Inferred latch for \"Dis0\[1\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[2\] displays.vhd(42) " "Inferred latch for \"Dis0\[2\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[3\] displays.vhd(42) " "Inferred latch for \"Dis0\[3\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[4\] displays.vhd(42) " "Inferred latch for \"Dis0\[4\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[5\] displays.vhd(42) " "Inferred latch for \"Dis0\[5\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[6\] displays.vhd(42) " "Inferred latch for \"Dis0\[6\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785633 "|TOP|displays:DIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dis0\[7\] displays.vhd(42) " "Inferred latch for \"Dis0\[7\]\" at displays.vhd(42)" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458785634 "|TOP|displays:DIS"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis0\[7\] displays:DIS\|Dis0\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis0\[7\]\" merged with LATCH primitive \"displays:DIS\|Dis0\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis0\[6\] displays:DIS\|Dis0\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis0\[6\]\" merged with LATCH primitive \"displays:DIS\|Dis0\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis0\[5\] displays:DIS\|Dis0\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis0\[5\]\" merged with LATCH primitive \"displays:DIS\|Dis0\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis0\[4\] displays:DIS\|Dis0\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis0\[4\]\" merged with LATCH primitive \"displays:DIS\|Dis0\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis0\[3\] displays:DIS\|Dis0\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis0\[3\]\" merged with LATCH primitive \"displays:DIS\|Dis0\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis0\[1\] displays:DIS\|Dis0\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis0\[1\]\" merged with LATCH primitive \"displays:DIS\|Dis0\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis1\[5\] displays:DIS\|Dis1\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis1\[5\]\" merged with LATCH primitive \"displays:DIS\|Dis1\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis1\[2\] displays:DIS\|Dis1\[1\] " "Duplicate LATCH primitive \"displays:DIS\|Dis1\[2\]\" merged with LATCH primitive \"displays:DIS\|Dis1\[1\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis1\[6\] displays:DIS\|Dis1\[3\] " "Duplicate LATCH primitive \"displays:DIS\|Dis1\[6\]\" merged with LATCH primitive \"displays:DIS\|Dis1\[3\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis2\[5\] displays:DIS\|Dis2\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis2\[5\]\" merged with LATCH primitive \"displays:DIS\|Dis2\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis2\[7\] displays:DIS\|Dis2\[1\] " "Duplicate LATCH primitive \"displays:DIS\|Dis2\[7\]\" merged with LATCH primitive \"displays:DIS\|Dis2\[1\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis2\[6\] displays:DIS\|Dis2\[3\] " "Duplicate LATCH primitive \"displays:DIS\|Dis2\[6\]\" merged with LATCH primitive \"displays:DIS\|Dis2\[3\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis3\[7\] displays:DIS\|Dis3\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis3\[7\]\" merged with LATCH primitive \"displays:DIS\|Dis3\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis3\[5\] displays:DIS\|Dis3\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis3\[5\]\" merged with LATCH primitive \"displays:DIS\|Dis3\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis3\[1\] displays:DIS\|Dis3\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis3\[1\]\" merged with LATCH primitive \"displays:DIS\|Dis3\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis3\[6\] displays:DIS\|Dis3\[2\] " "Duplicate LATCH primitive \"displays:DIS\|Dis3\[6\]\" merged with LATCH primitive \"displays:DIS\|Dis3\[2\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis3\[3\] displays:DIS\|Dis3\[2\] " "Duplicate LATCH primitive \"displays:DIS\|Dis3\[3\]\" merged with LATCH primitive \"displays:DIS\|Dis3\[2\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis4\[6\] displays:DIS\|Dis4\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis4\[6\]\" merged with LATCH primitive \"displays:DIS\|Dis4\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis4\[7\] displays:DIS\|Dis4\[1\] " "Duplicate LATCH primitive \"displays:DIS\|Dis4\[7\]\" merged with LATCH primitive \"displays:DIS\|Dis4\[1\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis4\[5\] displays:DIS\|Dis4\[3\] " "Duplicate LATCH primitive \"displays:DIS\|Dis4\[5\]\" merged with LATCH primitive \"displays:DIS\|Dis4\[3\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis4\[4\] displays:DIS\|Dis4\[3\] " "Duplicate LATCH primitive \"displays:DIS\|Dis4\[4\]\" merged with LATCH primitive \"displays:DIS\|Dis4\[3\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis5\[7\] displays:DIS\|Dis5\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis5\[7\]\" merged with LATCH primitive \"displays:DIS\|Dis5\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis5\[6\] displays:DIS\|Dis5\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis5\[6\]\" merged with LATCH primitive \"displays:DIS\|Dis5\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis5\[5\] displays:DIS\|Dis5\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis5\[5\]\" merged with LATCH primitive \"displays:DIS\|Dis5\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis5\[3\] displays:DIS\|Dis5\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis5\[3\]\" merged with LATCH primitive \"displays:DIS\|Dis5\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displays:DIS\|Dis5\[1\] displays:DIS\|Dis5\[0\] " "Duplicate LATCH primitive \"displays:DIS\|Dis5\[1\]\" merged with LATCH primitive \"displays:DIS\|Dis5\[0\]\"" {  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588458786185 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1588458786185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis0\[0\] " "Latch displays:DIS\|Dis0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786186 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis1\[0\] " "Latch displays:DIS\|Dis1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786186 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis1\[1\] " "Latch displays:DIS\|Dis1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis1\[3\] " "Latch displays:DIS\|Dis1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis1\[7\] " "Latch displays:DIS\|Dis1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis2\[0\] " "Latch displays:DIS\|Dis2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis2\[1\] " "Latch displays:DIS\|Dis2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis2\[3\] " "Latch displays:DIS\|Dis2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis3\[0\] " "Latch displays:DIS\|Dis3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis3\[2\] " "Latch displays:DIS\|Dis3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis4\[0\] " "Latch displays:DIS\|Dis4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis4\[1\] " "Latch displays:DIS\|Dis4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis4\[3\] " "Latch displays:DIS\|Dis4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displays:DIS\|Dis5\[0\] " "Latch displays:DIS\|Dis5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:CRONO\|avisoSignal " "Ports D and ENA on the latch are fed by the same signal cronometro:CRONO\|avisoSignal" {  } { { "cronometro.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/cronometro.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588458786187 ""}  } { { "displays.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/displays.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588458786187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[2\] VCC " "Pin \"display0\[2\]\" is stuck at VCC" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|display0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[2\] VCC " "Pin \"display5\[2\]\" is stuck at VCC" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|display5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[4\] VCC " "Pin \"display5\[4\]\" is stuck at VCC" {  } { { "TOP.vhd" "" { Text "C:/Users/alexa/Documents/Semestre 2020-2/Diseno Digital VLSI/Proyectos/Memorama_Final/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588458786211 "|TOP|display5[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588458786211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588458786280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588458786876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588458786876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588458786914 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588458786914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588458786914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588458786914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588458786930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 17:33:06 2020 " "Processing ended: Sat May 02 17:33:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588458786930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588458786930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588458786930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458786930 ""}
