#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Fri Nov 06 10:19:43 2015
# Process ID: 1460
# Log file: C:/Users/Wendy/Documents/ISEWork/test2/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Wendy/Documents/ISEWork/test2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Wendy/Documents/ISEWork/test2/pa.fromNetlist.tcl
# create_project -name test2 -dir "C:/Users/Wendy/Documents/ISEWork/test2/planAhead_run_1" -part xc6slx100fgg676-3
Parsing template File [F:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [F:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [F:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [F:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [F:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [F:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Wendy/Documents/ISEWork/test2/serial.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Wendy/Documents/ISEWork/test2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "serial.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Wendy/Documents/ISEWork/test2/serial.ucf' to fileset 'constrs_1'
# add_files [list {serial.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx100fgg676-3
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design serial.ngc ...
WARNING:NetListWriters:298 - No output is written to serial.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   u3/tickgen/Madd_GND_7_o_BUS_0793_mux_2_OUT_lut<11 : 4> on block serial is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus u4/tickgen/Madd_n0007_lut<8 : 1> on
   block serial is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file serial.edif ...
ngc2edif: Total memory usage is 82136 kilobytes

Parsing EDIF File [./planAhead_run_1/test2.data/cache/serial_ngc_6fbdab4e.edif]
Finished Parsing EDIF File [./planAhead_run_1/test2.data/cache/serial_ngc_6fbdab4e.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from F:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockRegion.xml
Loading clock buffers from F:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockBuffers.xml
Loading package pin functions from F:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from F:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/fgg676/Package.xml
Loading io standards from F:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from F:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : F:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Wendy/Documents/ISEWork/test2/serial.ucf]
Finished Parsing UCF File [C:/Users/Wendy/Documents/ISEWork/test2/serial.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

Phase 0 | Netlist Checksum: e7797b07
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 572.914 ; gain = 190.789
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
