\doxysubsubsubsection{LPUART1 Clock Source}
\hypertarget{group__RCCEx__LPUART1__Clock__Source}{}\label{group__RCCEx__LPUART1__Clock__Source}\index{LPUART1 Clock Source@{LPUART1 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}\label{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d} 
\index{LPUART1 Clock Source@{LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_HSI@{RCC\_LPUART1CLKSOURCE\_HSI}}
\index{RCC\_LPUART1CLKSOURCE\_HSI@{RCC\_LPUART1CLKSOURCE\_HSI}!LPUART1 Clock Source@{LPUART1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_HSI}{RCC\_LPUART1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}

HSI clock selected as LPUART1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00255}{255}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}\label{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0} 
\index{LPUART1 Clock Source@{LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_LSE@{RCC\_LPUART1CLKSOURCE\_LSE}}
\index{RCC\_LPUART1CLKSOURCE\_LSE@{RCC\_LPUART1CLKSOURCE\_LSE}!LPUART1 Clock Source@{LPUART1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_LSE}{RCC\_LPUART1CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}

LSE clock selected as LPUART1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00256}{256}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}\label{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360} 
\index{LPUART1 Clock Source@{LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_PCLK1@{RCC\_LPUART1CLKSOURCE\_PCLK1}}
\index{RCC\_LPUART1CLKSOURCE\_PCLK1@{RCC\_LPUART1CLKSOURCE\_PCLK1}!LPUART1 Clock Source@{LPUART1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_PCLK1}{RCC\_LPUART1CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}

APB1 clock selected as LPUART1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00253}{253}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}\label{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d} 
\index{LPUART1 Clock Source@{LPUART1 Clock Source}!RCC\_LPUART1CLKSOURCE\_SYSCLK@{RCC\_LPUART1CLKSOURCE\_SYSCLK}}
\index{RCC\_LPUART1CLKSOURCE\_SYSCLK@{RCC\_LPUART1CLKSOURCE\_SYSCLK}!LPUART1 Clock Source@{LPUART1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LPUART1CLKSOURCE\_SYSCLK}{RCC\_LPUART1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK~LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}

SYSCLK clock selected as LPUART1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00254}{254}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

