strict digraph "" {
	node [label="\N"];
	"199:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f093246f4d0>",
		def_var="['SDA']",
		fillcolor=deepskyblue,
		label="199:AS
SDA = ((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0) & (state_tx != RESPONSE_CIN) & (state_tx != RESPONSE_ADDRESS) & (\
state_tx != RESPONSE_DATA0_1) & (state_tx != RESPONSE_DATA1_1))? SDA_OUT : SDA_OUT_RX;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['DATA_CONFIG_REG', 'DATA_CONFIG_REG', 'state_tx', 'RESPONSE_CIN', 'state_tx', 'RESPONSE_ADDRESS', 'state_tx', 'RESPONSE_DATA0_1', '\
state_tx', 'RESPONSE_DATA1_1', 'SDA_OUT', 'SDA_OUT_RX']"];
}
