
DOAN_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a58  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001234  08005b68  08005b68  00015b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d9c  08006d9c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006d9c  08006d9c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d9c  08006d9c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d9c  08006d9c  00016d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006da0  08006da0  00016da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006da4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a10  20000070  08006e14  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a80  08006e14  00020a80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001041b  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002714  00000000  00000000  000304f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e30  00000000  00000000  00032c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000af1  00000000  00000000  00033a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000193b4  00000000  00000000  00034531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011bf0  00000000  00000000  0004d8e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a8c7  00000000  00000000  0005f4d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000045c0  00000000  00000000  000e9d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000ee35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08005b50 	.word	0x08005b50

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08005b50 	.word	0x08005b50

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <SSD1306_DrawBitmap>:
  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);

}

void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60ba      	str	r2, [r7, #8]
 8000934:	461a      	mov	r2, r3
 8000936:	4603      	mov	r3, r0
 8000938:	81fb      	strh	r3, [r7, #14]
 800093a:	460b      	mov	r3, r1
 800093c:	81bb      	strh	r3, [r7, #12]
 800093e:	4613      	mov	r3, r2
 8000940:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000946:	3307      	adds	r3, #7
 8000948:	2b00      	cmp	r3, #0
 800094a:	da00      	bge.n	800094e <SSD1306_DrawBitmap+0x22>
 800094c:	3307      	adds	r3, #7
 800094e:	10db      	asrs	r3, r3, #3
 8000950:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8000956:	2300      	movs	r3, #0
 8000958:	82bb      	strh	r3, [r7, #20]
 800095a:	e044      	b.n	80009e6 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 800095c:	2300      	movs	r3, #0
 800095e:	827b      	strh	r3, [r7, #18]
 8000960:	e02f      	b.n	80009c2 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8000962:	8a7b      	ldrh	r3, [r7, #18]
 8000964:	f003 0307 	and.w	r3, r3, #7
 8000968:	2b00      	cmp	r3, #0
 800096a:	d003      	beq.n	8000974 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 800096c:	7dfb      	ldrb	r3, [r7, #23]
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	75fb      	strb	r3, [r7, #23]
 8000972:	e012      	b.n	800099a <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8000974:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000978:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800097c:	fb03 f202 	mul.w	r2, r3, r2
 8000980:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000984:	2b00      	cmp	r3, #0
 8000986:	da00      	bge.n	800098a <SSD1306_DrawBitmap+0x5e>
 8000988:	3307      	adds	r3, #7
 800098a:	10db      	asrs	r3, r3, #3
 800098c:	b21b      	sxth	r3, r3
 800098e:	4413      	add	r3, r2
 8000990:	461a      	mov	r2, r3
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	4413      	add	r3, r2
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 800099a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	da09      	bge.n	80009b6 <SSD1306_DrawBitmap+0x8a>
 80009a2:	89fa      	ldrh	r2, [r7, #14]
 80009a4:	8a7b      	ldrh	r3, [r7, #18]
 80009a6:	4413      	add	r3, r2
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	89b9      	ldrh	r1, [r7, #12]
 80009ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80009ae:	b2d2      	uxtb	r2, r2
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 f92d 	bl	8000c10 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 80009b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	3301      	adds	r3, #1
 80009be:	b29b      	uxth	r3, r3
 80009c0:	827b      	strh	r3, [r7, #18]
 80009c2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80009c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	dbc9      	blt.n	8000962 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 80009ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80009d2:	b29b      	uxth	r3, r3
 80009d4:	3301      	adds	r3, #1
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	82bb      	strh	r3, [r7, #20]
 80009da:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	3301      	adds	r3, #1
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	81bb      	strh	r3, [r7, #12]
 80009e6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80009ea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	dbb4      	blt.n	800095c <SSD1306_DrawBitmap+0x30>
        }
    }
}
 80009f2:	bf00      	nop
 80009f4:	bf00      	nop
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <SSD1306_Init>:

uint8_t SSD1306_Init(void) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000a02:	f000 facb 	bl	8000f9c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000a06:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	2178      	movs	r1, #120	; 0x78
 8000a0e:	485b      	ldr	r0, [pc, #364]	; (8000b7c <SSD1306_Init+0x180>)
 8000a10:	f002 fab0 	bl	8002f74 <HAL_I2C_IsDeviceReady>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	e0a9      	b.n	8000b72 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000a1e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000a22:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a24:	e002      	b.n	8000a2c <SSD1306_Init+0x30>
		p--;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d1f9      	bne.n	8000a26 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000a32:	22ae      	movs	r2, #174	; 0xae
 8000a34:	2100      	movs	r1, #0
 8000a36:	2078      	movs	r0, #120	; 0x78
 8000a38:	f000 fb2a 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000a3c:	2220      	movs	r2, #32
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2078      	movs	r0, #120	; 0x78
 8000a42:	f000 fb25 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000a46:	2210      	movs	r2, #16
 8000a48:	2100      	movs	r1, #0
 8000a4a:	2078      	movs	r0, #120	; 0x78
 8000a4c:	f000 fb20 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000a50:	22b0      	movs	r2, #176	; 0xb0
 8000a52:	2100      	movs	r1, #0
 8000a54:	2078      	movs	r0, #120	; 0x78
 8000a56:	f000 fb1b 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000a5a:	22c8      	movs	r2, #200	; 0xc8
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2078      	movs	r0, #120	; 0x78
 8000a60:	f000 fb16 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000a64:	2200      	movs	r2, #0
 8000a66:	2100      	movs	r1, #0
 8000a68:	2078      	movs	r0, #120	; 0x78
 8000a6a:	f000 fb11 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000a6e:	2210      	movs	r2, #16
 8000a70:	2100      	movs	r1, #0
 8000a72:	2078      	movs	r0, #120	; 0x78
 8000a74:	f000 fb0c 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000a78:	2240      	movs	r2, #64	; 0x40
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2078      	movs	r0, #120	; 0x78
 8000a7e:	f000 fb07 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000a82:	2281      	movs	r2, #129	; 0x81
 8000a84:	2100      	movs	r1, #0
 8000a86:	2078      	movs	r0, #120	; 0x78
 8000a88:	f000 fb02 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000a8c:	22ff      	movs	r2, #255	; 0xff
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2078      	movs	r0, #120	; 0x78
 8000a92:	f000 fafd 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000a96:	22a1      	movs	r2, #161	; 0xa1
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2078      	movs	r0, #120	; 0x78
 8000a9c:	f000 faf8 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000aa0:	22a6      	movs	r2, #166	; 0xa6
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2078      	movs	r0, #120	; 0x78
 8000aa6:	f000 faf3 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000aaa:	22a8      	movs	r2, #168	; 0xa8
 8000aac:	2100      	movs	r1, #0
 8000aae:	2078      	movs	r0, #120	; 0x78
 8000ab0:	f000 faee 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000ab4:	223f      	movs	r2, #63	; 0x3f
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	2078      	movs	r0, #120	; 0x78
 8000aba:	f000 fae9 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000abe:	22a4      	movs	r2, #164	; 0xa4
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2078      	movs	r0, #120	; 0x78
 8000ac4:	f000 fae4 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000ac8:	22d3      	movs	r2, #211	; 0xd3
 8000aca:	2100      	movs	r1, #0
 8000acc:	2078      	movs	r0, #120	; 0x78
 8000ace:	f000 fadf 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2078      	movs	r0, #120	; 0x78
 8000ad8:	f000 fada 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000adc:	22d5      	movs	r2, #213	; 0xd5
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2078      	movs	r0, #120	; 0x78
 8000ae2:	f000 fad5 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000ae6:	22f0      	movs	r2, #240	; 0xf0
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2078      	movs	r0, #120	; 0x78
 8000aec:	f000 fad0 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000af0:	22d9      	movs	r2, #217	; 0xd9
 8000af2:	2100      	movs	r1, #0
 8000af4:	2078      	movs	r0, #120	; 0x78
 8000af6:	f000 facb 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000afa:	2222      	movs	r2, #34	; 0x22
 8000afc:	2100      	movs	r1, #0
 8000afe:	2078      	movs	r0, #120	; 0x78
 8000b00:	f000 fac6 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000b04:	22da      	movs	r2, #218	; 0xda
 8000b06:	2100      	movs	r1, #0
 8000b08:	2078      	movs	r0, #120	; 0x78
 8000b0a:	f000 fac1 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000b0e:	2212      	movs	r2, #18
 8000b10:	2100      	movs	r1, #0
 8000b12:	2078      	movs	r0, #120	; 0x78
 8000b14:	f000 fabc 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000b18:	22db      	movs	r2, #219	; 0xdb
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	2078      	movs	r0, #120	; 0x78
 8000b1e:	f000 fab7 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000b22:	2220      	movs	r2, #32
 8000b24:	2100      	movs	r1, #0
 8000b26:	2078      	movs	r0, #120	; 0x78
 8000b28:	f000 fab2 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000b2c:	228d      	movs	r2, #141	; 0x8d
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2078      	movs	r0, #120	; 0x78
 8000b32:	f000 faad 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000b36:	2214      	movs	r2, #20
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2078      	movs	r0, #120	; 0x78
 8000b3c:	f000 faa8 	bl	8001090 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000b40:	22af      	movs	r2, #175	; 0xaf
 8000b42:	2100      	movs	r1, #0
 8000b44:	2078      	movs	r0, #120	; 0x78
 8000b46:	f000 faa3 	bl	8001090 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000b4a:	222e      	movs	r2, #46	; 0x2e
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2078      	movs	r0, #120	; 0x78
 8000b50:	f000 fa9e 	bl	8001090 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 f843 	bl	8000be0 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000b5a:	f000 f813 	bl	8000b84 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000b5e:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <SSD1306_Init+0x184>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000b64:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <SSD1306_Init+0x184>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000b6a:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <SSD1306_Init+0x184>)
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000b70:	2301      	movs	r3, #1
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000494 	.word	0x20000494
 8000b80:	2000048c 	.word	0x2000048c

08000b84 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	71fb      	strb	r3, [r7, #7]
 8000b8e:	e01d      	b.n	8000bcc <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	3b50      	subs	r3, #80	; 0x50
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2078      	movs	r0, #120	; 0x78
 8000b9c:	f000 fa78 	bl	8001090 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2078      	movs	r0, #120	; 0x78
 8000ba6:	f000 fa73 	bl	8001090 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000baa:	2210      	movs	r2, #16
 8000bac:	2100      	movs	r1, #0
 8000bae:	2078      	movs	r0, #120	; 0x78
 8000bb0:	f000 fa6e 	bl	8001090 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	01db      	lsls	r3, r3, #7
 8000bb8:	4a08      	ldr	r2, [pc, #32]	; (8000bdc <SSD1306_UpdateScreen+0x58>)
 8000bba:	441a      	add	r2, r3
 8000bbc:	2380      	movs	r3, #128	; 0x80
 8000bbe:	2140      	movs	r1, #64	; 0x40
 8000bc0:	2078      	movs	r0, #120	; 0x78
 8000bc2:	f000 f9ff 	bl	8000fc4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	71fb      	strb	r3, [r7, #7]
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	2b07      	cmp	r3, #7
 8000bd0:	d9de      	bls.n	8000b90 <SSD1306_UpdateScreen+0xc>
	}
}
 8000bd2:	bf00      	nop
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	2000008c 	.word	0x2000008c

08000be0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d101      	bne.n	8000bf4 <SSD1306_Fill+0x14>
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	e000      	b.n	8000bf6 <SSD1306_Fill+0x16>
 8000bf4:	23ff      	movs	r3, #255	; 0xff
 8000bf6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4803      	ldr	r0, [pc, #12]	; (8000c0c <SSD1306_Fill+0x2c>)
 8000bfe:	f004 f877 	bl	8004cf0 <memset>
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2000008c 	.word	0x2000008c

08000c10 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	80fb      	strh	r3, [r7, #6]
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	80bb      	strh	r3, [r7, #4]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	70fb      	strb	r3, [r7, #3]
	if (
 8000c22:	88fb      	ldrh	r3, [r7, #6]
 8000c24:	2b7f      	cmp	r3, #127	; 0x7f
 8000c26:	d848      	bhi.n	8000cba <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000c28:	88bb      	ldrh	r3, [r7, #4]
 8000c2a:	2b3f      	cmp	r3, #63	; 0x3f
 8000c2c:	d845      	bhi.n	8000cba <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000c2e:	4b25      	ldr	r3, [pc, #148]	; (8000cc4 <SSD1306_DrawPixel+0xb4>)
 8000c30:	791b      	ldrb	r3, [r3, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d006      	beq.n	8000c44 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000c36:	78fb      	ldrb	r3, [r7, #3]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	bf0c      	ite	eq
 8000c3c:	2301      	moveq	r3, #1
 8000c3e:	2300      	movne	r3, #0
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000c44:	78fb      	ldrb	r3, [r7, #3]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d11a      	bne.n	8000c80 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000c4a:	88fa      	ldrh	r2, [r7, #6]
 8000c4c:	88bb      	ldrh	r3, [r7, #4]
 8000c4e:	08db      	lsrs	r3, r3, #3
 8000c50:	b298      	uxth	r0, r3
 8000c52:	4603      	mov	r3, r0
 8000c54:	01db      	lsls	r3, r3, #7
 8000c56:	4413      	add	r3, r2
 8000c58:	4a1b      	ldr	r2, [pc, #108]	; (8000cc8 <SSD1306_DrawPixel+0xb8>)
 8000c5a:	5cd3      	ldrb	r3, [r2, r3]
 8000c5c:	b25a      	sxtb	r2, r3
 8000c5e:	88bb      	ldrh	r3, [r7, #4]
 8000c60:	f003 0307 	and.w	r3, r3, #7
 8000c64:	2101      	movs	r1, #1
 8000c66:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6a:	b25b      	sxtb	r3, r3
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	b259      	sxtb	r1, r3
 8000c70:	88fa      	ldrh	r2, [r7, #6]
 8000c72:	4603      	mov	r3, r0
 8000c74:	01db      	lsls	r3, r3, #7
 8000c76:	4413      	add	r3, r2
 8000c78:	b2c9      	uxtb	r1, r1
 8000c7a:	4a13      	ldr	r2, [pc, #76]	; (8000cc8 <SSD1306_DrawPixel+0xb8>)
 8000c7c:	54d1      	strb	r1, [r2, r3]
 8000c7e:	e01d      	b.n	8000cbc <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000c80:	88fa      	ldrh	r2, [r7, #6]
 8000c82:	88bb      	ldrh	r3, [r7, #4]
 8000c84:	08db      	lsrs	r3, r3, #3
 8000c86:	b298      	uxth	r0, r3
 8000c88:	4603      	mov	r3, r0
 8000c8a:	01db      	lsls	r3, r3, #7
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a0e      	ldr	r2, [pc, #56]	; (8000cc8 <SSD1306_DrawPixel+0xb8>)
 8000c90:	5cd3      	ldrb	r3, [r2, r3]
 8000c92:	b25a      	sxtb	r2, r3
 8000c94:	88bb      	ldrh	r3, [r7, #4]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca0:	b25b      	sxtb	r3, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	b259      	sxtb	r1, r3
 8000caa:	88fa      	ldrh	r2, [r7, #6]
 8000cac:	4603      	mov	r3, r0
 8000cae:	01db      	lsls	r3, r3, #7
 8000cb0:	4413      	add	r3, r2
 8000cb2:	b2c9      	uxtb	r1, r1
 8000cb4:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <SSD1306_DrawPixel+0xb8>)
 8000cb6:	54d1      	strb	r1, [r2, r3]
 8000cb8:	e000      	b.n	8000cbc <SSD1306_DrawPixel+0xac>
		return;
 8000cba:	bf00      	nop
	}
}
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bc80      	pop	{r7}
 8000cc2:	4770      	bx	lr
 8000cc4:	2000048c 	.word	0x2000048c
 8000cc8:	2000008c 	.word	0x2000008c

08000ccc <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	460a      	mov	r2, r1
 8000cd6:	80fb      	strh	r3, [r7, #6]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000cdc:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <SSD1306_GotoXY+0x28>)
 8000cde:	88fb      	ldrh	r3, [r7, #6]
 8000ce0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000ce2:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <SSD1306_GotoXY+0x28>)
 8000ce4:	88bb      	ldrh	r3, [r7, #4]
 8000ce6:	8053      	strh	r3, [r2, #2]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bc80      	pop	{r7}
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	2000048c 	.word	0x2000048c

08000cf8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	6039      	str	r1, [r7, #0]
 8000d02:	71fb      	strb	r3, [r7, #7]
 8000d04:	4613      	mov	r3, r2
 8000d06:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000d08:	4b3a      	ldr	r3, [pc, #232]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
	if (
 8000d14:	2b7f      	cmp	r3, #127	; 0x7f
 8000d16:	dc07      	bgt.n	8000d28 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000d18:	4b36      	ldr	r3, [pc, #216]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000d1a:	885b      	ldrh	r3, [r3, #2]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	785b      	ldrb	r3, [r3, #1]
 8000d22:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000d24:	2b3f      	cmp	r3, #63	; 0x3f
 8000d26:	dd01      	ble.n	8000d2c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	e05e      	b.n	8000dea <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	e04b      	b.n	8000dca <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	3b20      	subs	r3, #32
 8000d3a:	6839      	ldr	r1, [r7, #0]
 8000d3c:	7849      	ldrb	r1, [r1, #1]
 8000d3e:	fb01 f303 	mul.w	r3, r1, r3
 8000d42:	4619      	mov	r1, r3
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	440b      	add	r3, r1
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	4413      	add	r3, r2
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000d50:	2300      	movs	r3, #0
 8000d52:	613b      	str	r3, [r7, #16]
 8000d54:	e030      	b.n	8000db8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d010      	beq.n	8000d88 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000d68:	881a      	ldrh	r2, [r3, #0]
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	4413      	add	r3, r2
 8000d70:	b298      	uxth	r0, r3
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000d74:	885a      	ldrh	r2, [r3, #2]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	4413      	add	r3, r2
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	79ba      	ldrb	r2, [r7, #6]
 8000d80:	4619      	mov	r1, r3
 8000d82:	f7ff ff45 	bl	8000c10 <SSD1306_DrawPixel>
 8000d86:	e014      	b.n	8000db2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000d88:	4b1a      	ldr	r3, [pc, #104]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000d8a:	881a      	ldrh	r2, [r3, #0]
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	4413      	add	r3, r2
 8000d92:	b298      	uxth	r0, r3
 8000d94:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000d96:	885a      	ldrh	r2, [r3, #2]
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	4413      	add	r3, r2
 8000d9e:	b299      	uxth	r1, r3
 8000da0:	79bb      	ldrb	r3, [r7, #6]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	bf0c      	ite	eq
 8000da6:	2301      	moveq	r3, #1
 8000da8:	2300      	movne	r3, #0
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	461a      	mov	r2, r3
 8000dae:	f7ff ff2f 	bl	8000c10 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	3301      	adds	r3, #1
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d3c8      	bcc.n	8000d56 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	617b      	str	r3, [r7, #20]
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	785b      	ldrb	r3, [r3, #1]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d3ad      	bcc.n	8000d32 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000dd6:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000dd8:	881a      	ldrh	r2, [r3, #0]
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	4413      	add	r3, r2
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	4b03      	ldr	r3, [pc, #12]	; (8000df4 <SSD1306_Putc+0xfc>)
 8000de6:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000de8:	79fb      	ldrb	r3, [r7, #7]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	2000048c 	.word	0x2000048c

08000df8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	4613      	mov	r3, r2
 8000e04:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000e06:	e012      	b.n	8000e2e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	79fa      	ldrb	r2, [r7, #7]
 8000e0e:	68b9      	ldr	r1, [r7, #8]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ff71 	bl	8000cf8 <SSD1306_Putc>
 8000e16:	4603      	mov	r3, r0
 8000e18:	461a      	mov	r2, r3
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d002      	beq.n	8000e28 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	e008      	b.n	8000e3a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d1e8      	bne.n	8000e08 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	781b      	ldrb	r3, [r3, #0]
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <SSD1306_Clear>:
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
    }
}

void SSD1306_Clear (void)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8000e46:	2000      	movs	r0, #0
 8000e48:	f7ff feca 	bl	8000be0 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000e4c:	f7ff fe9a 	bl	8000b84 <SSD1306_UpdateScreen>
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <SSD1306_ShowBitmap>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

void SSD1306_ShowBitmap(const unsigned char bitmap[])
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af02      	add	r7, sp, #8
 8000e5a:	6078      	str	r0, [r7, #4]
	SSD1306_Clear();
 8000e5c:	f7ff fff1 	bl	8000e42 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, bitmap, 128, 64, 1);
 8000e60:	2301      	movs	r3, #1
 8000e62:	9301      	str	r3, [sp, #4]
 8000e64:	2340      	movs	r3, #64	; 0x40
 8000e66:	9300      	str	r3, [sp, #0]
 8000e68:	2380      	movs	r3, #128	; 0x80
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	2000      	movs	r0, #0
 8000e70:	f7ff fd5c 	bl	800092c <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 8000e74:	f7ff fe86 	bl	8000b84 <SSD1306_UpdateScreen>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <SSD1306_Counter>:
	}
	va_end(args);
}

void SSD1306_Counter(uint8_t seconds)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
	uint8_t currentTime = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	75fb      	strb	r3, [r7, #23]
	char currentTimeString[10];

	SSD1306_Clear();
 8000e8e:	f7ff ffd8 	bl	8000e42 <SSD1306_Clear>

	while(currentTime <= seconds)
 8000e92:	e025      	b.n	8000ee0 <SSD1306_Counter+0x60>
	{
		snprintf(currentTimeString, sizeof(currentTimeString), "%d", currentTime);
 8000e94:	7dfb      	ldrb	r3, [r7, #23]
 8000e96:	f107 000c 	add.w	r0, r7, #12
 8000e9a:	4a21      	ldr	r2, [pc, #132]	; (8000f20 <SSD1306_Counter+0xa0>)
 8000e9c:	210a      	movs	r1, #10
 8000e9e:	f003 fe8f 	bl	8004bc0 <sniprintf>
		SSD1306_Clear();
 8000ea2:	f7ff ffce 	bl	8000e42 <SSD1306_Clear>
		SSD1306_GotoXY(32, 0);
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	2020      	movs	r0, #32
 8000eaa:	f7ff ff0f 	bl	8000ccc <SSD1306_GotoXY>
		SSD1306_Puts("COUNTER", &Font_11x18, 1);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	491c      	ldr	r1, [pc, #112]	; (8000f24 <SSD1306_Counter+0xa4>)
 8000eb2:	481d      	ldr	r0, [pc, #116]	; (8000f28 <SSD1306_Counter+0xa8>)
 8000eb4:	f7ff ffa0 	bl	8000df8 <SSD1306_Puts>
		SSD1306_GotoXY(64, 16);
 8000eb8:	2110      	movs	r1, #16
 8000eba:	2040      	movs	r0, #64	; 0x40
 8000ebc:	f7ff ff06 	bl	8000ccc <SSD1306_GotoXY>
		SSD1306_Puts(currentTimeString, &Font_11x18, 1);
 8000ec0:	f107 030c 	add.w	r3, r7, #12
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4917      	ldr	r1, [pc, #92]	; (8000f24 <SSD1306_Counter+0xa4>)
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff95 	bl	8000df8 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8000ece:	f7ff fe59 	bl	8000b84 <SSD1306_UpdateScreen>
		HAL_Delay(1000);
 8000ed2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed6:	f001 f8af 	bl	8002038 <HAL_Delay>
		currentTime++;
 8000eda:	7dfb      	ldrb	r3, [r7, #23]
 8000edc:	3301      	adds	r3, #1
 8000ede:	75fb      	strb	r3, [r7, #23]
	while(currentTime <= seconds)
 8000ee0:	7dfa      	ldrb	r2, [r7, #23]
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d9d5      	bls.n	8000e94 <SSD1306_Counter+0x14>
	}

	SSD1306_Clear();
 8000ee8:	f7ff ffab 	bl	8000e42 <SSD1306_Clear>
	SSD1306_GotoXY(32, 0);
 8000eec:	2100      	movs	r1, #0
 8000eee:	2020      	movs	r0, #32
 8000ef0:	f7ff feec 	bl	8000ccc <SSD1306_GotoXY>
	SSD1306_Puts("COUNTER", &Font_11x18, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	490b      	ldr	r1, [pc, #44]	; (8000f24 <SSD1306_Counter+0xa4>)
 8000ef8:	480b      	ldr	r0, [pc, #44]	; (8000f28 <SSD1306_Counter+0xa8>)
 8000efa:	f7ff ff7d 	bl	8000df8 <SSD1306_Puts>
	SSD1306_GotoXY(64, 16);
 8000efe:	2110      	movs	r1, #16
 8000f00:	2040      	movs	r0, #64	; 0x40
 8000f02:	f7ff fee3 	bl	8000ccc <SSD1306_GotoXY>
	SSD1306_Puts(currentTimeString, &Font_11x18, 1);
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	4905      	ldr	r1, [pc, #20]	; (8000f24 <SSD1306_Counter+0xa4>)
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff72 	bl	8000df8 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8000f14:	f7ff fe36 	bl	8000b84 <SSD1306_UpdateScreen>
}
 8000f18:	bf00      	nop
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	08005b68 	.word	0x08005b68
 8000f24:	20000000 	.word	0x20000000
 8000f28:	08005b6c 	.word	0x08005b6c

08000f2c <SSD1306_Println>:

void SSD1306_Println(char* format, ...)
{
 8000f2c:	b40f      	push	{r0, r1, r2, r3}
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b086      	sub	sp, #24
 8000f32:	af00      	add	r7, sp, #0
	char buffer[20];
	buffer[0] = '\0';
 8000f34:	2300      	movs	r3, #0
 8000f36:	713b      	strb	r3, [r7, #4]

	va_list argList;
	va_start(argList, format);
 8000f38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f3c:	603b      	str	r3, [r7, #0]
	vsprintf(buffer, format, argList);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	683a      	ldr	r2, [r7, #0]
 8000f42:	6a39      	ldr	r1, [r7, #32]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f003 fec9 	bl	8004cdc <vsiprintf>

	va_end(argList);

	if (actualYPosition > 40)
 8000f4a:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <SSD1306_Println+0x68>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b28      	cmp	r3, #40	; 0x28
 8000f50:	d904      	bls.n	8000f5c <SSD1306_Println+0x30>
	{
		SSD1306_Clear();
 8000f52:	f7ff ff76 	bl	8000e42 <SSD1306_Clear>
		actualYPosition = 0;
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <SSD1306_Println+0x68>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]
	}
	SSD1306_GotoXY(0, actualYPosition);
 8000f5c:	4b0d      	ldr	r3, [pc, #52]	; (8000f94 <SSD1306_Println+0x68>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	4619      	mov	r1, r3
 8000f64:	2000      	movs	r0, #0
 8000f66:	f7ff feb1 	bl	8000ccc <SSD1306_GotoXY>
	SSD1306_Puts (buffer, &Font_11x18, 1);
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	490a      	ldr	r1, [pc, #40]	; (8000f98 <SSD1306_Println+0x6c>)
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff41 	bl	8000df8 <SSD1306_Puts>
	actualYPosition += 20;
 8000f76:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <SSD1306_Println+0x68>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	3314      	adds	r3, #20
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <SSD1306_Println+0x68>)
 8000f80:	701a      	strb	r2, [r3, #0]

	SSD1306_UpdateScreen();
 8000f82:	f7ff fdff 	bl	8000b84 <SSD1306_UpdateScreen>
}
 8000f86:	bf00      	nop
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f90:	b004      	add	sp, #16
 8000f92:	4770      	bx	lr
 8000f94:	20000492 	.word	0x20000492
 8000f98:	20000000 	.word	0x20000000

08000f9c <ssd1306_I2C_Init>:


/* I2C Functions */

void ssd1306_I2C_Init() {
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8000fa2:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <ssd1306_I2C_Init+0x24>)
 8000fa4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fa6:	e002      	b.n	8000fae <ssd1306_I2C_Init+0x12>
		p--;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3b01      	subs	r3, #1
 8000fac:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f9      	bne.n	8000fa8 <ssd1306_I2C_Init+0xc>
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr
 8000fc0:	0003d090 	.word	0x0003d090

08000fc4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b0c7      	sub	sp, #284	; 0x11c
 8000fc8:	af02      	add	r7, sp, #8
 8000fca:	4604      	mov	r4, r0
 8000fcc:	4608      	mov	r0, r1
 8000fce:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8000fd2:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8000fd6:	600a      	str	r2, [r1, #0]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000fde:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8000fe2:	4622      	mov	r2, r4
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000fea:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8000fee:	4602      	mov	r2, r0
 8000ff0:	701a      	strb	r2, [r3, #0]
 8000ff2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000ff6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000ffa:	460a      	mov	r2, r1
 8000ffc:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8000ffe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001002:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001006:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800100a:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 800100e:	7812      	ldrb	r2, [r2, #0]
 8001010:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8001012:	2300      	movs	r3, #0
 8001014:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001018:	e015      	b.n	8001046 <ssd1306_I2C_WriteMulti+0x82>
	dt[i+1] = data[i];
 800101a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800101e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001022:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001026:	6812      	ldr	r2, [r2, #0]
 8001028:	441a      	add	r2, r3
 800102a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800102e:	3301      	adds	r3, #1
 8001030:	7811      	ldrb	r1, [r2, #0]
 8001032:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001036:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800103a:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 800103c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001040:	3301      	adds	r3, #1
 8001042:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001046:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800104a:	b29b      	uxth	r3, r3
 800104c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001050:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001054:	8812      	ldrh	r2, [r2, #0]
 8001056:	429a      	cmp	r2, r3
 8001058:	d8df      	bhi.n	800101a <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800105a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800105e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b299      	uxth	r1, r3
 8001066:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800106a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	3301      	adds	r3, #1
 8001072:	b29b      	uxth	r3, r3
 8001074:	f107 020c 	add.w	r2, r7, #12
 8001078:	200a      	movs	r0, #10
 800107a:	9000      	str	r0, [sp, #0]
 800107c:	4803      	ldr	r0, [pc, #12]	; (800108c <ssd1306_I2C_WriteMulti+0xc8>)
 800107e:	f001 fc0f 	bl	80028a0 <HAL_I2C_Master_Transmit>
}
 8001082:	bf00      	nop
 8001084:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001088:	46bd      	mov	sp, r7
 800108a:	bd90      	pop	{r4, r7, pc}
 800108c:	20000494 	.word	0x20000494

08001090 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af02      	add	r7, sp, #8
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	460b      	mov	r3, r1
 800109c:	71bb      	strb	r3, [r7, #6]
 800109e:	4613      	mov	r3, r2
 80010a0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80010a2:	79bb      	ldrb	r3, [r7, #6]
 80010a4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80010a6:	797b      	ldrb	r3, [r7, #5]
 80010a8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	b299      	uxth	r1, r3
 80010ae:	f107 020c 	add.w	r2, r7, #12
 80010b2:	230a      	movs	r3, #10
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2302      	movs	r3, #2
 80010b8:	4803      	ldr	r0, [pc, #12]	; (80010c8 <ssd1306_I2C_Write+0x38>)
 80010ba:	f001 fbf1 	bl	80028a0 <HAL_I2C_Master_Transmit>
}
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000494 	.word	0x20000494

080010cc <__io_putchar>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USER CODE BEGIN PV */
// printf() function
int __io_putchar(int ch)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint8_t temp = ch;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &temp, 1, HAL_MAX_DELAY);
 80010da:	f107 010f 	add.w	r1, r7, #15
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	2201      	movs	r2, #1
 80010e4:	4803      	ldr	r0, [pc, #12]	; (80010f4 <__io_putchar+0x28>)
 80010e6:	f003 fa0d 	bl	8004504 <HAL_UART_Transmit>
  return ch;
 80010ea:	687b      	ldr	r3, [r7, #4]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200004e8 	.word	0x200004e8

080010f8 <max30102_plot>:

// Override plot function
void max30102_plot(uint32_t ir_sample, uint32_t red_sample)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
    // printf("ir:%u\n", ir_sample);                  // Print IR only
    // printf("r:%u\n", red_sample);                  // Print Red only
    printf("ir:%lu,r:%lu\n", ir_sample, red_sample);    // Print IR and Red
 8001102:	683a      	ldr	r2, [r7, #0]
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	4803      	ldr	r0, [pc, #12]	; (8001114 <max30102_plot+0x1c>)
 8001108:	f003 fd48 	bl	8004b9c <iprintf>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	08005b74 	.word	0x08005b74

08001118 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111e:	f000 ff29 	bl	8001f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001122:	f000 f90b 	bl	800133c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001126:	f000 f9df 	bl	80014e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800112a:	f000 f963 	bl	80013f4 <MX_I2C1_Init>
  MX_USB_PCD_Init();
 800112e:	f000 f9b9 	bl	80014a4 <MX_USB_PCD_Init>
  MX_USART1_UART_Init();
 8001132:	f000 f98d 	bl	8001450 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // Initiation
  max30102_init(&max30102, &hi2c1);
 8001136:	4971      	ldr	r1, [pc, #452]	; (80012fc <main+0x1e4>)
 8001138:	4871      	ldr	r0, [pc, #452]	; (8001300 <main+0x1e8>)
 800113a:	f000 fc42 	bl	80019c2 <max30102_init>
  max30102_reset(&max30102);
 800113e:	4870      	ldr	r0, [pc, #448]	; (8001300 <main+0x1e8>)
 8001140:	f000 fcb6 	bl	8001ab0 <max30102_reset>
  max30102_clear_fifo(&max30102);
 8001144:	486e      	ldr	r0, [pc, #440]	; (8001300 <main+0x1e8>)
 8001146:	f000 fe79 	bl	8001e3c <max30102_clear_fifo>
  max30102_set_fifo_config(&max30102, max30102_smp_ave_8, 1, 7);
 800114a:	2307      	movs	r3, #7
 800114c:	2201      	movs	r2, #1
 800114e:	2103      	movs	r1, #3
 8001150:	486b      	ldr	r0, [pc, #428]	; (8001300 <main+0x1e8>)
 8001152:	f000 fe39 	bl	8001dc8 <max30102_set_fifo_config>

  // Sensor settings
  max30102_set_led_pulse_width(&max30102, max30102_pw_16_bit);
 8001156:	2101      	movs	r1, #1
 8001158:	4869      	ldr	r0, [pc, #420]	; (8001300 <main+0x1e8>)
 800115a:	f000 fd9e 	bl	8001c9a <max30102_set_led_pulse_width>
  max30102_set_adc_resolution(&max30102, max30102_adc_2048);
 800115e:	2100      	movs	r1, #0
 8001160:	4867      	ldr	r0, [pc, #412]	; (8001300 <main+0x1e8>)
 8001162:	f000 fdbd 	bl	8001ce0 <max30102_set_adc_resolution>
  max30102_set_sampling_rate(&max30102, max30102_sr_800);
 8001166:	2104      	movs	r1, #4
 8001168:	4865      	ldr	r0, [pc, #404]	; (8001300 <main+0x1e8>)
 800116a:	f000 fd77 	bl	8001c5c <max30102_set_sampling_rate>
  max30102_set_led_current_1(&max30102, 6.2);
 800116e:	4965      	ldr	r1, [pc, #404]	; (8001304 <main+0x1ec>)
 8001170:	4863      	ldr	r0, [pc, #396]	; (8001300 <main+0x1e8>)
 8001172:	f000 fdd9 	bl	8001d28 <max30102_set_led_current_1>
  max30102_set_led_current_2(&max30102, 6.2);
 8001176:	4963      	ldr	r1, [pc, #396]	; (8001304 <main+0x1ec>)
 8001178:	4861      	ldr	r0, [pc, #388]	; (8001300 <main+0x1e8>)
 800117a:	f000 fdfd 	bl	8001d78 <max30102_set_led_current_2>

  // Enter SpO2 mode
  max30102_set_mode(&max30102, max30102_spo2);
 800117e:	2103      	movs	r1, #3
 8001180:	485f      	ldr	r0, [pc, #380]	; (8001300 <main+0x1e8>)
 8001182:	f000 fd45 	bl	8001c10 <max30102_set_mode>
  max30102_set_a_full(&max30102, 1);
 8001186:	2101      	movs	r1, #1
 8001188:	485d      	ldr	r0, [pc, #372]	; (8001300 <main+0x1e8>)
 800118a:	f000 fca2 	bl	8001ad2 <max30102_set_a_full>

  // Initiate 1 temperature measurement
  max30102_set_die_temp_en(&max30102, 1);
 800118e:	2101      	movs	r1, #1
 8001190:	485b      	ldr	r0, [pc, #364]	; (8001300 <main+0x1e8>)
 8001192:	f000 fcde 	bl	8001b52 <max30102_set_die_temp_en>
  max30102_set_die_temp_rdy(&max30102, 1);
 8001196:	2101      	movs	r1, #1
 8001198:	4859      	ldr	r0, [pc, #356]	; (8001300 <main+0x1e8>)
 800119a:	f000 fcc2 	bl	8001b22 <max30102_set_die_temp_rdy>

  uint8_t en_reg[2] = {0};
 800119e:	2300      	movs	r3, #0
 80011a0:	80bb      	strh	r3, [r7, #4]
  max30102_read(&max30102, 0x00, en_reg, 1);
 80011a2:	1d3a      	adds	r2, r7, #4
 80011a4:	2301      	movs	r3, #1
 80011a6:	2100      	movs	r1, #0
 80011a8:	4855      	ldr	r0, [pc, #340]	; (8001300 <main+0x1e8>)
 80011aa:	f000 fc5c 	bl	8001a66 <max30102_read>
  SSD1306_Init();
 80011ae:	f7ff fc25 	bl	80009fc <SSD1306_Init>
  HAL_Delay(1000);
 80011b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011b6:	f000 ff3f 	bl	8002038 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 printf("hello");
 80011ba:	4853      	ldr	r0, [pc, #332]	; (8001308 <main+0x1f0>)
 80011bc:	f003 fcee 	bl	8004b9c <iprintf>

	    if (max30102_has_interrupt(&max30102))
 80011c0:	484f      	ldr	r0, [pc, #316]	; (8001300 <main+0x1e8>)
 80011c2:	f000 fceb 	bl	8001b9c <max30102_has_interrupt>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d015      	beq.n	80011f8 <main+0xe0>
	    {
	      max30102_interrupt_handler(&max30102);
 80011cc:	484c      	ldr	r0, [pc, #304]	; (8001300 <main+0x1e8>)
 80011ce:	f000 fcf1 	bl	8001bb4 <max30102_interrupt_handler>
	      value = max30102._red_samples;
 80011d2:	4b4e      	ldr	r3, [pc, #312]	; (800130c <main+0x1f4>)
 80011d4:	4a4e      	ldr	r2, [pc, #312]	; (8001310 <main+0x1f8>)
 80011d6:	601a      	str	r2, [r3, #0]
	      SSD1306_Clear();
 80011d8:	f7ff fe33 	bl	8000e42 <SSD1306_Clear>
	      SSD1306_UpdateScreen();
 80011dc:	f7ff fcd2 	bl	8000b84 <SSD1306_UpdateScreen>
	      SSD1306_Println("bpm = %u", *value);
 80011e0:	4b4a      	ldr	r3, [pc, #296]	; (800130c <main+0x1f4>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4619      	mov	r1, r3
 80011e8:	484a      	ldr	r0, [pc, #296]	; (8001314 <main+0x1fc>)
 80011ea:	f7ff fe9f 	bl	8000f2c <SSD1306_Println>
	      HAL_Delay(1000);
 80011ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011f2:	f000 ff21 	bl	8002038 <HAL_Delay>
 80011f6:	e7e0      	b.n	80011ba <main+0xa2>
	    }
	    else
	    {
	    	SSD1306_GotoXY (0,0);
 80011f8:	2100      	movs	r1, #0
 80011fa:	2000      	movs	r0, #0
 80011fc:	f7ff fd66 	bl	8000ccc <SSD1306_GotoXY>
	    		SSD1306_Puts ("Counter", &Font_11x18, 1);
 8001200:	2201      	movs	r2, #1
 8001202:	4945      	ldr	r1, [pc, #276]	; (8001318 <main+0x200>)
 8001204:	4845      	ldr	r0, [pc, #276]	; (800131c <main+0x204>)
 8001206:	f7ff fdf7 	bl	8000df8 <SSD1306_Puts>
	    		SSD1306_GotoXY (10, 30);
 800120a:	211e      	movs	r1, #30
 800120c:	200a      	movs	r0, #10
 800120e:	f7ff fd5d 	bl	8000ccc <SSD1306_GotoXY>
	    		SSD1306_Puts ("API!", &Font_11x18, 1);
 8001212:	2201      	movs	r2, #1
 8001214:	4940      	ldr	r1, [pc, #256]	; (8001318 <main+0x200>)
 8001216:	4842      	ldr	r0, [pc, #264]	; (8001320 <main+0x208>)
 8001218:	f7ff fdee 	bl	8000df8 <SSD1306_Puts>
	    		SSD1306_UpdateScreen();
 800121c:	f7ff fcb2 	bl	8000b84 <SSD1306_UpdateScreen>
	    		HAL_Delay(2000);
 8001220:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001224:	f000 ff08 	bl	8002038 <HAL_Delay>
	    		SSD1306_Counter(5);
 8001228:	2005      	movs	r0, #5
 800122a:	f7ff fe29 	bl	8000e80 <SSD1306_Counter>

	    		SSD1306_Clear();
 800122e:	f7ff fe08 	bl	8000e42 <SSD1306_Clear>
	    		SSD1306_GotoXY (0,0);
 8001232:	2100      	movs	r1, #0
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff fd49 	bl	8000ccc <SSD1306_GotoXY>
	    		SSD1306_Puts ("printf", &Font_11x18, 1);
 800123a:	2201      	movs	r2, #1
 800123c:	4936      	ldr	r1, [pc, #216]	; (8001318 <main+0x200>)
 800123e:	4839      	ldr	r0, [pc, #228]	; (8001324 <main+0x20c>)
 8001240:	f7ff fdda 	bl	8000df8 <SSD1306_Puts>
	    		SSD1306_GotoXY (10, 30);
 8001244:	211e      	movs	r1, #30
 8001246:	200a      	movs	r0, #10
 8001248:	f7ff fd40 	bl	8000ccc <SSD1306_GotoXY>
	    		SSD1306_Puts ("API!", &Font_11x18, 1);
 800124c:	2201      	movs	r2, #1
 800124e:	4932      	ldr	r1, [pc, #200]	; (8001318 <main+0x200>)
 8001250:	4833      	ldr	r0, [pc, #204]	; (8001320 <main+0x208>)
 8001252:	f7ff fdd1 	bl	8000df8 <SSD1306_Puts>
	    		SSD1306_UpdateScreen();
 8001256:	f7ff fc95 	bl	8000b84 <SSD1306_UpdateScreen>
	    		HAL_Delay(2000);
 800125a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800125e:	f000 feeb 	bl	8002038 <HAL_Delay>
	    		SSD1306_Clear();
 8001262:	f7ff fdee 	bl	8000e42 <SSD1306_Clear>
	    		for (uint8_t i = 0; i < 5; i++)
 8001266:	2300      	movs	r3, #0
 8001268:	71fb      	strb	r3, [r7, #7]
 800126a:	e021      	b.n	80012b0 <main+0x198>
	    		{
	    			SSD1306_Println("var1 = %i", i);
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	4619      	mov	r1, r3
 8001270:	482d      	ldr	r0, [pc, #180]	; (8001328 <main+0x210>)
 8001272:	f7ff fe5b 	bl	8000f2c <SSD1306_Println>
	    			HAL_Delay(1000);
 8001276:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800127a:	f000 fedd 	bl	8002038 <HAL_Delay>
	    			SSD1306_Println("var2 = %d", i*3);
 800127e:	79fa      	ldrb	r2, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	4619      	mov	r1, r3
 8001288:	4828      	ldr	r0, [pc, #160]	; (800132c <main+0x214>)
 800128a:	f7ff fe4f 	bl	8000f2c <SSD1306_Println>
	    			HAL_Delay(1000);
 800128e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001292:	f000 fed1 	bl	8002038 <HAL_Delay>
	    			SSD1306_Println("var3 = %i", i*4);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	4619      	mov	r1, r3
 800129c:	4824      	ldr	r0, [pc, #144]	; (8001330 <main+0x218>)
 800129e:	f7ff fe45 	bl	8000f2c <SSD1306_Println>
	    			HAL_Delay(1000);
 80012a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012a6:	f000 fec7 	bl	8002038 <HAL_Delay>
	    		for (uint8_t i = 0; i < 5; i++)
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	3301      	adds	r3, #1
 80012ae:	71fb      	strb	r3, [r7, #7]
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d9da      	bls.n	800126c <main+0x154>
	    		}

	    		SSD1306_Clear();
 80012b6:	f7ff fdc4 	bl	8000e42 <SSD1306_Clear>
	    		SSD1306_GotoXY (0,0);
 80012ba:	2100      	movs	r1, #0
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff fd05 	bl	8000ccc <SSD1306_GotoXY>
	    		SSD1306_Puts ("Show BMP", &Font_11x18, 1);
 80012c2:	2201      	movs	r2, #1
 80012c4:	4914      	ldr	r1, [pc, #80]	; (8001318 <main+0x200>)
 80012c6:	481b      	ldr	r0, [pc, #108]	; (8001334 <main+0x21c>)
 80012c8:	f7ff fd96 	bl	8000df8 <SSD1306_Puts>
	    		SSD1306_GotoXY (10, 30);
 80012cc:	211e      	movs	r1, #30
 80012ce:	200a      	movs	r0, #10
 80012d0:	f7ff fcfc 	bl	8000ccc <SSD1306_GotoXY>
	    		SSD1306_Puts ("API!", &Font_11x18, 1);
 80012d4:	2201      	movs	r2, #1
 80012d6:	4910      	ldr	r1, [pc, #64]	; (8001318 <main+0x200>)
 80012d8:	4811      	ldr	r0, [pc, #68]	; (8001320 <main+0x208>)
 80012da:	f7ff fd8d 	bl	8000df8 <SSD1306_Puts>
	    		SSD1306_UpdateScreen();
 80012de:	f7ff fc51 	bl	8000b84 <SSD1306_UpdateScreen>
	    		HAL_Delay(2000);
 80012e2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012e6:	f000 fea7 	bl	8002038 <HAL_Delay>
	    		SSD1306_ShowBitmap(beach);
 80012ea:	4813      	ldr	r0, [pc, #76]	; (8001338 <main+0x220>)
 80012ec:	f7ff fdb2 	bl	8000e54 <SSD1306_ShowBitmap>
	    		HAL_Delay(4000);	    }
 80012f0:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80012f4:	f000 fea0 	bl	8002038 <HAL_Delay>
	  	 printf("hello");
 80012f8:	e75f      	b.n	80011ba <main+0xa2>
 80012fa:	bf00      	nop
 80012fc:	20000494 	.word	0x20000494
 8001300:	20000820 	.word	0x20000820
 8001304:	40c66666 	.word	0x40c66666
 8001308:	08005b84 	.word	0x08005b84
 800130c:	20000928 	.word	0x20000928
 8001310:	200008a4 	.word	0x200008a4
 8001314:	08005b8c 	.word	0x08005b8c
 8001318:	20000000 	.word	0x20000000
 800131c:	08005b98 	.word	0x08005b98
 8001320:	08005ba0 	.word	0x08005ba0
 8001324:	08005ba8 	.word	0x08005ba8
 8001328:	08005bb0 	.word	0x08005bb0
 800132c:	08005bbc 	.word	0x08005bbc
 8001330:	08005bc8 	.word	0x08005bc8
 8001334:	08005bd4 	.word	0x08005bd4
 8001338:	0800693c 	.word	0x0800693c

0800133c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b094      	sub	sp, #80	; 0x50
 8001340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001342:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001346:	2228      	movs	r2, #40	; 0x28
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f003 fcd0 	bl	8004cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800136c:	2301      	movs	r3, #1
 800136e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001370:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001374:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001376:	2300      	movs	r3, #0
 8001378:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800137a:	2301      	movs	r3, #1
 800137c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137e:	2302      	movs	r3, #2
 8001380:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001382:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001386:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001388:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800138c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001392:	4618      	mov	r0, r3
 8001394:	f002 fba0 	bl	8003ad8 <HAL_RCC_OscConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800139e:	f000 f931 	bl	8001604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a2:	230f      	movs	r3, #15
 80013a4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a6:	2302      	movs	r3, #2
 80013a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013ae:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80013b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2101      	movs	r1, #1
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 fe0c 	bl	8003fdc <HAL_RCC_ClockConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x92>
  {
    Error_Handler();
 80013ca:	f000 f91b 	bl	8001604 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80013ce:	2310      	movs	r3, #16
 80013d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80013d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013d6:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	4618      	mov	r0, r3
 80013dc:	f002 ff8c 	bl	80042f8 <HAL_RCCEx_PeriphCLKConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013e6:	f000 f90d 	bl	8001604 <Error_Handler>
  }
}
 80013ea:	bf00      	nop
 80013ec:	3750      	adds	r7, #80	; 0x50
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MX_I2C1_Init+0x50>)
 80013fa:	4a13      	ldr	r2, [pc, #76]	; (8001448 <MX_I2C1_Init+0x54>)
 80013fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_I2C1_Init+0x50>)
 8001400:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_I2C1_Init+0x58>)
 8001402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_I2C1_Init+0x50>)
 8001412:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001416:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <MX_I2C1_Init+0x50>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_I2C1_Init+0x50>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_I2C1_Init+0x50>)
 8001432:	f001 f8f1 	bl	8002618 <HAL_I2C_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800143c:	f000 f8e2 	bl	8001604 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000494 	.word	0x20000494
 8001448:	40005400 	.word	0x40005400
 800144c:	00061a80 	.word	0x00061a80

08001450 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <MX_USART1_UART_Init+0x50>)
 8001458:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_USART1_UART_Init+0x4c>)
 800145c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001460:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_USART1_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001476:	220c      	movs	r2, #12
 8001478:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_USART1_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_USART1_UART_Init+0x4c>)
 8001488:	f002 ffec 	bl	8004464 <HAL_UART_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001492:	f000 f8b7 	bl	8001604 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	200004e8 	.word	0x200004e8
 80014a0:	40013800 	.word	0x40013800

080014a4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80014a8:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014aa:	4a0e      	ldr	r2, [pc, #56]	; (80014e4 <MX_USB_PCD_Init+0x40>)
 80014ac:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014b0:	2208      	movs	r2, #8
 80014b2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014b6:	2202      	movs	r2, #2
 80014b8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80014c0:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80014c6:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80014cc:	4804      	ldr	r0, [pc, #16]	; (80014e0 <MX_USB_PCD_Init+0x3c>)
 80014ce:	f002 fa04 	bl	80038da <HAL_PCD_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80014d8:	f000 f894 	bl	8001604 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000530 	.word	0x20000530
 80014e4:	40005c00 	.word	0x40005c00

080014e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fc:	4b3d      	ldr	r3, [pc, #244]	; (80015f4 <MX_GPIO_Init+0x10c>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a3c      	ldr	r2, [pc, #240]	; (80015f4 <MX_GPIO_Init+0x10c>)
 8001502:	f043 0310 	orr.w	r3, r3, #16
 8001506:	6193      	str	r3, [r2, #24]
 8001508:	4b3a      	ldr	r3, [pc, #232]	; (80015f4 <MX_GPIO_Init+0x10c>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f003 0310 	and.w	r3, r3, #16
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <MX_GPIO_Init+0x10c>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	4a36      	ldr	r2, [pc, #216]	; (80015f4 <MX_GPIO_Init+0x10c>)
 800151a:	f043 0320 	orr.w	r3, r3, #32
 800151e:	6193      	str	r3, [r2, #24]
 8001520:	4b34      	ldr	r3, [pc, #208]	; (80015f4 <MX_GPIO_Init+0x10c>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f003 0320 	and.w	r3, r3, #32
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152c:	4b31      	ldr	r3, [pc, #196]	; (80015f4 <MX_GPIO_Init+0x10c>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a30      	ldr	r2, [pc, #192]	; (80015f4 <MX_GPIO_Init+0x10c>)
 8001532:	f043 0304 	orr.w	r3, r3, #4
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b2e      	ldr	r3, [pc, #184]	; (80015f4 <MX_GPIO_Init+0x10c>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001544:	4b2b      	ldr	r3, [pc, #172]	; (80015f4 <MX_GPIO_Init+0x10c>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a2a      	ldr	r2, [pc, #168]	; (80015f4 <MX_GPIO_Init+0x10c>)
 800154a:	f043 0308 	orr.w	r3, r3, #8
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b28      	ldr	r3, [pc, #160]	; (80015f4 <MX_GPIO_Init+0x10c>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001562:	4825      	ldr	r0, [pc, #148]	; (80015f8 <MX_GPIO_Init+0x110>)
 8001564:	f001 f81e 	bl	80025a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	2108      	movs	r1, #8
 800156c:	4823      	ldr	r0, [pc, #140]	; (80015fc <MX_GPIO_Init+0x114>)
 800156e:	f001 f819 	bl	80025a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TEST_Pin */
  GPIO_InitStruct.Pin = TEST_Pin;
 8001572:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001576:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001578:	2301      	movs	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2302      	movs	r3, #2
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0310 	add.w	r3, r7, #16
 8001588:	4619      	mov	r1, r3
 800158a:	481b      	ldr	r0, [pc, #108]	; (80015f8 <MX_GPIO_Init+0x110>)
 800158c:	f000 fe86 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8001590:	2304      	movs	r3, #4
 8001592:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001594:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <MX_GPIO_Init+0x118>)
 8001596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	4619      	mov	r1, r3
 80015a2:	4816      	ldr	r0, [pc, #88]	; (80015fc <MX_GPIO_Init+0x114>)
 80015a4:	f000 fe7a 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 80015a8:	2308      	movs	r3, #8
 80015aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2302      	movs	r3, #2
 80015b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 0310 	add.w	r3, r7, #16
 80015bc:	4619      	mov	r1, r3
 80015be:	480f      	ldr	r0, [pc, #60]	; (80015fc <MX_GPIO_Init+0x114>)
 80015c0:	f000 fe6c 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80015c4:	2330      	movs	r3, #48	; 0x30
 80015c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	4619      	mov	r1, r3
 80015d6:	4809      	ldr	r0, [pc, #36]	; (80015fc <MX_GPIO_Init+0x114>)
 80015d8:	f000 fe60 	bl	800229c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2100      	movs	r1, #0
 80015e0:	2008      	movs	r0, #8
 80015e2:	f000 fe24 	bl	800222e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80015e6:	2008      	movs	r0, #8
 80015e8:	f000 fe3d 	bl	8002266 <HAL_NVIC_EnableIRQ>
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ec:	bf00      	nop
 80015ee:	3720      	adds	r7, #32
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40011000 	.word	0x40011000
 80015fc:	40010800 	.word	0x40010800
 8001600:	10210000 	.word	0x10210000

08001604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001608:	b672      	cpsid	i
}
 800160a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800160c:	e7fe      	b.n	800160c <Error_Handler+0x8>
	...

08001610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <HAL_MspInit+0x5c>)
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	4a14      	ldr	r2, [pc, #80]	; (800166c <HAL_MspInit+0x5c>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6193      	str	r3, [r2, #24]
 8001622:	4b12      	ldr	r3, [pc, #72]	; (800166c <HAL_MspInit+0x5c>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <HAL_MspInit+0x5c>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	4a0e      	ldr	r2, [pc, #56]	; (800166c <HAL_MspInit+0x5c>)
 8001634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001638:	61d3      	str	r3, [r2, #28]
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <HAL_MspInit+0x5c>)
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001646:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <HAL_MspInit+0x60>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <HAL_MspInit+0x60>)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001662:	bf00      	nop
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	40021000 	.word	0x40021000
 8001670:	40010000 	.word	0x40010000

08001674 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0310 	add.w	r3, r7, #16
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a15      	ldr	r2, [pc, #84]	; (80016e4 <HAL_I2C_MspInit+0x70>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d123      	bne.n	80016dc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_I2C_MspInit+0x74>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	4a13      	ldr	r2, [pc, #76]	; (80016e8 <HAL_I2C_MspInit+0x74>)
 800169a:	f043 0308 	orr.w	r3, r3, #8
 800169e:	6193      	str	r3, [r2, #24]
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_I2C_MspInit+0x74>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f003 0308 	and.w	r3, r3, #8
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016ac:	23c0      	movs	r3, #192	; 0xc0
 80016ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b0:	2312      	movs	r3, #18
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	4619      	mov	r1, r3
 80016be:	480b      	ldr	r0, [pc, #44]	; (80016ec <HAL_I2C_MspInit+0x78>)
 80016c0:	f000 fdec 	bl	800229c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <HAL_I2C_MspInit+0x74>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	4a07      	ldr	r2, [pc, #28]	; (80016e8 <HAL_I2C_MspInit+0x74>)
 80016ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016ce:	61d3      	str	r3, [r2, #28]
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <HAL_I2C_MspInit+0x74>)
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016dc:	bf00      	nop
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40005400 	.word	0x40005400
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010c00 	.word	0x40010c00

080016f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a1c      	ldr	r2, [pc, #112]	; (800177c <HAL_UART_MspInit+0x8c>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d131      	bne.n	8001774 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <HAL_UART_MspInit+0x90>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	4a1a      	ldr	r2, [pc, #104]	; (8001780 <HAL_UART_MspInit+0x90>)
 8001716:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800171a:	6193      	str	r3, [r2, #24]
 800171c:	4b18      	ldr	r3, [pc, #96]	; (8001780 <HAL_UART_MspInit+0x90>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b15      	ldr	r3, [pc, #84]	; (8001780 <HAL_UART_MspInit+0x90>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4a14      	ldr	r2, [pc, #80]	; (8001780 <HAL_UART_MspInit+0x90>)
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	6193      	str	r3, [r2, #24]
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_UART_MspInit+0x90>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001740:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001744:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800174a:	2303      	movs	r3, #3
 800174c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0310 	add.w	r3, r7, #16
 8001752:	4619      	mov	r1, r3
 8001754:	480b      	ldr	r0, [pc, #44]	; (8001784 <HAL_UART_MspInit+0x94>)
 8001756:	f000 fda1 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800175a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800175e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	f107 0310 	add.w	r3, r7, #16
 800176c:	4619      	mov	r1, r3
 800176e:	4805      	ldr	r0, [pc, #20]	; (8001784 <HAL_UART_MspInit+0x94>)
 8001770:	f000 fd94 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001774:	bf00      	nop
 8001776:	3720      	adds	r7, #32
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40013800 	.word	0x40013800
 8001780:	40021000 	.word	0x40021000
 8001784:	40010800 	.word	0x40010800

08001788 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a09      	ldr	r2, [pc, #36]	; (80017bc <HAL_PCD_MspInit+0x34>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d10b      	bne.n	80017b2 <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800179a:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <HAL_PCD_MspInit+0x38>)
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	4a08      	ldr	r2, [pc, #32]	; (80017c0 <HAL_PCD_MspInit+0x38>)
 80017a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017a4:	61d3      	str	r3, [r2, #28]
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_PCD_MspInit+0x38>)
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80017b2:	bf00      	nop
 80017b4:	3714      	adds	r7, #20
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	40005c00 	.word	0x40005c00
 80017c0:	40021000 	.word	0x40021000

080017c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017c8:	e7fe      	b.n	80017c8 <NMI_Handler+0x4>

080017ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ce:	e7fe      	b.n	80017ce <HardFault_Handler+0x4>

080017d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <MemManage_Handler+0x4>

080017d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017da:	e7fe      	b.n	80017da <BusFault_Handler+0x4>

080017dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e0:	e7fe      	b.n	80017e0 <UsageFault_Handler+0x4>

080017e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr

080017ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr

080017fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017fa:	b480      	push	{r7}
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr

08001806 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180a:	f000 fbf9 	bl	8002000 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <EXTI2_IRQHandler>:
/* please refer to the startup file (startup_stm32f1xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI2_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI2_IRQ 0 */
    max30102_on_interrupt(&max30102);
 8001818:	4803      	ldr	r0, [pc, #12]	; (8001828 <EXTI2_IRQHandler+0x14>)
 800181a:	f000 f9b2 	bl	8001b82 <max30102_on_interrupt>
    /* USER CODE END EXTI2_IRQn 0 */
    /* USER CODE BEGIN EXTI2_IRQn 1 */
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800181e:	2004      	movs	r0, #4
 8001820:	f000 fed8 	bl	80025d4 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE END EXTI2_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000820 	.word	0x20000820

0800182c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	e00a      	b.n	8001854 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800183e:	f3af 8000 	nop.w
 8001842:	4601      	mov	r1, r0
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	60ba      	str	r2, [r7, #8]
 800184a:	b2ca      	uxtb	r2, r1
 800184c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3301      	adds	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	429a      	cmp	r2, r3
 800185a:	dbf0      	blt.n	800183e <_read+0x12>
  }

  return len;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b086      	sub	sp, #24
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	e009      	b.n	800188c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	60ba      	str	r2, [r7, #8]
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fc23 	bl	80010cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf1      	blt.n	8001878 <_write+0x12>
  }
  return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_close>:

int _close(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018c4:	605a      	str	r2, [r3, #4]
  return 0;
 80018c6:	2300      	movs	r3, #0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <_isatty>:

int _isatty(int file)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr

080018e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b085      	sub	sp, #20
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
	...

08001900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001908:	4a14      	ldr	r2, [pc, #80]	; (800195c <_sbrk+0x5c>)
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <_sbrk+0x60>)
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001914:	4b13      	ldr	r3, [pc, #76]	; (8001964 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800191c:	4b11      	ldr	r3, [pc, #68]	; (8001964 <_sbrk+0x64>)
 800191e:	4a12      	ldr	r2, [pc, #72]	; (8001968 <_sbrk+0x68>)
 8001920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	429a      	cmp	r2, r3
 800192e:	d207      	bcs.n	8001940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001930:	f003 fa3c 	bl	8004dac <__errno>
 8001934:	4603      	mov	r3, r0
 8001936:	220c      	movs	r2, #12
 8001938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
 800193e:	e009      	b.n	8001954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001940:	4b08      	ldr	r3, [pc, #32]	; (8001964 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001946:	4b07      	ldr	r3, [pc, #28]	; (8001964 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	4a05      	ldr	r2, [pc, #20]	; (8001964 <_sbrk+0x64>)
 8001950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001952:	68fb      	ldr	r3, [r7, #12]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20005000 	.word	0x20005000
 8001960:	00000400 	.word	0x00000400
 8001964:	2000092c 	.word	0x2000092c
 8001968:	20000a80 	.word	0x20000a80

0800196c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001978:	f7ff fff8 	bl	800196c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800197c:	480b      	ldr	r0, [pc, #44]	; (80019ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800197e:	490c      	ldr	r1, [pc, #48]	; (80019b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001980:	4a0c      	ldr	r2, [pc, #48]	; (80019b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001984:	e002      	b.n	800198c <LoopCopyDataInit>

08001986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198a:	3304      	adds	r3, #4

0800198c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800198c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001990:	d3f9      	bcc.n	8001986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001992:	4a09      	ldr	r2, [pc, #36]	; (80019b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001994:	4c09      	ldr	r4, [pc, #36]	; (80019bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001998:	e001      	b.n	800199e <LoopFillZerobss>

0800199a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800199c:	3204      	adds	r2, #4

0800199e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a0:	d3fb      	bcc.n	800199a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a2:	f003 fa09 	bl	8004db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019a6:	f7ff fbb7 	bl	8001118 <main>
  bx lr
 80019aa:	4770      	bx	lr
  ldr r0, =_sdata
 80019ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80019b4:	08006da4 	.word	0x08006da4
  ldr r2, =_sbss
 80019b8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80019bc:	20000a80 	.word	0x20000a80

080019c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019c0:	e7fe      	b.n	80019c0 <ADC1_2_IRQHandler>

080019c2 <max30102_init>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param hi2c Pointer to I2C object handle
 */
void max30102_init(max30102_t *obj, I2C_HandleTypeDef *hi2c)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	6039      	str	r1, [r7, #0]
    obj->_ui2c = hi2c;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	683a      	ldr	r2, [r7, #0]
 80019d0:	601a      	str	r2, [r3, #0]
    obj->_interrupt_flag = 0;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    memset(obj->_ir_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3304      	adds	r3, #4
 80019de:	2280      	movs	r2, #128	; 0x80
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f003 f984 	bl	8004cf0 <memset>
    memset(obj->_red_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3384      	adds	r3, #132	; 0x84
 80019ec:	2280      	movs	r2, #128	; 0x80
 80019ee:	2100      	movs	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f003 f97d 	bl	8004cf0 <memset>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <max30102_write>:
 * @param reg Register address to write to.
 * @param buf Pointer containing the bytes to write.
 * @param buflen Number of bytes to write.
 */
void max30102_write(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b088      	sub	sp, #32
 8001a02:	af02      	add	r7, sp, #8
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	607a      	str	r2, [r7, #4]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	72fb      	strb	r3, [r7, #11]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	813b      	strh	r3, [r7, #8]
    uint8_t *payload = (uint8_t *)malloc((buflen + 1) * sizeof(uint8_t));
 8001a12:	893b      	ldrh	r3, [r7, #8]
 8001a14:	3301      	adds	r3, #1
 8001a16:	4618      	mov	r0, r3
 8001a18:	f002 ff54 	bl	80048c4 <malloc>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	617b      	str	r3, [r7, #20]
    *payload = reg;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	7afa      	ldrb	r2, [r7, #11]
 8001a24:	701a      	strb	r2, [r3, #0]
    if (buf != NULL && buflen != 0)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d009      	beq.n	8001a40 <max30102_write+0x42>
 8001a2c:	893b      	ldrh	r3, [r7, #8]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d006      	beq.n	8001a40 <max30102_write+0x42>
        memcpy(payload + 1, buf, buflen);
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	893a      	ldrh	r2, [r7, #8]
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f003 f9e2 	bl	8004e04 <memcpy>
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, payload, buflen + 1, MAX30102_I2C_TIMEOUT);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	893b      	ldrh	r3, [r7, #8]
 8001a46:	3301      	adds	r3, #1
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	21ae      	movs	r1, #174	; 0xae
 8001a54:	f000 ff24 	bl	80028a0 <HAL_I2C_Master_Transmit>
    free(payload);
 8001a58:	6978      	ldr	r0, [r7, #20]
 8001a5a:	f002 ff3b 	bl	80048d4 <free>
}
 8001a5e:	bf00      	nop
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <max30102_read>:
 * @param reg Register address to read from.
 * @param buf Pointer to the array to write to.
 * @param buflen Number of bytes to read.
 */
void max30102_read(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b088      	sub	sp, #32
 8001a6a:	af02      	add	r7, sp, #8
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	607a      	str	r2, [r7, #4]
 8001a70:	461a      	mov	r2, r3
 8001a72:	460b      	mov	r3, r1
 8001a74:	72fb      	strb	r3, [r7, #11]
 8001a76:	4613      	mov	r3, r2
 8001a78:	813b      	strh	r3, [r7, #8]
    uint8_t reg_addr = reg;
 8001a7a:	7afb      	ldrb	r3, [r7, #11]
 8001a7c:	75fb      	strb	r3, [r7, #23]
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, &reg_addr, 1, MAX30102_I2C_TIMEOUT);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6818      	ldr	r0, [r3, #0]
 8001a82:	f107 0217 	add.w	r2, r7, #23
 8001a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	21ae      	movs	r1, #174	; 0xae
 8001a90:	f000 ff06 	bl	80028a0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(obj->_ui2c, MAX30102_I2C_ADDR << 1, buf, buflen, MAX30102_I2C_TIMEOUT);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6818      	ldr	r0, [r3, #0]
 8001a98:	893b      	ldrh	r3, [r7, #8]
 8001a9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a9e:	9200      	str	r2, [sp, #0]
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	21ae      	movs	r1, #174	; 0xae
 8001aa4:	f000 fffa 	bl	8002a9c <HAL_I2C_Master_Receive>
}
 8001aa8:	bf00      	nop
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <max30102_reset>:
 * @brief Reset the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_reset(max30102_t *obj)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x40;
 8001ab8:	2340      	movs	r3, #64	; 0x40
 8001aba:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &val, 1);
 8001abc:	f107 020f 	add.w	r2, r7, #15
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	2109      	movs	r1, #9
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ff9a 	bl	80019fe <max30102_write>
}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <max30102_set_a_full>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_a_full(max30102_t *obj, uint8_t enable)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b084      	sub	sp, #16
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
 8001ada:	460b      	mov	r3, r1
 8001adc:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73fb      	strb	r3, [r7, #15]
    max30102_read(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8001ae2:	f107 020f 	add.w	r2, r7, #15
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	2102      	movs	r1, #2
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff ffbb 	bl	8001a66 <max30102_read>
    reg &= ~(0x01 << MAX30102_INTERRUPT_A_FULL);
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	73fb      	strb	r3, [r7, #15]
    reg |= ((enable & 0x01) << MAX30102_INTERRUPT_A_FULL);
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	01db      	lsls	r3, r3, #7
 8001afe:	b25a      	sxtb	r2, r3
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	4313      	orrs	r3, r2
 8001b06:	b25b      	sxtb	r3, r3
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8001b0c:	f107 020f 	add.w	r2, r7, #15
 8001b10:	2301      	movs	r3, #1
 8001b12:	2102      	movs	r1, #2
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff ff72 	bl	80019fe <max30102_write>
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <max30102_set_die_temp_rdy>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_rdy(max30102_t *obj, uint8_t enable)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b084      	sub	sp, #16
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = (enable & 0x01) << MAX30102_INTERRUPT_DIE_TEMP_RDY;
 8001b2e:	78fb      	ldrb	r3, [r7, #3]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	f003 0302 	and.w	r3, r3, #2
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_2, &reg, 1);
 8001b3c:	f107 020f 	add.w	r2, r7, #15
 8001b40:	2301      	movs	r3, #1
 8001b42:	2103      	movs	r1, #3
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f7ff ff5a 	bl	80019fe <max30102_write>
}
 8001b4a:	bf00      	nop
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <max30102_set_die_temp_en>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_en(max30102_t *obj, uint8_t enable)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b084      	sub	sp, #16
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = (enable & 0x01) << MAX30102_DIE_TEMP_EN;
 8001b5e:	78fb      	ldrb	r3, [r7, #3]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_DIE_TEMP_CONFIG, &reg, 1);
 8001b6c:	f107 020f 	add.w	r2, r7, #15
 8001b70:	2301      	movs	r3, #1
 8001b72:	2121      	movs	r1, #33	; 0x21
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ff42 	bl	80019fe <max30102_write>
}
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <max30102_on_interrupt>:
 * @brief Set interrupt flag on interrupt. To be called in the corresponding external interrupt handler.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_on_interrupt(max30102_t *obj)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
    obj->_interrupt_flag = 1;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <max30102_has_interrupt>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @return uint8_t Active (1) or inactive (0).
 */
uint8_t max30102_has_interrupt(max30102_t *obj)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
    return obj->_interrupt_flag;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <max30102_interrupt_handler>:
 * @brief Read interrupt status registers (0x00 and 0x01) and perform corresponding tasks.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_interrupt_handler(max30102_t *obj)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
    uint8_t reg[2] = {0x00};
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	81bb      	strh	r3, [r7, #12]
    // Interrupt flag in registers 0x00 and 0x01 are cleared on read
    max30102_read(obj, MAX30102_INTERRUPT_STATUS_1, reg, 2);
 8001bc0:	f107 020c 	add.w	r2, r7, #12
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ff4c 	bl	8001a66 <max30102_read>

    if ((reg[0] >> MAX30102_INTERRUPT_A_FULL) & 0x01)
 8001bce:	7b3b      	ldrb	r3, [r7, #12]
 8001bd0:	09db      	lsrs	r3, r3, #7
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <max30102_interrupt_handler+0x2e>
    {
        // FIFO almost full
        max30102_read_fifo(obj);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 f94c 	bl	8001e7a <max30102_read_fifo>
    if ((reg[0] >> MAX30102_INTERRUPT_ALC_OVF) & 0x01)
    {
        // Ambient light overflow
    }

    if ((reg[1] >> MAX30102_INTERRUPT_DIE_TEMP_RDY) & 0x01)
 8001be2:	7b7b      	ldrb	r3, [r7, #13]
 8001be4:	085b      	lsrs	r3, r3, #1
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d007      	beq.n	8001c00 <max30102_interrupt_handler+0x4c>
    {
        // Temperature data ready
        int8_t temp_int;
        uint8_t temp_frac;
        max30102_read_temp(obj, &temp_int, &temp_frac);
 8001bf0:	f107 020a 	add.w	r2, r7, #10
 8001bf4:	f107 030b 	add.w	r3, r7, #11
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f9a4 	bl	8001f48 <max30102_read_temp>
        // float temp = temp_int + 0.0625f * temp_frac;
    }

    // Reset interrupt flag
    obj->_interrupt_flag = 0;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
}
 8001c08:	bf00      	nop
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <max30102_set_mode>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param mode Measurement mode enum (max30102_mode_t).
 */
void max30102_set_mode(max30102_t *obj, max30102_mode_t mode)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_MODE_CONFIG, &config, 1);
 8001c1c:	f107 020f 	add.w	r2, r7, #15
 8001c20:	2301      	movs	r3, #1
 8001c22:	2109      	movs	r1, #9
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff ff1e 	bl	8001a66 <max30102_read>
    config = (config & 0xf8) | mode;
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	b25b      	sxtb	r3, r3
 8001c2e:	f023 0307 	bic.w	r3, r3, #7
 8001c32:	b25a      	sxtb	r2, r3
 8001c34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	b25b      	sxtb	r3, r3
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &config, 1);
 8001c40:	f107 020f 	add.w	r2, r7, #15
 8001c44:	2301      	movs	r3, #1
 8001c46:	2109      	movs	r1, #9
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff fed8 	bl	80019fe <max30102_write>
    max30102_clear_fifo(obj);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f8f4 	bl	8001e3c <max30102_clear_fifo>
}
 8001c54:	bf00      	nop
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <max30102_set_sampling_rate>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param sr Sampling rate enum (max30102_spo2_st_t).
 */
void max30102_set_sampling_rate(max30102_t *obj, max30102_sr_t sr)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	460b      	mov	r3, r1
 8001c66:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001c68:	f107 020f 	add.w	r2, r7, #15
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	210a      	movs	r1, #10
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff fef8 	bl	8001a66 <max30102_read>
    config = (config & 0x63) << MAX30102_SPO2_SR;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001c84:	f107 020f 	add.w	r2, r7, #15
 8001c88:	2301      	movs	r3, #1
 8001c8a:	210a      	movs	r1, #10
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff feb6 	bl	80019fe <max30102_write>
}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <max30102_set_led_pulse_width>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param pw Pulse width enum (max30102_led_pw_t).
 */
void max30102_set_led_pulse_width(max30102_t *obj, max30102_led_pw_t pw)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b084      	sub	sp, #16
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001ca6:	f107 020f 	add.w	r2, r7, #15
 8001caa:	2301      	movs	r3, #1
 8001cac:	210a      	movs	r1, #10
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7ff fed9 	bl	8001a66 <max30102_read>
    config = (config & 0x7c) | (pw << MAX30102_SPO2_LEW_PW);
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	b25b      	sxtb	r3, r3
 8001cb8:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8001cbc:	b25a      	sxtb	r2, r3
 8001cbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001cca:	f107 020f 	add.w	r2, r7, #15
 8001cce:	2301      	movs	r3, #1
 8001cd0:	210a      	movs	r1, #10
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff fe93 	bl	80019fe <max30102_write>
}
 8001cd8:	bf00      	nop
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <max30102_set_adc_resolution>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param adc ADC resolution enum (max30102_adc_t).
 */
void max30102_set_adc_resolution(max30102_t *obj, max30102_adc_t adc)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001cec:	f107 020f 	add.w	r2, r7, #15
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	210a      	movs	r1, #10
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7ff feb6 	bl	8001a66 <max30102_read>
    config = (config & 0x1f) | (adc << MAX30102_SPO2_ADC_RGE);
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
 8001cfc:	b25b      	sxtb	r3, r3
 8001cfe:	f003 031f 	and.w	r3, r3, #31
 8001d02:	b25a      	sxtb	r2, r3
 8001d04:	78fb      	ldrb	r3, [r7, #3]
 8001d06:	015b      	lsls	r3, r3, #5
 8001d08:	b25b      	sxtb	r3, r3
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001d12:	f107 020f 	add.w	r2, r7, #15
 8001d16:	2301      	movs	r3, #1
 8001d18:	210a      	movs	r1, #10
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff fe6f 	bl	80019fe <max30102_write>
}
 8001d20:	bf00      	nop
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <max30102_set_led_current_1>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_1(max30102_t *obj, float ma)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 8001d32:	6838      	ldr	r0, [r7, #0]
 8001d34:	f7fe fb70 	bl	8000418 <__aeabi_f2d>
 8001d38:	a30d      	add	r3, pc, #52	; (adr r3, 8001d70 <max30102_set_led_current_1+0x48>)
 8001d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3e:	f7fe fced 	bl	800071c <__aeabi_ddiv>
 8001d42:	4602      	mov	r2, r0
 8001d44:	460b      	mov	r3, r1
 8001d46:	4610      	mov	r0, r2
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f7fe fdcf 	bl	80008ec <__aeabi_d2uiz>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_IR_PA1, &pa, 1);
 8001d54:	f107 020f 	add.w	r2, r7, #15
 8001d58:	2301      	movs	r3, #1
 8001d5a:	210c      	movs	r1, #12
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7ff fe4e 	bl	80019fe <max30102_write>
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	f3af 8000 	nop.w
 8001d70:	9999999a 	.word	0x9999999a
 8001d74:	3fc99999 	.word	0x3fc99999

08001d78 <max30102_set_led_current_2>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_2(max30102_t *obj, float ma)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 8001d82:	6838      	ldr	r0, [r7, #0]
 8001d84:	f7fe fb48 	bl	8000418 <__aeabi_f2d>
 8001d88:	a30d      	add	r3, pc, #52	; (adr r3, 8001dc0 <max30102_set_led_current_2+0x48>)
 8001d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8e:	f7fe fcc5 	bl	800071c <__aeabi_ddiv>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4610      	mov	r0, r2
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f7fe fda7 	bl	80008ec <__aeabi_d2uiz>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_RED_PA2, &pa, 1);
 8001da4:	f107 020f 	add.w	r2, r7, #15
 8001da8:	2301      	movs	r3, #1
 8001daa:	210d      	movs	r1, #13
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff fe26 	bl	80019fe <max30102_write>
}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	f3af 8000 	nop.w
 8001dc0:	9999999a 	.word	0x9999999a
 8001dc4:	3fc99999 	.word	0x3fc99999

08001dc8 <max30102_set_fifo_config>:
 * @param smp_ave
 * @param roll_over_en Roll over enabled(1) or disabled(0).
 * @param fifo_a_full Number of empty samples when A_FULL interrupt issued (0 < fifo_a_full < 15).
 */
void max30102_set_fifo_config(max30102_t *obj, max30102_smp_ave_t smp_ave, uint8_t roll_over_en, uint8_t fifo_a_full)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	4608      	mov	r0, r1
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	70fb      	strb	r3, [r7, #3]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	70bb      	strb	r3, [r7, #2]
 8001dde:	4613      	mov	r3, r2
 8001de0:	707b      	strb	r3, [r7, #1]
    uint8_t config = 0x00;
 8001de2:	2300      	movs	r3, #0
 8001de4:	73fb      	strb	r3, [r7, #15]
    config |= smp_ave << MAX30102_FIFO_CONFIG_SMP_AVE;
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	015b      	lsls	r3, r3, #5
 8001dea:	b25a      	sxtb	r2, r3
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
 8001dee:	b25b      	sxtb	r3, r3
 8001df0:	4313      	orrs	r3, r2
 8001df2:	b25b      	sxtb	r3, r3
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	73fb      	strb	r3, [r7, #15]
    config |= ((roll_over_en & 0x01) << MAX30102_FIFO_CONFIG_ROLL_OVER_EN);
 8001df8:	78bb      	ldrb	r3, [r7, #2]
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	b25b      	sxtb	r3, r3
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	b25a      	sxtb	r2, r3
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	b25b      	sxtb	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b25b      	sxtb	r3, r3
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	73fb      	strb	r3, [r7, #15]
    config |= ((fifo_a_full & 0x0f) << MAX30102_FIFO_CONFIG_FIFO_A_FULL);
 8001e10:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001e14:	f003 030f 	and.w	r3, r3, #15
 8001e18:	b25a      	sxtb	r2, r3
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b25b      	sxtb	r3, r3
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_CONFIG, &config, 1);
 8001e26:	f107 020f 	add.w	r2, r7, #15
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	2108      	movs	r1, #8
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff fde5 	bl	80019fe <max30102_write>
}
 8001e34:	bf00      	nop
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <max30102_clear_fifo>:
 * @brief Clear all FIFO pointers in the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_clear_fifo(max30102_t *obj)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x00;
 8001e44:	2300      	movs	r3, #0
 8001e46:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_WR_PTR, &val, 3);
 8001e48:	f107 020f 	add.w	r2, r7, #15
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	2104      	movs	r1, #4
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f7ff fdd4 	bl	80019fe <max30102_write>
    max30102_write(obj, MAX30102_FIFO_RD_PTR, &val, 3);
 8001e56:	f107 020f 	add.w	r2, r7, #15
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	2106      	movs	r1, #6
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7ff fdcd 	bl	80019fe <max30102_write>
    max30102_write(obj, MAX30102_OVF_COUNTER, &val, 3);
 8001e64:	f107 020f 	add.w	r2, r7, #15
 8001e68:	2303      	movs	r3, #3
 8001e6a:	2105      	movs	r1, #5
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff fdc6 	bl	80019fe <max30102_write>
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <max30102_read_fifo>:
 * @brief Read FIFO content and store to buffer in max30102_t object instance.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_read_fifo(max30102_t *obj)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b088      	sub	sp, #32
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
    // First transaction: Get the FIFO_WR_PTR
    uint8_t wr_ptr = 0, rd_ptr = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	74fb      	strb	r3, [r7, #19]
 8001e86:	2300      	movs	r3, #0
 8001e88:	74bb      	strb	r3, [r7, #18]
    max30102_read(obj, MAX30102_FIFO_WR_PTR, &wr_ptr, 1);
 8001e8a:	f107 0213 	add.w	r2, r7, #19
 8001e8e:	2301      	movs	r3, #1
 8001e90:	2104      	movs	r1, #4
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7ff fde7 	bl	8001a66 <max30102_read>
    max30102_read(obj, MAX30102_FIFO_RD_PTR, &rd_ptr, 1);
 8001e98:	f107 0212 	add.w	r2, r7, #18
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	2106      	movs	r1, #6
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f7ff fde0 	bl	8001a66 <max30102_read>

    int8_t num_samples;

    num_samples = (int8_t)wr_ptr - (int8_t)rd_ptr;
 8001ea6:	7cfa      	ldrb	r2, [r7, #19]
 8001ea8:	7cbb      	ldrb	r3, [r7, #18]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	77fb      	strb	r3, [r7, #31]
    if (num_samples < 1)
 8001eb0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	dc03      	bgt.n	8001ec0 <max30102_read_fifo+0x46>
    {
        num_samples += 32;
 8001eb8:	7ffb      	ldrb	r3, [r7, #31]
 8001eba:	3320      	adds	r3, #32
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	77fb      	strb	r3, [r7, #31]
    }

    // Second transaction: Read NUM_SAMPLES_TO_READ samples from the FIFO
    for (int8_t i = 0; i < num_samples; i++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	77bb      	strb	r3, [r7, #30]
 8001ec4:	e035      	b.n	8001f32 <max30102_read_fifo+0xb8>
    {
        uint8_t sample[6];
        max30102_read(obj, MAX30102_FIFO_DATA, sample, 6);
 8001ec6:	f107 020c 	add.w	r2, r7, #12
 8001eca:	2306      	movs	r3, #6
 8001ecc:	2107      	movs	r1, #7
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff fdc9 	bl	8001a66 <max30102_read>
        uint32_t ir_sample = ((uint32_t)(sample[0] << 16) | (uint32_t)(sample[1] << 8) | (uint32_t)(sample[2])) & 0x3ffff;
 8001ed4:	7b3b      	ldrb	r3, [r7, #12]
 8001ed6:	041b      	lsls	r3, r3, #16
 8001ed8:	461a      	mov	r2, r3
 8001eda:	7b7b      	ldrb	r3, [r7, #13]
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	7bba      	ldrb	r2, [r7, #14]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001ee8:	61bb      	str	r3, [r7, #24]
        uint32_t red_sample = ((uint32_t)(sample[3] << 16) | (uint32_t)(sample[4] << 8) | (uint32_t)(sample[5])) & 0x3ffff;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	041b      	lsls	r3, r3, #16
 8001eee:	461a      	mov	r2, r3
 8001ef0:	7c3b      	ldrb	r3, [r7, #16]
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	7c7a      	ldrb	r2, [r7, #17]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001efe:	617b      	str	r3, [r7, #20]
        obj->_ir_samples[i] = ir_sample;
 8001f00:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	605a      	str	r2, [r3, #4]
        obj->_red_samples[i] = red_sample;
 8001f0e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	3320      	adds	r3, #32
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	605a      	str	r2, [r3, #4]
        max30102_plot(ir_sample, red_sample);
 8001f1e:	6979      	ldr	r1, [r7, #20]
 8001f20:	69b8      	ldr	r0, [r7, #24]
 8001f22:	f7ff f8e9 	bl	80010f8 <max30102_plot>
    for (int8_t i = 0; i < num_samples; i++)
 8001f26:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	77bb      	strb	r3, [r7, #30]
 8001f32:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8001f36:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	dbc3      	blt.n	8001ec6 <max30102_read_fifo+0x4c>
    }
}
 8001f3e:	bf00      	nop
 8001f40:	bf00      	nop
 8001f42:	3720      	adds	r7, #32
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <max30102_read_temp>:
 * @param temp_int Pointer to store the integer part of temperature. Stored in 2's complement format.
 * @param temp_frac Pointer to store the fractional part of temperature. Increments of 0.0625 deg C.
 */

void max30102_read_temp(max30102_t *obj, int8_t *temp_int, uint8_t *temp_frac)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
    max30102_read(obj, MAX30102_DIE_TINT, (uint8_t *)temp_int, 1);
 8001f54:	2301      	movs	r3, #1
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	211f      	movs	r1, #31
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f7ff fd83 	bl	8001a66 <max30102_read>
    max30102_read(obj, MAX30102_DIE_TFRAC, temp_frac, 1);
 8001f60:	2301      	movs	r3, #1
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	2120      	movs	r1, #32
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f7ff fd7d 	bl	8001a66 <max30102_read>
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f78:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <HAL_Init+0x28>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a07      	ldr	r2, [pc, #28]	; (8001f9c <HAL_Init+0x28>)
 8001f7e:	f043 0310 	orr.w	r3, r3, #16
 8001f82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f84:	2003      	movs	r0, #3
 8001f86:	f000 f947 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f8a:	200f      	movs	r0, #15
 8001f8c:	f000 f808 	bl	8001fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f90:	f7ff fb3e 	bl	8001610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40022000 	.word	0x40022000

08001fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fa8:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <HAL_InitTick+0x54>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	4b12      	ldr	r3, [pc, #72]	; (8001ff8 <HAL_InitTick+0x58>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f95f 	bl	8002282 <HAL_SYSTICK_Config>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e00e      	b.n	8001fec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2b0f      	cmp	r3, #15
 8001fd2:	d80a      	bhi.n	8001fea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fdc:	f000 f927 	bl	800222e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fe0:	4a06      	ldr	r2, [pc, #24]	; (8001ffc <HAL_InitTick+0x5c>)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e000      	b.n	8001fec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20000008 	.word	0x20000008
 8001ff8:	20000010 	.word	0x20000010
 8001ffc:	2000000c 	.word	0x2000000c

08002000 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002004:	4b05      	ldr	r3, [pc, #20]	; (800201c <HAL_IncTick+0x1c>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	461a      	mov	r2, r3
 800200a:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_IncTick+0x20>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4413      	add	r3, r2
 8002010:	4a03      	ldr	r2, [pc, #12]	; (8002020 <HAL_IncTick+0x20>)
 8002012:	6013      	str	r3, [r2, #0]
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr
 800201c:	20000010 	.word	0x20000010
 8002020:	20000930 	.word	0x20000930

08002024 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return uwTick;
 8002028:	4b02      	ldr	r3, [pc, #8]	; (8002034 <HAL_GetTick+0x10>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	20000930 	.word	0x20000930

08002038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002040:	f7ff fff0 	bl	8002024 <HAL_GetTick>
 8002044:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002050:	d005      	beq.n	800205e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002052:	4b0a      	ldr	r3, [pc, #40]	; (800207c <HAL_Delay+0x44>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4413      	add	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800205e:	bf00      	nop
 8002060:	f7ff ffe0 	bl	8002024 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	429a      	cmp	r2, r3
 800206e:	d8f7      	bhi.n	8002060 <HAL_Delay+0x28>
  {
  }
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000010 	.word	0x20000010

08002080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002090:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800209c:	4013      	ands	r3, r2
 800209e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020b2:	4a04      	ldr	r2, [pc, #16]	; (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <__NVIC_GetPriorityGrouping+0x18>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	f003 0307 	and.w	r3, r3, #7
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	db0b      	blt.n	800210e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	f003 021f 	and.w	r2, r3, #31
 80020fc:	4906      	ldr	r1, [pc, #24]	; (8002118 <__NVIC_EnableIRQ+0x34>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	2001      	movs	r0, #1
 8002106:	fa00 f202 	lsl.w	r2, r0, r2
 800210a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr
 8002118:	e000e100 	.word	0xe000e100

0800211c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	6039      	str	r1, [r7, #0]
 8002126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212c:	2b00      	cmp	r3, #0
 800212e:	db0a      	blt.n	8002146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	b2da      	uxtb	r2, r3
 8002134:	490c      	ldr	r1, [pc, #48]	; (8002168 <__NVIC_SetPriority+0x4c>)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	0112      	lsls	r2, r2, #4
 800213c:	b2d2      	uxtb	r2, r2
 800213e:	440b      	add	r3, r1
 8002140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002144:	e00a      	b.n	800215c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4908      	ldr	r1, [pc, #32]	; (800216c <__NVIC_SetPriority+0x50>)
 800214c:	79fb      	ldrb	r3, [r7, #7]
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	3b04      	subs	r3, #4
 8002154:	0112      	lsls	r2, r2, #4
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	440b      	add	r3, r1
 800215a:	761a      	strb	r2, [r3, #24]
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	e000e100 	.word	0xe000e100
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002170:	b480      	push	{r7}
 8002172:	b089      	sub	sp, #36	; 0x24
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	f1c3 0307 	rsb	r3, r3, #7
 800218a:	2b04      	cmp	r3, #4
 800218c:	bf28      	it	cs
 800218e:	2304      	movcs	r3, #4
 8002190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	3304      	adds	r3, #4
 8002196:	2b06      	cmp	r3, #6
 8002198:	d902      	bls.n	80021a0 <NVIC_EncodePriority+0x30>
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	3b03      	subs	r3, #3
 800219e:	e000      	b.n	80021a2 <NVIC_EncodePriority+0x32>
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a4:	f04f 32ff 	mov.w	r2, #4294967295
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43da      	mvns	r2, r3
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	401a      	ands	r2, r3
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b8:	f04f 31ff 	mov.w	r1, #4294967295
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	fa01 f303 	lsl.w	r3, r1, r3
 80021c2:	43d9      	mvns	r1, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	4313      	orrs	r3, r2
         );
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3724      	adds	r7, #36	; 0x24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3b01      	subs	r3, #1
 80021e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021e4:	d301      	bcc.n	80021ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00f      	b.n	800220a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ea:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <SysTick_Config+0x40>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f2:	210f      	movs	r1, #15
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295
 80021f8:	f7ff ff90 	bl	800211c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021fc:	4b05      	ldr	r3, [pc, #20]	; (8002214 <SysTick_Config+0x40>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002202:	4b04      	ldr	r3, [pc, #16]	; (8002214 <SysTick_Config+0x40>)
 8002204:	2207      	movs	r2, #7
 8002206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	e000e010 	.word	0xe000e010

08002218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ff2d 	bl	8002080 <__NVIC_SetPriorityGrouping>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800222e:	b580      	push	{r7, lr}
 8002230:	b086      	sub	sp, #24
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002240:	f7ff ff42 	bl	80020c8 <__NVIC_GetPriorityGrouping>
 8002244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68b9      	ldr	r1, [r7, #8]
 800224a:	6978      	ldr	r0, [r7, #20]
 800224c:	f7ff ff90 	bl	8002170 <NVIC_EncodePriority>
 8002250:	4602      	mov	r2, r0
 8002252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002256:	4611      	mov	r1, r2
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff5f 	bl	800211c <__NVIC_SetPriority>
}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff35 	bl	80020e4 <__NVIC_EnableIRQ>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ffa2 	bl	80021d4 <SysTick_Config>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b08b      	sub	sp, #44	; 0x2c
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022a6:	2300      	movs	r3, #0
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022aa:	2300      	movs	r3, #0
 80022ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ae:	e169      	b.n	8002584 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022b0:	2201      	movs	r2, #1
 80022b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	69fa      	ldr	r2, [r7, #28]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	f040 8158 	bne.w	800257e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	4a9a      	ldr	r2, [pc, #616]	; (800253c <HAL_GPIO_Init+0x2a0>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d05e      	beq.n	8002396 <HAL_GPIO_Init+0xfa>
 80022d8:	4a98      	ldr	r2, [pc, #608]	; (800253c <HAL_GPIO_Init+0x2a0>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d875      	bhi.n	80023ca <HAL_GPIO_Init+0x12e>
 80022de:	4a98      	ldr	r2, [pc, #608]	; (8002540 <HAL_GPIO_Init+0x2a4>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d058      	beq.n	8002396 <HAL_GPIO_Init+0xfa>
 80022e4:	4a96      	ldr	r2, [pc, #600]	; (8002540 <HAL_GPIO_Init+0x2a4>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d86f      	bhi.n	80023ca <HAL_GPIO_Init+0x12e>
 80022ea:	4a96      	ldr	r2, [pc, #600]	; (8002544 <HAL_GPIO_Init+0x2a8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d052      	beq.n	8002396 <HAL_GPIO_Init+0xfa>
 80022f0:	4a94      	ldr	r2, [pc, #592]	; (8002544 <HAL_GPIO_Init+0x2a8>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d869      	bhi.n	80023ca <HAL_GPIO_Init+0x12e>
 80022f6:	4a94      	ldr	r2, [pc, #592]	; (8002548 <HAL_GPIO_Init+0x2ac>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d04c      	beq.n	8002396 <HAL_GPIO_Init+0xfa>
 80022fc:	4a92      	ldr	r2, [pc, #584]	; (8002548 <HAL_GPIO_Init+0x2ac>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d863      	bhi.n	80023ca <HAL_GPIO_Init+0x12e>
 8002302:	4a92      	ldr	r2, [pc, #584]	; (800254c <HAL_GPIO_Init+0x2b0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d046      	beq.n	8002396 <HAL_GPIO_Init+0xfa>
 8002308:	4a90      	ldr	r2, [pc, #576]	; (800254c <HAL_GPIO_Init+0x2b0>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d85d      	bhi.n	80023ca <HAL_GPIO_Init+0x12e>
 800230e:	2b12      	cmp	r3, #18
 8002310:	d82a      	bhi.n	8002368 <HAL_GPIO_Init+0xcc>
 8002312:	2b12      	cmp	r3, #18
 8002314:	d859      	bhi.n	80023ca <HAL_GPIO_Init+0x12e>
 8002316:	a201      	add	r2, pc, #4	; (adr r2, 800231c <HAL_GPIO_Init+0x80>)
 8002318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800231c:	08002397 	.word	0x08002397
 8002320:	08002371 	.word	0x08002371
 8002324:	08002383 	.word	0x08002383
 8002328:	080023c5 	.word	0x080023c5
 800232c:	080023cb 	.word	0x080023cb
 8002330:	080023cb 	.word	0x080023cb
 8002334:	080023cb 	.word	0x080023cb
 8002338:	080023cb 	.word	0x080023cb
 800233c:	080023cb 	.word	0x080023cb
 8002340:	080023cb 	.word	0x080023cb
 8002344:	080023cb 	.word	0x080023cb
 8002348:	080023cb 	.word	0x080023cb
 800234c:	080023cb 	.word	0x080023cb
 8002350:	080023cb 	.word	0x080023cb
 8002354:	080023cb 	.word	0x080023cb
 8002358:	080023cb 	.word	0x080023cb
 800235c:	080023cb 	.word	0x080023cb
 8002360:	08002379 	.word	0x08002379
 8002364:	0800238d 	.word	0x0800238d
 8002368:	4a79      	ldr	r2, [pc, #484]	; (8002550 <HAL_GPIO_Init+0x2b4>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d013      	beq.n	8002396 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800236e:	e02c      	b.n	80023ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	623b      	str	r3, [r7, #32]
          break;
 8002376:	e029      	b.n	80023cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	3304      	adds	r3, #4
 800237e:	623b      	str	r3, [r7, #32]
          break;
 8002380:	e024      	b.n	80023cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	3308      	adds	r3, #8
 8002388:	623b      	str	r3, [r7, #32]
          break;
 800238a:	e01f      	b.n	80023cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	330c      	adds	r3, #12
 8002392:	623b      	str	r3, [r7, #32]
          break;
 8002394:	e01a      	b.n	80023cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d102      	bne.n	80023a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800239e:	2304      	movs	r3, #4
 80023a0:	623b      	str	r3, [r7, #32]
          break;
 80023a2:	e013      	b.n	80023cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d105      	bne.n	80023b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023ac:	2308      	movs	r3, #8
 80023ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	69fa      	ldr	r2, [r7, #28]
 80023b4:	611a      	str	r2, [r3, #16]
          break;
 80023b6:	e009      	b.n	80023cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b8:	2308      	movs	r3, #8
 80023ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69fa      	ldr	r2, [r7, #28]
 80023c0:	615a      	str	r2, [r3, #20]
          break;
 80023c2:	e003      	b.n	80023cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023c4:	2300      	movs	r3, #0
 80023c6:	623b      	str	r3, [r7, #32]
          break;
 80023c8:	e000      	b.n	80023cc <HAL_GPIO_Init+0x130>
          break;
 80023ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2bff      	cmp	r3, #255	; 0xff
 80023d0:	d801      	bhi.n	80023d6 <HAL_GPIO_Init+0x13a>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	e001      	b.n	80023da <HAL_GPIO_Init+0x13e>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3304      	adds	r3, #4
 80023da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	2bff      	cmp	r3, #255	; 0xff
 80023e0:	d802      	bhi.n	80023e8 <HAL_GPIO_Init+0x14c>
 80023e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	e002      	b.n	80023ee <HAL_GPIO_Init+0x152>
 80023e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ea:	3b08      	subs	r3, #8
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	210f      	movs	r1, #15
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	fa01 f303 	lsl.w	r3, r1, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	401a      	ands	r2, r3
 8002400:	6a39      	ldr	r1, [r7, #32]
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	fa01 f303 	lsl.w	r3, r1, r3
 8002408:	431a      	orrs	r2, r3
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	f000 80b1 	beq.w	800257e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800241c:	4b4d      	ldr	r3, [pc, #308]	; (8002554 <HAL_GPIO_Init+0x2b8>)
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	4a4c      	ldr	r2, [pc, #304]	; (8002554 <HAL_GPIO_Init+0x2b8>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6193      	str	r3, [r2, #24]
 8002428:	4b4a      	ldr	r3, [pc, #296]	; (8002554 <HAL_GPIO_Init+0x2b8>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002434:	4a48      	ldr	r2, [pc, #288]	; (8002558 <HAL_GPIO_Init+0x2bc>)
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	089b      	lsrs	r3, r3, #2
 800243a:	3302      	adds	r3, #2
 800243c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002440:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	f003 0303 	and.w	r3, r3, #3
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	220f      	movs	r2, #15
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4013      	ands	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a40      	ldr	r2, [pc, #256]	; (800255c <HAL_GPIO_Init+0x2c0>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d013      	beq.n	8002488 <HAL_GPIO_Init+0x1ec>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a3f      	ldr	r2, [pc, #252]	; (8002560 <HAL_GPIO_Init+0x2c4>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d00d      	beq.n	8002484 <HAL_GPIO_Init+0x1e8>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a3e      	ldr	r2, [pc, #248]	; (8002564 <HAL_GPIO_Init+0x2c8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d007      	beq.n	8002480 <HAL_GPIO_Init+0x1e4>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a3d      	ldr	r2, [pc, #244]	; (8002568 <HAL_GPIO_Init+0x2cc>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d101      	bne.n	800247c <HAL_GPIO_Init+0x1e0>
 8002478:	2303      	movs	r3, #3
 800247a:	e006      	b.n	800248a <HAL_GPIO_Init+0x1ee>
 800247c:	2304      	movs	r3, #4
 800247e:	e004      	b.n	800248a <HAL_GPIO_Init+0x1ee>
 8002480:	2302      	movs	r3, #2
 8002482:	e002      	b.n	800248a <HAL_GPIO_Init+0x1ee>
 8002484:	2301      	movs	r3, #1
 8002486:	e000      	b.n	800248a <HAL_GPIO_Init+0x1ee>
 8002488:	2300      	movs	r3, #0
 800248a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800248c:	f002 0203 	and.w	r2, r2, #3
 8002490:	0092      	lsls	r2, r2, #2
 8002492:	4093      	lsls	r3, r2
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	4313      	orrs	r3, r2
 8002498:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800249a:	492f      	ldr	r1, [pc, #188]	; (8002558 <HAL_GPIO_Init+0x2bc>)
 800249c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249e:	089b      	lsrs	r3, r3, #2
 80024a0:	3302      	adds	r3, #2
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d006      	beq.n	80024c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024b4:	4b2d      	ldr	r3, [pc, #180]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	492c      	ldr	r1, [pc, #176]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]
 80024c0:	e006      	b.n	80024d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024c2:	4b2a      	ldr	r3, [pc, #168]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	43db      	mvns	r3, r3
 80024ca:	4928      	ldr	r1, [pc, #160]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d006      	beq.n	80024ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024dc:	4b23      	ldr	r3, [pc, #140]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024de:	68da      	ldr	r2, [r3, #12]
 80024e0:	4922      	ldr	r1, [pc, #136]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	60cb      	str	r3, [r1, #12]
 80024e8:	e006      	b.n	80024f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024ea:	4b20      	ldr	r3, [pc, #128]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	43db      	mvns	r3, r3
 80024f2:	491e      	ldr	r1, [pc, #120]	; (800256c <HAL_GPIO_Init+0x2d0>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d006      	beq.n	8002512 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002504:	4b19      	ldr	r3, [pc, #100]	; (800256c <HAL_GPIO_Init+0x2d0>)
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	4918      	ldr	r1, [pc, #96]	; (800256c <HAL_GPIO_Init+0x2d0>)
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]
 8002510:	e006      	b.n	8002520 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002512:	4b16      	ldr	r3, [pc, #88]	; (800256c <HAL_GPIO_Init+0x2d0>)
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	43db      	mvns	r3, r3
 800251a:	4914      	ldr	r1, [pc, #80]	; (800256c <HAL_GPIO_Init+0x2d0>)
 800251c:	4013      	ands	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d021      	beq.n	8002570 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800252c:	4b0f      	ldr	r3, [pc, #60]	; (800256c <HAL_GPIO_Init+0x2d0>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	490e      	ldr	r1, [pc, #56]	; (800256c <HAL_GPIO_Init+0x2d0>)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	4313      	orrs	r3, r2
 8002536:	600b      	str	r3, [r1, #0]
 8002538:	e021      	b.n	800257e <HAL_GPIO_Init+0x2e2>
 800253a:	bf00      	nop
 800253c:	10320000 	.word	0x10320000
 8002540:	10310000 	.word	0x10310000
 8002544:	10220000 	.word	0x10220000
 8002548:	10210000 	.word	0x10210000
 800254c:	10120000 	.word	0x10120000
 8002550:	10110000 	.word	0x10110000
 8002554:	40021000 	.word	0x40021000
 8002558:	40010000 	.word	0x40010000
 800255c:	40010800 	.word	0x40010800
 8002560:	40010c00 	.word	0x40010c00
 8002564:	40011000 	.word	0x40011000
 8002568:	40011400 	.word	0x40011400
 800256c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002570:	4b0b      	ldr	r3, [pc, #44]	; (80025a0 <HAL_GPIO_Init+0x304>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	43db      	mvns	r3, r3
 8002578:	4909      	ldr	r1, [pc, #36]	; (80025a0 <HAL_GPIO_Init+0x304>)
 800257a:	4013      	ands	r3, r2
 800257c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	3301      	adds	r3, #1
 8002582:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258a:	fa22 f303 	lsr.w	r3, r2, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	f47f ae8e 	bne.w	80022b0 <HAL_GPIO_Init+0x14>
  }
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	372c      	adds	r7, #44	; 0x2c
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr
 80025a0:	40010400 	.word	0x40010400

080025a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	460b      	mov	r3, r1
 80025ae:	807b      	strh	r3, [r7, #2]
 80025b0:	4613      	mov	r3, r2
 80025b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025b4:	787b      	ldrb	r3, [r7, #1]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025ba:	887a      	ldrh	r2, [r7, #2]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025c0:	e003      	b.n	80025ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025c2:	887b      	ldrh	r3, [r7, #2]
 80025c4:	041a      	lsls	r2, r3, #16
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	611a      	str	r2, [r3, #16]
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr

080025d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025de:	4b08      	ldr	r3, [pc, #32]	; (8002600 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025e0:	695a      	ldr	r2, [r3, #20]
 80025e2:	88fb      	ldrh	r3, [r7, #6]
 80025e4:	4013      	ands	r3, r2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d006      	beq.n	80025f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025ea:	4a05      	ldr	r2, [pc, #20]	; (8002600 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025ec:	88fb      	ldrh	r3, [r7, #6]
 80025ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025f0:	88fb      	ldrh	r3, [r7, #6]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 f806 	bl	8002604 <HAL_GPIO_EXTI_Callback>
  }
}
 80025f8:	bf00      	nop
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40010400 	.word	0x40010400

08002604 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr

08002618 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e12b      	b.n	8002882 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d106      	bne.n	8002644 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff f818 	bl	8001674 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2224      	movs	r2, #36	; 0x24
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0201 	bic.w	r2, r2, #1
 800265a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800266a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800267a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800267c:	f001 fdf6 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 8002680:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	4a81      	ldr	r2, [pc, #516]	; (800288c <HAL_I2C_Init+0x274>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d807      	bhi.n	800269c <HAL_I2C_Init+0x84>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	4a80      	ldr	r2, [pc, #512]	; (8002890 <HAL_I2C_Init+0x278>)
 8002690:	4293      	cmp	r3, r2
 8002692:	bf94      	ite	ls
 8002694:	2301      	movls	r3, #1
 8002696:	2300      	movhi	r3, #0
 8002698:	b2db      	uxtb	r3, r3
 800269a:	e006      	b.n	80026aa <HAL_I2C_Init+0x92>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4a7d      	ldr	r2, [pc, #500]	; (8002894 <HAL_I2C_Init+0x27c>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	bf94      	ite	ls
 80026a4:	2301      	movls	r3, #1
 80026a6:	2300      	movhi	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e0e7      	b.n	8002882 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	4a78      	ldr	r2, [pc, #480]	; (8002898 <HAL_I2C_Init+0x280>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0c9b      	lsrs	r3, r3, #18
 80026bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68ba      	ldr	r2, [r7, #8]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	4a6a      	ldr	r2, [pc, #424]	; (800288c <HAL_I2C_Init+0x274>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d802      	bhi.n	80026ec <HAL_I2C_Init+0xd4>
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	3301      	adds	r3, #1
 80026ea:	e009      	b.n	8002700 <HAL_I2C_Init+0xe8>
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80026f2:	fb02 f303 	mul.w	r3, r2, r3
 80026f6:	4a69      	ldr	r2, [pc, #420]	; (800289c <HAL_I2C_Init+0x284>)
 80026f8:	fba2 2303 	umull	r2, r3, r2, r3
 80026fc:	099b      	lsrs	r3, r3, #6
 80026fe:	3301      	adds	r3, #1
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	430b      	orrs	r3, r1
 8002706:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002712:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	495c      	ldr	r1, [pc, #368]	; (800288c <HAL_I2C_Init+0x274>)
 800271c:	428b      	cmp	r3, r1
 800271e:	d819      	bhi.n	8002754 <HAL_I2C_Init+0x13c>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	1e59      	subs	r1, r3, #1
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	fbb1 f3f3 	udiv	r3, r1, r3
 800272e:	1c59      	adds	r1, r3, #1
 8002730:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002734:	400b      	ands	r3, r1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00a      	beq.n	8002750 <HAL_I2C_Init+0x138>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1e59      	subs	r1, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	fbb1 f3f3 	udiv	r3, r1, r3
 8002748:	3301      	adds	r3, #1
 800274a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800274e:	e051      	b.n	80027f4 <HAL_I2C_Init+0x1dc>
 8002750:	2304      	movs	r3, #4
 8002752:	e04f      	b.n	80027f4 <HAL_I2C_Init+0x1dc>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d111      	bne.n	8002780 <HAL_I2C_Init+0x168>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	1e58      	subs	r0, r3, #1
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6859      	ldr	r1, [r3, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	440b      	add	r3, r1
 800276a:	fbb0 f3f3 	udiv	r3, r0, r3
 800276e:	3301      	adds	r3, #1
 8002770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002774:	2b00      	cmp	r3, #0
 8002776:	bf0c      	ite	eq
 8002778:	2301      	moveq	r3, #1
 800277a:	2300      	movne	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	e012      	b.n	80027a6 <HAL_I2C_Init+0x18e>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	1e58      	subs	r0, r3, #1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6859      	ldr	r1, [r3, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	0099      	lsls	r1, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	fbb0 f3f3 	udiv	r3, r0, r3
 8002796:	3301      	adds	r3, #1
 8002798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800279c:	2b00      	cmp	r3, #0
 800279e:	bf0c      	ite	eq
 80027a0:	2301      	moveq	r3, #1
 80027a2:	2300      	movne	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_I2C_Init+0x196>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e022      	b.n	80027f4 <HAL_I2C_Init+0x1dc>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10e      	bne.n	80027d4 <HAL_I2C_Init+0x1bc>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1e58      	subs	r0, r3, #1
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	460b      	mov	r3, r1
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	440b      	add	r3, r1
 80027c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c8:	3301      	adds	r3, #1
 80027ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027d2:	e00f      	b.n	80027f4 <HAL_I2C_Init+0x1dc>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	1e58      	subs	r0, r3, #1
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6859      	ldr	r1, [r3, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	0099      	lsls	r1, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ea:	3301      	adds	r3, #1
 80027ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027f4:	6879      	ldr	r1, [r7, #4]
 80027f6:	6809      	ldr	r1, [r1, #0]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69da      	ldr	r2, [r3, #28]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	430a      	orrs	r2, r1
 8002816:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002822:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6911      	ldr	r1, [r2, #16]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	68d2      	ldr	r2, [r2, #12]
 800282e:	4311      	orrs	r1, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	430b      	orrs	r3, r1
 8002836:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695a      	ldr	r2, [r3, #20]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0201 	orr.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2220      	movs	r2, #32
 800286e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	000186a0 	.word	0x000186a0
 8002890:	001e847f 	.word	0x001e847f
 8002894:	003d08ff 	.word	0x003d08ff
 8002898:	431bde83 	.word	0x431bde83
 800289c:	10624dd3 	.word	0x10624dd3

080028a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af02      	add	r7, sp, #8
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	607a      	str	r2, [r7, #4]
 80028aa:	461a      	mov	r2, r3
 80028ac:	460b      	mov	r3, r1
 80028ae:	817b      	strh	r3, [r7, #10]
 80028b0:	4613      	mov	r3, r2
 80028b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7ff fbb6 	bl	8002024 <HAL_GetTick>
 80028b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b20      	cmp	r3, #32
 80028c4:	f040 80e0 	bne.w	8002a88 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	2319      	movs	r3, #25
 80028ce:	2201      	movs	r2, #1
 80028d0:	4970      	ldr	r1, [pc, #448]	; (8002a94 <HAL_I2C_Master_Transmit+0x1f4>)
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 fdcc 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028de:	2302      	movs	r3, #2
 80028e0:	e0d3      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_I2C_Master_Transmit+0x50>
 80028ec:	2302      	movs	r3, #2
 80028ee:	e0cc      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ea>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b01      	cmp	r3, #1
 8002904:	d007      	beq.n	8002916 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 0201 	orr.w	r2, r2, #1
 8002914:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002924:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2221      	movs	r2, #33	; 0x21
 800292a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2210      	movs	r2, #16
 8002932:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	893a      	ldrh	r2, [r7, #8]
 8002946:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800294c:	b29a      	uxth	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4a50      	ldr	r2, [pc, #320]	; (8002a98 <HAL_I2C_Master_Transmit+0x1f8>)
 8002956:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002958:	8979      	ldrh	r1, [r7, #10]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	6a3a      	ldr	r2, [r7, #32]
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 fc36 	bl	80031d0 <I2C_MasterRequestWrite>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e08d      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	613b      	str	r3, [r7, #16]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002984:	e066      	b.n	8002a54 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	6a39      	ldr	r1, [r7, #32]
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 fe8a 	bl	80036a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00d      	beq.n	80029b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299a:	2b04      	cmp	r3, #4
 800299c:	d107      	bne.n	80029ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e06b      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b6:	781a      	ldrb	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	1c5a      	adds	r2, r3, #1
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029da:	3b01      	subs	r3, #1
 80029dc:	b29a      	uxth	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d11b      	bne.n	8002a28 <HAL_I2C_Master_Transmit+0x188>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d017      	beq.n	8002a28 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	1c5a      	adds	r2, r3, #1
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	3b01      	subs	r3, #1
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a20:	3b01      	subs	r3, #1
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	6a39      	ldr	r1, [r7, #32]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 fe81 	bl	8003734 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00d      	beq.n	8002a54 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d107      	bne.n	8002a50 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a4e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e01a      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d194      	bne.n	8002986 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	e000      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a88:	2302      	movs	r3, #2
  }
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	00100002 	.word	0x00100002
 8002a98:	ffff0000 	.word	0xffff0000

08002a9c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08c      	sub	sp, #48	; 0x30
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	817b      	strh	r3, [r7, #10]
 8002aac:	4613      	mov	r3, r2
 8002aae:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ab4:	f7ff fab6 	bl	8002024 <HAL_GetTick>
 8002ab8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b20      	cmp	r3, #32
 8002ac4:	f040 824b 	bne.w	8002f5e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	2319      	movs	r3, #25
 8002ace:	2201      	movs	r2, #1
 8002ad0:	497f      	ldr	r1, [pc, #508]	; (8002cd0 <HAL_I2C_Master_Receive+0x234>)
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 fccc 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e23e      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d101      	bne.n	8002af0 <HAL_I2C_Master_Receive+0x54>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e237      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d007      	beq.n	8002b16 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f042 0201 	orr.w	r2, r2, #1
 8002b14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b24:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2222      	movs	r2, #34	; 0x22
 8002b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2210      	movs	r2, #16
 8002b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	893a      	ldrh	r2, [r7, #8]
 8002b46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4a5f      	ldr	r2, [pc, #380]	; (8002cd4 <HAL_I2C_Master_Receive+0x238>)
 8002b56:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b58:	8979      	ldrh	r1, [r7, #10]
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 fbb8 	bl	80032d4 <I2C_MasterRequestRead>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e1f8      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d113      	bne.n	8002b9e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b76:	2300      	movs	r3, #0
 8002b78:	61fb      	str	r3, [r7, #28]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	61fb      	str	r3, [r7, #28]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	61fb      	str	r3, [r7, #28]
 8002b8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	e1cc      	b.n	8002f38 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d11e      	bne.n	8002be4 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bb4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb6:	b672      	cpsid	i
}
 8002bb8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	61bb      	str	r3, [r7, #24]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bde:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002be0:	b662      	cpsie	i
}
 8002be2:	e035      	b.n	8002c50 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d11e      	bne.n	8002c2a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bfa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002bfc:	b672      	cpsid	i
}
 8002bfe:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c24:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c26:	b662      	cpsie	i
}
 8002c28:	e012      	b.n	8002c50 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	613b      	str	r3, [r7, #16]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	613b      	str	r3, [r7, #16]
 8002c4e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002c50:	e172      	b.n	8002f38 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	f200 811f 	bhi.w	8002e9a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d123      	bne.n	8002cac <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fdab 	bl	80037c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e173      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	691a      	ldr	r2, [r3, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c82:	b2d2      	uxtb	r2, r2
 8002c84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c94:	3b01      	subs	r3, #1
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002caa:	e145      	b.n	8002f38 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d152      	bne.n	8002d5a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cba:	2200      	movs	r2, #0
 8002cbc:	4906      	ldr	r1, [pc, #24]	; (8002cd8 <HAL_I2C_Master_Receive+0x23c>)
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fbd6 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d008      	beq.n	8002cdc <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e148      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
 8002cce:	bf00      	nop
 8002cd0:	00100002 	.word	0x00100002
 8002cd4:	ffff0000 	.word	0xffff0000
 8002cd8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002cdc:	b672      	cpsid	i
}
 8002cde:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	b2d2      	uxtb	r2, r2
 8002cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002d22:	b662      	cpsie	i
}
 8002d24:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	691a      	ldr	r2, [r3, #16]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	b2d2      	uxtb	r2, r2
 8002d32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d38:	1c5a      	adds	r2, r3, #1
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d42:	3b01      	subs	r3, #1
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d58:	e0ee      	b.n	8002f38 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d60:	2200      	movs	r2, #0
 8002d62:	4981      	ldr	r1, [pc, #516]	; (8002f68 <HAL_I2C_Master_Receive+0x4cc>)
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 fb83 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0f5      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d82:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d84:	b672      	cpsid	i
}
 8002d86:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	1c5a      	adds	r2, r3, #1
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002dba:	4b6c      	ldr	r3, [pc, #432]	; (8002f6c <HAL_I2C_Master_Receive+0x4d0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	08db      	lsrs	r3, r3, #3
 8002dc0:	4a6b      	ldr	r2, [pc, #428]	; (8002f70 <HAL_I2C_Master_Receive+0x4d4>)
 8002dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc6:	0a1a      	lsrs	r2, r3, #8
 8002dc8:	4613      	mov	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	00da      	lsls	r2, r3, #3
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d118      	bne.n	8002e12 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2220      	movs	r2, #32
 8002dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f043 0220 	orr.w	r2, r3, #32
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002e02:	b662      	cpsie	i
}
 8002e04:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e0a6      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	f003 0304 	and.w	r3, r3, #4
 8002e1c:	2b04      	cmp	r3, #4
 8002e1e:	d1d9      	bne.n	8002dd4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691a      	ldr	r2, [r3, #16]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e42:	1c5a      	adds	r2, r3, #1
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e62:	b662      	cpsie	i
}
 8002e64:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	b2d2      	uxtb	r2, r2
 8002e72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e82:	3b01      	subs	r3, #1
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e98:	e04e      	b.n	8002f38 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 fc90 	bl	80037c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e058      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	f003 0304 	and.w	r3, r3, #4
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d124      	bne.n	8002f38 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	d107      	bne.n	8002f06 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f04:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f22:	3b01      	subs	r3, #1
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f47f ae88 	bne.w	8002c52 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2220      	movs	r2, #32
 8002f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	e000      	b.n	8002f60 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002f5e:	2302      	movs	r3, #2
  }
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3728      	adds	r7, #40	; 0x28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	00010004 	.word	0x00010004
 8002f6c:	20000008 	.word	0x20000008
 8002f70:	14f8b589 	.word	0x14f8b589

08002f74 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08a      	sub	sp, #40	; 0x28
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	607a      	str	r2, [r7, #4]
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	460b      	mov	r3, r1
 8002f82:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002f84:	f7ff f84e 	bl	8002024 <HAL_GetTick>
 8002f88:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b20      	cmp	r3, #32
 8002f98:	f040 8111 	bne.w	80031be <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	2319      	movs	r3, #25
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	4988      	ldr	r1, [pc, #544]	; (80031c8 <HAL_I2C_IsDeviceReady+0x254>)
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 fa62 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	e104      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d101      	bne.n	8002fc4 <HAL_I2C_IsDeviceReady+0x50>
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	e0fd      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d007      	beq.n	8002fea <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f042 0201 	orr.w	r2, r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ff8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2224      	movs	r2, #36	; 0x24
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4a70      	ldr	r2, [pc, #448]	; (80031cc <HAL_I2C_IsDeviceReady+0x258>)
 800300c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800301c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2200      	movs	r2, #0
 8003026:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 fa20 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00d      	beq.n	8003052 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003044:	d103      	bne.n	800304e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f44f 7200 	mov.w	r2, #512	; 0x200
 800304c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e0b6      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003052:	897b      	ldrh	r3, [r7, #10]
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003060:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003062:	f7fe ffdf 	bl	8002024 <HAL_GetTick>
 8003066:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b02      	cmp	r3, #2
 8003074:	bf0c      	ite	eq
 8003076:	2301      	moveq	r3, #1
 8003078:	2300      	movne	r3, #0
 800307a:	b2db      	uxtb	r3, r3
 800307c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800308c:	bf0c      	ite	eq
 800308e:	2301      	moveq	r3, #1
 8003090:	2300      	movne	r3, #0
 8003092:	b2db      	uxtb	r3, r3
 8003094:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003096:	e025      	b.n	80030e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003098:	f7fe ffc4 	bl	8002024 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d302      	bcc.n	80030ae <HAL_I2C_IsDeviceReady+0x13a>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d103      	bne.n	80030b6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	22a0      	movs	r2, #160	; 0xa0
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	bf0c      	ite	eq
 80030c4:	2301      	moveq	r3, #1
 80030c6:	2300      	movne	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030da:	bf0c      	ite	eq
 80030dc:	2301      	moveq	r3, #1
 80030de:	2300      	movne	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2ba0      	cmp	r3, #160	; 0xa0
 80030ee:	d005      	beq.n	80030fc <HAL_I2C_IsDeviceReady+0x188>
 80030f0:	7dfb      	ldrb	r3, [r7, #23]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d102      	bne.n	80030fc <HAL_I2C_IsDeviceReady+0x188>
 80030f6:	7dbb      	ldrb	r3, [r7, #22]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0cd      	beq.n	8003098 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b02      	cmp	r3, #2
 8003110:	d129      	bne.n	8003166 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003120:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003122:	2300      	movs	r3, #0
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	613b      	str	r3, [r7, #16]
 8003136:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	2319      	movs	r3, #25
 800313e:	2201      	movs	r2, #1
 8003140:	4921      	ldr	r1, [pc, #132]	; (80031c8 <HAL_I2C_IsDeviceReady+0x254>)
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f994 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e036      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2220      	movs	r2, #32
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e02c      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003174:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800317e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	2319      	movs	r3, #25
 8003186:	2201      	movs	r2, #1
 8003188:	490f      	ldr	r1, [pc, #60]	; (80031c8 <HAL_I2C_IsDeviceReady+0x254>)
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 f970 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e012      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	3301      	adds	r3, #1
 800319e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	f4ff af32 	bcc.w	800300e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2220      	movs	r2, #32
 80031ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e000      	b.n	80031c0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80031be:	2302      	movs	r3, #2
  }
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3720      	adds	r7, #32
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	00100002 	.word	0x00100002
 80031cc:	ffff0000 	.word	0xffff0000

080031d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af02      	add	r7, sp, #8
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	607a      	str	r2, [r7, #4]
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	460b      	mov	r3, r1
 80031de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d006      	beq.n	80031fa <I2C_MasterRequestWrite+0x2a>
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d003      	beq.n	80031fa <I2C_MasterRequestWrite+0x2a>
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031f8:	d108      	bne.n	800320c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	e00b      	b.n	8003224 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	2b12      	cmp	r3, #18
 8003212:	d107      	bne.n	8003224 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003222:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 f91d 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00d      	beq.n	8003258 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800324a:	d103      	bne.n	8003254 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003252:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e035      	b.n	80032c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003260:	d108      	bne.n	8003274 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003262:	897b      	ldrh	r3, [r7, #10]
 8003264:	b2db      	uxtb	r3, r3
 8003266:	461a      	mov	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003270:	611a      	str	r2, [r3, #16]
 8003272:	e01b      	b.n	80032ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003274:	897b      	ldrh	r3, [r7, #10]
 8003276:	11db      	asrs	r3, r3, #7
 8003278:	b2db      	uxtb	r3, r3
 800327a:	f003 0306 	and.w	r3, r3, #6
 800327e:	b2db      	uxtb	r3, r3
 8003280:	f063 030f 	orn	r3, r3, #15
 8003284:	b2da      	uxtb	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	490e      	ldr	r1, [pc, #56]	; (80032cc <I2C_MasterRequestWrite+0xfc>)
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 f966 	bl	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e010      	b.n	80032c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032a2:	897b      	ldrh	r3, [r7, #10]
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	4907      	ldr	r1, [pc, #28]	; (80032d0 <I2C_MasterRequestWrite+0x100>)
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f956 	bl	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	00010008 	.word	0x00010008
 80032d0:	00010002 	.word	0x00010002

080032d4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b088      	sub	sp, #32
 80032d8:	af02      	add	r7, sp, #8
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	603b      	str	r3, [r7, #0]
 80032e0:	460b      	mov	r3, r1
 80032e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032f8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d006      	beq.n	800330e <I2C_MasterRequestRead+0x3a>
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d003      	beq.n	800330e <I2C_MasterRequestRead+0x3a>
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800330c:	d108      	bne.n	8003320 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	e00b      	b.n	8003338 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003324:	2b11      	cmp	r3, #17
 8003326:	d107      	bne.n	8003338 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003336:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	9300      	str	r3, [sp, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f000 f893 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00d      	beq.n	800336c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800335a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800335e:	d103      	bne.n	8003368 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003366:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e079      	b.n	8003460 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003374:	d108      	bne.n	8003388 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003376:	897b      	ldrh	r3, [r7, #10]
 8003378:	b2db      	uxtb	r3, r3
 800337a:	f043 0301 	orr.w	r3, r3, #1
 800337e:	b2da      	uxtb	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	611a      	str	r2, [r3, #16]
 8003386:	e05f      	b.n	8003448 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003388:	897b      	ldrh	r3, [r7, #10]
 800338a:	11db      	asrs	r3, r3, #7
 800338c:	b2db      	uxtb	r3, r3
 800338e:	f003 0306 	and.w	r3, r3, #6
 8003392:	b2db      	uxtb	r3, r3
 8003394:	f063 030f 	orn	r3, r3, #15
 8003398:	b2da      	uxtb	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	4930      	ldr	r1, [pc, #192]	; (8003468 <I2C_MasterRequestRead+0x194>)
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 f8dc 	bl	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e054      	b.n	8003460 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033b6:	897b      	ldrh	r3, [r7, #10]
 80033b8:	b2da      	uxtb	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	4929      	ldr	r1, [pc, #164]	; (800346c <I2C_MasterRequestRead+0x198>)
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f8cc 	bl	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e044      	b.n	8003460 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033fa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f831 	bl	8003470 <I2C_WaitOnFlagUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00d      	beq.n	8003430 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800341e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003422:	d103      	bne.n	800342c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f44f 7200 	mov.w	r2, #512	; 0x200
 800342a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e017      	b.n	8003460 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003430:	897b      	ldrh	r3, [r7, #10]
 8003432:	11db      	asrs	r3, r3, #7
 8003434:	b2db      	uxtb	r3, r3
 8003436:	f003 0306 	and.w	r3, r3, #6
 800343a:	b2db      	uxtb	r3, r3
 800343c:	f063 030e 	orn	r3, r3, #14
 8003440:	b2da      	uxtb	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	4907      	ldr	r1, [pc, #28]	; (800346c <I2C_MasterRequestRead+0x198>)
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f888 	bl	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	00010008 	.word	0x00010008
 800346c:	00010002 	.word	0x00010002

08003470 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	4613      	mov	r3, r2
 800347e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003480:	e048      	b.n	8003514 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003488:	d044      	beq.n	8003514 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800348a:	f7fe fdcb 	bl	8002024 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d302      	bcc.n	80034a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d139      	bne.n	8003514 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	0c1b      	lsrs	r3, r3, #16
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d10d      	bne.n	80034c6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	43da      	mvns	r2, r3
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	4013      	ands	r3, r2
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf0c      	ite	eq
 80034bc:	2301      	moveq	r3, #1
 80034be:	2300      	movne	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	e00c      	b.n	80034e0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	43da      	mvns	r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	4013      	ands	r3, r2
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf0c      	ite	eq
 80034d8:	2301      	moveq	r3, #1
 80034da:	2300      	movne	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	461a      	mov	r2, r3
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d116      	bne.n	8003514 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2220      	movs	r2, #32
 80034f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003500:	f043 0220 	orr.w	r2, r3, #32
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e023      	b.n	800355c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	0c1b      	lsrs	r3, r3, #16
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b01      	cmp	r3, #1
 800351c:	d10d      	bne.n	800353a <I2C_WaitOnFlagUntilTimeout+0xca>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	43da      	mvns	r2, r3
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	4013      	ands	r3, r2
 800352a:	b29b      	uxth	r3, r3
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	e00c      	b.n	8003554 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	43da      	mvns	r2, r3
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	4013      	ands	r3, r2
 8003546:	b29b      	uxth	r3, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	bf0c      	ite	eq
 800354c:	2301      	moveq	r3, #1
 800354e:	2300      	movne	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	429a      	cmp	r2, r3
 8003558:	d093      	beq.n	8003482 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003572:	e071      	b.n	8003658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800357e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003582:	d123      	bne.n	80035cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003592:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800359c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	f043 0204 	orr.w	r2, r3, #4
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e067      	b.n	800369c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d2:	d041      	beq.n	8003658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d4:	f7fe fd26 	bl	8002024 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d302      	bcc.n	80035ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d136      	bne.n	8003658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	0c1b      	lsrs	r3, r3, #16
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d10c      	bne.n	800360e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	43da      	mvns	r2, r3
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	4013      	ands	r3, r2
 8003600:	b29b      	uxth	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	bf14      	ite	ne
 8003606:	2301      	movne	r3, #1
 8003608:	2300      	moveq	r3, #0
 800360a:	b2db      	uxtb	r3, r3
 800360c:	e00b      	b.n	8003626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	699b      	ldr	r3, [r3, #24]
 8003614:	43da      	mvns	r2, r3
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	4013      	ands	r3, r2
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	bf14      	ite	ne
 8003620:	2301      	movne	r3, #1
 8003622:	2300      	moveq	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d016      	beq.n	8003658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2220      	movs	r2, #32
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003644:	f043 0220 	orr.w	r2, r3, #32
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e021      	b.n	800369c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	0c1b      	lsrs	r3, r3, #16
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b01      	cmp	r3, #1
 8003660:	d10c      	bne.n	800367c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	43da      	mvns	r2, r3
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	4013      	ands	r3, r2
 800366e:	b29b      	uxth	r3, r3
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf14      	ite	ne
 8003674:	2301      	movne	r3, #1
 8003676:	2300      	moveq	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e00b      	b.n	8003694 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	43da      	mvns	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	4013      	ands	r3, r2
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	bf14      	ite	ne
 800368e:	2301      	movne	r3, #1
 8003690:	2300      	moveq	r3, #0
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	f47f af6d 	bne.w	8003574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036b0:	e034      	b.n	800371c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f000 f8e3 	bl	800387e <I2C_IsAcknowledgeFailed>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e034      	b.n	800372c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c8:	d028      	beq.n	800371c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ca:	f7fe fcab 	bl	8002024 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d302      	bcc.n	80036e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d11d      	bne.n	800371c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ea:	2b80      	cmp	r3, #128	; 0x80
 80036ec:	d016      	beq.n	800371c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e007      	b.n	800372c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003726:	2b80      	cmp	r3, #128	; 0x80
 8003728:	d1c3      	bne.n	80036b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3710      	adds	r7, #16
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003740:	e034      	b.n	80037ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 f89b 	bl	800387e <I2C_IsAcknowledgeFailed>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e034      	b.n	80037bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003758:	d028      	beq.n	80037ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800375a:	f7fe fc63 	bl	8002024 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	429a      	cmp	r2, r3
 8003768:	d302      	bcc.n	8003770 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d11d      	bne.n	80037ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f003 0304 	and.w	r3, r3, #4
 800377a:	2b04      	cmp	r3, #4
 800377c:	d016      	beq.n	80037ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2220      	movs	r2, #32
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	f043 0220 	orr.w	r2, r3, #32
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e007      	b.n	80037bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d1c3      	bne.n	8003742 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037d0:	e049      	b.n	8003866 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	f003 0310 	and.w	r3, r3, #16
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d119      	bne.n	8003814 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f06f 0210 	mvn.w	r2, #16
 80037e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e030      	b.n	8003876 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003814:	f7fe fc06 	bl	8002024 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	429a      	cmp	r2, r3
 8003822:	d302      	bcc.n	800382a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d11d      	bne.n	8003866 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003834:	2b40      	cmp	r3, #64	; 0x40
 8003836:	d016      	beq.n	8003866 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2220      	movs	r2, #32
 8003842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	f043 0220 	orr.w	r2, r3, #32
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e007      	b.n	8003876 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003870:	2b40      	cmp	r3, #64	; 0x40
 8003872:	d1ae      	bne.n	80037d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003894:	d11b      	bne.n	80038ce <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800389e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f043 0204 	orr.w	r2, r3, #4
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bc80      	pop	{r7}
 80038d8:	4770      	bx	lr

080038da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038dc:	b08b      	sub	sp, #44	; 0x2c
 80038de:	af06      	add	r7, sp, #24
 80038e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e0f1      	b.n	8003ad0 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d106      	bne.n	8003906 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7fd ff41 	bl	8001788 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2203      	movs	r2, #3
 800390a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f000 ff86 	bl	8004824 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	603b      	str	r3, [r7, #0]
 800391e:	687e      	ldr	r6, [r7, #4]
 8003920:	466d      	mov	r5, sp
 8003922:	f106 0410 	add.w	r4, r6, #16
 8003926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800392a:	6823      	ldr	r3, [r4, #0]
 800392c:	602b      	str	r3, [r5, #0]
 800392e:	1d33      	adds	r3, r6, #4
 8003930:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003932:	6838      	ldr	r0, [r7, #0]
 8003934:	f000 ff66 	bl	8004804 <USB_CoreInit>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2202      	movs	r2, #2
 8003942:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e0c2      	b.n	8003ad0 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2100      	movs	r1, #0
 8003950:	4618      	mov	r0, r3
 8003952:	f000 ff81 	bl	8004858 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003956:	2300      	movs	r3, #0
 8003958:	73fb      	strb	r3, [r7, #15]
 800395a:	e040      	b.n	80039de <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	3301      	adds	r3, #1
 800396e:	2201      	movs	r2, #1
 8003970:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003972:	7bfb      	ldrb	r3, [r7, #15]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	440b      	add	r3, r1
 8003982:	7bfa      	ldrb	r2, [r7, #15]
 8003984:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003986:	7bfb      	ldrb	r3, [r7, #15]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	440b      	add	r3, r1
 8003996:	3303      	adds	r3, #3
 8003998:	2200      	movs	r2, #0
 800399a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800399c:	7bfa      	ldrb	r2, [r7, #15]
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	440b      	add	r3, r1
 80039aa:	3338      	adds	r3, #56	; 0x38
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039b0:	7bfa      	ldrb	r2, [r7, #15]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	440b      	add	r3, r1
 80039be:	333c      	adds	r3, #60	; 0x3c
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039c4:	7bfa      	ldrb	r2, [r7, #15]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4413      	add	r3, r2
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	440b      	add	r3, r1
 80039d2:	3340      	adds	r3, #64	; 0x40
 80039d4:	2200      	movs	r2, #0
 80039d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
 80039da:	3301      	adds	r3, #1
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	7bfa      	ldrb	r2, [r7, #15]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d3b9      	bcc.n	800395c <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039e8:	2300      	movs	r3, #0
 80039ea:	73fb      	strb	r3, [r7, #15]
 80039ec:	e044      	b.n	8003a78 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039ee:	7bfa      	ldrb	r2, [r7, #15]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	440b      	add	r3, r1
 80039fc:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003a00:	2200      	movs	r2, #0
 8003a02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a04:	7bfa      	ldrb	r2, [r7, #15]
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	440b      	add	r3, r1
 8003a12:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003a16:	7bfa      	ldrb	r2, [r7, #15]
 8003a18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a1a:	7bfa      	ldrb	r2, [r7, #15]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a30:	7bfa      	ldrb	r2, [r7, #15]
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	440b      	add	r3, r1
 8003a3e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a46:	7bfa      	ldrb	r2, [r7, #15]
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	440b      	add	r3, r1
 8003a54:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a5c:	7bfa      	ldrb	r2, [r7, #15]
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	4613      	mov	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4413      	add	r3, r2
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	440b      	add	r3, r1
 8003a6a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	3301      	adds	r3, #1
 8003a76:	73fb      	strb	r3, [r7, #15]
 8003a78:	7bfa      	ldrb	r2, [r7, #15]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d3b5      	bcc.n	80039ee <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	687e      	ldr	r6, [r7, #4]
 8003a8a:	466d      	mov	r5, sp
 8003a8c:	f106 0410 	add.w	r4, r6, #16
 8003a90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a94:	6823      	ldr	r3, [r4, #0]
 8003a96:	602b      	str	r3, [r5, #0]
 8003a98:	1d33      	adds	r3, r6, #4
 8003a9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a9c:	6838      	ldr	r0, [r7, #0]
 8003a9e:	f000 fee7 	bl	8004870 <USB_DevInit>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d005      	beq.n	8003ab4 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e00d      	b.n	8003ad0 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f000 fef1 	bl	80048b0 <USB_DevDisconnect>

  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ad8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e272      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 8087 	beq.w	8003c06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003af8:	4b92      	ldr	r3, [pc, #584]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f003 030c 	and.w	r3, r3, #12
 8003b00:	2b04      	cmp	r3, #4
 8003b02:	d00c      	beq.n	8003b1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b04:	4b8f      	ldr	r3, [pc, #572]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 030c 	and.w	r3, r3, #12
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d112      	bne.n	8003b36 <HAL_RCC_OscConfig+0x5e>
 8003b10:	4b8c      	ldr	r3, [pc, #560]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1e:	4b89      	ldr	r3, [pc, #548]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d06c      	beq.n	8003c04 <HAL_RCC_OscConfig+0x12c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d168      	bne.n	8003c04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e24c      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b3e:	d106      	bne.n	8003b4e <HAL_RCC_OscConfig+0x76>
 8003b40:	4b80      	ldr	r3, [pc, #512]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a7f      	ldr	r2, [pc, #508]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	e02e      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x98>
 8003b56:	4b7b      	ldr	r3, [pc, #492]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7a      	ldr	r2, [pc, #488]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	4b78      	ldr	r3, [pc, #480]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a77      	ldr	r2, [pc, #476]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	e01d      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b78:	d10c      	bne.n	8003b94 <HAL_RCC_OscConfig+0xbc>
 8003b7a:	4b72      	ldr	r3, [pc, #456]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a71      	ldr	r2, [pc, #452]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	4b6f      	ldr	r3, [pc, #444]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a6e      	ldr	r2, [pc, #440]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b90:	6013      	str	r3, [r2, #0]
 8003b92:	e00b      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b94:	4b6b      	ldr	r3, [pc, #428]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a6a      	ldr	r2, [pc, #424]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	4b68      	ldr	r3, [pc, #416]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a67      	ldr	r2, [pc, #412]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003baa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d013      	beq.n	8003bdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fe fa36 	bl	8002024 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bbc:	f7fe fa32 	bl	8002024 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b64      	cmp	r3, #100	; 0x64
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e200      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bce:	4b5d      	ldr	r3, [pc, #372]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0xe4>
 8003bda:	e014      	b.n	8003c06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fe fa22 	bl	8002024 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be4:	f7fe fa1e 	bl	8002024 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b64      	cmp	r3, #100	; 0x64
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e1ec      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bf6:	4b53      	ldr	r3, [pc, #332]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x10c>
 8003c02:	e000      	b.n	8003c06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d063      	beq.n	8003cda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c12:	4b4c      	ldr	r3, [pc, #304]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00b      	beq.n	8003c36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c1e:	4b49      	ldr	r3, [pc, #292]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	d11c      	bne.n	8003c64 <HAL_RCC_OscConfig+0x18c>
 8003c2a:	4b46      	ldr	r3, [pc, #280]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d116      	bne.n	8003c64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c36:	4b43      	ldr	r3, [pc, #268]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d005      	beq.n	8003c4e <HAL_RCC_OscConfig+0x176>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d001      	beq.n	8003c4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e1c0      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4e:	4b3d      	ldr	r3, [pc, #244]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4939      	ldr	r1, [pc, #228]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c62:	e03a      	b.n	8003cda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d020      	beq.n	8003cae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c6c:	4b36      	ldr	r3, [pc, #216]	; (8003d48 <HAL_RCC_OscConfig+0x270>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7fe f9d7 	bl	8002024 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c7a:	f7fe f9d3 	bl	8002024 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e1a1      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8c:	4b2d      	ldr	r3, [pc, #180]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c98:	4b2a      	ldr	r3, [pc, #168]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4927      	ldr	r1, [pc, #156]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	600b      	str	r3, [r1, #0]
 8003cac:	e015      	b.n	8003cda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cae:	4b26      	ldr	r3, [pc, #152]	; (8003d48 <HAL_RCC_OscConfig+0x270>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fe f9b6 	bl	8002024 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cbc:	f7fe f9b2 	bl	8002024 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e180      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cce:	4b1d      	ldr	r3, [pc, #116]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1f0      	bne.n	8003cbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d03a      	beq.n	8003d5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d019      	beq.n	8003d22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cee:	4b17      	ldr	r3, [pc, #92]	; (8003d4c <HAL_RCC_OscConfig+0x274>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf4:	f7fe f996 	bl	8002024 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cfc:	f7fe f992 	bl	8002024 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e160      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0f0      	beq.n	8003cfc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d1a:	2001      	movs	r0, #1
 8003d1c:	f000 face 	bl	80042bc <RCC_Delay>
 8003d20:	e01c      	b.n	8003d5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d22:	4b0a      	ldr	r3, [pc, #40]	; (8003d4c <HAL_RCC_OscConfig+0x274>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d28:	f7fe f97c 	bl	8002024 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d2e:	e00f      	b.n	8003d50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d30:	f7fe f978 	bl	8002024 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d908      	bls.n	8003d50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e146      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
 8003d42:	bf00      	nop
 8003d44:	40021000 	.word	0x40021000
 8003d48:	42420000 	.word	0x42420000
 8003d4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b92      	ldr	r3, [pc, #584]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e9      	bne.n	8003d30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 80a6 	beq.w	8003eb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6e:	4b8b      	ldr	r3, [pc, #556]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10d      	bne.n	8003d96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7a:	4b88      	ldr	r3, [pc, #544]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	4a87      	ldr	r2, [pc, #540]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d84:	61d3      	str	r3, [r2, #28]
 8003d86:	4b85      	ldr	r3, [pc, #532]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8e:	60bb      	str	r3, [r7, #8]
 8003d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d92:	2301      	movs	r3, #1
 8003d94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d96:	4b82      	ldr	r3, [pc, #520]	; (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d118      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da2:	4b7f      	ldr	r3, [pc, #508]	; (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a7e      	ldr	r2, [pc, #504]	; (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dae:	f7fe f939 	bl	8002024 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db6:	f7fe f935 	bl	8002024 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b64      	cmp	r3, #100	; 0x64
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e103      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc8:	4b75      	ldr	r3, [pc, #468]	; (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d106      	bne.n	8003dea <HAL_RCC_OscConfig+0x312>
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	4a6e      	ldr	r2, [pc, #440]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003de2:	f043 0301 	orr.w	r3, r3, #1
 8003de6:	6213      	str	r3, [r2, #32]
 8003de8:	e02d      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x334>
 8003df2:	4b6a      	ldr	r3, [pc, #424]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4a69      	ldr	r2, [pc, #420]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	6213      	str	r3, [r2, #32]
 8003dfe:	4b67      	ldr	r3, [pc, #412]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	4a66      	ldr	r2, [pc, #408]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	f023 0304 	bic.w	r3, r3, #4
 8003e08:	6213      	str	r3, [r2, #32]
 8003e0a:	e01c      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	2b05      	cmp	r3, #5
 8003e12:	d10c      	bne.n	8003e2e <HAL_RCC_OscConfig+0x356>
 8003e14:	4b61      	ldr	r3, [pc, #388]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4a60      	ldr	r2, [pc, #384]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	f043 0304 	orr.w	r3, r3, #4
 8003e1e:	6213      	str	r3, [r2, #32]
 8003e20:	4b5e      	ldr	r3, [pc, #376]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	4a5d      	ldr	r2, [pc, #372]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	f043 0301 	orr.w	r3, r3, #1
 8003e2a:	6213      	str	r3, [r2, #32]
 8003e2c:	e00b      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003e2e:	4b5b      	ldr	r3, [pc, #364]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	4a5a      	ldr	r2, [pc, #360]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	f023 0301 	bic.w	r3, r3, #1
 8003e38:	6213      	str	r3, [r2, #32]
 8003e3a:	4b58      	ldr	r3, [pc, #352]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	4a57      	ldr	r2, [pc, #348]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	f023 0304 	bic.w	r3, r3, #4
 8003e44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d015      	beq.n	8003e7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e4e:	f7fe f8e9 	bl	8002024 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e54:	e00a      	b.n	8003e6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fe f8e5 	bl	8002024 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e0b1      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6c:	4b4b      	ldr	r3, [pc, #300]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0ee      	beq.n	8003e56 <HAL_RCC_OscConfig+0x37e>
 8003e78:	e014      	b.n	8003ea4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7a:	f7fe f8d3 	bl	8002024 <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e80:	e00a      	b.n	8003e98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e82:	f7fe f8cf 	bl	8002024 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e09b      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e98:	4b40      	ldr	r3, [pc, #256]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ee      	bne.n	8003e82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d105      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eaa:	4b3c      	ldr	r3, [pc, #240]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	4a3b      	ldr	r2, [pc, #236]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 8087 	beq.w	8003fce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ec0:	4b36      	ldr	r3, [pc, #216]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 030c 	and.w	r3, r3, #12
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d061      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d146      	bne.n	8003f62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed4:	4b33      	ldr	r3, [pc, #204]	; (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eda:	f7fe f8a3 	bl	8002024 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee2:	f7fe f89f 	bl	8002024 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e06d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef4:	4b29      	ldr	r3, [pc, #164]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1f0      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f08:	d108      	bne.n	8003f1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f0a:	4b24      	ldr	r3, [pc, #144]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	4921      	ldr	r1, [pc, #132]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f1c:	4b1f      	ldr	r3, [pc, #124]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a19      	ldr	r1, [r3, #32]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	491b      	ldr	r1, [pc, #108]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f34:	4b1b      	ldr	r3, [pc, #108]	; (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003f36:	2201      	movs	r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7fe f873 	bl	8002024 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f42:	f7fe f86f 	bl	8002024 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e03d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f54:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x46a>
 8003f60:	e035      	b.n	8003fce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f62:	4b10      	ldr	r3, [pc, #64]	; (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f68:	f7fe f85c 	bl	8002024 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f70:	f7fe f858 	bl	8002024 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e026      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f82:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0x498>
 8003f8e:	e01e      	b.n	8003fce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e019      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	40007000 	.word	0x40007000
 8003fa4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <HAL_RCC_OscConfig+0x500>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d001      	beq.n	8003fce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e000      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40021000 	.word	0x40021000

08003fdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0d0      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b6a      	ldr	r3, [pc, #424]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d910      	bls.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b67      	ldr	r3, [pc, #412]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f023 0207 	bic.w	r2, r3, #7
 8004006:	4965      	ldr	r1, [pc, #404]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	4313      	orrs	r3, r2
 800400c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b63      	ldr	r3, [pc, #396]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0b8      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d020      	beq.n	800406e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004038:	4b59      	ldr	r3, [pc, #356]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	4a58      	ldr	r2, [pc, #352]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800403e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004042:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d005      	beq.n	800405c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004050:	4b53      	ldr	r3, [pc, #332]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	4a52      	ldr	r2, [pc, #328]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800405a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405c:	4b50      	ldr	r3, [pc, #320]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	494d      	ldr	r1, [pc, #308]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800406a:	4313      	orrs	r3, r2
 800406c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d040      	beq.n	80040fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d107      	bne.n	8004092 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004082:	4b47      	ldr	r3, [pc, #284]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d115      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e07f      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b41      	ldr	r3, [pc, #260]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e073      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040aa:	4b3d      	ldr	r3, [pc, #244]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e06b      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ba:	4b39      	ldr	r3, [pc, #228]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f023 0203 	bic.w	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4936      	ldr	r1, [pc, #216]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040cc:	f7fd ffaa 	bl	8002024 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7fd ffa6 	bl	8002024 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e053      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b2d      	ldr	r3, [pc, #180]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f003 020c 	and.w	r2, r3, #12
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1eb      	bne.n	80040d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b27      	ldr	r3, [pc, #156]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d210      	bcs.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b24      	ldr	r3, [pc, #144]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 0207 	bic.w	r2, r3, #7
 8004112:	4922      	ldr	r1, [pc, #136]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800411a:	4b20      	ldr	r3, [pc, #128]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e032      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d008      	beq.n	800414a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004138:	4b19      	ldr	r3, [pc, #100]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4916      	ldr	r1, [pc, #88]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004146:	4313      	orrs	r3, r2
 8004148:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d009      	beq.n	800416a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004156:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	490e      	ldr	r1, [pc, #56]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004166:	4313      	orrs	r3, r2
 8004168:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800416a:	f000 f821 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 800416e:	4602      	mov	r2, r0
 8004170:	4b0b      	ldr	r3, [pc, #44]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	091b      	lsrs	r3, r3, #4
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	490a      	ldr	r1, [pc, #40]	; (80041a4 <HAL_RCC_ClockConfig+0x1c8>)
 800417c:	5ccb      	ldrb	r3, [r1, r3]
 800417e:	fa22 f303 	lsr.w	r3, r2, r3
 8004182:	4a09      	ldr	r2, [pc, #36]	; (80041a8 <HAL_RCC_ClockConfig+0x1cc>)
 8004184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004186:	4b09      	ldr	r3, [pc, #36]	; (80041ac <HAL_RCC_ClockConfig+0x1d0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7fd ff08 	bl	8001fa0 <HAL_InitTick>

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40022000 	.word	0x40022000
 80041a0:	40021000 	.word	0x40021000
 80041a4:	08006d3c 	.word	0x08006d3c
 80041a8:	20000008 	.word	0x20000008
 80041ac:	2000000c 	.word	0x2000000c

080041b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	2300      	movs	r3, #0
 80041bc:	60bb      	str	r3, [r7, #8]
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	2300      	movs	r3, #0
 80041c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041ca:	4b1e      	ldr	r3, [pc, #120]	; (8004244 <HAL_RCC_GetSysClockFreq+0x94>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 030c 	and.w	r3, r3, #12
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x30>
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d003      	beq.n	80041e6 <HAL_RCC_GetSysClockFreq+0x36>
 80041de:	e027      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041e0:	4b19      	ldr	r3, [pc, #100]	; (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 80041e2:	613b      	str	r3, [r7, #16]
      break;
 80041e4:	e027      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	0c9b      	lsrs	r3, r3, #18
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	4a17      	ldr	r2, [pc, #92]	; (800424c <HAL_RCC_GetSysClockFreq+0x9c>)
 80041f0:	5cd3      	ldrb	r3, [r2, r3]
 80041f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d010      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041fe:	4b11      	ldr	r3, [pc, #68]	; (8004244 <HAL_RCC_GetSysClockFreq+0x94>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	0c5b      	lsrs	r3, r3, #17
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	4a11      	ldr	r2, [pc, #68]	; (8004250 <HAL_RCC_GetSysClockFreq+0xa0>)
 800420a:	5cd3      	ldrb	r3, [r2, r3]
 800420c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a0d      	ldr	r2, [pc, #52]	; (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 8004212:	fb03 f202 	mul.w	r2, r3, r2
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	e004      	b.n	800422a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a0c      	ldr	r2, [pc, #48]	; (8004254 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004224:	fb02 f303 	mul.w	r3, r2, r3
 8004228:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	613b      	str	r3, [r7, #16]
      break;
 800422e:	e002      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004230:	4b05      	ldr	r3, [pc, #20]	; (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 8004232:	613b      	str	r3, [r7, #16]
      break;
 8004234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004236:	693b      	ldr	r3, [r7, #16]
}
 8004238:	4618      	mov	r0, r3
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
 8004248:	007a1200 	.word	0x007a1200
 800424c:	08006d54 	.word	0x08006d54
 8004250:	08006d64 	.word	0x08006d64
 8004254:	003d0900 	.word	0x003d0900

08004258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b02      	ldr	r3, [pc, #8]	; (8004268 <HAL_RCC_GetHCLKFreq+0x10>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr
 8004268:	20000008 	.word	0x20000008

0800426c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004270:	f7ff fff2 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004274:	4602      	mov	r2, r0
 8004276:	4b05      	ldr	r3, [pc, #20]	; (800428c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	4903      	ldr	r1, [pc, #12]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004282:	5ccb      	ldrb	r3, [r1, r3]
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004288:	4618      	mov	r0, r3
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40021000 	.word	0x40021000
 8004290:	08006d4c 	.word	0x08006d4c

08004294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004298:	f7ff ffde 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 800429c:	4602      	mov	r2, r0
 800429e:	4b05      	ldr	r3, [pc, #20]	; (80042b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	0adb      	lsrs	r3, r3, #11
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	4903      	ldr	r1, [pc, #12]	; (80042b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042aa:	5ccb      	ldrb	r3, [r1, r3]
 80042ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000
 80042b8:	08006d4c 	.word	0x08006d4c

080042bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042c4:	4b0a      	ldr	r3, [pc, #40]	; (80042f0 <RCC_Delay+0x34>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a0a      	ldr	r2, [pc, #40]	; (80042f4 <RCC_Delay+0x38>)
 80042ca:	fba2 2303 	umull	r2, r3, r2, r3
 80042ce:	0a5b      	lsrs	r3, r3, #9
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	fb02 f303 	mul.w	r3, r2, r3
 80042d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042d8:	bf00      	nop
  }
  while (Delay --);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1e5a      	subs	r2, r3, #1
 80042de:	60fa      	str	r2, [r7, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f9      	bne.n	80042d8 <RCC_Delay+0x1c>
}
 80042e4:	bf00      	nop
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bc80      	pop	{r7}
 80042ee:	4770      	bx	lr
 80042f0:	20000008 	.word	0x20000008
 80042f4:	10624dd3 	.word	0x10624dd3

080042f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	613b      	str	r3, [r7, #16]
 8004304:	2300      	movs	r3, #0
 8004306:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b00      	cmp	r3, #0
 8004312:	d07d      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004314:	2300      	movs	r3, #0
 8004316:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004318:	4b4f      	ldr	r3, [pc, #316]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10d      	bne.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004324:	4b4c      	ldr	r3, [pc, #304]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	4a4b      	ldr	r2, [pc, #300]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800432e:	61d3      	str	r3, [r2, #28]
 8004330:	4b49      	ldr	r3, [pc, #292]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800433c:	2301      	movs	r3, #1
 800433e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004340:	4b46      	ldr	r3, [pc, #280]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004348:	2b00      	cmp	r3, #0
 800434a:	d118      	bne.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800434c:	4b43      	ldr	r3, [pc, #268]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a42      	ldr	r2, [pc, #264]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004356:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004358:	f7fd fe64 	bl	8002024 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435e:	e008      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004360:	f7fd fe60 	bl	8002024 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b64      	cmp	r3, #100	; 0x64
 800436c:	d901      	bls.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e06d      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004372:	4b3a      	ldr	r3, [pc, #232]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800437e:	4b36      	ldr	r3, [pc, #216]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004380:	6a1b      	ldr	r3, [r3, #32]
 8004382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004386:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d02e      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	429a      	cmp	r2, r3
 800439a:	d027      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800439c:	4b2e      	ldr	r3, [pc, #184]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043a6:	4b2e      	ldr	r3, [pc, #184]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043a8:	2201      	movs	r2, #1
 80043aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043ac:	4b2c      	ldr	r3, [pc, #176]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043b2:	4a29      	ldr	r2, [pc, #164]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d014      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c2:	f7fd fe2f 	bl	8002024 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043c8:	e00a      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ca:	f7fd fe2b 	bl	8002024 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d8:	4293      	cmp	r3, r2
 80043da:	d901      	bls.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e036      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e0:	4b1d      	ldr	r3, [pc, #116]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0ee      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043ec:	4b1a      	ldr	r3, [pc, #104]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	4917      	ldr	r1, [pc, #92]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043fe:	7dfb      	ldrb	r3, [r7, #23]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d105      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004404:	4b14      	ldr	r3, [pc, #80]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004406:	69db      	ldr	r3, [r3, #28]
 8004408:	4a13      	ldr	r2, [pc, #76]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800440a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800440e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800441c:	4b0e      	ldr	r3, [pc, #56]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	490b      	ldr	r1, [pc, #44]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800442a:	4313      	orrs	r3, r2
 800442c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0310 	and.w	r3, r3, #16
 8004436:	2b00      	cmp	r3, #0
 8004438:	d008      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800443a:	4b07      	ldr	r3, [pc, #28]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	4904      	ldr	r1, [pc, #16]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004448:	4313      	orrs	r3, r2
 800444a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3718      	adds	r7, #24
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40021000 	.word	0x40021000
 800445c:	40007000 	.word	0x40007000
 8004460:	42420440 	.word	0x42420440

08004464 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e042      	b.n	80044fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fd f930 	bl	80016f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2224      	movs	r2, #36	; 0x24
 8004494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68da      	ldr	r2, [r3, #12]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 f91d 	bl	80046e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	691a      	ldr	r2, [r3, #16]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	695a      	ldr	r2, [r3, #20]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68da      	ldr	r2, [r3, #12]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3708      	adds	r7, #8
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b08a      	sub	sp, #40	; 0x28
 8004508:	af02      	add	r7, sp, #8
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	4613      	mov	r3, r2
 8004512:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b20      	cmp	r3, #32
 8004522:	d16d      	bne.n	8004600 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d002      	beq.n	8004530 <HAL_UART_Transmit+0x2c>
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e066      	b.n	8004602 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2221      	movs	r2, #33	; 0x21
 800453e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004542:	f7fd fd6f 	bl	8002024 <HAL_GetTick>
 8004546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	88fa      	ldrh	r2, [r7, #6]
 800454c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	88fa      	ldrh	r2, [r7, #6]
 8004552:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800455c:	d108      	bne.n	8004570 <HAL_UART_Transmit+0x6c>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d104      	bne.n	8004570 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004566:	2300      	movs	r3, #0
 8004568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	61bb      	str	r3, [r7, #24]
 800456e:	e003      	b.n	8004578 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004574:	2300      	movs	r3, #0
 8004576:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004578:	e02a      	b.n	80045d0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	2200      	movs	r2, #0
 8004582:	2180      	movs	r1, #128	; 0x80
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 f840 	bl	800460a <UART_WaitOnFlagUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e036      	b.n	8004602 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10b      	bne.n	80045b2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	881b      	ldrh	r3, [r3, #0]
 800459e:	461a      	mov	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	3302      	adds	r3, #2
 80045ae:	61bb      	str	r3, [r7, #24]
 80045b0:	e007      	b.n	80045c2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	781a      	ldrb	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	3301      	adds	r3, #1
 80045c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	3b01      	subs	r3, #1
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1cf      	bne.n	800457a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2140      	movs	r1, #64	; 0x40
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f810 	bl	800460a <UART_WaitOnFlagUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e006      	b.n	8004602 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2220      	movs	r2, #32
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80045fc:	2300      	movs	r3, #0
 80045fe:	e000      	b.n	8004602 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004600:	2302      	movs	r3, #2
  }
}
 8004602:	4618      	mov	r0, r3
 8004604:	3720      	adds	r7, #32
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b090      	sub	sp, #64	; 0x40
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	603b      	str	r3, [r7, #0]
 8004616:	4613      	mov	r3, r2
 8004618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800461a:	e050      	b.n	80046be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800461c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800461e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004622:	d04c      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004624:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004626:	2b00      	cmp	r3, #0
 8004628:	d007      	beq.n	800463a <UART_WaitOnFlagUntilTimeout+0x30>
 800462a:	f7fd fcfb 	bl	8002024 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004636:	429a      	cmp	r2, r3
 8004638:	d241      	bcs.n	80046be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	330c      	adds	r3, #12
 8004640:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004644:	e853 3f00 	ldrex	r3, [r3]
 8004648:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800464a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004650:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	330c      	adds	r3, #12
 8004658:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800465a:	637a      	str	r2, [r7, #52]	; 0x34
 800465c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004660:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004662:	e841 2300 	strex	r3, r2, [r1]
 8004666:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e5      	bne.n	800463a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	3314      	adds	r3, #20
 8004674:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	e853 3f00 	ldrex	r3, [r3]
 800467c:	613b      	str	r3, [r7, #16]
   return(result);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	f023 0301 	bic.w	r3, r3, #1
 8004684:	63bb      	str	r3, [r7, #56]	; 0x38
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3314      	adds	r3, #20
 800468c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800468e:	623a      	str	r2, [r7, #32]
 8004690:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004692:	69f9      	ldr	r1, [r7, #28]
 8004694:	6a3a      	ldr	r2, [r7, #32]
 8004696:	e841 2300 	strex	r3, r2, [r1]
 800469a:	61bb      	str	r3, [r7, #24]
   return(result);
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1e5      	bne.n	800466e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e00f      	b.n	80046de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	4013      	ands	r3, r2
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	bf0c      	ite	eq
 80046ce:	2301      	moveq	r3, #1
 80046d0:	2300      	movne	r3, #0
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	461a      	mov	r2, r3
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d09f      	beq.n	800461c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3740      	adds	r7, #64	; 0x40
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
	...

080046e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68da      	ldr	r2, [r3, #12]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004722:	f023 030c 	bic.w	r3, r3, #12
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	68b9      	ldr	r1, [r7, #8]
 800472c:	430b      	orrs	r3, r1
 800472e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a2c      	ldr	r2, [pc, #176]	; (80047fc <UART_SetConfig+0x114>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d103      	bne.n	8004758 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004750:	f7ff fda0 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	e002      	b.n	800475e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004758:	f7ff fd88 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 800475c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4613      	mov	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	009a      	lsls	r2, r3, #2
 8004768:	441a      	add	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	fbb2 f3f3 	udiv	r3, r2, r3
 8004774:	4a22      	ldr	r2, [pc, #136]	; (8004800 <UART_SetConfig+0x118>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	0119      	lsls	r1, r3, #4
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	4613      	mov	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	009a      	lsls	r2, r3, #2
 8004788:	441a      	add	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	fbb2 f2f3 	udiv	r2, r2, r3
 8004794:	4b1a      	ldr	r3, [pc, #104]	; (8004800 <UART_SetConfig+0x118>)
 8004796:	fba3 0302 	umull	r0, r3, r3, r2
 800479a:	095b      	lsrs	r3, r3, #5
 800479c:	2064      	movs	r0, #100	; 0x64
 800479e:	fb00 f303 	mul.w	r3, r0, r3
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	3332      	adds	r3, #50	; 0x32
 80047a8:	4a15      	ldr	r2, [pc, #84]	; (8004800 <UART_SetConfig+0x118>)
 80047aa:	fba2 2303 	umull	r2, r3, r2, r3
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047b4:	4419      	add	r1, r3
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4613      	mov	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	009a      	lsls	r2, r3, #2
 80047c0:	441a      	add	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80047cc:	4b0c      	ldr	r3, [pc, #48]	; (8004800 <UART_SetConfig+0x118>)
 80047ce:	fba3 0302 	umull	r0, r3, r3, r2
 80047d2:	095b      	lsrs	r3, r3, #5
 80047d4:	2064      	movs	r0, #100	; 0x64
 80047d6:	fb00 f303 	mul.w	r3, r0, r3
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	011b      	lsls	r3, r3, #4
 80047de:	3332      	adds	r3, #50	; 0x32
 80047e0:	4a07      	ldr	r2, [pc, #28]	; (8004800 <UART_SetConfig+0x118>)
 80047e2:	fba2 2303 	umull	r2, r3, r2, r3
 80047e6:	095b      	lsrs	r3, r3, #5
 80047e8:	f003 020f 	and.w	r2, r3, #15
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	440a      	add	r2, r1
 80047f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80047f4:	bf00      	nop
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40013800 	.word	0x40013800
 8004800:	51eb851f 	.word	0x51eb851f

08004804 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004804:	b084      	sub	sp, #16
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	f107 0014 	add.w	r0, r7, #20
 8004812:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	bc80      	pop	{r7}
 8004820:	b004      	add	sp, #16
 8004822:	4770      	bx	lr

08004824 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800482c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004830:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	b29b      	uxth	r3, r3
 800483e:	43db      	mvns	r3, r3
 8004840:	b29b      	uxth	r3, r3
 8004842:	4013      	ands	r3, r2
 8004844:	b29a      	uxth	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr

08004858 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	460b      	mov	r3, r1
 8004862:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	bc80      	pop	{r7}
 800486e:	4770      	bx	lr

08004870 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004870:	b084      	sub	sp, #16
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
 800487a:	f107 0014 	add.w	r0, r7, #20
 800487e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bc80      	pop	{r7}
 80048ac:	b004      	add	sp, #16
 80048ae:	4770      	bx	lr

080048b0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <malloc>:
 80048c4:	4b02      	ldr	r3, [pc, #8]	; (80048d0 <malloc+0xc>)
 80048c6:	4601      	mov	r1, r0
 80048c8:	6818      	ldr	r0, [r3, #0]
 80048ca:	f000 b82b 	b.w	8004924 <_malloc_r>
 80048ce:	bf00      	nop
 80048d0:	2000006c 	.word	0x2000006c

080048d4 <free>:
 80048d4:	4b02      	ldr	r3, [pc, #8]	; (80048e0 <free+0xc>)
 80048d6:	4601      	mov	r1, r0
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	f000 baa1 	b.w	8004e20 <_free_r>
 80048de:	bf00      	nop
 80048e0:	2000006c 	.word	0x2000006c

080048e4 <sbrk_aligned>:
 80048e4:	b570      	push	{r4, r5, r6, lr}
 80048e6:	4e0e      	ldr	r6, [pc, #56]	; (8004920 <sbrk_aligned+0x3c>)
 80048e8:	460c      	mov	r4, r1
 80048ea:	6831      	ldr	r1, [r6, #0]
 80048ec:	4605      	mov	r5, r0
 80048ee:	b911      	cbnz	r1, 80048f6 <sbrk_aligned+0x12>
 80048f0:	f000 fa3a 	bl	8004d68 <_sbrk_r>
 80048f4:	6030      	str	r0, [r6, #0]
 80048f6:	4621      	mov	r1, r4
 80048f8:	4628      	mov	r0, r5
 80048fa:	f000 fa35 	bl	8004d68 <_sbrk_r>
 80048fe:	1c43      	adds	r3, r0, #1
 8004900:	d00a      	beq.n	8004918 <sbrk_aligned+0x34>
 8004902:	1cc4      	adds	r4, r0, #3
 8004904:	f024 0403 	bic.w	r4, r4, #3
 8004908:	42a0      	cmp	r0, r4
 800490a:	d007      	beq.n	800491c <sbrk_aligned+0x38>
 800490c:	1a21      	subs	r1, r4, r0
 800490e:	4628      	mov	r0, r5
 8004910:	f000 fa2a 	bl	8004d68 <_sbrk_r>
 8004914:	3001      	adds	r0, #1
 8004916:	d101      	bne.n	800491c <sbrk_aligned+0x38>
 8004918:	f04f 34ff 	mov.w	r4, #4294967295
 800491c:	4620      	mov	r0, r4
 800491e:	bd70      	pop	{r4, r5, r6, pc}
 8004920:	20000938 	.word	0x20000938

08004924 <_malloc_r>:
 8004924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004928:	1ccd      	adds	r5, r1, #3
 800492a:	f025 0503 	bic.w	r5, r5, #3
 800492e:	3508      	adds	r5, #8
 8004930:	2d0c      	cmp	r5, #12
 8004932:	bf38      	it	cc
 8004934:	250c      	movcc	r5, #12
 8004936:	2d00      	cmp	r5, #0
 8004938:	4607      	mov	r7, r0
 800493a:	db01      	blt.n	8004940 <_malloc_r+0x1c>
 800493c:	42a9      	cmp	r1, r5
 800493e:	d905      	bls.n	800494c <_malloc_r+0x28>
 8004940:	230c      	movs	r3, #12
 8004942:	2600      	movs	r6, #0
 8004944:	603b      	str	r3, [r7, #0]
 8004946:	4630      	mov	r0, r6
 8004948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800494c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004a20 <_malloc_r+0xfc>
 8004950:	f000 f868 	bl	8004a24 <__malloc_lock>
 8004954:	f8d8 3000 	ldr.w	r3, [r8]
 8004958:	461c      	mov	r4, r3
 800495a:	bb5c      	cbnz	r4, 80049b4 <_malloc_r+0x90>
 800495c:	4629      	mov	r1, r5
 800495e:	4638      	mov	r0, r7
 8004960:	f7ff ffc0 	bl	80048e4 <sbrk_aligned>
 8004964:	1c43      	adds	r3, r0, #1
 8004966:	4604      	mov	r4, r0
 8004968:	d155      	bne.n	8004a16 <_malloc_r+0xf2>
 800496a:	f8d8 4000 	ldr.w	r4, [r8]
 800496e:	4626      	mov	r6, r4
 8004970:	2e00      	cmp	r6, #0
 8004972:	d145      	bne.n	8004a00 <_malloc_r+0xdc>
 8004974:	2c00      	cmp	r4, #0
 8004976:	d048      	beq.n	8004a0a <_malloc_r+0xe6>
 8004978:	6823      	ldr	r3, [r4, #0]
 800497a:	4631      	mov	r1, r6
 800497c:	4638      	mov	r0, r7
 800497e:	eb04 0903 	add.w	r9, r4, r3
 8004982:	f000 f9f1 	bl	8004d68 <_sbrk_r>
 8004986:	4581      	cmp	r9, r0
 8004988:	d13f      	bne.n	8004a0a <_malloc_r+0xe6>
 800498a:	6821      	ldr	r1, [r4, #0]
 800498c:	4638      	mov	r0, r7
 800498e:	1a6d      	subs	r5, r5, r1
 8004990:	4629      	mov	r1, r5
 8004992:	f7ff ffa7 	bl	80048e4 <sbrk_aligned>
 8004996:	3001      	adds	r0, #1
 8004998:	d037      	beq.n	8004a0a <_malloc_r+0xe6>
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	442b      	add	r3, r5
 800499e:	6023      	str	r3, [r4, #0]
 80049a0:	f8d8 3000 	ldr.w	r3, [r8]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d038      	beq.n	8004a1a <_malloc_r+0xf6>
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	42a2      	cmp	r2, r4
 80049ac:	d12b      	bne.n	8004a06 <_malloc_r+0xe2>
 80049ae:	2200      	movs	r2, #0
 80049b0:	605a      	str	r2, [r3, #4]
 80049b2:	e00f      	b.n	80049d4 <_malloc_r+0xb0>
 80049b4:	6822      	ldr	r2, [r4, #0]
 80049b6:	1b52      	subs	r2, r2, r5
 80049b8:	d41f      	bmi.n	80049fa <_malloc_r+0xd6>
 80049ba:	2a0b      	cmp	r2, #11
 80049bc:	d917      	bls.n	80049ee <_malloc_r+0xca>
 80049be:	1961      	adds	r1, r4, r5
 80049c0:	42a3      	cmp	r3, r4
 80049c2:	6025      	str	r5, [r4, #0]
 80049c4:	bf18      	it	ne
 80049c6:	6059      	strne	r1, [r3, #4]
 80049c8:	6863      	ldr	r3, [r4, #4]
 80049ca:	bf08      	it	eq
 80049cc:	f8c8 1000 	streq.w	r1, [r8]
 80049d0:	5162      	str	r2, [r4, r5]
 80049d2:	604b      	str	r3, [r1, #4]
 80049d4:	4638      	mov	r0, r7
 80049d6:	f104 060b 	add.w	r6, r4, #11
 80049da:	f000 f829 	bl	8004a30 <__malloc_unlock>
 80049de:	f026 0607 	bic.w	r6, r6, #7
 80049e2:	1d23      	adds	r3, r4, #4
 80049e4:	1af2      	subs	r2, r6, r3
 80049e6:	d0ae      	beq.n	8004946 <_malloc_r+0x22>
 80049e8:	1b9b      	subs	r3, r3, r6
 80049ea:	50a3      	str	r3, [r4, r2]
 80049ec:	e7ab      	b.n	8004946 <_malloc_r+0x22>
 80049ee:	42a3      	cmp	r3, r4
 80049f0:	6862      	ldr	r2, [r4, #4]
 80049f2:	d1dd      	bne.n	80049b0 <_malloc_r+0x8c>
 80049f4:	f8c8 2000 	str.w	r2, [r8]
 80049f8:	e7ec      	b.n	80049d4 <_malloc_r+0xb0>
 80049fa:	4623      	mov	r3, r4
 80049fc:	6864      	ldr	r4, [r4, #4]
 80049fe:	e7ac      	b.n	800495a <_malloc_r+0x36>
 8004a00:	4634      	mov	r4, r6
 8004a02:	6876      	ldr	r6, [r6, #4]
 8004a04:	e7b4      	b.n	8004970 <_malloc_r+0x4c>
 8004a06:	4613      	mov	r3, r2
 8004a08:	e7cc      	b.n	80049a4 <_malloc_r+0x80>
 8004a0a:	230c      	movs	r3, #12
 8004a0c:	4638      	mov	r0, r7
 8004a0e:	603b      	str	r3, [r7, #0]
 8004a10:	f000 f80e 	bl	8004a30 <__malloc_unlock>
 8004a14:	e797      	b.n	8004946 <_malloc_r+0x22>
 8004a16:	6025      	str	r5, [r4, #0]
 8004a18:	e7dc      	b.n	80049d4 <_malloc_r+0xb0>
 8004a1a:	605b      	str	r3, [r3, #4]
 8004a1c:	deff      	udf	#255	; 0xff
 8004a1e:	bf00      	nop
 8004a20:	20000934 	.word	0x20000934

08004a24 <__malloc_lock>:
 8004a24:	4801      	ldr	r0, [pc, #4]	; (8004a2c <__malloc_lock+0x8>)
 8004a26:	f000 b9eb 	b.w	8004e00 <__retarget_lock_acquire_recursive>
 8004a2a:	bf00      	nop
 8004a2c:	20000a7c 	.word	0x20000a7c

08004a30 <__malloc_unlock>:
 8004a30:	4801      	ldr	r0, [pc, #4]	; (8004a38 <__malloc_unlock+0x8>)
 8004a32:	f000 b9e6 	b.w	8004e02 <__retarget_lock_release_recursive>
 8004a36:	bf00      	nop
 8004a38:	20000a7c 	.word	0x20000a7c

08004a3c <std>:
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	b510      	push	{r4, lr}
 8004a40:	4604      	mov	r4, r0
 8004a42:	e9c0 3300 	strd	r3, r3, [r0]
 8004a46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a4a:	6083      	str	r3, [r0, #8]
 8004a4c:	8181      	strh	r1, [r0, #12]
 8004a4e:	6643      	str	r3, [r0, #100]	; 0x64
 8004a50:	81c2      	strh	r2, [r0, #14]
 8004a52:	6183      	str	r3, [r0, #24]
 8004a54:	4619      	mov	r1, r3
 8004a56:	2208      	movs	r2, #8
 8004a58:	305c      	adds	r0, #92	; 0x5c
 8004a5a:	f000 f949 	bl	8004cf0 <memset>
 8004a5e:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <std+0x38>)
 8004a60:	6224      	str	r4, [r4, #32]
 8004a62:	6263      	str	r3, [r4, #36]	; 0x24
 8004a64:	4b04      	ldr	r3, [pc, #16]	; (8004a78 <std+0x3c>)
 8004a66:	62a3      	str	r3, [r4, #40]	; 0x28
 8004a68:	4b04      	ldr	r3, [pc, #16]	; (8004a7c <std+0x40>)
 8004a6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004a6c:	4b04      	ldr	r3, [pc, #16]	; (8004a80 <std+0x44>)
 8004a6e:	6323      	str	r3, [r4, #48]	; 0x30
 8004a70:	bd10      	pop	{r4, pc}
 8004a72:	bf00      	nop
 8004a74:	08004c29 	.word	0x08004c29
 8004a78:	08004c4b 	.word	0x08004c4b
 8004a7c:	08004c83 	.word	0x08004c83
 8004a80:	08004ca7 	.word	0x08004ca7

08004a84 <stdio_exit_handler>:
 8004a84:	4a02      	ldr	r2, [pc, #8]	; (8004a90 <stdio_exit_handler+0xc>)
 8004a86:	4903      	ldr	r1, [pc, #12]	; (8004a94 <stdio_exit_handler+0x10>)
 8004a88:	4803      	ldr	r0, [pc, #12]	; (8004a98 <stdio_exit_handler+0x14>)
 8004a8a:	f000 b869 	b.w	8004b60 <_fwalk_sglue>
 8004a8e:	bf00      	nop
 8004a90:	20000014 	.word	0x20000014
 8004a94:	08005811 	.word	0x08005811
 8004a98:	20000020 	.word	0x20000020

08004a9c <cleanup_stdio>:
 8004a9c:	6841      	ldr	r1, [r0, #4]
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <cleanup_stdio+0x34>)
 8004aa0:	b510      	push	{r4, lr}
 8004aa2:	4299      	cmp	r1, r3
 8004aa4:	4604      	mov	r4, r0
 8004aa6:	d001      	beq.n	8004aac <cleanup_stdio+0x10>
 8004aa8:	f000 feb2 	bl	8005810 <_fflush_r>
 8004aac:	68a1      	ldr	r1, [r4, #8]
 8004aae:	4b09      	ldr	r3, [pc, #36]	; (8004ad4 <cleanup_stdio+0x38>)
 8004ab0:	4299      	cmp	r1, r3
 8004ab2:	d002      	beq.n	8004aba <cleanup_stdio+0x1e>
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f000 feab 	bl	8005810 <_fflush_r>
 8004aba:	68e1      	ldr	r1, [r4, #12]
 8004abc:	4b06      	ldr	r3, [pc, #24]	; (8004ad8 <cleanup_stdio+0x3c>)
 8004abe:	4299      	cmp	r1, r3
 8004ac0:	d004      	beq.n	8004acc <cleanup_stdio+0x30>
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ac8:	f000 bea2 	b.w	8005810 <_fflush_r>
 8004acc:	bd10      	pop	{r4, pc}
 8004ace:	bf00      	nop
 8004ad0:	2000093c 	.word	0x2000093c
 8004ad4:	200009a4 	.word	0x200009a4
 8004ad8:	20000a0c 	.word	0x20000a0c

08004adc <global_stdio_init.part.0>:
 8004adc:	b510      	push	{r4, lr}
 8004ade:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <global_stdio_init.part.0+0x30>)
 8004ae0:	4c0b      	ldr	r4, [pc, #44]	; (8004b10 <global_stdio_init.part.0+0x34>)
 8004ae2:	4a0c      	ldr	r2, [pc, #48]	; (8004b14 <global_stdio_init.part.0+0x38>)
 8004ae4:	4620      	mov	r0, r4
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	2104      	movs	r1, #4
 8004aea:	2200      	movs	r2, #0
 8004aec:	f7ff ffa6 	bl	8004a3c <std>
 8004af0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004af4:	2201      	movs	r2, #1
 8004af6:	2109      	movs	r1, #9
 8004af8:	f7ff ffa0 	bl	8004a3c <std>
 8004afc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004b00:	2202      	movs	r2, #2
 8004b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b06:	2112      	movs	r1, #18
 8004b08:	f7ff bf98 	b.w	8004a3c <std>
 8004b0c:	20000a74 	.word	0x20000a74
 8004b10:	2000093c 	.word	0x2000093c
 8004b14:	08004a85 	.word	0x08004a85

08004b18 <__sfp_lock_acquire>:
 8004b18:	4801      	ldr	r0, [pc, #4]	; (8004b20 <__sfp_lock_acquire+0x8>)
 8004b1a:	f000 b971 	b.w	8004e00 <__retarget_lock_acquire_recursive>
 8004b1e:	bf00      	nop
 8004b20:	20000a7d 	.word	0x20000a7d

08004b24 <__sfp_lock_release>:
 8004b24:	4801      	ldr	r0, [pc, #4]	; (8004b2c <__sfp_lock_release+0x8>)
 8004b26:	f000 b96c 	b.w	8004e02 <__retarget_lock_release_recursive>
 8004b2a:	bf00      	nop
 8004b2c:	20000a7d 	.word	0x20000a7d

08004b30 <__sinit>:
 8004b30:	b510      	push	{r4, lr}
 8004b32:	4604      	mov	r4, r0
 8004b34:	f7ff fff0 	bl	8004b18 <__sfp_lock_acquire>
 8004b38:	6a23      	ldr	r3, [r4, #32]
 8004b3a:	b11b      	cbz	r3, 8004b44 <__sinit+0x14>
 8004b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b40:	f7ff bff0 	b.w	8004b24 <__sfp_lock_release>
 8004b44:	4b04      	ldr	r3, [pc, #16]	; (8004b58 <__sinit+0x28>)
 8004b46:	6223      	str	r3, [r4, #32]
 8004b48:	4b04      	ldr	r3, [pc, #16]	; (8004b5c <__sinit+0x2c>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1f5      	bne.n	8004b3c <__sinit+0xc>
 8004b50:	f7ff ffc4 	bl	8004adc <global_stdio_init.part.0>
 8004b54:	e7f2      	b.n	8004b3c <__sinit+0xc>
 8004b56:	bf00      	nop
 8004b58:	08004a9d 	.word	0x08004a9d
 8004b5c:	20000a74 	.word	0x20000a74

08004b60 <_fwalk_sglue>:
 8004b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b64:	4607      	mov	r7, r0
 8004b66:	4688      	mov	r8, r1
 8004b68:	4614      	mov	r4, r2
 8004b6a:	2600      	movs	r6, #0
 8004b6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004b70:	f1b9 0901 	subs.w	r9, r9, #1
 8004b74:	d505      	bpl.n	8004b82 <_fwalk_sglue+0x22>
 8004b76:	6824      	ldr	r4, [r4, #0]
 8004b78:	2c00      	cmp	r4, #0
 8004b7a:	d1f7      	bne.n	8004b6c <_fwalk_sglue+0xc>
 8004b7c:	4630      	mov	r0, r6
 8004b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b82:	89ab      	ldrh	r3, [r5, #12]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d907      	bls.n	8004b98 <_fwalk_sglue+0x38>
 8004b88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	d003      	beq.n	8004b98 <_fwalk_sglue+0x38>
 8004b90:	4629      	mov	r1, r5
 8004b92:	4638      	mov	r0, r7
 8004b94:	47c0      	blx	r8
 8004b96:	4306      	orrs	r6, r0
 8004b98:	3568      	adds	r5, #104	; 0x68
 8004b9a:	e7e9      	b.n	8004b70 <_fwalk_sglue+0x10>

08004b9c <iprintf>:
 8004b9c:	b40f      	push	{r0, r1, r2, r3}
 8004b9e:	b507      	push	{r0, r1, r2, lr}
 8004ba0:	4906      	ldr	r1, [pc, #24]	; (8004bbc <iprintf+0x20>)
 8004ba2:	ab04      	add	r3, sp, #16
 8004ba4:	6808      	ldr	r0, [r1, #0]
 8004ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004baa:	6881      	ldr	r1, [r0, #8]
 8004bac:	9301      	str	r3, [sp, #4]
 8004bae:	f000 faff 	bl	80051b0 <_vfiprintf_r>
 8004bb2:	b003      	add	sp, #12
 8004bb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bb8:	b004      	add	sp, #16
 8004bba:	4770      	bx	lr
 8004bbc:	2000006c 	.word	0x2000006c

08004bc0 <sniprintf>:
 8004bc0:	b40c      	push	{r2, r3}
 8004bc2:	b530      	push	{r4, r5, lr}
 8004bc4:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <sniprintf+0x64>)
 8004bc6:	1e0c      	subs	r4, r1, #0
 8004bc8:	681d      	ldr	r5, [r3, #0]
 8004bca:	b09d      	sub	sp, #116	; 0x74
 8004bcc:	da08      	bge.n	8004be0 <sniprintf+0x20>
 8004bce:	238b      	movs	r3, #139	; 0x8b
 8004bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd4:	602b      	str	r3, [r5, #0]
 8004bd6:	b01d      	add	sp, #116	; 0x74
 8004bd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004bdc:	b002      	add	sp, #8
 8004bde:	4770      	bx	lr
 8004be0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004be4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004be8:	bf0c      	ite	eq
 8004bea:	4623      	moveq	r3, r4
 8004bec:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004bf0:	9304      	str	r3, [sp, #16]
 8004bf2:	9307      	str	r3, [sp, #28]
 8004bf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bf8:	9002      	str	r0, [sp, #8]
 8004bfa:	9006      	str	r0, [sp, #24]
 8004bfc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004c00:	4628      	mov	r0, r5
 8004c02:	ab21      	add	r3, sp, #132	; 0x84
 8004c04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004c06:	a902      	add	r1, sp, #8
 8004c08:	9301      	str	r3, [sp, #4]
 8004c0a:	f000 f9ab 	bl	8004f64 <_svfiprintf_r>
 8004c0e:	1c43      	adds	r3, r0, #1
 8004c10:	bfbc      	itt	lt
 8004c12:	238b      	movlt	r3, #139	; 0x8b
 8004c14:	602b      	strlt	r3, [r5, #0]
 8004c16:	2c00      	cmp	r4, #0
 8004c18:	d0dd      	beq.n	8004bd6 <sniprintf+0x16>
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	9b02      	ldr	r3, [sp, #8]
 8004c1e:	701a      	strb	r2, [r3, #0]
 8004c20:	e7d9      	b.n	8004bd6 <sniprintf+0x16>
 8004c22:	bf00      	nop
 8004c24:	2000006c 	.word	0x2000006c

08004c28 <__sread>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c30:	f000 f888 	bl	8004d44 <_read_r>
 8004c34:	2800      	cmp	r0, #0
 8004c36:	bfab      	itete	ge
 8004c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8004c3c:	181b      	addge	r3, r3, r0
 8004c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c42:	bfac      	ite	ge
 8004c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c46:	81a3      	strhlt	r3, [r4, #12]
 8004c48:	bd10      	pop	{r4, pc}

08004c4a <__swrite>:
 8004c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c4e:	461f      	mov	r7, r3
 8004c50:	898b      	ldrh	r3, [r1, #12]
 8004c52:	4605      	mov	r5, r0
 8004c54:	05db      	lsls	r3, r3, #23
 8004c56:	460c      	mov	r4, r1
 8004c58:	4616      	mov	r6, r2
 8004c5a:	d505      	bpl.n	8004c68 <__swrite+0x1e>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c64:	f000 f85c 	bl	8004d20 <_lseek_r>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	4632      	mov	r2, r6
 8004c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c70:	81a3      	strh	r3, [r4, #12]
 8004c72:	4628      	mov	r0, r5
 8004c74:	463b      	mov	r3, r7
 8004c76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7e:	f000 b883 	b.w	8004d88 <_write_r>

08004c82 <__sseek>:
 8004c82:	b510      	push	{r4, lr}
 8004c84:	460c      	mov	r4, r1
 8004c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c8a:	f000 f849 	bl	8004d20 <_lseek_r>
 8004c8e:	1c43      	adds	r3, r0, #1
 8004c90:	89a3      	ldrh	r3, [r4, #12]
 8004c92:	bf15      	itete	ne
 8004c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8004c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c9e:	81a3      	strheq	r3, [r4, #12]
 8004ca0:	bf18      	it	ne
 8004ca2:	81a3      	strhne	r3, [r4, #12]
 8004ca4:	bd10      	pop	{r4, pc}

08004ca6 <__sclose>:
 8004ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004caa:	f000 b829 	b.w	8004d00 <_close_r>
	...

08004cb0 <_vsiprintf_r>:
 8004cb0:	b500      	push	{lr}
 8004cb2:	b09b      	sub	sp, #108	; 0x6c
 8004cb4:	9100      	str	r1, [sp, #0]
 8004cb6:	9104      	str	r1, [sp, #16]
 8004cb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004cbc:	9105      	str	r1, [sp, #20]
 8004cbe:	9102      	str	r1, [sp, #8]
 8004cc0:	4905      	ldr	r1, [pc, #20]	; (8004cd8 <_vsiprintf_r+0x28>)
 8004cc2:	9103      	str	r1, [sp, #12]
 8004cc4:	4669      	mov	r1, sp
 8004cc6:	f000 f94d 	bl	8004f64 <_svfiprintf_r>
 8004cca:	2200      	movs	r2, #0
 8004ccc:	9b00      	ldr	r3, [sp, #0]
 8004cce:	701a      	strb	r2, [r3, #0]
 8004cd0:	b01b      	add	sp, #108	; 0x6c
 8004cd2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004cd6:	bf00      	nop
 8004cd8:	ffff0208 	.word	0xffff0208

08004cdc <vsiprintf>:
 8004cdc:	4613      	mov	r3, r2
 8004cde:	460a      	mov	r2, r1
 8004ce0:	4601      	mov	r1, r0
 8004ce2:	4802      	ldr	r0, [pc, #8]	; (8004cec <vsiprintf+0x10>)
 8004ce4:	6800      	ldr	r0, [r0, #0]
 8004ce6:	f7ff bfe3 	b.w	8004cb0 <_vsiprintf_r>
 8004cea:	bf00      	nop
 8004cec:	2000006c 	.word	0x2000006c

08004cf0 <memset>:
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	4402      	add	r2, r0
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d100      	bne.n	8004cfa <memset+0xa>
 8004cf8:	4770      	bx	lr
 8004cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8004cfe:	e7f9      	b.n	8004cf4 <memset+0x4>

08004d00 <_close_r>:
 8004d00:	b538      	push	{r3, r4, r5, lr}
 8004d02:	2300      	movs	r3, #0
 8004d04:	4d05      	ldr	r5, [pc, #20]	; (8004d1c <_close_r+0x1c>)
 8004d06:	4604      	mov	r4, r0
 8004d08:	4608      	mov	r0, r1
 8004d0a:	602b      	str	r3, [r5, #0]
 8004d0c:	f7fc fdc7 	bl	800189e <_close>
 8004d10:	1c43      	adds	r3, r0, #1
 8004d12:	d102      	bne.n	8004d1a <_close_r+0x1a>
 8004d14:	682b      	ldr	r3, [r5, #0]
 8004d16:	b103      	cbz	r3, 8004d1a <_close_r+0x1a>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
 8004d1c:	20000a78 	.word	0x20000a78

08004d20 <_lseek_r>:
 8004d20:	b538      	push	{r3, r4, r5, lr}
 8004d22:	4604      	mov	r4, r0
 8004d24:	4608      	mov	r0, r1
 8004d26:	4611      	mov	r1, r2
 8004d28:	2200      	movs	r2, #0
 8004d2a:	4d05      	ldr	r5, [pc, #20]	; (8004d40 <_lseek_r+0x20>)
 8004d2c:	602a      	str	r2, [r5, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	f7fc fdd9 	bl	80018e6 <_lseek>
 8004d34:	1c43      	adds	r3, r0, #1
 8004d36:	d102      	bne.n	8004d3e <_lseek_r+0x1e>
 8004d38:	682b      	ldr	r3, [r5, #0]
 8004d3a:	b103      	cbz	r3, 8004d3e <_lseek_r+0x1e>
 8004d3c:	6023      	str	r3, [r4, #0]
 8004d3e:	bd38      	pop	{r3, r4, r5, pc}
 8004d40:	20000a78 	.word	0x20000a78

08004d44 <_read_r>:
 8004d44:	b538      	push	{r3, r4, r5, lr}
 8004d46:	4604      	mov	r4, r0
 8004d48:	4608      	mov	r0, r1
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	4d05      	ldr	r5, [pc, #20]	; (8004d64 <_read_r+0x20>)
 8004d50:	602a      	str	r2, [r5, #0]
 8004d52:	461a      	mov	r2, r3
 8004d54:	f7fc fd6a 	bl	800182c <_read>
 8004d58:	1c43      	adds	r3, r0, #1
 8004d5a:	d102      	bne.n	8004d62 <_read_r+0x1e>
 8004d5c:	682b      	ldr	r3, [r5, #0]
 8004d5e:	b103      	cbz	r3, 8004d62 <_read_r+0x1e>
 8004d60:	6023      	str	r3, [r4, #0]
 8004d62:	bd38      	pop	{r3, r4, r5, pc}
 8004d64:	20000a78 	.word	0x20000a78

08004d68 <_sbrk_r>:
 8004d68:	b538      	push	{r3, r4, r5, lr}
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	4d05      	ldr	r5, [pc, #20]	; (8004d84 <_sbrk_r+0x1c>)
 8004d6e:	4604      	mov	r4, r0
 8004d70:	4608      	mov	r0, r1
 8004d72:	602b      	str	r3, [r5, #0]
 8004d74:	f7fc fdc4 	bl	8001900 <_sbrk>
 8004d78:	1c43      	adds	r3, r0, #1
 8004d7a:	d102      	bne.n	8004d82 <_sbrk_r+0x1a>
 8004d7c:	682b      	ldr	r3, [r5, #0]
 8004d7e:	b103      	cbz	r3, 8004d82 <_sbrk_r+0x1a>
 8004d80:	6023      	str	r3, [r4, #0]
 8004d82:	bd38      	pop	{r3, r4, r5, pc}
 8004d84:	20000a78 	.word	0x20000a78

08004d88 <_write_r>:
 8004d88:	b538      	push	{r3, r4, r5, lr}
 8004d8a:	4604      	mov	r4, r0
 8004d8c:	4608      	mov	r0, r1
 8004d8e:	4611      	mov	r1, r2
 8004d90:	2200      	movs	r2, #0
 8004d92:	4d05      	ldr	r5, [pc, #20]	; (8004da8 <_write_r+0x20>)
 8004d94:	602a      	str	r2, [r5, #0]
 8004d96:	461a      	mov	r2, r3
 8004d98:	f7fc fd65 	bl	8001866 <_write>
 8004d9c:	1c43      	adds	r3, r0, #1
 8004d9e:	d102      	bne.n	8004da6 <_write_r+0x1e>
 8004da0:	682b      	ldr	r3, [r5, #0]
 8004da2:	b103      	cbz	r3, 8004da6 <_write_r+0x1e>
 8004da4:	6023      	str	r3, [r4, #0]
 8004da6:	bd38      	pop	{r3, r4, r5, pc}
 8004da8:	20000a78 	.word	0x20000a78

08004dac <__errno>:
 8004dac:	4b01      	ldr	r3, [pc, #4]	; (8004db4 <__errno+0x8>)
 8004dae:	6818      	ldr	r0, [r3, #0]
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	2000006c 	.word	0x2000006c

08004db8 <__libc_init_array>:
 8004db8:	b570      	push	{r4, r5, r6, lr}
 8004dba:	2600      	movs	r6, #0
 8004dbc:	4d0c      	ldr	r5, [pc, #48]	; (8004df0 <__libc_init_array+0x38>)
 8004dbe:	4c0d      	ldr	r4, [pc, #52]	; (8004df4 <__libc_init_array+0x3c>)
 8004dc0:	1b64      	subs	r4, r4, r5
 8004dc2:	10a4      	asrs	r4, r4, #2
 8004dc4:	42a6      	cmp	r6, r4
 8004dc6:	d109      	bne.n	8004ddc <__libc_init_array+0x24>
 8004dc8:	f000 fec2 	bl	8005b50 <_init>
 8004dcc:	2600      	movs	r6, #0
 8004dce:	4d0a      	ldr	r5, [pc, #40]	; (8004df8 <__libc_init_array+0x40>)
 8004dd0:	4c0a      	ldr	r4, [pc, #40]	; (8004dfc <__libc_init_array+0x44>)
 8004dd2:	1b64      	subs	r4, r4, r5
 8004dd4:	10a4      	asrs	r4, r4, #2
 8004dd6:	42a6      	cmp	r6, r4
 8004dd8:	d105      	bne.n	8004de6 <__libc_init_array+0x2e>
 8004dda:	bd70      	pop	{r4, r5, r6, pc}
 8004ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004de0:	4798      	blx	r3
 8004de2:	3601      	adds	r6, #1
 8004de4:	e7ee      	b.n	8004dc4 <__libc_init_array+0xc>
 8004de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dea:	4798      	blx	r3
 8004dec:	3601      	adds	r6, #1
 8004dee:	e7f2      	b.n	8004dd6 <__libc_init_array+0x1e>
 8004df0:	08006d9c 	.word	0x08006d9c
 8004df4:	08006d9c 	.word	0x08006d9c
 8004df8:	08006d9c 	.word	0x08006d9c
 8004dfc:	08006da0 	.word	0x08006da0

08004e00 <__retarget_lock_acquire_recursive>:
 8004e00:	4770      	bx	lr

08004e02 <__retarget_lock_release_recursive>:
 8004e02:	4770      	bx	lr

08004e04 <memcpy>:
 8004e04:	440a      	add	r2, r1
 8004e06:	4291      	cmp	r1, r2
 8004e08:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e0c:	d100      	bne.n	8004e10 <memcpy+0xc>
 8004e0e:	4770      	bx	lr
 8004e10:	b510      	push	{r4, lr}
 8004e12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e16:	4291      	cmp	r1, r2
 8004e18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e1c:	d1f9      	bne.n	8004e12 <memcpy+0xe>
 8004e1e:	bd10      	pop	{r4, pc}

08004e20 <_free_r>:
 8004e20:	b538      	push	{r3, r4, r5, lr}
 8004e22:	4605      	mov	r5, r0
 8004e24:	2900      	cmp	r1, #0
 8004e26:	d040      	beq.n	8004eaa <_free_r+0x8a>
 8004e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e2c:	1f0c      	subs	r4, r1, #4
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	bfb8      	it	lt
 8004e32:	18e4      	addlt	r4, r4, r3
 8004e34:	f7ff fdf6 	bl	8004a24 <__malloc_lock>
 8004e38:	4a1c      	ldr	r2, [pc, #112]	; (8004eac <_free_r+0x8c>)
 8004e3a:	6813      	ldr	r3, [r2, #0]
 8004e3c:	b933      	cbnz	r3, 8004e4c <_free_r+0x2c>
 8004e3e:	6063      	str	r3, [r4, #4]
 8004e40:	6014      	str	r4, [r2, #0]
 8004e42:	4628      	mov	r0, r5
 8004e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e48:	f7ff bdf2 	b.w	8004a30 <__malloc_unlock>
 8004e4c:	42a3      	cmp	r3, r4
 8004e4e:	d908      	bls.n	8004e62 <_free_r+0x42>
 8004e50:	6820      	ldr	r0, [r4, #0]
 8004e52:	1821      	adds	r1, r4, r0
 8004e54:	428b      	cmp	r3, r1
 8004e56:	bf01      	itttt	eq
 8004e58:	6819      	ldreq	r1, [r3, #0]
 8004e5a:	685b      	ldreq	r3, [r3, #4]
 8004e5c:	1809      	addeq	r1, r1, r0
 8004e5e:	6021      	streq	r1, [r4, #0]
 8004e60:	e7ed      	b.n	8004e3e <_free_r+0x1e>
 8004e62:	461a      	mov	r2, r3
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	b10b      	cbz	r3, 8004e6c <_free_r+0x4c>
 8004e68:	42a3      	cmp	r3, r4
 8004e6a:	d9fa      	bls.n	8004e62 <_free_r+0x42>
 8004e6c:	6811      	ldr	r1, [r2, #0]
 8004e6e:	1850      	adds	r0, r2, r1
 8004e70:	42a0      	cmp	r0, r4
 8004e72:	d10b      	bne.n	8004e8c <_free_r+0x6c>
 8004e74:	6820      	ldr	r0, [r4, #0]
 8004e76:	4401      	add	r1, r0
 8004e78:	1850      	adds	r0, r2, r1
 8004e7a:	4283      	cmp	r3, r0
 8004e7c:	6011      	str	r1, [r2, #0]
 8004e7e:	d1e0      	bne.n	8004e42 <_free_r+0x22>
 8004e80:	6818      	ldr	r0, [r3, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	4408      	add	r0, r1
 8004e86:	6010      	str	r0, [r2, #0]
 8004e88:	6053      	str	r3, [r2, #4]
 8004e8a:	e7da      	b.n	8004e42 <_free_r+0x22>
 8004e8c:	d902      	bls.n	8004e94 <_free_r+0x74>
 8004e8e:	230c      	movs	r3, #12
 8004e90:	602b      	str	r3, [r5, #0]
 8004e92:	e7d6      	b.n	8004e42 <_free_r+0x22>
 8004e94:	6820      	ldr	r0, [r4, #0]
 8004e96:	1821      	adds	r1, r4, r0
 8004e98:	428b      	cmp	r3, r1
 8004e9a:	bf01      	itttt	eq
 8004e9c:	6819      	ldreq	r1, [r3, #0]
 8004e9e:	685b      	ldreq	r3, [r3, #4]
 8004ea0:	1809      	addeq	r1, r1, r0
 8004ea2:	6021      	streq	r1, [r4, #0]
 8004ea4:	6063      	str	r3, [r4, #4]
 8004ea6:	6054      	str	r4, [r2, #4]
 8004ea8:	e7cb      	b.n	8004e42 <_free_r+0x22>
 8004eaa:	bd38      	pop	{r3, r4, r5, pc}
 8004eac:	20000934 	.word	0x20000934

08004eb0 <__ssputs_r>:
 8004eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb4:	461f      	mov	r7, r3
 8004eb6:	688e      	ldr	r6, [r1, #8]
 8004eb8:	4682      	mov	sl, r0
 8004eba:	42be      	cmp	r6, r7
 8004ebc:	460c      	mov	r4, r1
 8004ebe:	4690      	mov	r8, r2
 8004ec0:	680b      	ldr	r3, [r1, #0]
 8004ec2:	d82c      	bhi.n	8004f1e <__ssputs_r+0x6e>
 8004ec4:	898a      	ldrh	r2, [r1, #12]
 8004ec6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004eca:	d026      	beq.n	8004f1a <__ssputs_r+0x6a>
 8004ecc:	6965      	ldr	r5, [r4, #20]
 8004ece:	6909      	ldr	r1, [r1, #16]
 8004ed0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ed4:	eba3 0901 	sub.w	r9, r3, r1
 8004ed8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004edc:	1c7b      	adds	r3, r7, #1
 8004ede:	444b      	add	r3, r9
 8004ee0:	106d      	asrs	r5, r5, #1
 8004ee2:	429d      	cmp	r5, r3
 8004ee4:	bf38      	it	cc
 8004ee6:	461d      	movcc	r5, r3
 8004ee8:	0553      	lsls	r3, r2, #21
 8004eea:	d527      	bpl.n	8004f3c <__ssputs_r+0x8c>
 8004eec:	4629      	mov	r1, r5
 8004eee:	f7ff fd19 	bl	8004924 <_malloc_r>
 8004ef2:	4606      	mov	r6, r0
 8004ef4:	b360      	cbz	r0, 8004f50 <__ssputs_r+0xa0>
 8004ef6:	464a      	mov	r2, r9
 8004ef8:	6921      	ldr	r1, [r4, #16]
 8004efa:	f7ff ff83 	bl	8004e04 <memcpy>
 8004efe:	89a3      	ldrh	r3, [r4, #12]
 8004f00:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f08:	81a3      	strh	r3, [r4, #12]
 8004f0a:	6126      	str	r6, [r4, #16]
 8004f0c:	444e      	add	r6, r9
 8004f0e:	6026      	str	r6, [r4, #0]
 8004f10:	463e      	mov	r6, r7
 8004f12:	6165      	str	r5, [r4, #20]
 8004f14:	eba5 0509 	sub.w	r5, r5, r9
 8004f18:	60a5      	str	r5, [r4, #8]
 8004f1a:	42be      	cmp	r6, r7
 8004f1c:	d900      	bls.n	8004f20 <__ssputs_r+0x70>
 8004f1e:	463e      	mov	r6, r7
 8004f20:	4632      	mov	r2, r6
 8004f22:	4641      	mov	r1, r8
 8004f24:	6820      	ldr	r0, [r4, #0]
 8004f26:	f000 fd31 	bl	800598c <memmove>
 8004f2a:	2000      	movs	r0, #0
 8004f2c:	68a3      	ldr	r3, [r4, #8]
 8004f2e:	1b9b      	subs	r3, r3, r6
 8004f30:	60a3      	str	r3, [r4, #8]
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	4433      	add	r3, r6
 8004f36:	6023      	str	r3, [r4, #0]
 8004f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f3c:	462a      	mov	r2, r5
 8004f3e:	f000 fd4d 	bl	80059dc <_realloc_r>
 8004f42:	4606      	mov	r6, r0
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d1e0      	bne.n	8004f0a <__ssputs_r+0x5a>
 8004f48:	4650      	mov	r0, sl
 8004f4a:	6921      	ldr	r1, [r4, #16]
 8004f4c:	f7ff ff68 	bl	8004e20 <_free_r>
 8004f50:	230c      	movs	r3, #12
 8004f52:	f8ca 3000 	str.w	r3, [sl]
 8004f56:	89a3      	ldrh	r3, [r4, #12]
 8004f58:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f60:	81a3      	strh	r3, [r4, #12]
 8004f62:	e7e9      	b.n	8004f38 <__ssputs_r+0x88>

08004f64 <_svfiprintf_r>:
 8004f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f68:	4698      	mov	r8, r3
 8004f6a:	898b      	ldrh	r3, [r1, #12]
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	061b      	lsls	r3, r3, #24
 8004f70:	460d      	mov	r5, r1
 8004f72:	4614      	mov	r4, r2
 8004f74:	b09d      	sub	sp, #116	; 0x74
 8004f76:	d50e      	bpl.n	8004f96 <_svfiprintf_r+0x32>
 8004f78:	690b      	ldr	r3, [r1, #16]
 8004f7a:	b963      	cbnz	r3, 8004f96 <_svfiprintf_r+0x32>
 8004f7c:	2140      	movs	r1, #64	; 0x40
 8004f7e:	f7ff fcd1 	bl	8004924 <_malloc_r>
 8004f82:	6028      	str	r0, [r5, #0]
 8004f84:	6128      	str	r0, [r5, #16]
 8004f86:	b920      	cbnz	r0, 8004f92 <_svfiprintf_r+0x2e>
 8004f88:	230c      	movs	r3, #12
 8004f8a:	603b      	str	r3, [r7, #0]
 8004f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f90:	e0d0      	b.n	8005134 <_svfiprintf_r+0x1d0>
 8004f92:	2340      	movs	r3, #64	; 0x40
 8004f94:	616b      	str	r3, [r5, #20]
 8004f96:	2300      	movs	r3, #0
 8004f98:	9309      	str	r3, [sp, #36]	; 0x24
 8004f9a:	2320      	movs	r3, #32
 8004f9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004fa0:	2330      	movs	r3, #48	; 0x30
 8004fa2:	f04f 0901 	mov.w	r9, #1
 8004fa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004faa:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800514c <_svfiprintf_r+0x1e8>
 8004fae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004fb2:	4623      	mov	r3, r4
 8004fb4:	469a      	mov	sl, r3
 8004fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fba:	b10a      	cbz	r2, 8004fc0 <_svfiprintf_r+0x5c>
 8004fbc:	2a25      	cmp	r2, #37	; 0x25
 8004fbe:	d1f9      	bne.n	8004fb4 <_svfiprintf_r+0x50>
 8004fc0:	ebba 0b04 	subs.w	fp, sl, r4
 8004fc4:	d00b      	beq.n	8004fde <_svfiprintf_r+0x7a>
 8004fc6:	465b      	mov	r3, fp
 8004fc8:	4622      	mov	r2, r4
 8004fca:	4629      	mov	r1, r5
 8004fcc:	4638      	mov	r0, r7
 8004fce:	f7ff ff6f 	bl	8004eb0 <__ssputs_r>
 8004fd2:	3001      	adds	r0, #1
 8004fd4:	f000 80a9 	beq.w	800512a <_svfiprintf_r+0x1c6>
 8004fd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fda:	445a      	add	r2, fp
 8004fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8004fde:	f89a 3000 	ldrb.w	r3, [sl]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 80a1 	beq.w	800512a <_svfiprintf_r+0x1c6>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f04f 32ff 	mov.w	r2, #4294967295
 8004fee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ff2:	f10a 0a01 	add.w	sl, sl, #1
 8004ff6:	9304      	str	r3, [sp, #16]
 8004ff8:	9307      	str	r3, [sp, #28]
 8004ffa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ffe:	931a      	str	r3, [sp, #104]	; 0x68
 8005000:	4654      	mov	r4, sl
 8005002:	2205      	movs	r2, #5
 8005004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005008:	4850      	ldr	r0, [pc, #320]	; (800514c <_svfiprintf_r+0x1e8>)
 800500a:	f000 fcd9 	bl	80059c0 <memchr>
 800500e:	9a04      	ldr	r2, [sp, #16]
 8005010:	b9d8      	cbnz	r0, 800504a <_svfiprintf_r+0xe6>
 8005012:	06d0      	lsls	r0, r2, #27
 8005014:	bf44      	itt	mi
 8005016:	2320      	movmi	r3, #32
 8005018:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800501c:	0711      	lsls	r1, r2, #28
 800501e:	bf44      	itt	mi
 8005020:	232b      	movmi	r3, #43	; 0x2b
 8005022:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005026:	f89a 3000 	ldrb.w	r3, [sl]
 800502a:	2b2a      	cmp	r3, #42	; 0x2a
 800502c:	d015      	beq.n	800505a <_svfiprintf_r+0xf6>
 800502e:	4654      	mov	r4, sl
 8005030:	2000      	movs	r0, #0
 8005032:	f04f 0c0a 	mov.w	ip, #10
 8005036:	9a07      	ldr	r2, [sp, #28]
 8005038:	4621      	mov	r1, r4
 800503a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800503e:	3b30      	subs	r3, #48	; 0x30
 8005040:	2b09      	cmp	r3, #9
 8005042:	d94d      	bls.n	80050e0 <_svfiprintf_r+0x17c>
 8005044:	b1b0      	cbz	r0, 8005074 <_svfiprintf_r+0x110>
 8005046:	9207      	str	r2, [sp, #28]
 8005048:	e014      	b.n	8005074 <_svfiprintf_r+0x110>
 800504a:	eba0 0308 	sub.w	r3, r0, r8
 800504e:	fa09 f303 	lsl.w	r3, r9, r3
 8005052:	4313      	orrs	r3, r2
 8005054:	46a2      	mov	sl, r4
 8005056:	9304      	str	r3, [sp, #16]
 8005058:	e7d2      	b.n	8005000 <_svfiprintf_r+0x9c>
 800505a:	9b03      	ldr	r3, [sp, #12]
 800505c:	1d19      	adds	r1, r3, #4
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	9103      	str	r1, [sp, #12]
 8005062:	2b00      	cmp	r3, #0
 8005064:	bfbb      	ittet	lt
 8005066:	425b      	neglt	r3, r3
 8005068:	f042 0202 	orrlt.w	r2, r2, #2
 800506c:	9307      	strge	r3, [sp, #28]
 800506e:	9307      	strlt	r3, [sp, #28]
 8005070:	bfb8      	it	lt
 8005072:	9204      	strlt	r2, [sp, #16]
 8005074:	7823      	ldrb	r3, [r4, #0]
 8005076:	2b2e      	cmp	r3, #46	; 0x2e
 8005078:	d10c      	bne.n	8005094 <_svfiprintf_r+0x130>
 800507a:	7863      	ldrb	r3, [r4, #1]
 800507c:	2b2a      	cmp	r3, #42	; 0x2a
 800507e:	d134      	bne.n	80050ea <_svfiprintf_r+0x186>
 8005080:	9b03      	ldr	r3, [sp, #12]
 8005082:	3402      	adds	r4, #2
 8005084:	1d1a      	adds	r2, r3, #4
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	9203      	str	r2, [sp, #12]
 800508a:	2b00      	cmp	r3, #0
 800508c:	bfb8      	it	lt
 800508e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005092:	9305      	str	r3, [sp, #20]
 8005094:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005150 <_svfiprintf_r+0x1ec>
 8005098:	2203      	movs	r2, #3
 800509a:	4650      	mov	r0, sl
 800509c:	7821      	ldrb	r1, [r4, #0]
 800509e:	f000 fc8f 	bl	80059c0 <memchr>
 80050a2:	b138      	cbz	r0, 80050b4 <_svfiprintf_r+0x150>
 80050a4:	2240      	movs	r2, #64	; 0x40
 80050a6:	9b04      	ldr	r3, [sp, #16]
 80050a8:	eba0 000a 	sub.w	r0, r0, sl
 80050ac:	4082      	lsls	r2, r0
 80050ae:	4313      	orrs	r3, r2
 80050b0:	3401      	adds	r4, #1
 80050b2:	9304      	str	r3, [sp, #16]
 80050b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b8:	2206      	movs	r2, #6
 80050ba:	4826      	ldr	r0, [pc, #152]	; (8005154 <_svfiprintf_r+0x1f0>)
 80050bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050c0:	f000 fc7e 	bl	80059c0 <memchr>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d038      	beq.n	800513a <_svfiprintf_r+0x1d6>
 80050c8:	4b23      	ldr	r3, [pc, #140]	; (8005158 <_svfiprintf_r+0x1f4>)
 80050ca:	bb1b      	cbnz	r3, 8005114 <_svfiprintf_r+0x1b0>
 80050cc:	9b03      	ldr	r3, [sp, #12]
 80050ce:	3307      	adds	r3, #7
 80050d0:	f023 0307 	bic.w	r3, r3, #7
 80050d4:	3308      	adds	r3, #8
 80050d6:	9303      	str	r3, [sp, #12]
 80050d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050da:	4433      	add	r3, r6
 80050dc:	9309      	str	r3, [sp, #36]	; 0x24
 80050de:	e768      	b.n	8004fb2 <_svfiprintf_r+0x4e>
 80050e0:	460c      	mov	r4, r1
 80050e2:	2001      	movs	r0, #1
 80050e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80050e8:	e7a6      	b.n	8005038 <_svfiprintf_r+0xd4>
 80050ea:	2300      	movs	r3, #0
 80050ec:	f04f 0c0a 	mov.w	ip, #10
 80050f0:	4619      	mov	r1, r3
 80050f2:	3401      	adds	r4, #1
 80050f4:	9305      	str	r3, [sp, #20]
 80050f6:	4620      	mov	r0, r4
 80050f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050fc:	3a30      	subs	r2, #48	; 0x30
 80050fe:	2a09      	cmp	r2, #9
 8005100:	d903      	bls.n	800510a <_svfiprintf_r+0x1a6>
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0c6      	beq.n	8005094 <_svfiprintf_r+0x130>
 8005106:	9105      	str	r1, [sp, #20]
 8005108:	e7c4      	b.n	8005094 <_svfiprintf_r+0x130>
 800510a:	4604      	mov	r4, r0
 800510c:	2301      	movs	r3, #1
 800510e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005112:	e7f0      	b.n	80050f6 <_svfiprintf_r+0x192>
 8005114:	ab03      	add	r3, sp, #12
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	462a      	mov	r2, r5
 800511a:	4638      	mov	r0, r7
 800511c:	4b0f      	ldr	r3, [pc, #60]	; (800515c <_svfiprintf_r+0x1f8>)
 800511e:	a904      	add	r1, sp, #16
 8005120:	f3af 8000 	nop.w
 8005124:	1c42      	adds	r2, r0, #1
 8005126:	4606      	mov	r6, r0
 8005128:	d1d6      	bne.n	80050d8 <_svfiprintf_r+0x174>
 800512a:	89ab      	ldrh	r3, [r5, #12]
 800512c:	065b      	lsls	r3, r3, #25
 800512e:	f53f af2d 	bmi.w	8004f8c <_svfiprintf_r+0x28>
 8005132:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005134:	b01d      	add	sp, #116	; 0x74
 8005136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800513a:	ab03      	add	r3, sp, #12
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	462a      	mov	r2, r5
 8005140:	4638      	mov	r0, r7
 8005142:	4b06      	ldr	r3, [pc, #24]	; (800515c <_svfiprintf_r+0x1f8>)
 8005144:	a904      	add	r1, sp, #16
 8005146:	f000 f9bf 	bl	80054c8 <_printf_i>
 800514a:	e7eb      	b.n	8005124 <_svfiprintf_r+0x1c0>
 800514c:	08006d66 	.word	0x08006d66
 8005150:	08006d6c 	.word	0x08006d6c
 8005154:	08006d70 	.word	0x08006d70
 8005158:	00000000 	.word	0x00000000
 800515c:	08004eb1 	.word	0x08004eb1

08005160 <__sfputc_r>:
 8005160:	6893      	ldr	r3, [r2, #8]
 8005162:	b410      	push	{r4}
 8005164:	3b01      	subs	r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	6093      	str	r3, [r2, #8]
 800516a:	da07      	bge.n	800517c <__sfputc_r+0x1c>
 800516c:	6994      	ldr	r4, [r2, #24]
 800516e:	42a3      	cmp	r3, r4
 8005170:	db01      	blt.n	8005176 <__sfputc_r+0x16>
 8005172:	290a      	cmp	r1, #10
 8005174:	d102      	bne.n	800517c <__sfputc_r+0x1c>
 8005176:	bc10      	pop	{r4}
 8005178:	f000 bb72 	b.w	8005860 <__swbuf_r>
 800517c:	6813      	ldr	r3, [r2, #0]
 800517e:	1c58      	adds	r0, r3, #1
 8005180:	6010      	str	r0, [r2, #0]
 8005182:	7019      	strb	r1, [r3, #0]
 8005184:	4608      	mov	r0, r1
 8005186:	bc10      	pop	{r4}
 8005188:	4770      	bx	lr

0800518a <__sfputs_r>:
 800518a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518c:	4606      	mov	r6, r0
 800518e:	460f      	mov	r7, r1
 8005190:	4614      	mov	r4, r2
 8005192:	18d5      	adds	r5, r2, r3
 8005194:	42ac      	cmp	r4, r5
 8005196:	d101      	bne.n	800519c <__sfputs_r+0x12>
 8005198:	2000      	movs	r0, #0
 800519a:	e007      	b.n	80051ac <__sfputs_r+0x22>
 800519c:	463a      	mov	r2, r7
 800519e:	4630      	mov	r0, r6
 80051a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051a4:	f7ff ffdc 	bl	8005160 <__sfputc_r>
 80051a8:	1c43      	adds	r3, r0, #1
 80051aa:	d1f3      	bne.n	8005194 <__sfputs_r+0xa>
 80051ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051b0 <_vfiprintf_r>:
 80051b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b4:	460d      	mov	r5, r1
 80051b6:	4614      	mov	r4, r2
 80051b8:	4698      	mov	r8, r3
 80051ba:	4606      	mov	r6, r0
 80051bc:	b09d      	sub	sp, #116	; 0x74
 80051be:	b118      	cbz	r0, 80051c8 <_vfiprintf_r+0x18>
 80051c0:	6a03      	ldr	r3, [r0, #32]
 80051c2:	b90b      	cbnz	r3, 80051c8 <_vfiprintf_r+0x18>
 80051c4:	f7ff fcb4 	bl	8004b30 <__sinit>
 80051c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051ca:	07d9      	lsls	r1, r3, #31
 80051cc:	d405      	bmi.n	80051da <_vfiprintf_r+0x2a>
 80051ce:	89ab      	ldrh	r3, [r5, #12]
 80051d0:	059a      	lsls	r2, r3, #22
 80051d2:	d402      	bmi.n	80051da <_vfiprintf_r+0x2a>
 80051d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051d6:	f7ff fe13 	bl	8004e00 <__retarget_lock_acquire_recursive>
 80051da:	89ab      	ldrh	r3, [r5, #12]
 80051dc:	071b      	lsls	r3, r3, #28
 80051de:	d501      	bpl.n	80051e4 <_vfiprintf_r+0x34>
 80051e0:	692b      	ldr	r3, [r5, #16]
 80051e2:	b99b      	cbnz	r3, 800520c <_vfiprintf_r+0x5c>
 80051e4:	4629      	mov	r1, r5
 80051e6:	4630      	mov	r0, r6
 80051e8:	f000 fb78 	bl	80058dc <__swsetup_r>
 80051ec:	b170      	cbz	r0, 800520c <_vfiprintf_r+0x5c>
 80051ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051f0:	07dc      	lsls	r4, r3, #31
 80051f2:	d504      	bpl.n	80051fe <_vfiprintf_r+0x4e>
 80051f4:	f04f 30ff 	mov.w	r0, #4294967295
 80051f8:	b01d      	add	sp, #116	; 0x74
 80051fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051fe:	89ab      	ldrh	r3, [r5, #12]
 8005200:	0598      	lsls	r0, r3, #22
 8005202:	d4f7      	bmi.n	80051f4 <_vfiprintf_r+0x44>
 8005204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005206:	f7ff fdfc 	bl	8004e02 <__retarget_lock_release_recursive>
 800520a:	e7f3      	b.n	80051f4 <_vfiprintf_r+0x44>
 800520c:	2300      	movs	r3, #0
 800520e:	9309      	str	r3, [sp, #36]	; 0x24
 8005210:	2320      	movs	r3, #32
 8005212:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005216:	2330      	movs	r3, #48	; 0x30
 8005218:	f04f 0901 	mov.w	r9, #1
 800521c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005220:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80053d0 <_vfiprintf_r+0x220>
 8005224:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005228:	4623      	mov	r3, r4
 800522a:	469a      	mov	sl, r3
 800522c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005230:	b10a      	cbz	r2, 8005236 <_vfiprintf_r+0x86>
 8005232:	2a25      	cmp	r2, #37	; 0x25
 8005234:	d1f9      	bne.n	800522a <_vfiprintf_r+0x7a>
 8005236:	ebba 0b04 	subs.w	fp, sl, r4
 800523a:	d00b      	beq.n	8005254 <_vfiprintf_r+0xa4>
 800523c:	465b      	mov	r3, fp
 800523e:	4622      	mov	r2, r4
 8005240:	4629      	mov	r1, r5
 8005242:	4630      	mov	r0, r6
 8005244:	f7ff ffa1 	bl	800518a <__sfputs_r>
 8005248:	3001      	adds	r0, #1
 800524a:	f000 80a9 	beq.w	80053a0 <_vfiprintf_r+0x1f0>
 800524e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005250:	445a      	add	r2, fp
 8005252:	9209      	str	r2, [sp, #36]	; 0x24
 8005254:	f89a 3000 	ldrb.w	r3, [sl]
 8005258:	2b00      	cmp	r3, #0
 800525a:	f000 80a1 	beq.w	80053a0 <_vfiprintf_r+0x1f0>
 800525e:	2300      	movs	r3, #0
 8005260:	f04f 32ff 	mov.w	r2, #4294967295
 8005264:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005268:	f10a 0a01 	add.w	sl, sl, #1
 800526c:	9304      	str	r3, [sp, #16]
 800526e:	9307      	str	r3, [sp, #28]
 8005270:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005274:	931a      	str	r3, [sp, #104]	; 0x68
 8005276:	4654      	mov	r4, sl
 8005278:	2205      	movs	r2, #5
 800527a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800527e:	4854      	ldr	r0, [pc, #336]	; (80053d0 <_vfiprintf_r+0x220>)
 8005280:	f000 fb9e 	bl	80059c0 <memchr>
 8005284:	9a04      	ldr	r2, [sp, #16]
 8005286:	b9d8      	cbnz	r0, 80052c0 <_vfiprintf_r+0x110>
 8005288:	06d1      	lsls	r1, r2, #27
 800528a:	bf44      	itt	mi
 800528c:	2320      	movmi	r3, #32
 800528e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005292:	0713      	lsls	r3, r2, #28
 8005294:	bf44      	itt	mi
 8005296:	232b      	movmi	r3, #43	; 0x2b
 8005298:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800529c:	f89a 3000 	ldrb.w	r3, [sl]
 80052a0:	2b2a      	cmp	r3, #42	; 0x2a
 80052a2:	d015      	beq.n	80052d0 <_vfiprintf_r+0x120>
 80052a4:	4654      	mov	r4, sl
 80052a6:	2000      	movs	r0, #0
 80052a8:	f04f 0c0a 	mov.w	ip, #10
 80052ac:	9a07      	ldr	r2, [sp, #28]
 80052ae:	4621      	mov	r1, r4
 80052b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052b4:	3b30      	subs	r3, #48	; 0x30
 80052b6:	2b09      	cmp	r3, #9
 80052b8:	d94d      	bls.n	8005356 <_vfiprintf_r+0x1a6>
 80052ba:	b1b0      	cbz	r0, 80052ea <_vfiprintf_r+0x13a>
 80052bc:	9207      	str	r2, [sp, #28]
 80052be:	e014      	b.n	80052ea <_vfiprintf_r+0x13a>
 80052c0:	eba0 0308 	sub.w	r3, r0, r8
 80052c4:	fa09 f303 	lsl.w	r3, r9, r3
 80052c8:	4313      	orrs	r3, r2
 80052ca:	46a2      	mov	sl, r4
 80052cc:	9304      	str	r3, [sp, #16]
 80052ce:	e7d2      	b.n	8005276 <_vfiprintf_r+0xc6>
 80052d0:	9b03      	ldr	r3, [sp, #12]
 80052d2:	1d19      	adds	r1, r3, #4
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	9103      	str	r1, [sp, #12]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	bfbb      	ittet	lt
 80052dc:	425b      	neglt	r3, r3
 80052de:	f042 0202 	orrlt.w	r2, r2, #2
 80052e2:	9307      	strge	r3, [sp, #28]
 80052e4:	9307      	strlt	r3, [sp, #28]
 80052e6:	bfb8      	it	lt
 80052e8:	9204      	strlt	r2, [sp, #16]
 80052ea:	7823      	ldrb	r3, [r4, #0]
 80052ec:	2b2e      	cmp	r3, #46	; 0x2e
 80052ee:	d10c      	bne.n	800530a <_vfiprintf_r+0x15a>
 80052f0:	7863      	ldrb	r3, [r4, #1]
 80052f2:	2b2a      	cmp	r3, #42	; 0x2a
 80052f4:	d134      	bne.n	8005360 <_vfiprintf_r+0x1b0>
 80052f6:	9b03      	ldr	r3, [sp, #12]
 80052f8:	3402      	adds	r4, #2
 80052fa:	1d1a      	adds	r2, r3, #4
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	9203      	str	r2, [sp, #12]
 8005300:	2b00      	cmp	r3, #0
 8005302:	bfb8      	it	lt
 8005304:	f04f 33ff 	movlt.w	r3, #4294967295
 8005308:	9305      	str	r3, [sp, #20]
 800530a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80053d4 <_vfiprintf_r+0x224>
 800530e:	2203      	movs	r2, #3
 8005310:	4650      	mov	r0, sl
 8005312:	7821      	ldrb	r1, [r4, #0]
 8005314:	f000 fb54 	bl	80059c0 <memchr>
 8005318:	b138      	cbz	r0, 800532a <_vfiprintf_r+0x17a>
 800531a:	2240      	movs	r2, #64	; 0x40
 800531c:	9b04      	ldr	r3, [sp, #16]
 800531e:	eba0 000a 	sub.w	r0, r0, sl
 8005322:	4082      	lsls	r2, r0
 8005324:	4313      	orrs	r3, r2
 8005326:	3401      	adds	r4, #1
 8005328:	9304      	str	r3, [sp, #16]
 800532a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800532e:	2206      	movs	r2, #6
 8005330:	4829      	ldr	r0, [pc, #164]	; (80053d8 <_vfiprintf_r+0x228>)
 8005332:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005336:	f000 fb43 	bl	80059c0 <memchr>
 800533a:	2800      	cmp	r0, #0
 800533c:	d03f      	beq.n	80053be <_vfiprintf_r+0x20e>
 800533e:	4b27      	ldr	r3, [pc, #156]	; (80053dc <_vfiprintf_r+0x22c>)
 8005340:	bb1b      	cbnz	r3, 800538a <_vfiprintf_r+0x1da>
 8005342:	9b03      	ldr	r3, [sp, #12]
 8005344:	3307      	adds	r3, #7
 8005346:	f023 0307 	bic.w	r3, r3, #7
 800534a:	3308      	adds	r3, #8
 800534c:	9303      	str	r3, [sp, #12]
 800534e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005350:	443b      	add	r3, r7
 8005352:	9309      	str	r3, [sp, #36]	; 0x24
 8005354:	e768      	b.n	8005228 <_vfiprintf_r+0x78>
 8005356:	460c      	mov	r4, r1
 8005358:	2001      	movs	r0, #1
 800535a:	fb0c 3202 	mla	r2, ip, r2, r3
 800535e:	e7a6      	b.n	80052ae <_vfiprintf_r+0xfe>
 8005360:	2300      	movs	r3, #0
 8005362:	f04f 0c0a 	mov.w	ip, #10
 8005366:	4619      	mov	r1, r3
 8005368:	3401      	adds	r4, #1
 800536a:	9305      	str	r3, [sp, #20]
 800536c:	4620      	mov	r0, r4
 800536e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005372:	3a30      	subs	r2, #48	; 0x30
 8005374:	2a09      	cmp	r2, #9
 8005376:	d903      	bls.n	8005380 <_vfiprintf_r+0x1d0>
 8005378:	2b00      	cmp	r3, #0
 800537a:	d0c6      	beq.n	800530a <_vfiprintf_r+0x15a>
 800537c:	9105      	str	r1, [sp, #20]
 800537e:	e7c4      	b.n	800530a <_vfiprintf_r+0x15a>
 8005380:	4604      	mov	r4, r0
 8005382:	2301      	movs	r3, #1
 8005384:	fb0c 2101 	mla	r1, ip, r1, r2
 8005388:	e7f0      	b.n	800536c <_vfiprintf_r+0x1bc>
 800538a:	ab03      	add	r3, sp, #12
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	462a      	mov	r2, r5
 8005390:	4630      	mov	r0, r6
 8005392:	4b13      	ldr	r3, [pc, #76]	; (80053e0 <_vfiprintf_r+0x230>)
 8005394:	a904      	add	r1, sp, #16
 8005396:	f3af 8000 	nop.w
 800539a:	4607      	mov	r7, r0
 800539c:	1c78      	adds	r0, r7, #1
 800539e:	d1d6      	bne.n	800534e <_vfiprintf_r+0x19e>
 80053a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053a2:	07d9      	lsls	r1, r3, #31
 80053a4:	d405      	bmi.n	80053b2 <_vfiprintf_r+0x202>
 80053a6:	89ab      	ldrh	r3, [r5, #12]
 80053a8:	059a      	lsls	r2, r3, #22
 80053aa:	d402      	bmi.n	80053b2 <_vfiprintf_r+0x202>
 80053ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053ae:	f7ff fd28 	bl	8004e02 <__retarget_lock_release_recursive>
 80053b2:	89ab      	ldrh	r3, [r5, #12]
 80053b4:	065b      	lsls	r3, r3, #25
 80053b6:	f53f af1d 	bmi.w	80051f4 <_vfiprintf_r+0x44>
 80053ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053bc:	e71c      	b.n	80051f8 <_vfiprintf_r+0x48>
 80053be:	ab03      	add	r3, sp, #12
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	462a      	mov	r2, r5
 80053c4:	4630      	mov	r0, r6
 80053c6:	4b06      	ldr	r3, [pc, #24]	; (80053e0 <_vfiprintf_r+0x230>)
 80053c8:	a904      	add	r1, sp, #16
 80053ca:	f000 f87d 	bl	80054c8 <_printf_i>
 80053ce:	e7e4      	b.n	800539a <_vfiprintf_r+0x1ea>
 80053d0:	08006d66 	.word	0x08006d66
 80053d4:	08006d6c 	.word	0x08006d6c
 80053d8:	08006d70 	.word	0x08006d70
 80053dc:	00000000 	.word	0x00000000
 80053e0:	0800518b 	.word	0x0800518b

080053e4 <_printf_common>:
 80053e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053e8:	4616      	mov	r6, r2
 80053ea:	4699      	mov	r9, r3
 80053ec:	688a      	ldr	r2, [r1, #8]
 80053ee:	690b      	ldr	r3, [r1, #16]
 80053f0:	4607      	mov	r7, r0
 80053f2:	4293      	cmp	r3, r2
 80053f4:	bfb8      	it	lt
 80053f6:	4613      	movlt	r3, r2
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053fe:	460c      	mov	r4, r1
 8005400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005404:	b10a      	cbz	r2, 800540a <_printf_common+0x26>
 8005406:	3301      	adds	r3, #1
 8005408:	6033      	str	r3, [r6, #0]
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	0699      	lsls	r1, r3, #26
 800540e:	bf42      	ittt	mi
 8005410:	6833      	ldrmi	r3, [r6, #0]
 8005412:	3302      	addmi	r3, #2
 8005414:	6033      	strmi	r3, [r6, #0]
 8005416:	6825      	ldr	r5, [r4, #0]
 8005418:	f015 0506 	ands.w	r5, r5, #6
 800541c:	d106      	bne.n	800542c <_printf_common+0x48>
 800541e:	f104 0a19 	add.w	sl, r4, #25
 8005422:	68e3      	ldr	r3, [r4, #12]
 8005424:	6832      	ldr	r2, [r6, #0]
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	42ab      	cmp	r3, r5
 800542a:	dc2b      	bgt.n	8005484 <_printf_common+0xa0>
 800542c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005430:	1e13      	subs	r3, r2, #0
 8005432:	6822      	ldr	r2, [r4, #0]
 8005434:	bf18      	it	ne
 8005436:	2301      	movne	r3, #1
 8005438:	0692      	lsls	r2, r2, #26
 800543a:	d430      	bmi.n	800549e <_printf_common+0xba>
 800543c:	4649      	mov	r1, r9
 800543e:	4638      	mov	r0, r7
 8005440:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005444:	47c0      	blx	r8
 8005446:	3001      	adds	r0, #1
 8005448:	d023      	beq.n	8005492 <_printf_common+0xae>
 800544a:	6823      	ldr	r3, [r4, #0]
 800544c:	6922      	ldr	r2, [r4, #16]
 800544e:	f003 0306 	and.w	r3, r3, #6
 8005452:	2b04      	cmp	r3, #4
 8005454:	bf14      	ite	ne
 8005456:	2500      	movne	r5, #0
 8005458:	6833      	ldreq	r3, [r6, #0]
 800545a:	f04f 0600 	mov.w	r6, #0
 800545e:	bf08      	it	eq
 8005460:	68e5      	ldreq	r5, [r4, #12]
 8005462:	f104 041a 	add.w	r4, r4, #26
 8005466:	bf08      	it	eq
 8005468:	1aed      	subeq	r5, r5, r3
 800546a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800546e:	bf08      	it	eq
 8005470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005474:	4293      	cmp	r3, r2
 8005476:	bfc4      	itt	gt
 8005478:	1a9b      	subgt	r3, r3, r2
 800547a:	18ed      	addgt	r5, r5, r3
 800547c:	42b5      	cmp	r5, r6
 800547e:	d11a      	bne.n	80054b6 <_printf_common+0xd2>
 8005480:	2000      	movs	r0, #0
 8005482:	e008      	b.n	8005496 <_printf_common+0xb2>
 8005484:	2301      	movs	r3, #1
 8005486:	4652      	mov	r2, sl
 8005488:	4649      	mov	r1, r9
 800548a:	4638      	mov	r0, r7
 800548c:	47c0      	blx	r8
 800548e:	3001      	adds	r0, #1
 8005490:	d103      	bne.n	800549a <_printf_common+0xb6>
 8005492:	f04f 30ff 	mov.w	r0, #4294967295
 8005496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549a:	3501      	adds	r5, #1
 800549c:	e7c1      	b.n	8005422 <_printf_common+0x3e>
 800549e:	2030      	movs	r0, #48	; 0x30
 80054a0:	18e1      	adds	r1, r4, r3
 80054a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054ac:	4422      	add	r2, r4
 80054ae:	3302      	adds	r3, #2
 80054b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054b4:	e7c2      	b.n	800543c <_printf_common+0x58>
 80054b6:	2301      	movs	r3, #1
 80054b8:	4622      	mov	r2, r4
 80054ba:	4649      	mov	r1, r9
 80054bc:	4638      	mov	r0, r7
 80054be:	47c0      	blx	r8
 80054c0:	3001      	adds	r0, #1
 80054c2:	d0e6      	beq.n	8005492 <_printf_common+0xae>
 80054c4:	3601      	adds	r6, #1
 80054c6:	e7d9      	b.n	800547c <_printf_common+0x98>

080054c8 <_printf_i>:
 80054c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054cc:	7e0f      	ldrb	r7, [r1, #24]
 80054ce:	4691      	mov	r9, r2
 80054d0:	2f78      	cmp	r7, #120	; 0x78
 80054d2:	4680      	mov	r8, r0
 80054d4:	460c      	mov	r4, r1
 80054d6:	469a      	mov	sl, r3
 80054d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054de:	d807      	bhi.n	80054f0 <_printf_i+0x28>
 80054e0:	2f62      	cmp	r7, #98	; 0x62
 80054e2:	d80a      	bhi.n	80054fa <_printf_i+0x32>
 80054e4:	2f00      	cmp	r7, #0
 80054e6:	f000 80d5 	beq.w	8005694 <_printf_i+0x1cc>
 80054ea:	2f58      	cmp	r7, #88	; 0x58
 80054ec:	f000 80c1 	beq.w	8005672 <_printf_i+0x1aa>
 80054f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054f8:	e03a      	b.n	8005570 <_printf_i+0xa8>
 80054fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054fe:	2b15      	cmp	r3, #21
 8005500:	d8f6      	bhi.n	80054f0 <_printf_i+0x28>
 8005502:	a101      	add	r1, pc, #4	; (adr r1, 8005508 <_printf_i+0x40>)
 8005504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005508:	08005561 	.word	0x08005561
 800550c:	08005575 	.word	0x08005575
 8005510:	080054f1 	.word	0x080054f1
 8005514:	080054f1 	.word	0x080054f1
 8005518:	080054f1 	.word	0x080054f1
 800551c:	080054f1 	.word	0x080054f1
 8005520:	08005575 	.word	0x08005575
 8005524:	080054f1 	.word	0x080054f1
 8005528:	080054f1 	.word	0x080054f1
 800552c:	080054f1 	.word	0x080054f1
 8005530:	080054f1 	.word	0x080054f1
 8005534:	0800567b 	.word	0x0800567b
 8005538:	080055a1 	.word	0x080055a1
 800553c:	08005635 	.word	0x08005635
 8005540:	080054f1 	.word	0x080054f1
 8005544:	080054f1 	.word	0x080054f1
 8005548:	0800569d 	.word	0x0800569d
 800554c:	080054f1 	.word	0x080054f1
 8005550:	080055a1 	.word	0x080055a1
 8005554:	080054f1 	.word	0x080054f1
 8005558:	080054f1 	.word	0x080054f1
 800555c:	0800563d 	.word	0x0800563d
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	1d1a      	adds	r2, r3, #4
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	602a      	str	r2, [r5, #0]
 8005568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800556c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005570:	2301      	movs	r3, #1
 8005572:	e0a0      	b.n	80056b6 <_printf_i+0x1ee>
 8005574:	6820      	ldr	r0, [r4, #0]
 8005576:	682b      	ldr	r3, [r5, #0]
 8005578:	0607      	lsls	r7, r0, #24
 800557a:	f103 0104 	add.w	r1, r3, #4
 800557e:	6029      	str	r1, [r5, #0]
 8005580:	d501      	bpl.n	8005586 <_printf_i+0xbe>
 8005582:	681e      	ldr	r6, [r3, #0]
 8005584:	e003      	b.n	800558e <_printf_i+0xc6>
 8005586:	0646      	lsls	r6, r0, #25
 8005588:	d5fb      	bpl.n	8005582 <_printf_i+0xba>
 800558a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800558e:	2e00      	cmp	r6, #0
 8005590:	da03      	bge.n	800559a <_printf_i+0xd2>
 8005592:	232d      	movs	r3, #45	; 0x2d
 8005594:	4276      	negs	r6, r6
 8005596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800559a:	230a      	movs	r3, #10
 800559c:	4859      	ldr	r0, [pc, #356]	; (8005704 <_printf_i+0x23c>)
 800559e:	e012      	b.n	80055c6 <_printf_i+0xfe>
 80055a0:	682b      	ldr	r3, [r5, #0]
 80055a2:	6820      	ldr	r0, [r4, #0]
 80055a4:	1d19      	adds	r1, r3, #4
 80055a6:	6029      	str	r1, [r5, #0]
 80055a8:	0605      	lsls	r5, r0, #24
 80055aa:	d501      	bpl.n	80055b0 <_printf_i+0xe8>
 80055ac:	681e      	ldr	r6, [r3, #0]
 80055ae:	e002      	b.n	80055b6 <_printf_i+0xee>
 80055b0:	0641      	lsls	r1, r0, #25
 80055b2:	d5fb      	bpl.n	80055ac <_printf_i+0xe4>
 80055b4:	881e      	ldrh	r6, [r3, #0]
 80055b6:	2f6f      	cmp	r7, #111	; 0x6f
 80055b8:	bf0c      	ite	eq
 80055ba:	2308      	moveq	r3, #8
 80055bc:	230a      	movne	r3, #10
 80055be:	4851      	ldr	r0, [pc, #324]	; (8005704 <_printf_i+0x23c>)
 80055c0:	2100      	movs	r1, #0
 80055c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055c6:	6865      	ldr	r5, [r4, #4]
 80055c8:	2d00      	cmp	r5, #0
 80055ca:	bfa8      	it	ge
 80055cc:	6821      	ldrge	r1, [r4, #0]
 80055ce:	60a5      	str	r5, [r4, #8]
 80055d0:	bfa4      	itt	ge
 80055d2:	f021 0104 	bicge.w	r1, r1, #4
 80055d6:	6021      	strge	r1, [r4, #0]
 80055d8:	b90e      	cbnz	r6, 80055de <_printf_i+0x116>
 80055da:	2d00      	cmp	r5, #0
 80055dc:	d04b      	beq.n	8005676 <_printf_i+0x1ae>
 80055de:	4615      	mov	r5, r2
 80055e0:	fbb6 f1f3 	udiv	r1, r6, r3
 80055e4:	fb03 6711 	mls	r7, r3, r1, r6
 80055e8:	5dc7      	ldrb	r7, [r0, r7]
 80055ea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055ee:	4637      	mov	r7, r6
 80055f0:	42bb      	cmp	r3, r7
 80055f2:	460e      	mov	r6, r1
 80055f4:	d9f4      	bls.n	80055e0 <_printf_i+0x118>
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d10b      	bne.n	8005612 <_printf_i+0x14a>
 80055fa:	6823      	ldr	r3, [r4, #0]
 80055fc:	07de      	lsls	r6, r3, #31
 80055fe:	d508      	bpl.n	8005612 <_printf_i+0x14a>
 8005600:	6923      	ldr	r3, [r4, #16]
 8005602:	6861      	ldr	r1, [r4, #4]
 8005604:	4299      	cmp	r1, r3
 8005606:	bfde      	ittt	le
 8005608:	2330      	movle	r3, #48	; 0x30
 800560a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800560e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005612:	1b52      	subs	r2, r2, r5
 8005614:	6122      	str	r2, [r4, #16]
 8005616:	464b      	mov	r3, r9
 8005618:	4621      	mov	r1, r4
 800561a:	4640      	mov	r0, r8
 800561c:	f8cd a000 	str.w	sl, [sp]
 8005620:	aa03      	add	r2, sp, #12
 8005622:	f7ff fedf 	bl	80053e4 <_printf_common>
 8005626:	3001      	adds	r0, #1
 8005628:	d14a      	bne.n	80056c0 <_printf_i+0x1f8>
 800562a:	f04f 30ff 	mov.w	r0, #4294967295
 800562e:	b004      	add	sp, #16
 8005630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	f043 0320 	orr.w	r3, r3, #32
 800563a:	6023      	str	r3, [r4, #0]
 800563c:	2778      	movs	r7, #120	; 0x78
 800563e:	4832      	ldr	r0, [pc, #200]	; (8005708 <_printf_i+0x240>)
 8005640:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005644:	6823      	ldr	r3, [r4, #0]
 8005646:	6829      	ldr	r1, [r5, #0]
 8005648:	061f      	lsls	r7, r3, #24
 800564a:	f851 6b04 	ldr.w	r6, [r1], #4
 800564e:	d402      	bmi.n	8005656 <_printf_i+0x18e>
 8005650:	065f      	lsls	r7, r3, #25
 8005652:	bf48      	it	mi
 8005654:	b2b6      	uxthmi	r6, r6
 8005656:	07df      	lsls	r7, r3, #31
 8005658:	bf48      	it	mi
 800565a:	f043 0320 	orrmi.w	r3, r3, #32
 800565e:	6029      	str	r1, [r5, #0]
 8005660:	bf48      	it	mi
 8005662:	6023      	strmi	r3, [r4, #0]
 8005664:	b91e      	cbnz	r6, 800566e <_printf_i+0x1a6>
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	f023 0320 	bic.w	r3, r3, #32
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	2310      	movs	r3, #16
 8005670:	e7a6      	b.n	80055c0 <_printf_i+0xf8>
 8005672:	4824      	ldr	r0, [pc, #144]	; (8005704 <_printf_i+0x23c>)
 8005674:	e7e4      	b.n	8005640 <_printf_i+0x178>
 8005676:	4615      	mov	r5, r2
 8005678:	e7bd      	b.n	80055f6 <_printf_i+0x12e>
 800567a:	682b      	ldr	r3, [r5, #0]
 800567c:	6826      	ldr	r6, [r4, #0]
 800567e:	1d18      	adds	r0, r3, #4
 8005680:	6961      	ldr	r1, [r4, #20]
 8005682:	6028      	str	r0, [r5, #0]
 8005684:	0635      	lsls	r5, r6, #24
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	d501      	bpl.n	800568e <_printf_i+0x1c6>
 800568a:	6019      	str	r1, [r3, #0]
 800568c:	e002      	b.n	8005694 <_printf_i+0x1cc>
 800568e:	0670      	lsls	r0, r6, #25
 8005690:	d5fb      	bpl.n	800568a <_printf_i+0x1c2>
 8005692:	8019      	strh	r1, [r3, #0]
 8005694:	2300      	movs	r3, #0
 8005696:	4615      	mov	r5, r2
 8005698:	6123      	str	r3, [r4, #16]
 800569a:	e7bc      	b.n	8005616 <_printf_i+0x14e>
 800569c:	682b      	ldr	r3, [r5, #0]
 800569e:	2100      	movs	r1, #0
 80056a0:	1d1a      	adds	r2, r3, #4
 80056a2:	602a      	str	r2, [r5, #0]
 80056a4:	681d      	ldr	r5, [r3, #0]
 80056a6:	6862      	ldr	r2, [r4, #4]
 80056a8:	4628      	mov	r0, r5
 80056aa:	f000 f989 	bl	80059c0 <memchr>
 80056ae:	b108      	cbz	r0, 80056b4 <_printf_i+0x1ec>
 80056b0:	1b40      	subs	r0, r0, r5
 80056b2:	6060      	str	r0, [r4, #4]
 80056b4:	6863      	ldr	r3, [r4, #4]
 80056b6:	6123      	str	r3, [r4, #16]
 80056b8:	2300      	movs	r3, #0
 80056ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056be:	e7aa      	b.n	8005616 <_printf_i+0x14e>
 80056c0:	462a      	mov	r2, r5
 80056c2:	4649      	mov	r1, r9
 80056c4:	4640      	mov	r0, r8
 80056c6:	6923      	ldr	r3, [r4, #16]
 80056c8:	47d0      	blx	sl
 80056ca:	3001      	adds	r0, #1
 80056cc:	d0ad      	beq.n	800562a <_printf_i+0x162>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	079b      	lsls	r3, r3, #30
 80056d2:	d413      	bmi.n	80056fc <_printf_i+0x234>
 80056d4:	68e0      	ldr	r0, [r4, #12]
 80056d6:	9b03      	ldr	r3, [sp, #12]
 80056d8:	4298      	cmp	r0, r3
 80056da:	bfb8      	it	lt
 80056dc:	4618      	movlt	r0, r3
 80056de:	e7a6      	b.n	800562e <_printf_i+0x166>
 80056e0:	2301      	movs	r3, #1
 80056e2:	4632      	mov	r2, r6
 80056e4:	4649      	mov	r1, r9
 80056e6:	4640      	mov	r0, r8
 80056e8:	47d0      	blx	sl
 80056ea:	3001      	adds	r0, #1
 80056ec:	d09d      	beq.n	800562a <_printf_i+0x162>
 80056ee:	3501      	adds	r5, #1
 80056f0:	68e3      	ldr	r3, [r4, #12]
 80056f2:	9903      	ldr	r1, [sp, #12]
 80056f4:	1a5b      	subs	r3, r3, r1
 80056f6:	42ab      	cmp	r3, r5
 80056f8:	dcf2      	bgt.n	80056e0 <_printf_i+0x218>
 80056fa:	e7eb      	b.n	80056d4 <_printf_i+0x20c>
 80056fc:	2500      	movs	r5, #0
 80056fe:	f104 0619 	add.w	r6, r4, #25
 8005702:	e7f5      	b.n	80056f0 <_printf_i+0x228>
 8005704:	08006d77 	.word	0x08006d77
 8005708:	08006d88 	.word	0x08006d88

0800570c <__sflush_r>:
 800570c:	898a      	ldrh	r2, [r1, #12]
 800570e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005710:	4605      	mov	r5, r0
 8005712:	0710      	lsls	r0, r2, #28
 8005714:	460c      	mov	r4, r1
 8005716:	d457      	bmi.n	80057c8 <__sflush_r+0xbc>
 8005718:	684b      	ldr	r3, [r1, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	dc04      	bgt.n	8005728 <__sflush_r+0x1c>
 800571e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005720:	2b00      	cmp	r3, #0
 8005722:	dc01      	bgt.n	8005728 <__sflush_r+0x1c>
 8005724:	2000      	movs	r0, #0
 8005726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800572a:	2e00      	cmp	r6, #0
 800572c:	d0fa      	beq.n	8005724 <__sflush_r+0x18>
 800572e:	2300      	movs	r3, #0
 8005730:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005734:	682f      	ldr	r7, [r5, #0]
 8005736:	6a21      	ldr	r1, [r4, #32]
 8005738:	602b      	str	r3, [r5, #0]
 800573a:	d032      	beq.n	80057a2 <__sflush_r+0x96>
 800573c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800573e:	89a3      	ldrh	r3, [r4, #12]
 8005740:	075a      	lsls	r2, r3, #29
 8005742:	d505      	bpl.n	8005750 <__sflush_r+0x44>
 8005744:	6863      	ldr	r3, [r4, #4]
 8005746:	1ac0      	subs	r0, r0, r3
 8005748:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800574a:	b10b      	cbz	r3, 8005750 <__sflush_r+0x44>
 800574c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800574e:	1ac0      	subs	r0, r0, r3
 8005750:	2300      	movs	r3, #0
 8005752:	4602      	mov	r2, r0
 8005754:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005756:	4628      	mov	r0, r5
 8005758:	6a21      	ldr	r1, [r4, #32]
 800575a:	47b0      	blx	r6
 800575c:	1c43      	adds	r3, r0, #1
 800575e:	89a3      	ldrh	r3, [r4, #12]
 8005760:	d106      	bne.n	8005770 <__sflush_r+0x64>
 8005762:	6829      	ldr	r1, [r5, #0]
 8005764:	291d      	cmp	r1, #29
 8005766:	d82b      	bhi.n	80057c0 <__sflush_r+0xb4>
 8005768:	4a28      	ldr	r2, [pc, #160]	; (800580c <__sflush_r+0x100>)
 800576a:	410a      	asrs	r2, r1
 800576c:	07d6      	lsls	r6, r2, #31
 800576e:	d427      	bmi.n	80057c0 <__sflush_r+0xb4>
 8005770:	2200      	movs	r2, #0
 8005772:	6062      	str	r2, [r4, #4]
 8005774:	6922      	ldr	r2, [r4, #16]
 8005776:	04d9      	lsls	r1, r3, #19
 8005778:	6022      	str	r2, [r4, #0]
 800577a:	d504      	bpl.n	8005786 <__sflush_r+0x7a>
 800577c:	1c42      	adds	r2, r0, #1
 800577e:	d101      	bne.n	8005784 <__sflush_r+0x78>
 8005780:	682b      	ldr	r3, [r5, #0]
 8005782:	b903      	cbnz	r3, 8005786 <__sflush_r+0x7a>
 8005784:	6560      	str	r0, [r4, #84]	; 0x54
 8005786:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005788:	602f      	str	r7, [r5, #0]
 800578a:	2900      	cmp	r1, #0
 800578c:	d0ca      	beq.n	8005724 <__sflush_r+0x18>
 800578e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005792:	4299      	cmp	r1, r3
 8005794:	d002      	beq.n	800579c <__sflush_r+0x90>
 8005796:	4628      	mov	r0, r5
 8005798:	f7ff fb42 	bl	8004e20 <_free_r>
 800579c:	2000      	movs	r0, #0
 800579e:	6360      	str	r0, [r4, #52]	; 0x34
 80057a0:	e7c1      	b.n	8005726 <__sflush_r+0x1a>
 80057a2:	2301      	movs	r3, #1
 80057a4:	4628      	mov	r0, r5
 80057a6:	47b0      	blx	r6
 80057a8:	1c41      	adds	r1, r0, #1
 80057aa:	d1c8      	bne.n	800573e <__sflush_r+0x32>
 80057ac:	682b      	ldr	r3, [r5, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d0c5      	beq.n	800573e <__sflush_r+0x32>
 80057b2:	2b1d      	cmp	r3, #29
 80057b4:	d001      	beq.n	80057ba <__sflush_r+0xae>
 80057b6:	2b16      	cmp	r3, #22
 80057b8:	d101      	bne.n	80057be <__sflush_r+0xb2>
 80057ba:	602f      	str	r7, [r5, #0]
 80057bc:	e7b2      	b.n	8005724 <__sflush_r+0x18>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057c4:	81a3      	strh	r3, [r4, #12]
 80057c6:	e7ae      	b.n	8005726 <__sflush_r+0x1a>
 80057c8:	690f      	ldr	r7, [r1, #16]
 80057ca:	2f00      	cmp	r7, #0
 80057cc:	d0aa      	beq.n	8005724 <__sflush_r+0x18>
 80057ce:	0793      	lsls	r3, r2, #30
 80057d0:	bf18      	it	ne
 80057d2:	2300      	movne	r3, #0
 80057d4:	680e      	ldr	r6, [r1, #0]
 80057d6:	bf08      	it	eq
 80057d8:	694b      	ldreq	r3, [r1, #20]
 80057da:	1bf6      	subs	r6, r6, r7
 80057dc:	600f      	str	r7, [r1, #0]
 80057de:	608b      	str	r3, [r1, #8]
 80057e0:	2e00      	cmp	r6, #0
 80057e2:	dd9f      	ble.n	8005724 <__sflush_r+0x18>
 80057e4:	4633      	mov	r3, r6
 80057e6:	463a      	mov	r2, r7
 80057e8:	4628      	mov	r0, r5
 80057ea:	6a21      	ldr	r1, [r4, #32]
 80057ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80057f0:	47e0      	blx	ip
 80057f2:	2800      	cmp	r0, #0
 80057f4:	dc06      	bgt.n	8005804 <__sflush_r+0xf8>
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	f04f 30ff 	mov.w	r0, #4294967295
 80057fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005800:	81a3      	strh	r3, [r4, #12]
 8005802:	e790      	b.n	8005726 <__sflush_r+0x1a>
 8005804:	4407      	add	r7, r0
 8005806:	1a36      	subs	r6, r6, r0
 8005808:	e7ea      	b.n	80057e0 <__sflush_r+0xd4>
 800580a:	bf00      	nop
 800580c:	dfbffffe 	.word	0xdfbffffe

08005810 <_fflush_r>:
 8005810:	b538      	push	{r3, r4, r5, lr}
 8005812:	690b      	ldr	r3, [r1, #16]
 8005814:	4605      	mov	r5, r0
 8005816:	460c      	mov	r4, r1
 8005818:	b913      	cbnz	r3, 8005820 <_fflush_r+0x10>
 800581a:	2500      	movs	r5, #0
 800581c:	4628      	mov	r0, r5
 800581e:	bd38      	pop	{r3, r4, r5, pc}
 8005820:	b118      	cbz	r0, 800582a <_fflush_r+0x1a>
 8005822:	6a03      	ldr	r3, [r0, #32]
 8005824:	b90b      	cbnz	r3, 800582a <_fflush_r+0x1a>
 8005826:	f7ff f983 	bl	8004b30 <__sinit>
 800582a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d0f3      	beq.n	800581a <_fflush_r+0xa>
 8005832:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005834:	07d0      	lsls	r0, r2, #31
 8005836:	d404      	bmi.n	8005842 <_fflush_r+0x32>
 8005838:	0599      	lsls	r1, r3, #22
 800583a:	d402      	bmi.n	8005842 <_fflush_r+0x32>
 800583c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800583e:	f7ff fadf 	bl	8004e00 <__retarget_lock_acquire_recursive>
 8005842:	4628      	mov	r0, r5
 8005844:	4621      	mov	r1, r4
 8005846:	f7ff ff61 	bl	800570c <__sflush_r>
 800584a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800584c:	4605      	mov	r5, r0
 800584e:	07da      	lsls	r2, r3, #31
 8005850:	d4e4      	bmi.n	800581c <_fflush_r+0xc>
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	059b      	lsls	r3, r3, #22
 8005856:	d4e1      	bmi.n	800581c <_fflush_r+0xc>
 8005858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800585a:	f7ff fad2 	bl	8004e02 <__retarget_lock_release_recursive>
 800585e:	e7dd      	b.n	800581c <_fflush_r+0xc>

08005860 <__swbuf_r>:
 8005860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005862:	460e      	mov	r6, r1
 8005864:	4614      	mov	r4, r2
 8005866:	4605      	mov	r5, r0
 8005868:	b118      	cbz	r0, 8005872 <__swbuf_r+0x12>
 800586a:	6a03      	ldr	r3, [r0, #32]
 800586c:	b90b      	cbnz	r3, 8005872 <__swbuf_r+0x12>
 800586e:	f7ff f95f 	bl	8004b30 <__sinit>
 8005872:	69a3      	ldr	r3, [r4, #24]
 8005874:	60a3      	str	r3, [r4, #8]
 8005876:	89a3      	ldrh	r3, [r4, #12]
 8005878:	071a      	lsls	r2, r3, #28
 800587a:	d525      	bpl.n	80058c8 <__swbuf_r+0x68>
 800587c:	6923      	ldr	r3, [r4, #16]
 800587e:	b31b      	cbz	r3, 80058c8 <__swbuf_r+0x68>
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	6922      	ldr	r2, [r4, #16]
 8005884:	b2f6      	uxtb	r6, r6
 8005886:	1a98      	subs	r0, r3, r2
 8005888:	6963      	ldr	r3, [r4, #20]
 800588a:	4637      	mov	r7, r6
 800588c:	4283      	cmp	r3, r0
 800588e:	dc04      	bgt.n	800589a <__swbuf_r+0x3a>
 8005890:	4621      	mov	r1, r4
 8005892:	4628      	mov	r0, r5
 8005894:	f7ff ffbc 	bl	8005810 <_fflush_r>
 8005898:	b9e0      	cbnz	r0, 80058d4 <__swbuf_r+0x74>
 800589a:	68a3      	ldr	r3, [r4, #8]
 800589c:	3b01      	subs	r3, #1
 800589e:	60a3      	str	r3, [r4, #8]
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	6022      	str	r2, [r4, #0]
 80058a6:	701e      	strb	r6, [r3, #0]
 80058a8:	6962      	ldr	r2, [r4, #20]
 80058aa:	1c43      	adds	r3, r0, #1
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d004      	beq.n	80058ba <__swbuf_r+0x5a>
 80058b0:	89a3      	ldrh	r3, [r4, #12]
 80058b2:	07db      	lsls	r3, r3, #31
 80058b4:	d506      	bpl.n	80058c4 <__swbuf_r+0x64>
 80058b6:	2e0a      	cmp	r6, #10
 80058b8:	d104      	bne.n	80058c4 <__swbuf_r+0x64>
 80058ba:	4621      	mov	r1, r4
 80058bc:	4628      	mov	r0, r5
 80058be:	f7ff ffa7 	bl	8005810 <_fflush_r>
 80058c2:	b938      	cbnz	r0, 80058d4 <__swbuf_r+0x74>
 80058c4:	4638      	mov	r0, r7
 80058c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058c8:	4621      	mov	r1, r4
 80058ca:	4628      	mov	r0, r5
 80058cc:	f000 f806 	bl	80058dc <__swsetup_r>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d0d5      	beq.n	8005880 <__swbuf_r+0x20>
 80058d4:	f04f 37ff 	mov.w	r7, #4294967295
 80058d8:	e7f4      	b.n	80058c4 <__swbuf_r+0x64>
	...

080058dc <__swsetup_r>:
 80058dc:	b538      	push	{r3, r4, r5, lr}
 80058de:	4b2a      	ldr	r3, [pc, #168]	; (8005988 <__swsetup_r+0xac>)
 80058e0:	4605      	mov	r5, r0
 80058e2:	6818      	ldr	r0, [r3, #0]
 80058e4:	460c      	mov	r4, r1
 80058e6:	b118      	cbz	r0, 80058f0 <__swsetup_r+0x14>
 80058e8:	6a03      	ldr	r3, [r0, #32]
 80058ea:	b90b      	cbnz	r3, 80058f0 <__swsetup_r+0x14>
 80058ec:	f7ff f920 	bl	8004b30 <__sinit>
 80058f0:	89a3      	ldrh	r3, [r4, #12]
 80058f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058f6:	0718      	lsls	r0, r3, #28
 80058f8:	d422      	bmi.n	8005940 <__swsetup_r+0x64>
 80058fa:	06d9      	lsls	r1, r3, #27
 80058fc:	d407      	bmi.n	800590e <__swsetup_r+0x32>
 80058fe:	2309      	movs	r3, #9
 8005900:	602b      	str	r3, [r5, #0]
 8005902:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005906:	f04f 30ff 	mov.w	r0, #4294967295
 800590a:	81a3      	strh	r3, [r4, #12]
 800590c:	e034      	b.n	8005978 <__swsetup_r+0x9c>
 800590e:	0758      	lsls	r0, r3, #29
 8005910:	d512      	bpl.n	8005938 <__swsetup_r+0x5c>
 8005912:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005914:	b141      	cbz	r1, 8005928 <__swsetup_r+0x4c>
 8005916:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800591a:	4299      	cmp	r1, r3
 800591c:	d002      	beq.n	8005924 <__swsetup_r+0x48>
 800591e:	4628      	mov	r0, r5
 8005920:	f7ff fa7e 	bl	8004e20 <_free_r>
 8005924:	2300      	movs	r3, #0
 8005926:	6363      	str	r3, [r4, #52]	; 0x34
 8005928:	89a3      	ldrh	r3, [r4, #12]
 800592a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800592e:	81a3      	strh	r3, [r4, #12]
 8005930:	2300      	movs	r3, #0
 8005932:	6063      	str	r3, [r4, #4]
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	6023      	str	r3, [r4, #0]
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	f043 0308 	orr.w	r3, r3, #8
 800593e:	81a3      	strh	r3, [r4, #12]
 8005940:	6923      	ldr	r3, [r4, #16]
 8005942:	b94b      	cbnz	r3, 8005958 <__swsetup_r+0x7c>
 8005944:	89a3      	ldrh	r3, [r4, #12]
 8005946:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800594a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800594e:	d003      	beq.n	8005958 <__swsetup_r+0x7c>
 8005950:	4621      	mov	r1, r4
 8005952:	4628      	mov	r0, r5
 8005954:	f000 f896 	bl	8005a84 <__smakebuf_r>
 8005958:	89a0      	ldrh	r0, [r4, #12]
 800595a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800595e:	f010 0301 	ands.w	r3, r0, #1
 8005962:	d00a      	beq.n	800597a <__swsetup_r+0x9e>
 8005964:	2300      	movs	r3, #0
 8005966:	60a3      	str	r3, [r4, #8]
 8005968:	6963      	ldr	r3, [r4, #20]
 800596a:	425b      	negs	r3, r3
 800596c:	61a3      	str	r3, [r4, #24]
 800596e:	6923      	ldr	r3, [r4, #16]
 8005970:	b943      	cbnz	r3, 8005984 <__swsetup_r+0xa8>
 8005972:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005976:	d1c4      	bne.n	8005902 <__swsetup_r+0x26>
 8005978:	bd38      	pop	{r3, r4, r5, pc}
 800597a:	0781      	lsls	r1, r0, #30
 800597c:	bf58      	it	pl
 800597e:	6963      	ldrpl	r3, [r4, #20]
 8005980:	60a3      	str	r3, [r4, #8]
 8005982:	e7f4      	b.n	800596e <__swsetup_r+0x92>
 8005984:	2000      	movs	r0, #0
 8005986:	e7f7      	b.n	8005978 <__swsetup_r+0x9c>
 8005988:	2000006c 	.word	0x2000006c

0800598c <memmove>:
 800598c:	4288      	cmp	r0, r1
 800598e:	b510      	push	{r4, lr}
 8005990:	eb01 0402 	add.w	r4, r1, r2
 8005994:	d902      	bls.n	800599c <memmove+0x10>
 8005996:	4284      	cmp	r4, r0
 8005998:	4623      	mov	r3, r4
 800599a:	d807      	bhi.n	80059ac <memmove+0x20>
 800599c:	1e43      	subs	r3, r0, #1
 800599e:	42a1      	cmp	r1, r4
 80059a0:	d008      	beq.n	80059b4 <memmove+0x28>
 80059a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80059aa:	e7f8      	b.n	800599e <memmove+0x12>
 80059ac:	4601      	mov	r1, r0
 80059ae:	4402      	add	r2, r0
 80059b0:	428a      	cmp	r2, r1
 80059b2:	d100      	bne.n	80059b6 <memmove+0x2a>
 80059b4:	bd10      	pop	{r4, pc}
 80059b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059be:	e7f7      	b.n	80059b0 <memmove+0x24>

080059c0 <memchr>:
 80059c0:	4603      	mov	r3, r0
 80059c2:	b510      	push	{r4, lr}
 80059c4:	b2c9      	uxtb	r1, r1
 80059c6:	4402      	add	r2, r0
 80059c8:	4293      	cmp	r3, r2
 80059ca:	4618      	mov	r0, r3
 80059cc:	d101      	bne.n	80059d2 <memchr+0x12>
 80059ce:	2000      	movs	r0, #0
 80059d0:	e003      	b.n	80059da <memchr+0x1a>
 80059d2:	7804      	ldrb	r4, [r0, #0]
 80059d4:	3301      	adds	r3, #1
 80059d6:	428c      	cmp	r4, r1
 80059d8:	d1f6      	bne.n	80059c8 <memchr+0x8>
 80059da:	bd10      	pop	{r4, pc}

080059dc <_realloc_r>:
 80059dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059e0:	4680      	mov	r8, r0
 80059e2:	4614      	mov	r4, r2
 80059e4:	460e      	mov	r6, r1
 80059e6:	b921      	cbnz	r1, 80059f2 <_realloc_r+0x16>
 80059e8:	4611      	mov	r1, r2
 80059ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059ee:	f7fe bf99 	b.w	8004924 <_malloc_r>
 80059f2:	b92a      	cbnz	r2, 8005a00 <_realloc_r+0x24>
 80059f4:	f7ff fa14 	bl	8004e20 <_free_r>
 80059f8:	4625      	mov	r5, r4
 80059fa:	4628      	mov	r0, r5
 80059fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a00:	f000 f89e 	bl	8005b40 <_malloc_usable_size_r>
 8005a04:	4284      	cmp	r4, r0
 8005a06:	4607      	mov	r7, r0
 8005a08:	d802      	bhi.n	8005a10 <_realloc_r+0x34>
 8005a0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a0e:	d812      	bhi.n	8005a36 <_realloc_r+0x5a>
 8005a10:	4621      	mov	r1, r4
 8005a12:	4640      	mov	r0, r8
 8005a14:	f7fe ff86 	bl	8004924 <_malloc_r>
 8005a18:	4605      	mov	r5, r0
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	d0ed      	beq.n	80059fa <_realloc_r+0x1e>
 8005a1e:	42bc      	cmp	r4, r7
 8005a20:	4622      	mov	r2, r4
 8005a22:	4631      	mov	r1, r6
 8005a24:	bf28      	it	cs
 8005a26:	463a      	movcs	r2, r7
 8005a28:	f7ff f9ec 	bl	8004e04 <memcpy>
 8005a2c:	4631      	mov	r1, r6
 8005a2e:	4640      	mov	r0, r8
 8005a30:	f7ff f9f6 	bl	8004e20 <_free_r>
 8005a34:	e7e1      	b.n	80059fa <_realloc_r+0x1e>
 8005a36:	4635      	mov	r5, r6
 8005a38:	e7df      	b.n	80059fa <_realloc_r+0x1e>

08005a3a <__swhatbuf_r>:
 8005a3a:	b570      	push	{r4, r5, r6, lr}
 8005a3c:	460c      	mov	r4, r1
 8005a3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a42:	4615      	mov	r5, r2
 8005a44:	2900      	cmp	r1, #0
 8005a46:	461e      	mov	r6, r3
 8005a48:	b096      	sub	sp, #88	; 0x58
 8005a4a:	da0c      	bge.n	8005a66 <__swhatbuf_r+0x2c>
 8005a4c:	89a3      	ldrh	r3, [r4, #12]
 8005a4e:	2100      	movs	r1, #0
 8005a50:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005a54:	bf0c      	ite	eq
 8005a56:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005a5a:	2340      	movne	r3, #64	; 0x40
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	6031      	str	r1, [r6, #0]
 8005a60:	602b      	str	r3, [r5, #0]
 8005a62:	b016      	add	sp, #88	; 0x58
 8005a64:	bd70      	pop	{r4, r5, r6, pc}
 8005a66:	466a      	mov	r2, sp
 8005a68:	f000 f848 	bl	8005afc <_fstat_r>
 8005a6c:	2800      	cmp	r0, #0
 8005a6e:	dbed      	blt.n	8005a4c <__swhatbuf_r+0x12>
 8005a70:	9901      	ldr	r1, [sp, #4]
 8005a72:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005a76:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005a7a:	4259      	negs	r1, r3
 8005a7c:	4159      	adcs	r1, r3
 8005a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a82:	e7eb      	b.n	8005a5c <__swhatbuf_r+0x22>

08005a84 <__smakebuf_r>:
 8005a84:	898b      	ldrh	r3, [r1, #12]
 8005a86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005a88:	079d      	lsls	r5, r3, #30
 8005a8a:	4606      	mov	r6, r0
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	d507      	bpl.n	8005aa0 <__smakebuf_r+0x1c>
 8005a90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005a94:	6023      	str	r3, [r4, #0]
 8005a96:	6123      	str	r3, [r4, #16]
 8005a98:	2301      	movs	r3, #1
 8005a9a:	6163      	str	r3, [r4, #20]
 8005a9c:	b002      	add	sp, #8
 8005a9e:	bd70      	pop	{r4, r5, r6, pc}
 8005aa0:	466a      	mov	r2, sp
 8005aa2:	ab01      	add	r3, sp, #4
 8005aa4:	f7ff ffc9 	bl	8005a3a <__swhatbuf_r>
 8005aa8:	9900      	ldr	r1, [sp, #0]
 8005aaa:	4605      	mov	r5, r0
 8005aac:	4630      	mov	r0, r6
 8005aae:	f7fe ff39 	bl	8004924 <_malloc_r>
 8005ab2:	b948      	cbnz	r0, 8005ac8 <__smakebuf_r+0x44>
 8005ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ab8:	059a      	lsls	r2, r3, #22
 8005aba:	d4ef      	bmi.n	8005a9c <__smakebuf_r+0x18>
 8005abc:	f023 0303 	bic.w	r3, r3, #3
 8005ac0:	f043 0302 	orr.w	r3, r3, #2
 8005ac4:	81a3      	strh	r3, [r4, #12]
 8005ac6:	e7e3      	b.n	8005a90 <__smakebuf_r+0xc>
 8005ac8:	89a3      	ldrh	r3, [r4, #12]
 8005aca:	6020      	str	r0, [r4, #0]
 8005acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ad0:	81a3      	strh	r3, [r4, #12]
 8005ad2:	9b00      	ldr	r3, [sp, #0]
 8005ad4:	6120      	str	r0, [r4, #16]
 8005ad6:	6163      	str	r3, [r4, #20]
 8005ad8:	9b01      	ldr	r3, [sp, #4]
 8005ada:	b15b      	cbz	r3, 8005af4 <__smakebuf_r+0x70>
 8005adc:	4630      	mov	r0, r6
 8005ade:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ae2:	f000 f81d 	bl	8005b20 <_isatty_r>
 8005ae6:	b128      	cbz	r0, 8005af4 <__smakebuf_r+0x70>
 8005ae8:	89a3      	ldrh	r3, [r4, #12]
 8005aea:	f023 0303 	bic.w	r3, r3, #3
 8005aee:	f043 0301 	orr.w	r3, r3, #1
 8005af2:	81a3      	strh	r3, [r4, #12]
 8005af4:	89a3      	ldrh	r3, [r4, #12]
 8005af6:	431d      	orrs	r5, r3
 8005af8:	81a5      	strh	r5, [r4, #12]
 8005afa:	e7cf      	b.n	8005a9c <__smakebuf_r+0x18>

08005afc <_fstat_r>:
 8005afc:	b538      	push	{r3, r4, r5, lr}
 8005afe:	2300      	movs	r3, #0
 8005b00:	4d06      	ldr	r5, [pc, #24]	; (8005b1c <_fstat_r+0x20>)
 8005b02:	4604      	mov	r4, r0
 8005b04:	4608      	mov	r0, r1
 8005b06:	4611      	mov	r1, r2
 8005b08:	602b      	str	r3, [r5, #0]
 8005b0a:	f7fb fed3 	bl	80018b4 <_fstat>
 8005b0e:	1c43      	adds	r3, r0, #1
 8005b10:	d102      	bne.n	8005b18 <_fstat_r+0x1c>
 8005b12:	682b      	ldr	r3, [r5, #0]
 8005b14:	b103      	cbz	r3, 8005b18 <_fstat_r+0x1c>
 8005b16:	6023      	str	r3, [r4, #0]
 8005b18:	bd38      	pop	{r3, r4, r5, pc}
 8005b1a:	bf00      	nop
 8005b1c:	20000a78 	.word	0x20000a78

08005b20 <_isatty_r>:
 8005b20:	b538      	push	{r3, r4, r5, lr}
 8005b22:	2300      	movs	r3, #0
 8005b24:	4d05      	ldr	r5, [pc, #20]	; (8005b3c <_isatty_r+0x1c>)
 8005b26:	4604      	mov	r4, r0
 8005b28:	4608      	mov	r0, r1
 8005b2a:	602b      	str	r3, [r5, #0]
 8005b2c:	f7fb fed1 	bl	80018d2 <_isatty>
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	d102      	bne.n	8005b3a <_isatty_r+0x1a>
 8005b34:	682b      	ldr	r3, [r5, #0]
 8005b36:	b103      	cbz	r3, 8005b3a <_isatty_r+0x1a>
 8005b38:	6023      	str	r3, [r4, #0]
 8005b3a:	bd38      	pop	{r3, r4, r5, pc}
 8005b3c:	20000a78 	.word	0x20000a78

08005b40 <_malloc_usable_size_r>:
 8005b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b44:	1f18      	subs	r0, r3, #4
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	bfbc      	itt	lt
 8005b4a:	580b      	ldrlt	r3, [r1, r0]
 8005b4c:	18c0      	addlt	r0, r0, r3
 8005b4e:	4770      	bx	lr

08005b50 <_init>:
 8005b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b52:	bf00      	nop
 8005b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b56:	bc08      	pop	{r3}
 8005b58:	469e      	mov	lr, r3
 8005b5a:	4770      	bx	lr

08005b5c <_fini>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	bf00      	nop
 8005b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b62:	bc08      	pop	{r3}
 8005b64:	469e      	mov	lr, r3
 8005b66:	4770      	bx	lr
