============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  01:11:16 pm
  Module:                 FME_PIPE_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type         Fanout  Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clock_name)            launch                                          0 R 
U_crtl
  estado_atual_reg[1]/CP                                        0             0 R 
  estado_atual_reg[1]/Q       HS65_LS_DFPRQX18       3  15.9   65  +164     164 F 
  g298/B                                                             +0     164   
  g298/Z                      HS65_LS_AND2X35        4  63.0   45   +84     249 F 
U_crtl/inp_source 
fopt528/A                                                            +0     249   
fopt528/Z                     HS65_LS_BFX142         5 120.7   27   +68     316 F 
fopt487/A                                                            +0     317   
fopt487/Z                     HS65_LS_BFX213        27 314.7   38   +67     383 F 
fopt481/A                                                            +0     383   
fopt481/Z                     HS65_LS_IVX49          2  34.0   30   +35     418 R 
fopt480/A                                                            +0     418   
fopt480/Z                     HS65_LS_IVX71          4  40.5   20   +27     445 F 
g5967/B                                                              +0     445   
g5967/Z                       HS65_LS_AND2X35       22  80.6   54   +69     514 F 
U_inter/linha[24][9] 
  PUs[9].U_F4_U_2_U_S1_add_18_10/B[9] 
    g344/A                                                           +0     514   
    g344/Z                    HS65_LS_NOR2X6         3  16.5  129  +103     617 R 
    g365/B                                                           +0     617   
    g365/Z                    HS65_LS_OAI21X18       3  13.3   42   +75     692 F 
    g347/B                                                           +0     692   
    g347/Z                    HS65_LS_AO112X18       2   7.4   32   +97     789 F 
    g355/C                                                           +0     790   
    g355/Z                    HS65_LS_AO12X18        1   7.7   25   +85     875 F 
    g354/B                                                           +0     875   
    g354/Z                    HS65_LS_XOR2X18        4  15.6   37   +82     957 F 
  PUs[9].U_F4_U_2_U_S1_add_18_10/Z[12] 
  addinc_PUs[9].U_F4_U_2_U_S2_add_18_16/A[13] 
    g471/A                                                           +0     957   
    g471/Z                    HS65_LS_NOR2X13        3  12.4   56   +55    1013 R 
    g498/B                                                           +0    1013   
    g498/Z                    HS65_LS_OAI12X6        1   4.6   41   +50    1062 F 
    g490/F                                                           +0    1062   
    g490/Z                    HS65_LS_AOI312X4       1   6.3  117  +106    1168 R 
    g452/A                                                           +0    1168   
    g452/Z                    HS65_LSS_XNOR2X6       2   6.3   62  +112    1280 F 
  addinc_PUs[9].U_F4_U_2_U_S2_add_18_16/Z[14] 
  PUs[10].U_F4_U_p3/input[15] 
    output_reg[15]/D     <<<  HS65_LS_DFPQX9                         +0    1280   
    output_reg[15]/CP         setup                             0  +115    1395 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                      1500 R 
                              adjustments                          -100    1400   
----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       5ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[10].U_F4_U_p3/output_reg[15]/D
