Classic Timing Analyzer report for DigitalWatch
Sun Jan 17 18:23:39 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50Mhz'
  7. Clock Setup: 'key_start'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                              ; To                                    ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 29.500 ns                                      ; watch_cnt:cnt|Six_counter:bit_6|out_dat[0]                                        ; disp_out[20]                          ; clk_50Mhz  ; --        ; 0            ;
; Clock Setup: 'clk_50Mhz'     ; N/A   ; None          ; 79.37 MHz ( period = 12.600 ns )               ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk_div:fdiv|clk_out                  ; clk_50Mhz  ; clk_50Mhz ; 0            ;
; Clock Setup: 'key_start'     ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; key_Control:Control|Start_status.START                                            ; key_Control:Control|Start_status.STOP ; key_start  ; key_start ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                   ;                                       ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1K30TC144-3      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; key_start       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50Mhz'                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                               ; To                                                                                 ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[30] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[29] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk_div:fdiv|clk_out                                                               ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[28] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[27] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[26] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk_50Mhz  ; clk_50Mhz ; None                        ; None                      ; 9.100 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                    ;                                                                                    ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'key_start'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                                     ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; key_Control:Control|Start_status.STOP  ; key_Control:Control|Start_status.RESET ; key_start  ; key_start ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; key_Control:Control|Start_status.RESET ; key_Control:Control|Start_status.START ; key_start  ; key_start ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; key_Control:Control|Start_status.START ; key_Control:Control|Start_status.STOP  ; key_start  ; key_start ; None                        ; None                      ; 1.100 ns                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                            ;
+-------+--------------+------------+------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To           ; From Clock ;
+-------+--------------+------------+------------------------------------------------+--------------+------------+
; N/A   ; None         ; 29.500 ns  ; watch_cnt:cnt|Six_counter:bit_6|out_dat[0]     ; disp_out[20] ; clk_50Mhz  ;
; N/A   ; None         ; 28.500 ns  ; watch_cnt:cnt|Six_counter:bit_6|out_dat[2]     ; disp_out[22] ; clk_50Mhz  ;
; N/A   ; None         ; 28.200 ns  ; watch_cnt:cnt|Six_counter:bit_6|out_dat[3]     ; disp_out[23] ; clk_50Mhz  ;
; N/A   ; None         ; 28.000 ns  ; watch_cnt:cnt|Six_counter:bit_6|out_dat[1]     ; disp_out[21] ; clk_50Mhz  ;
; N/A   ; None         ; 27.600 ns  ; watch_cnt:cnt|decimal_counter:bit_5|out_dat[0] ; disp_out[16] ; clk_50Mhz  ;
; N/A   ; None         ; 27.500 ns  ; watch_cnt:cnt|decimal_counter:bit_5|out_dat[3] ; disp_out[19] ; clk_50Mhz  ;
; N/A   ; None         ; 26.700 ns  ; watch_cnt:cnt|decimal_counter:bit_5|out_dat[1] ; disp_out[17] ; clk_50Mhz  ;
; N/A   ; None         ; 26.100 ns  ; watch_cnt:cnt|decimal_counter:bit_5|out_dat[2] ; disp_out[18] ; clk_50Mhz  ;
; N/A   ; None         ; 25.100 ns  ; watch_cnt:cnt|Six_counter:bit_4|out_dat[0]     ; disp_out[12] ; clk_50Mhz  ;
; N/A   ; None         ; 25.000 ns  ; watch_cnt:cnt|Six_counter:bit_4|out_dat[3]     ; disp_out[15] ; clk_50Mhz  ;
; N/A   ; None         ; 24.000 ns  ; watch_cnt:cnt|Six_counter:bit_4|out_dat[1]     ; disp_out[13] ; clk_50Mhz  ;
; N/A   ; None         ; 23.600 ns  ; watch_cnt:cnt|Six_counter:bit_4|out_dat[2]     ; disp_out[14] ; clk_50Mhz  ;
; N/A   ; None         ; 23.300 ns  ; watch_cnt:cnt|decimal_counter:bit_3|out_dat[1] ; disp_out[9]  ; clk_50Mhz  ;
; N/A   ; None         ; 22.400 ns  ; watch_cnt:cnt|decimal_counter:bit_3|out_dat[3] ; disp_out[11] ; clk_50Mhz  ;
; N/A   ; None         ; 22.400 ns  ; watch_cnt:cnt|decimal_counter:bit_3|out_dat[2] ; disp_out[10] ; clk_50Mhz  ;
; N/A   ; None         ; 22.400 ns  ; watch_cnt:cnt|decimal_counter:bit_3|out_dat[0] ; disp_out[8]  ; clk_50Mhz  ;
; N/A   ; None         ; 20.500 ns  ; watch_cnt:cnt|decimal_counter:bit_2|out_dat[3] ; disp_out[7]  ; clk_50Mhz  ;
; N/A   ; None         ; 19.700 ns  ; watch_cnt:cnt|decimal_counter:bit_2|out_dat[2] ; disp_out[6]  ; clk_50Mhz  ;
; N/A   ; None         ; 19.700 ns  ; watch_cnt:cnt|decimal_counter:bit_2|out_dat[0] ; disp_out[4]  ; clk_50Mhz  ;
; N/A   ; None         ; 19.300 ns  ; watch_cnt:cnt|decimal_counter:bit_2|out_dat[1] ; disp_out[5]  ; clk_50Mhz  ;
; N/A   ; None         ; 17.100 ns  ; watch_cnt:cnt|decimal_counter:bit_1|out_dat[3] ; disp_out[3]  ; clk_50Mhz  ;
; N/A   ; None         ; 17.100 ns  ; watch_cnt:cnt|decimal_counter:bit_1|out_dat[1] ; disp_out[1]  ; clk_50Mhz  ;
; N/A   ; None         ; 16.300 ns  ; watch_cnt:cnt|decimal_counter:bit_1|out_dat[2] ; disp_out[2]  ; clk_50Mhz  ;
; N/A   ; None         ; 16.300 ns  ; watch_cnt:cnt|decimal_counter:bit_1|out_dat[0] ; disp_out[0]  ; clk_50Mhz  ;
+-------+--------------+------------+------------------------------------------------+--------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Jan 17 18:23:38 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50Mhz" is an undefined clock
    Info: Assuming node "key_start" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "watch_cnt:cnt|decimal_counter:bit_5|FULL" as buffer
    Info: Detected ripple clock "watch_cnt:cnt|Six_counter:bit_4|FULL" as buffer
    Info: Detected ripple clock "watch_cnt:cnt|decimal_counter:bit_3|FULL" as buffer
    Info: Detected ripple clock "watch_cnt:cnt|decimal_counter:bit_2|FULL" as buffer
    Info: Detected ripple clock "watch_cnt:cnt|decimal_counter:bit_1|FULL" as buffer
    Info: Detected ripple clock "clk_div:fdiv|clk_out" as buffer
    Info: Detected ripple clock "watch_cnt:cnt|decimal_counter:bit_0|FULL" as buffer
Info: Clock "clk_50Mhz" has Internal fmax of 79.37 MHz between source register "clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]" and destination register "clk_div:fdiv|clk_out" (period= 12.6 ns)
    Info: + Longest register to register delay is 11.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B2; Fanout = 5; REG Node = 'clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]'
        Info: 2: + IC(0.900 ns) + CELL(1.700 ns) = 2.600 ns; Loc. = LC2_B1; Fanout = 1; COMB Node = 'clk_div:fdiv|LessThan0~0'
        Info: 3: + IC(0.300 ns) + CELL(1.700 ns) = 4.600 ns; Loc. = LC5_B1; Fanout = 1; COMB Node = 'clk_div:fdiv|LessThan0~1'
        Info: 4: + IC(0.300 ns) + CELL(1.700 ns) = 6.600 ns; Loc. = LC6_B1; Fanout = 1; COMB Node = 'clk_div:fdiv|LessThan0~3'
        Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 8.500 ns; Loc. = LC1_B1; Fanout = 33; COMB Node = 'clk_div:fdiv|LessThan0~6'
        Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 10.200 ns; Loc. = LC8_B1; Fanout = 1; COMB Node = 'clk_div:fdiv|clk_out~1'
        Info: 7: + IC(0.300 ns) + CELL(1.000 ns) = 11.500 ns; Loc. = LC7_B1; Fanout = 6; REG Node = 'clk_div:fdiv|clk_out'
        Info: Total cell delay = 9.100 ns ( 79.13 % )
        Info: Total interconnect delay = 2.400 ns ( 20.87 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_50Mhz" to destination register is 2.400 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_B1; Fanout = 6; REG Node = 'clk_div:fdiv|clk_out'
            Info: Total cell delay = 2.000 ns ( 83.33 % )
            Info: Total interconnect delay = 0.400 ns ( 16.67 % )
        Info: - Longest clock path from clock "clk_50Mhz" to source register is 2.400 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'
            Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_B2; Fanout = 5; REG Node = 'clk_div:fdiv|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]'
            Info: Total cell delay = 2.000 ns ( 83.33 % )
            Info: Total interconnect delay = 0.400 ns ( 16.67 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Micro setup delay of destination is 0.600 ns
Info: Clock "key_start" Internal fmax is restricted to 200.0 MHz between source register "key_Control:Control|Start_status.STOP" and destination register "key_Control:Control|Start_status.RESET"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.100 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_F19; Fanout = 1; REG Node = 'key_Control:Control|Start_status.STOP'
            Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 1.100 ns; Loc. = LC1_F19; Fanout = 64; REG Node = 'key_Control:Control|Start_status.RESET'
            Info: Total cell delay = 0.800 ns ( 72.73 % )
            Info: Total interconnect delay = 0.300 ns ( 27.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "key_start" to destination register is 2.400 ns
                Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_125; Fanout = 3; CLK Node = 'key_start'
                Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F19; Fanout = 64; REG Node = 'key_Control:Control|Start_status.RESET'
                Info: Total cell delay = 2.000 ns ( 83.33 % )
                Info: Total interconnect delay = 0.400 ns ( 16.67 % )
            Info: - Longest clock path from clock "key_start" to source register is 2.400 ns
                Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_125; Fanout = 3; CLK Node = 'key_start'
                Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_F19; Fanout = 1; REG Node = 'key_Control:Control|Start_status.STOP'
                Info: Total cell delay = 2.000 ns ( 83.33 % )
                Info: Total interconnect delay = 0.400 ns ( 16.67 % )
        Info: + Micro clock to output delay of source is 0.500 ns
        Info: + Micro setup delay of destination is 0.600 ns
Info: tco from clock "clk_50Mhz" to destination pin "disp_out[20]" through register "watch_cnt:cnt|Six_counter:bit_6|out_dat[0]" is 29.500 ns
    Info: + Longest clock path from clock "clk_50Mhz" to source register is 20.500 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 33; CLK Node = 'clk_50Mhz'
        Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC7_B1; Fanout = 6; REG Node = 'clk_div:fdiv|clk_out'
        Info: 3: + IC(3.200 ns) + CELL(0.500 ns) = 6.600 ns; Loc. = LC2_F36; Fanout = 5; REG Node = 'watch_cnt:cnt|decimal_counter:bit_0|FULL'
        Info: 4: + IC(2.300 ns) + CELL(0.500 ns) = 9.400 ns; Loc. = LC1_F6; Fanout = 5; REG Node = 'watch_cnt:cnt|decimal_counter:bit_1|FULL'
        Info: 5: + IC(2.300 ns) + CELL(0.500 ns) = 12.200 ns; Loc. = LC1_F36; Fanout = 5; REG Node = 'watch_cnt:cnt|decimal_counter:bit_2|FULL'
        Info: 6: + IC(2.100 ns) + CELL(0.500 ns) = 14.800 ns; Loc. = LC3_D34; Fanout = 5; REG Node = 'watch_cnt:cnt|decimal_counter:bit_3|FULL'
        Info: 7: + IC(0.300 ns) + CELL(0.500 ns) = 15.600 ns; Loc. = LC8_D34; Fanout = 5; REG Node = 'watch_cnt:cnt|Six_counter:bit_4|FULL'
        Info: 8: + IC(3.100 ns) + CELL(0.500 ns) = 19.200 ns; Loc. = LC2_F6; Fanout = 4; REG Node = 'watch_cnt:cnt|decimal_counter:bit_5|FULL'
        Info: 9: + IC(1.300 ns) + CELL(0.000 ns) = 20.500 ns; Loc. = LC7_F3; Fanout = 5; REG Node = 'watch_cnt:cnt|Six_counter:bit_6|out_dat[0]'
        Info: Total cell delay = 5.500 ns ( 26.83 % )
        Info: Total interconnect delay = 15.000 ns ( 73.17 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Longest register to pin delay is 8.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_F3; Fanout = 5; REG Node = 'watch_cnt:cnt|Six_counter:bit_6|out_dat[0]'
        Info: 2: + IC(2.200 ns) + CELL(6.300 ns) = 8.500 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'disp_out[20]'
        Info: Total cell delay = 6.300 ns ( 74.12 % )
        Info: Total interconnect delay = 2.200 ns ( 25.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Sun Jan 17 18:23:39 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


