
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse aes_package.vhd key_expander.vhd aes128_fast.vhd
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core" "*.svh"]] 
# }
# synth_design -top aes128_fast \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top aes128_fast -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 128247
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2708.965 ; gain = 0.000 ; free physical = 266729 ; free virtual = 440699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes128_fast' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/aes128_fast.vhd:69]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/aes_package.vhd:354]
INFO: [Synth 8-3491] module 'key_expander' declared at '/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/key_expander.vhd:55' bound to instance 'expand_key' of component 'key_expander' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/aes128_fast.vhd:281]
INFO: [Synth 8-638] synthesizing module 'key_expander' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/key_expander.vhd:72]
INFO: [Synth 8-226] default block is never used [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/aes_package.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'key_expander' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/key_expander.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'aes128_fast' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/aes128_fast.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2708.965 ; gain = 0.000 ; free physical = 267564 ; free virtual = 441538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2708.965 ; gain = 0.000 ; free physical = 267427 ; free virtual = 441401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.840 ; gain = 7.875 ; free physical = 267427 ; free virtual = 441402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.848 ; gain = 7.883 ; free physical = 267207 ; free virtual = 441183
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 253   
	   3 Input      8 Bit         XORs := 28    
	   4 Input      8 Bit         XORs := 30    
	   5 Input      8 Bit         XORs := 18    
	   7 Input      8 Bit         XORs := 1     
	   6 Input      8 Bit         XORs := 5     
	   8 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 101   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 273   
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 2783.832 ; gain = 74.867 ; free physical = 265670 ; free virtual = 439708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265641 ; free virtual = 439679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265649 ; free virtual = 439687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265619 ; free virtual = 439657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265623 ; free virtual = 439661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265616 ; free virtual = 439654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265623 ; free virtual = 439661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265619 ; free virtual = 439657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265617 ; free virtual = 439655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |   169|
|3     |LUT3  |   259|
|4     |LUT4  |   319|
|5     |LUT5  |   241|
|6     |LUT6  |  1687|
|7     |MUXF7 |   552|
|8     |MUXF8 |   256|
|9     |FDCE  |   946|
|10    |IBUF  |   133|
|11    |OBUF  |   129|
+------+------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |  4692|
|2     |  expand_key |key_expander |   633|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265615 ; free virtual = 439653
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.836 ; gain = 74.871 ; free physical = 265614 ; free virtual = 439652
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2783.840 ; gain = 74.871 ; free physical = 265617 ; free virtual = 439655
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.848 ; gain = 0.000 ; free physical = 265695 ; free virtual = 439733
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'aes128_fast' is not ideal for floorplanning, since the cellview 'aes128_fast' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.848 ; gain = 0.000 ; free physical = 265597 ; free virtual = 439635
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a1bf69f8
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 2783.848 ; gain = 75.012 ; free physical = 265762 ; free virtual = 439800
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/util_temp_aes128_fast_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/timing_temp_aes128_fast_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2912.656 ; gain = 128.809 ; free physical = 265179 ; free virtual = 439295
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/power_temp_aes128_fast_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/aes_crypro_core/power_temp_aes128_fast_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 22:35:25 2022...
real 126.05
user 112.96
sys 13.49
