{
  "Top": "DFF_REG",
  "RtlTop": "DFF_REG",
  "RtlPrefix": "",
  "RtlSubPrefix": "DFF_REG_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu49dr",
    "Package": "-ffvf1760",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "d": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "d",
          "name": "d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "q": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<3>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "q",
          "name": "q",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top DFF_REG -name DFF_REG",
      "set_directive_interface DFF_REG -mode ap_none d",
      "set_directive_interface DFF_REG -mode ap_none q",
      "set_directive_top DFF_REG -name DFF_REG"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "DFF_REG"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "0"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DFF_REG",
    "Version": "1.0",
    "DisplayName": "Dff_reg",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_DFF_REG_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/DFF_REG.cpp"],
    "Vhdl": ["impl\/vhdl\/DFF_REG.vhd"],
    "Verilog": ["impl\/verilog\/DFF_REG.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/DFF_REG.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/mxmont\/Documents\/Universidad\/TESIS\/ChipVerification\/HLS\/part2\/LAB2\/DFF_REG\/solution1\/.debug\/DFF_REG.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "d": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"d": "DATA"},
      "ports": ["d"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "d"
        }]
    },
    "q": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"q": "DATA"},
      "ports": ["q"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "q"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "d": {
      "dir": "in",
      "width": "1"
    },
    "q": {
      "dir": "out",
      "width": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "DFF_REG"},
    "Info": {"DFF_REG": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }},
    "Metrics": {"DFF_REG": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.287"
        },
        "Area": {
          "FF": "4",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "2",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-15 19:00:35 -04",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
