# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../DHD/Seminario 2/contador_4bits.vhd"
vhdl xil_defaultlib  "../../../Seminario 2.srcs/sim_1/new/top_tb.vhd"

# Do not sort compile order
nosort
