// +build atsamd51

package dma

const (
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DISABLE     = 0x00 // Only software/event triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_RTC         = 0x01 // TIMESTAMP DMA RTC timestamp trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DSU_DCC0    = 0x02 // DMAC ID for DCC0 register
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DSU_DCC1    = 0x03 // DMAC ID for DCC1 register
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM0_RX  = 0x04 // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM0_TX  = 0x05 // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM1_RX  = 0x06 // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM1_TX  = 0x07 // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM2_RX  = 0x08 // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM2_TX  = 0x09 // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM3_RX  = 0x0A // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM3_TX  = 0x0B // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM4_RX  = 0x0C // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM4_TX  = 0x0D // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM5_RX  = 0x0E // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM5_TX  = 0x0F // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM6_RX  = 0x10 // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM6_TX  = 0x11 // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM7_RX  = 0x12 // Index of DMA RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_SERCOM7_TX  = 0x13 // Index of DMA TX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_CAN0_DEBUG  = 0x14 // DMA CAN Debug Req
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_CAN1_DEBUG  = 0x15 // DMA CAN Debug Req
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_OVF    = 0x16 // DMA overflow/underflow/retrigger trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_MC0    = 0x17 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_MC1    = 0x18 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_MC2    = 0x19 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_MC3    = 0x1A // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_MC4    = 0x1B // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC0_MC5    = 0x1C // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC1_OVF    = 0x1D // DMA overflow/underflow/retrigger trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC1_MC0    = 0x1E // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC1_MC1    = 0x1F // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC1_MC2    = 0x20 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC1_MC3    = 0x21 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC2_OVF    = 0x22 // DMA overflow/underflow/retrigger trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC2_MC0    = 0x23 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC2_MC1    = 0x24 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC2_MC2    = 0x25 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC3_OVF    = 0x26 // DMA overflow/underflow/retrigger trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC3_MC0    = 0x27 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC3_MC1    = 0x28 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC4_OVF    = 0x29 // DMA overflow/underflow/retrigger trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC4_MC0    = 0x2A // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TCC4_MC1    = 0x2B // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC0_OVF     = 0x2C // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC0_MC0     = 0x2D // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC0_MC1     = 0x2E // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC1_OVF     = 0x2F // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC1_MC0     = 0x30 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC1_MC1     = 0x31 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC2_OVF     = 0x32 // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC2_MC0     = 0x33 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC2_MC1     = 0x34 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC3_OVF     = 0x35 // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC3_MC0     = 0x36 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC3_MC1     = 0x37 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC4_OVF     = 0x38 // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC4_MC0     = 0x39 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC4_MC1     = 0x3A // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC5_OVF     = 0x3B // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC5_MC0     = 0x3C // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC5_MC1     = 0x3D // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC6_OVF     = 0x3E // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC6_MC0     = 0x3F // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC6_MC1     = 0x40 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC7_OVF     = 0x41 // Indexes of DMA Overflow trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC7_MC0     = 0x41 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_TC7_MC1     = 0x43 // Indexes of DMA Match/Compare triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_ADC0_RESRDY = 0x44 // index of DMA RESRDY trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_ADC0_SEQ    = 0x45 // Index of DMA SEQ trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_ADC1_RESRDY = 0x46 // Index of DMA RESRDY trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_ADC1_SEQ    = 0x47 // Index of DMA SEQ trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DAC_EMPTY0  = 0x48 // DMA DAC0 Empty Req
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DAC_EMPTY1  = 0x49 // DMA DAC1 Empty Req
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DAC_RESRDY0 = 0x4A // DMA DAC0 Result Ready Req
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_DAC_RESRDY1 = 0x4B // DMA DAC1 Result Ready Req
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_I2S_RX0     = 0x4C // Indexes of DMA RX triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_I2S_RX1     = 0x4D // Indexes of DMA RX triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_I2S_TX0     = 0x4E // Indexes of DMA TX triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_I2S_TX1     = 0x4F // Indexes of DMA TX triggers
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_PCC_RX      = 0x50 // Indexes of PCC RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_AES_WR      = 0x51 // DMA DATA Write trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_AES_RD      = 0x52 // DMA DATA Read trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_QSPI_RX     = 0x53 // Indexes of QSPI RX trigger
	DMAC_CHANNEL_CHCTRLA_TRIGSRC_QSPI_TX     = 0x54 // Indexes of QSPI TX trigger

	DMAC_CHANNEL_CHCTRLA_TRIGSRC_Max = 0x54
)

const (
	// BTCTRL : Block Transfer Control
	DMAC_SRAM_BTCTRL_STEPSIZE_Pos     = 13
	DMAC_SRAM_BTCTRL_STEPSIZE_Msk     = 0xe000
	DMAC_SRAM_BTCTRL_STEPSIZE_X1      = 0x0 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X2      = 0x1 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X4      = 0x2 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X8      = 0x3 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X16     = 0x4 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X32     = 0x5 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X64     = 0x6 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSIZE_X128    = 0x7 << DMAC_SRAM_BTCTRL_STEPSIZE_Pos
	DMAC_SRAM_BTCTRL_STEPSEL_Pos      = 12
	DMAC_SRAM_BTCTRL_STEPSEL_Msk      = 0x1000
	DMAC_SRAM_BTCTRL_STEPSEL_DST      = 0x0 << DMAC_SRAM_BTCTRL_STEPSEL_Pos
	DMAC_SRAM_BTCTRL_STEPSEL_SRC      = 0x1 << DMAC_SRAM_BTCTRL_STEPSEL_Pos
	DMAC_SRAM_BTCTRL_DSTINC_Pos       = 11
	DMAC_SRAM_BTCTRL_DSTINC_Msk       = 0x0800
	DMAC_SRAM_BTCTRL_DSTINC_DISABLE   = 0x0 << DMAC_SRAM_BTCTRL_DSTINC_Pos
	DMAC_SRAM_BTCTRL_DSTINC_ENABLE    = 0x1 << DMAC_SRAM_BTCTRL_DSTINC_Pos
	DMAC_SRAM_BTCTRL_SRCINC_Pos       = 10
	DMAC_SRAM_BTCTRL_SRCINC_Msk       = 0x0400
	DMAC_SRAM_BTCTRL_SRCINC_DISABLE   = 0x0 << DMAC_SRAM_BTCTRL_SRCINC_Pos
	DMAC_SRAM_BTCTRL_SRCINC_ENABLE    = 0x1 << DMAC_SRAM_BTCTRL_SRCINC_Pos
	DMAC_SRAM_BTCTRL_BEATSIZE_Pos     = 8
	DMAC_SRAM_BTCTRL_BEATSIZE_Msk     = 0x0300
	DMAC_SRAM_BTCTRL_BEATSIZE_BYTE    = 0x0 << DMAC_SRAM_BTCTRL_BEATSIZE_Pos
	DMAC_SRAM_BTCTRL_BEATSIZE_HWORD   = 0x1 << DMAC_SRAM_BTCTRL_BEATSIZE_Pos
	DMAC_SRAM_BTCTRL_BEATSIZE_WORD    = 0x2 << DMAC_SRAM_BTCTRL_BEATSIZE_Pos
	DMAC_SRAM_BTCTRL_BLOCKACT_Pos     = 3
	DMAC_SRAM_BTCTRL_BLOCKACT_Msk     = 0x0018
	DMAC_SRAM_BTCTRL_BLOCKACT_NOACT   = 0x0 << DMAC_SRAM_BTCTRL_BLOCKACT_Pos
	DMAC_SRAM_BTCTRL_BLOCKACT_INT     = 0x1 << DMAC_SRAM_BTCTRL_BLOCKACT_Pos
	DMAC_SRAM_BTCTRL_BLOCKACT_SUSPEND = 0x2 << DMAC_SRAM_BTCTRL_BLOCKACT_Pos
	DMAC_SRAM_BTCTRL_BLOCKACT_BOTH    = 0x3 << DMAC_SRAM_BTCTRL_BLOCKACT_Pos
	DMAC_SRAM_BTCTRL_EVOSEL_Pos       = 1
	DMAC_SRAM_BTCTRL_EVOSEL_Msk       = 0x0006
	DMAC_SRAM_BTCTRL_EVOSEL_DISABLE   = 0x0 << DMAC_SRAM_BTCTRL_EVOSEL_Pos
	DMAC_SRAM_BTCTRL_EVOSEL_BLOCK     = 0x1 << DMAC_SRAM_BTCTRL_EVOSEL_Pos
	DMAC_SRAM_BTCTRL_EVOSEL_BEAT      = 0x3 << DMAC_SRAM_BTCTRL_EVOSEL_Pos
	DMAC_SRAM_BTCTRL_VALID_Pos        = 0
	DMAC_SRAM_BTCTRL_VALID_Msk        = 1
	DMAC_SRAM_BTCTRL_VALID            = 1 << DMAC_SRAM_BTCTRL_VALID_Pos
)
