Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 26 10:46:05 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ROLLO_III_Encrypt_timing_summary_routed.rpt -pb ROLLO_III_Encrypt_timing_summary_routed.pb -rpx ROLLO_III_Encrypt_timing_summary_routed.rpx -warn_on_violation
| Design       : ROLLO_III_Encrypt
| Device       : 7a200t-sbv484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                67794        0.022        0.000                      0                67794        2.468        0.000                       0                 31022  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.448}        6.896           145.012         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.085        0.000                      0                67794        0.022        0.000                      0                67794        2.468        0.000                       0                 31022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 gf2mz_one/mul11/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_one/ctrl/C_do_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.145ns (16.815%)  route 5.664ns (83.185%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 11.577 - 6.896 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.755     4.983    gf2mz_one/mul11/clk_IBUF_BUFG
    SLICE_X142Y102       FDRE                                         r  gf2mz_one/mul11/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y102       FDRE (Prop_fdre_C_Q)         0.478     5.461 r  gf2mz_one/mul11/done_reg/Q
                         net (fo=1, routed)           0.828     6.289    gf2mz_one/mul14/mul11_done
    SLICE_X138Y101       LUT6 (Prop_lut6_I4_O)        0.295     6.584 r  gf2mz_one/mul14/C_do[504]_i_8/O
                         net (fo=1, routed)           1.631     8.215    gf2mz_one/mul04/done_reg_2
    SLICE_X101Y90        LUT6 (Prop_lut6_I3_O)        0.124     8.339 r  gf2mz_one/mul04/C_do[504]_i_2/O
                         net (fo=607, routed)         2.246    10.584    gf2mz_one/mul04/C_do_reg[106]
    SLICE_X74Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.708 f  gf2mz_one/mul04/C_do[88]_i_2__0/O
                         net (fo=1, routed)           0.960    11.668    gf2mz_one/ctrl/mem_reg_2_13
    SLICE_X74Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  gf2mz_one/ctrl/C_do[88]_i_1__0/O
                         net (fo=1, routed)           0.000    11.792    gf2mz_one/ctrl/C_do[88]_i_1__0_n_0
    SLICE_X74Y94         FDRE                                         r  gf2mz_one/ctrl/C_do_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.700    11.577    gf2mz_one/ctrl/clk_IBUF_BUFG
    SLICE_X74Y94         FDRE                                         r  gf2mz_one/ctrl/C_do_reg[88]/C
                         clock pessimism              0.254    11.831    
                         clock uncertainty           -0.035    11.796    
    SLICE_X74Y94         FDRE (Setup_fdre_C_D)        0.081    11.877    gf2mz_one/ctrl/C_do_reg[88]
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 gf2mz_two/mul31/a_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/mul31/c_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 0.766ns (11.043%)  route 6.170ns (88.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 11.693 - 6.896 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.643     4.870    gf2mz_two/mul31/clk_IBUF_BUFG
    SLICE_X72Y187        FDRE                                         r  gf2mz_two/mul31/a_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y187        FDRE (Prop_fdre_C_Q)         0.518     5.388 r  gf2mz_two/mul31/a_reg[101]/Q
                         net (fo=101, routed)         5.720    11.108    gf2mz_two/mul31/c_reg[7]_0
    SLICE_X27Y235        LUT6 (Prop_lut6_I2_O)        0.124    11.232 r  gf2mz_two/mul31/c[61]_i_2__61/O
                         net (fo=1, routed)           0.451    11.683    gf2mz_two/mul31/c[61]_i_2__61_n_0
    SLICE_X27Y235        LUT4 (Prop_lut4_I0_O)        0.124    11.807 r  gf2mz_two/mul31/c[61]_i_1__61/O
                         net (fo=1, routed)           0.000    11.807    gf2mz_two/mul31/c[61]_i_1__61_n_0
    SLICE_X27Y235        FDRE                                         r  gf2mz_two/mul31/c_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.816    11.693    gf2mz_two/mul31/clk_IBUF_BUFG
    SLICE_X27Y235        FDRE                                         r  gf2mz_two/mul31/c_reg[61]/C
                         clock pessimism              0.253    11.947    
                         clock uncertainty           -0.035    11.911    
    SLICE_X27Y235        FDRE (Setup_fdre_C_D)        0.029    11.940    gf2mz_two/mul31/c_reg[61]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 gf2mz_two/ctrl/mul_start_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/mul31/a_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.642ns (9.588%)  route 6.054ns (90.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.430 - 6.896 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.648     4.875    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X70Y151        FDRE                                         r  gf2mz_two/ctrl/mul_start_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y151        FDRE (Prop_fdre_C_Q)         0.518     5.393 r  gf2mz_two/ctrl/mul_start_reg_rep/Q
                         net (fo=902, routed)         6.054    11.448    gf2mz_two/mul31/mul_start_reg_rep_16
    SLICE_X108Y128       LUT4 (Prop_lut4_I1_O)        0.124    11.572 r  gf2mz_two/mul31/a[68]_i_1__61/O
                         net (fo=1, routed)           0.000    11.572    gf2mz_two/mul31/a[68]_i_1__61_n_0
    SLICE_X108Y128       FDRE                                         r  gf2mz_two/mul31/a_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.552    11.430    gf2mz_two/mul31/clk_IBUF_BUFG
    SLICE_X108Y128       FDRE                                         r  gf2mz_two/mul31/a_reg[68]/C
                         clock pessimism              0.246    11.676    
                         clock uncertainty           -0.035    11.641    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.079    11.720    gf2mz_two/mul31/a_reg[68]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gf2mz_two/mul31/a_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/mul31/c_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.766ns (11.071%)  route 6.153ns (88.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 11.693 - 6.896 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.643     4.870    gf2mz_two/mul31/clk_IBUF_BUFG
    SLICE_X72Y187        FDRE                                         r  gf2mz_two/mul31/a_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y187        FDRE (Prop_fdre_C_Q)         0.518     5.388 r  gf2mz_two/mul31/a_reg[101]/Q
                         net (fo=101, routed)         5.727    11.116    gf2mz_two/mul31/c_reg[7]_0
    SLICE_X26Y235        LUT6 (Prop_lut6_I2_O)        0.124    11.240 r  gf2mz_two/mul31/c[63]_i_2__61/O
                         net (fo=1, routed)           0.426    11.666    gf2mz_two/mul31/c[63]_i_2__61_n_0
    SLICE_X26Y235        LUT4 (Prop_lut4_I0_O)        0.124    11.790 r  gf2mz_two/mul31/c[63]_i_1__61/O
                         net (fo=1, routed)           0.000    11.790    gf2mz_two/mul31/c[63]_i_1__61_n_0
    SLICE_X26Y235        FDRE                                         r  gf2mz_two/mul31/c_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.816    11.693    gf2mz_two/mul31/clk_IBUF_BUFG
    SLICE_X26Y235        FDRE                                         r  gf2mz_two/mul31/c_reg[63]/C
                         clock pessimism              0.253    11.947    
                         clock uncertainty           -0.035    11.911    
    SLICE_X26Y235        FDRE (Setup_fdre_C_D)        0.029    11.940    gf2mz_two/mul31/c_reg[63]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 gf2mz_two/mul41/a_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/mul41/c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.704ns (10.179%)  route 6.212ns (89.821%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 11.691 - 6.896 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.642     4.869    gf2mz_two/mul41/clk_IBUF_BUFG
    SLICE_X53Y172        FDRE                                         r  gf2mz_two/mul41/a_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_fdre_C_Q)         0.456     5.325 r  gf2mz_two/mul41/a_reg[96]/Q
                         net (fo=101, routed)         5.326    10.651    gf2mz_two/mul41/a_reg_n_0_[96]
    SLICE_X15Y222        LUT5 (Prop_lut5_I2_O)        0.124    10.775 r  gf2mz_two/mul41/c[31]_i_3__44/O
                         net (fo=1, routed)           0.886    11.661    gf2mz_two/mul41/c[31]_i_3__44_n_0
    SLICE_X15Y226        LUT4 (Prop_lut4_I1_O)        0.124    11.785 r  gf2mz_two/mul41/c[31]_i_1__44/O
                         net (fo=1, routed)           0.000    11.785    gf2mz_two/mul41/c[31]_i_1__44_n_0
    SLICE_X15Y226        FDRE                                         r  gf2mz_two/mul41/c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.814    11.691    gf2mz_two/mul41/clk_IBUF_BUFG
    SLICE_X15Y226        FDRE                                         r  gf2mz_two/mul41/c_reg[31]/C
                         clock pessimism              0.253    11.945    
                         clock uncertainty           -0.035    11.909    
    SLICE_X15Y226        FDRE (Setup_fdre_C_D)        0.029    11.938    gf2mz_two/mul41/c_reg[31]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 h/mem_reg_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_one/mul33/b_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.454ns (38.419%)  route 3.933ns (61.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 11.613 - 6.896 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.986     5.213    h/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  h/mem_reg_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.667 r  h/mem_reg_14/DOBDO[2]
                         net (fo=5, routed)           3.933    11.601    gf2mz_one/mul33/dob[1]
    SLICE_X137Y56        FDRE                                         r  gf2mz_one/mul33/b_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.736    11.613    gf2mz_one/mul33/clk_IBUF_BUFG
    SLICE_X137Y56        FDRE                                         r  gf2mz_one/mul33/b_reg[99]/C
                         clock pessimism              0.263    11.876    
                         clock uncertainty           -0.035    11.841    
    SLICE_X137Y56        FDRE (Setup_fdre_C_D)       -0.081    11.760    gf2mz_one/mul33/b_reg[99]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 h/mem_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_one/mul41/b_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.578ns (41.020%)  route 3.707ns (58.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 11.575 - 6.896 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       2.159     5.386    h/clka
    RAMB36_X7Y8          RAMB36E1                                     r  h/mem_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     7.840 r  h/mem_reg_7/DOADO[18]
                         net (fo=5, routed)           3.707    11.547    gf2mz_one/ctrl/doa[270]
    SLICE_X73Y63         LUT3 (Prop_lut3_I0_O)        0.124    11.671 r  gf2mz_one/ctrl/b[32]_i_1__18/O
                         net (fo=1, routed)           0.000    11.671    gf2mz_one/mul41/mul30_op_b[68]
    SLICE_X73Y63         FDRE                                         r  gf2mz_one/mul41/b_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.698    11.575    gf2mz_one/mul41/clk_IBUF_BUFG
    SLICE_X73Y63         FDRE                                         r  gf2mz_one/mul41/b_reg[32]/C
                         clock pessimism              0.263    11.838    
                         clock uncertainty           -0.035    11.803    
    SLICE_X73Y63         FDRE (Setup_fdre_C_D)        0.029    11.832    gf2mz_one/mul41/b_reg[32]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 gf2mz_two/mul13/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/mul13/c_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 0.456ns (6.771%)  route 6.279ns (93.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.771 - 6.896 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.661     4.888    gf2mz_two/mul13/clk_IBUF_BUFG
    SLICE_X97Y150        FDRE                                         r  gf2mz_two/mul13/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y150        FDRE (Prop_fdre_C_Q)         0.456     5.344 r  gf2mz_two/mul13/start_en_reg/Q
                         net (fo=201, routed)         6.279    11.623    gf2mz_two/mul13/start_en
    SLICE_X157Y201       FDRE                                         r  gf2mz_two/mul13/c_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.894    11.771    gf2mz_two/mul13/clk_IBUF_BUFG
    SLICE_X157Y201       FDRE                                         r  gf2mz_two/mul13/c_reg[31]/C
                         clock pessimism              0.253    12.025    
                         clock uncertainty           -0.035    11.989    
    SLICE_X157Y201       FDRE (Setup_fdre_C_CE)      -0.205    11.784    gf2mz_two/mul13/c_reg[31]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 gf2mz_two/mul21/b_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/mul32/c_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 1.251ns (18.313%)  route 5.580ns (81.687%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 11.616 - 6.896 ) 
    Source Clock Delay      (SCD):    4.866ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.639     4.866    gf2mz_two/mul21/clk_IBUF_BUFG
    SLICE_X52Y175        FDRE                                         r  gf2mz_two/mul21/b_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y175        FDRE (Prop_fdre_C_Q)         0.478     5.344 r  gf2mz_two/mul21/b_reg[81]/Q
                         net (fo=80, routed)          4.299     9.643    gf2mz_two/mul21/b[54]
    SLICE_X128Y230       LUT4 (Prop_lut4_I2_O)        0.321     9.964 r  gf2mz_two/mul21/c[94]_i_6__35/O
                         net (fo=1, routed)           0.607    10.571    gf2mz_two/mul21/c[94]_i_6__35_n_0
    SLICE_X127Y230       LUT5 (Prop_lut5_I0_O)        0.328    10.899 r  gf2mz_two/mul21/c[94]_i_3__35/O
                         net (fo=1, routed)           0.675    11.574    gf2mz_two/mul21/c[94]_i_3__35_n_0
    SLICE_X125Y230       LUT4 (Prop_lut4_I1_O)        0.124    11.698 r  gf2mz_two/mul21/c[94]_i_1__35/O
                         net (fo=1, routed)           0.000    11.698    gf2mz_two/mul32/D[56]
    SLICE_X125Y230       FDRE                                         r  gf2mz_two/mul32/c_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.739    11.616    gf2mz_two/mul32/clk_IBUF_BUFG
    SLICE_X125Y230       FDRE                                         r  gf2mz_two/mul32/c_reg[94]/C
                         clock pessimism              0.253    11.870    
                         clock uncertainty           -0.035    11.834    
    SLICE_X125Y230       FDRE (Setup_fdre_C_D)        0.029    11.863    gf2mz_two/mul32/c_reg[94]
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 c_Gen_Ctrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            c_Gen_Ctrl/r2_dout_reg[452]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.896ns  (clk rise@6.896ns - clk rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.718ns (10.801%)  route 5.929ns (89.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 11.443 - 6.896 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.651     4.879    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X69Y118        FDRE                                         r  c_Gen_Ctrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y118        FDRE (Prop_fdre_C_Q)         0.419     5.298 f  c_Gen_Ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=561, routed)         5.929    11.227    c_Gen_Ctrl/state[2]
    SLICE_X139Y115       LUT4 (Prop_lut4_I2_O)        0.299    11.526 r  c_Gen_Ctrl/r2_dout[452]_i_1/O
                         net (fo=1, routed)           0.000    11.526    c_Gen_Ctrl/r2_dout[452]_i_1_n_0
    SLICE_X139Y115       FDRE                                         r  c_Gen_Ctrl/r2_dout_reg[452]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.896     6.896 r  
    U20                                               0.000     6.896 r  clk (IN)
                         net (fo=0)                   0.000     6.896    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.786    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.565    11.443    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X139Y115       FDRE                                         r  c_Gen_Ctrl/r2_dout_reg[452]/C
                         clock pessimism              0.254    11.697    
                         clock uncertainty           -0.035    11.662    
    SLICE_X139Y115       FDRE (Setup_fdre_C_D)        0.031    11.693    c_Gen_Ctrl/r2_dout_reg[452]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/cache3_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            gf2mz_two/ctrl/B_dob_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.224%)  route 0.200ns (51.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.580     1.507    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y150        FDRE                                         r  gf2mz_two/ctrl/cache3_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  gf2mz_two/ctrl/cache3_reg[54]/Q
                         net (fo=3, routed)           0.200     1.848    gf2mz_two/cache[256]
    SLICE_X63Y149        LUT5 (Prop_lut5_I3_O)        0.045     1.893 r  gf2mz_two/B_dob[256]_i_1/O
                         net (fo=1, routed)           0.000     1.893    gf2mz_two/ctrl/cache4_reg[54]_1
    SLICE_X63Y149        FDRE                                         r  gf2mz_two/ctrl/B_dob_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.853     2.032    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y149        FDRE                                         r  gf2mz_two/ctrl/B_dob_reg[256]/C
                         clock pessimism             -0.252     1.780    
    SLICE_X63Y149        FDRE (Hold_fdre_C_D)         0.091     1.871    gf2mz_two/ctrl/B_dob_reg[256]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_doa_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_12/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.577     1.504    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y136        FDRE                                         r  gf2mz_two/ctrl/B_doa_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  gf2mz_two/ctrl/B_doa_reg[442]/Q
                         net (fo=1, routed)           0.107     1.752    s/dia[442]
    RAMB36_X3Y27         RAMB36E1                                     r  s/mem_reg_12/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.892     2.071    s/clka
    RAMB36_X3Y27         RAMB36E1                                     r  s/mem_reg_12/CLKARDCLK
                         clock pessimism             -0.507     1.565    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.720    s/mem_reg_12
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_doa_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_12/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.577     1.504    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y136        FDRE                                         r  gf2mz_two/ctrl/B_doa_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  gf2mz_two/ctrl/B_doa_reg[444]/Q
                         net (fo=1, routed)           0.107     1.752    s/dia[444]
    RAMB36_X3Y27         RAMB36E1                                     r  s/mem_reg_12/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.892     2.071    s/clka
    RAMB36_X3Y27         RAMB36E1                                     r  s/mem_reg_12/CLKARDCLK
                         clock pessimism             -0.507     1.565    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.720    s/mem_reg_12
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_doa_reg[440]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_12/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.577     1.504    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y136        FDRE                                         r  gf2mz_two/ctrl/B_doa_reg[440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  gf2mz_two/ctrl/B_doa_reg[440]/Q
                         net (fo=1, routed)           0.107     1.752    s/dia[440]
    RAMB36_X3Y27         RAMB36E1                                     r  s/mem_reg_12/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.892     2.071    s/clka
    RAMB36_X3Y27         RAMB36E1                                     r  s/mem_reg_12/CLKARDCLK
                         clock pessimism             -0.507     1.565    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.720    s/mem_reg_12
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_dob_reg[487]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_13/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.575     1.502    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y163        FDRE                                         r  gf2mz_two/ctrl/B_dob_reg[487]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  gf2mz_two/ctrl/B_dob_reg[487]/Q
                         net (fo=1, routed)           0.107     1.750    s/dib[487]
    RAMB36_X3Y32         RAMB36E1                                     r  s/mem_reg_13/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.890     2.069    s/clkb
    RAMB36_X3Y32         RAMB36E1                                     r  s/mem_reg_13/CLKBWRCLK
                         clock pessimism             -0.506     1.563    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.155     1.718    s/mem_reg_13
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_dob_reg[489]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_13/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.575     1.502    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X63Y163        FDRE                                         r  gf2mz_two/ctrl/B_dob_reg[489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  gf2mz_two/ctrl/B_dob_reg[489]/Q
                         net (fo=1, routed)           0.107     1.750    s/dib[489]
    RAMB36_X3Y32         RAMB36E1                                     r  s/mem_reg_13/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.890     2.069    s/clkb
    RAMB36_X3Y32         RAMB36E1                                     r  s/mem_reg_13/CLKBWRCLK
                         clock pessimism             -0.506     1.563    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     1.718    s/mem_reg_13
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 c_Gen_Ctrl/r1_dout_reg[522]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            r1/mem_reg_14/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (25.006%)  route 0.384ns (74.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.619     1.546    c_Gen_Ctrl/clk_IBUF_BUFG
    SLICE_X141Y102       FDRE                                         r  c_Gen_Ctrl/r1_dout_reg[522]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y102       FDRE (Prop_fdre_C_Q)         0.128     1.674 r  c_Gen_Ctrl/r1_dout_reg[522]/Q
                         net (fo=1, routed)           0.384     2.058    r1/di[522]
    RAMB18_X7Y37         RAMB18E1                                     r  r1/mem_reg_14/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       1.001     2.180    r1/clk
    RAMB18_X7Y37         RAMB18E1                                     r  r1/mem_reg_14/CLKBWRCLK
                         clock pessimism             -0.257     1.924    
    RAMB18_X7Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.102     2.026    r1/mem_reg_14
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_doa_reg[543]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_15/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.585     1.512    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  gf2mz_two/ctrl/B_doa_reg[543]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  gf2mz_two/ctrl/B_doa_reg[543]/Q
                         net (fo=1, routed)           0.106     1.759    s/dia[543]
    RAMB36_X2Y28         RAMB36E1                                     r  s/mem_reg_15/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.899     2.078    s/clka
    RAMB36_X2Y28         RAMB36E1                                     r  s/mem_reg_15/CLKARDCLK
                         clock pessimism             -0.507     1.572    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.727    s/mem_reg_15
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz_two/ctrl/B_dob_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            s/mem_reg_0/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.571     1.498    gf2mz_two/ctrl/clk_IBUF_BUFG
    SLICE_X43Y174        FDRE                                         r  gf2mz_two/ctrl/B_dob_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  gf2mz_two/ctrl/B_dob_reg[9]/Q
                         net (fo=1, routed)           0.106     1.745    s/dib[9]
    RAMB36_X2Y34         RAMB36E1                                     r  s/mem_reg_0/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.885     2.064    s/clkb
    RAMB36_X2Y34         RAMB36E1                                     r  s/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.506     1.558    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.713    s/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz_one/ctrl/B_dob_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Destination:            h/mem_reg_8/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.896ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.648     1.576    gf2mz_one/ctrl/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  gf2mz_one/ctrl/B_dob_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  gf2mz_one/ctrl/B_dob_reg[293]/Q
                         net (fo=1, routed)           0.108     1.825    h/dib[293]
    RAMB36_X2Y12         RAMB36E1                                     r  h/mem_reg_8/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=31021, routed)       0.967     2.146    h/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  h/mem_reg_8/CLKBWRCLK
                         clock pessimism             -0.510     1.636    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.791    h/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.448 }
Period(ns):         6.896
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y35   ct0/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y35   ct0/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y47   r2/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y47   r2/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y31   ct0/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y31   ct0/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.896       3.952      RAMB36_X1Y11   h/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.896       3.952      RAMB36_X1Y11   h/mem_reg_14/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y50   r2/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.896       3.952      RAMB18_X6Y50   r2/mem_reg_7/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y38   GS/data_col10_reg[9]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y38   GS/data_col17_reg[16]_srl16/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y40   GS/data_col21_reg[20]_srl20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y40   GS/data_col22_reg[21]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y38   GS/data_col43_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y38   GS/data_col43_reg[42]_srl10/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y40   GS/data_col44_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y40   GS/data_col44_reg[43]_srl11/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y39   GS/data_col45_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y39   GS/data_col45_reg[44]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X10Y124  RNG/i_reg[15]_srl16___SHA3_f_permutation__i_reg_r_14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y30   GS/data_col14_reg[13]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y30   GS/data_col15_reg[14]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.448       2.468      SLICE_X22Y30   GS/data_col16_reg[15]_srl15/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y45   GS/data_col19_reg[18]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y33   GS/data_col20_reg[19]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X36Y42   GS/data_col23_reg[22]_srl22/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X16Y48   GS/data_col28_reg[27]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X22Y45   GS/data_col29_reg[28]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.448       2.468      SLICE_X16Y47   GS/data_col31_reg[30]_srl30/CLK



