{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710433020280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710433020296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 10:16:59 2024 " "Processing started: Thu Mar 14 10:16:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710433020296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433020296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433020296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710433022566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710433022566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/controlador_vga/controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/controlador_vga/controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-arc " "Found design unit 1: CONTROLADOR_VGA-arc" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045559 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/segmentos_7/segmentos_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/segmentos_7/segmentos_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGMENTOS_7-arc " "Found design unit 1: SEGMENTOS_7-arc" {  } { { "../SEGMENTOS_7/SEGMENTOS_7.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/SEGMENTOS_7/SEGMENTOS_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045575 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGMENTOS_7 " "Found entity 1: SEGMENTOS_7" {  } { { "../SEGMENTOS_7/SEGMENTOS_7.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/SEGMENTOS_7/SEGMENTOS_7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/reloj/reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/reloj/reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOJ-arc " "Found design unit 1: RELOJ-arc" {  } { { "../RELOJ/RELOJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/RELOJ/RELOJ.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045600 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOJ " "Found entity 1: RELOJ" {  } { { "../RELOJ/RELOJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/RELOJ/RELOJ.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/h_image/h_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/h_image/h_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_IMAGE-arc " "Found design unit 1: H_IMAGE-arc" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045624 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_IMAGE " "Found entity 1: H_IMAGE" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/divisor_frecuencia_25hz/divisor_frecuencia_25hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/divisor_frecuencia_25hz/divisor_frecuencia_25hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_FRECUENCIA_25HZ-arc " "Found design unit 1: DIVISOR_FRECUENCIA_25HZ-arc" {  } { { "../DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045649 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_FRECUENCIA_25HZ " "Found entity 1: DIVISOR_FRECUENCIA_25HZ" {  } { { "../DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-arc " "Found design unit 1: VGA-arc" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045666 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710433045666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710433045805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset VGA.vhd(69) " "Verilog HDL or VHDL warning at VGA.vhd(69): object \"reset\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710433045805 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs VGA.vhd(69) " "Verilog HDL or VHDL warning at VGA.vhd(69): object \"cs\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710433045805 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_FRECUENCIA_25HZ DIVISOR_FRECUENCIA_25HZ:CLK " "Elaborating entity \"DIVISOR_FRECUENCIA_25HZ\" for hierarchy \"DIVISOR_FRECUENCIA_25HZ:CLK\"" {  } { { "VGA.vhd" "CLK" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710433045814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_VGA CONTROLADOR_VGA:C_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for hierarchy \"CONTROLADOR_VGA:C_VGA\"" {  } { { "VGA.vhd" "C_VGA" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710433045830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_IMAGE H_IMAGE:H_IMG " "Elaborating entity \"H_IMAGE\" for hierarchy \"H_IMAGE:H_IMG\"" {  } { { "VGA.vhd" "H_IMG" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710433045847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x H_IMAGE.vhd(208) " "VHDL Process Statement warning at H_IMAGE.vhd(208): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y H_IMAGE.vhd(208) " "VHDL Process Statement warning at H_IMAGE.vhd(208): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 H_IMAGE.vhd(212) " "VHDL Process Statement warning at H_IMAGE.vhd(212): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y3 H_IMAGE.vhd(212) " "VHDL Process Statement warning at H_IMAGE.vhd(212): signal \"y3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 H_IMAGE.vhd(217) " "VHDL Process Statement warning at H_IMAGE.vhd(217): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 H_IMAGE.vhd(217) " "VHDL Process Statement warning at H_IMAGE.vhd(217): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 H_IMAGE.vhd(220) " "VHDL Process Statement warning at H_IMAGE.vhd(220): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y4 H_IMAGE.vhd(220) " "VHDL Process Statement warning at H_IMAGE.vhd(220): signal \"y4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 H_IMAGE.vhd(225) " "VHDL Process Statement warning at H_IMAGE.vhd(225): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 H_IMAGE.vhd(225) " "VHDL Process Statement warning at H_IMAGE.vhd(225): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x5 H_IMAGE.vhd(229) " "VHDL Process Statement warning at H_IMAGE.vhd(229): signal \"x5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y5 H_IMAGE.vhd(229) " "VHDL Process Statement warning at H_IMAGE.vhd(229): signal \"y5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045855 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_1 H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"x_1\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_1 H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"y_1\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1_1 H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"y1_1\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x H_IMAGE.vhd(288) " "VHDL Process Statement warning at H_IMAGE.vhd(288): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(288) " "VHDL Process Statement warning at H_IMAGE.vhd(288): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 H_IMAGE.vhd(339) " "VHDL Process Statement warning at H_IMAGE.vhd(339): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(339) " "VHDL Process Statement warning at H_IMAGE.vhd(339): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045863 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 H_IMAGE.vhd(390) " "VHDL Process Statement warning at H_IMAGE.vhd(390): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045871 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(390) " "VHDL Process Statement warning at H_IMAGE.vhd(390): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045872 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 H_IMAGE.vhd(441) " "VHDL Process Statement warning at H_IMAGE.vhd(441): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045872 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(441) " "VHDL Process Statement warning at H_IMAGE.vhd(441): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045872 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 H_IMAGE.vhd(491) " "VHDL Process Statement warning at H_IMAGE.vhd(491): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045872 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(491) " "VHDL Process Statement warning at H_IMAGE.vhd(491): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045872 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x5 H_IMAGE.vhd(541) " "VHDL Process Statement warning at H_IMAGE.vhd(541): signal \"x5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045880 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(541) " "VHDL Process Statement warning at H_IMAGE.vhd(541): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045880 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x5 H_IMAGE.vhd(549) " "VHDL Process Statement warning at H_IMAGE.vhd(549): signal \"x5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045880 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(549) " "VHDL Process Statement warning at H_IMAGE.vhd(549): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710433045880 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[4\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[4\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[5\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[5\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[6\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[6\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[7\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[7\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[8\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[8\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[9\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[9\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045913 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[4\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[4\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[5\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[5\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[6\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[6\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[7\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[7\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[8\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[8\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[9\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[9\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[4\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[4\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[5\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[5\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[6\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[6\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[7\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[7\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[8\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[8\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[9\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[9\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045921 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433045929 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELOJ RELOJ:RJ " "Elaborating entity \"RELOJ\" for hierarchy \"RELOJ:RJ\"" {  } { { "VGA.vhd" "RJ" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710433046046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENTOS_7 SEGMENTOS_7:Seg " "Elaborating entity \"SEGMENTOS_7\" for hierarchy \"SEGMENTOS_7:Seg\"" {  } { { "VGA.vhd" "Seg" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710433046095 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "puntos " "Inserted always-enabled tri-state buffer between \"puntos\" and its non-tri-state driver." {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1710433048248 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1710433048248 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "puntos " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"puntos\" is moved to its source" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1710433048248 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1710433048248 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|red\[3\] H_IMAGE:H_IMG\|red\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|red\[3\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|red\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|red\[2\] H_IMAGE:H_IMG\|red\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|red\[2\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|red\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|red\[1\] H_IMAGE:H_IMG\|red\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|red\[1\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|red\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|green\[3\] H_IMAGE:H_IMG\|green\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|green\[3\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|green\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|green\[2\] H_IMAGE:H_IMG\|green\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|green\[2\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|green\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|green\[1\] H_IMAGE:H_IMG\|green\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|green\[1\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|green\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|blue\[3\] H_IMAGE:H_IMG\|blue\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|blue\[3\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|blue\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|blue\[2\] H_IMAGE:H_IMG\|blue\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|blue\[2\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|blue\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|blue\[1\] H_IMAGE:H_IMG\|blue\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|blue\[1\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|blue\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710433048248 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1710433048248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "H_IMAGE:H_IMG\|red\[0\] " "Latch H_IMAGE:H_IMG\|red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLADOR_VGA:C_VGA\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal CONTROLADOR_VGA:C_VGA\|column\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710433048256 ""}  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710433048256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "H_IMAGE:H_IMG\|green\[0\] " "Latch H_IMAGE:H_IMG\|green\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLADOR_VGA:C_VGA\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal CONTROLADOR_VGA:C_VGA\|column\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710433048257 ""}  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710433048257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "H_IMAGE:H_IMG\|blue\[0\] " "Latch H_IMAGE:H_IMG\|blue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLADOR_VGA:C_VGA\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal CONTROLADOR_VGA:C_VGA\|column\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710433048257 ""}  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710433048257 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 23 -1 0 } } { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710433048257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710433048257 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "puntos~synth " "Node \"puntos~synth\"" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710433048823 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1710433048823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] GND " "Pin \"HEX\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710433048823 "|VGA|HEX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\] VCC " "Pin \"HEX\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710433048823 "|VGA|HEX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\] GND " "Pin \"HEX\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710433048823 "|VGA|HEX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\] GND " "Pin \"HEX\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710433048823 "|VGA|HEX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\] GND " "Pin \"HEX\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710433048823 "|VGA|HEX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[6\] GND " "Pin \"HEX\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710433048823 "|VGA|HEX[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710433048823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710433049022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710433051205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710433051205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "970 " "Implemented 970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710433051380 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710433051380 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1710433051380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "938 " "Implemented 938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710433051380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710433051380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710433051421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 10:17:31 2024 " "Processing ended: Thu Mar 14 10:17:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710433051421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710433051421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710433051421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710433051421 ""}
