#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Apr 25 15:52:35 2017
# Process ID: 7580
# Current directory: C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2008 C:\Users\husseinz\Desktop\New_ECE212\Lab10\Lab10\Lab10.xpr
# Log file: C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/vivado.log
# Journal file: C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4:part0:1.1. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'Lab10.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 735.367 ; gain = 98.641
add_files -norecurse C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/memfile.dat
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close [ open C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv w ]
add_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv
set_property top top [current_fileset]
close [ open C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv w ]
add_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv:61]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 486d3688cdd44563a990d92e97a18968 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 45. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 347. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 378. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 85. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 218. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 416. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 300. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 253. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 311. Module flopenrc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 300. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 272. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 265. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 253. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 259. Module eqcmp has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 331. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 331. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 430. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv" Line 23. Module mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 45. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 347. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 378. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 25 21:25:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 25 21:25:31 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 789.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 792.699 ; gain = 3.422
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv:61]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 486d3688cdd44563a990d92e97a18968 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 45. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 347. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 378. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 85. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 218. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 416. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 300. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 253. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 311. Module flopenrc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 300. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 272. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 265. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 253. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 259. Module eqcmp has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 331. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 331. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 430. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv" Line 23. Module mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 45. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 347. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 378. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 850.277 ; gain = 0.000
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg}
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg}
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg}
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv:61]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 486d3688cdd44563a990d92e97a18968 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 45. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 347. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 378. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 85. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 218. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 416. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 300. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 253. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 311. Module flopenrc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 300. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 272. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 265. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 253. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 259. Module eqcmp has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 331. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 331. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 430. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 323. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/mem.sv" Line 23. Module mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 45. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 347. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 378. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 289. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.srcs/sources_1/new/pipeline_mips.sv" Line 279. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 850.277 ; gain = 0.000
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 21:30:42 2017...
