<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="mult_add_fix8bx2_sim/mult_add_fix8bx2.v" type="VERILOG" />
 <topLevel name="mult_add_fix8bx2" />
 <deviceFamily name="stratixv" />
</simPackage>
