Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/tbCPU_isim_beh.exe" -prj "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/tbCPU_beh.prj" "work.tbCPU" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/WBctrl.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/MEMctrl.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/IFctrl.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/fp.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/EXctrl.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/CLKctrl.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/ACctrl.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/CPU.vhd" into library work
Parsing VHDL file "C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/tbCPU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CLKctrl [clkctrl_default]
Compiling architecture behavioral of entity IFctrl [ifctrl_default]
Compiling architecture behavioral of entity EXctrl [exctrl_default]
Compiling architecture behavioral of entity MEMctrl [memctrl_default]
Compiling architecture behavioral of entity WBctrl [wbctrl_default]
Compiling architecture behavioral of entity ACctrl [acctrl_default]
Compiling architecture behavioral of entity fp [fp_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavior of entity tbcpu
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable C:/Users/Administrator/CPU/RISC-CPU/RISC-CPU/tbCPU_isim_beh.exe
Fuse Memory Usage: 34660 KB
Fuse CPU Usage: 514 ms
