Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/TB_Recup_CLK_isim_beh.exe" -prj "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/TB_Recup_CLK_beh.prj" "work.TB_Recup_CLK" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/TB_Recup_CLK.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96776 KB
Fuse CPU Usage: 1110 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture arq_div_bresenham of entity En_Div_Bresenham [en_div_bresenham_default]
Compiling architecture arq_recupera_clk of entity En_Recupera_CLK [en_recupera_clk_default]
Compiling architecture behavior of entity tb_recup_clk
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/fede/Documents/Jaquenod/Jaquenod/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/TB_Recup_CLK_isim_beh.exe
Fuse Memory Usage: 668420 KB
Fuse CPU Usage: 1200 ms
GCC CPU Usage: 90 ms
