--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 88807 paths analyzed, 1141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.677ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X18Y20.F1), 6090 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.677ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.F3      net (fanout=9)        1.140   vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X20Y22.F1      net (fanout=3)        0.663   N70
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/rom_addr_ship<3>
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X22Y27.G2      net (fanout=20)       1.190   graph_unit/rom_addr_ship<3>
    SLICE_X22Y27.Y       Tilo                  0.660   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_1141
    SLICE_X22Y27.F3      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_ship_114
    SLICE_X22Y27.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_114_rt
                                                       graph_unit/Mmux_rom_bit_ship_10_f5_0
    SLICE_X22Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f51
    SLICE_X22Y26.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X22Y27.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X18Y20.F1      net (fanout=3)        0.140   N8
    SLICE_X18Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.677ns (7.844ns logic, 5.833ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.623ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.F3      net (fanout=9)        1.140   vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X23Y22.G4      net (fanout=3)        0.576   N70
    SLICE_X23Y22.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X23Y23.G1      net (fanout=6)        1.061   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X23Y23.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00016
                                                       graph_unit/Mrom_rom_data_ship_rom00015
    SLICE_X23Y24.G3      net (fanout=1)        0.329   graph_unit/Mrom_rom_data_ship_rom00015
    SLICE_X23Y24.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_111
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_0
    SLICE_X23Y24.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f51
    SLICE_X23Y24.FX      Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X22Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X22Y25.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X23Y25.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X18Y20.F1      net (fanout=3)        0.140   N8
    SLICE_X18Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.623ns (7.697ns logic, 5.926ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_4 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.617ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_4 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.YQ      Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_4
    SLICE_X26Y24.F1      net (fanout=8)        1.080   graph_unit/ship_y_reg<4>
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X20Y22.F1      net (fanout=3)        0.663   N70
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/rom_addr_ship<3>
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X22Y27.G2      net (fanout=20)       1.190   graph_unit/rom_addr_ship<3>
    SLICE_X22Y27.Y       Tilo                  0.660   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_1141
    SLICE_X22Y27.F3      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_ship_114
    SLICE_X22Y27.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_114_rt
                                                       graph_unit/Mmux_rom_bit_ship_10_f5_0
    SLICE_X22Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f51
    SLICE_X22Y26.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X22Y27.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X18Y20.F1      net (fanout=3)        0.140   N8
    SLICE_X18Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.617ns (7.844ns logic, 5.773ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X19Y21.F4), 6090 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.546ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.F3      net (fanout=9)        1.140   vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X20Y22.F1      net (fanout=3)        0.663   N70
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/rom_addr_ship<3>
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X22Y27.G2      net (fanout=20)       1.190   graph_unit/rom_addr_ship<3>
    SLICE_X22Y27.Y       Tilo                  0.660   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_1141
    SLICE_X22Y27.F3      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_ship_114
    SLICE_X22Y27.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_114_rt
                                                       graph_unit/Mmux_rom_bit_ship_10_f5_0
    SLICE_X22Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f51
    SLICE_X22Y26.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X22Y27.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X19Y21.F4      net (fanout=3)        0.057   N8
    SLICE_X19Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.546ns (7.796ns logic, 5.750ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.F3      net (fanout=9)        1.140   vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X23Y22.G4      net (fanout=3)        0.576   N70
    SLICE_X23Y22.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X23Y23.G1      net (fanout=6)        1.061   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X23Y23.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00016
                                                       graph_unit/Mrom_rom_data_ship_rom00015
    SLICE_X23Y24.G3      net (fanout=1)        0.329   graph_unit/Mrom_rom_data_ship_rom00015
    SLICE_X23Y24.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_111
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_0
    SLICE_X23Y24.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f51
    SLICE_X23Y24.FX      Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X22Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X22Y25.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X23Y25.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X19Y21.F4      net (fanout=3)        0.057   N8
    SLICE_X19Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (7.649ns logic, 5.843ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.486ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.YQ      Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_4
    SLICE_X26Y24.F1      net (fanout=8)        1.080   graph_unit/ship_y_reg<4>
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X20Y22.F1      net (fanout=3)        0.663   N70
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/rom_addr_ship<3>
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X22Y27.G2      net (fanout=20)       1.190   graph_unit/rom_addr_ship<3>
    SLICE_X22Y27.Y       Tilo                  0.660   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_1141
    SLICE_X22Y27.F3      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_ship_114
    SLICE_X22Y27.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_114_rt
                                                       graph_unit/Mmux_rom_bit_ship_10_f5_0
    SLICE_X22Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f51
    SLICE_X22Y26.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X22Y27.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X19Y21.F4      net (fanout=3)        0.057   N8
    SLICE_X19Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.486ns (7.796ns logic, 5.690ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X19Y20.F4), 6090 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.546ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.F3      net (fanout=9)        1.140   vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X20Y22.F1      net (fanout=3)        0.663   N70
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/rom_addr_ship<3>
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X22Y27.G2      net (fanout=20)       1.190   graph_unit/rom_addr_ship<3>
    SLICE_X22Y27.Y       Tilo                  0.660   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_1141
    SLICE_X22Y27.F3      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_ship_114
    SLICE_X22Y27.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_114_rt
                                                       graph_unit/Mmux_rom_bit_ship_10_f5_0
    SLICE_X22Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f51
    SLICE_X22Y26.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X22Y27.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X19Y20.F4      net (fanout=3)        0.057   N8
    SLICE_X19Y20.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>41
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.546ns (7.796ns logic, 5.750ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.F3      net (fanout=9)        1.140   vga_sync_unit/v_count_reg_4_1
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X23Y22.G4      net (fanout=3)        0.576   N70
    SLICE_X23Y22.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11_1
    SLICE_X23Y23.G1      net (fanout=6)        1.061   graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X23Y23.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00016
                                                       graph_unit/Mrom_rom_data_ship_rom00015
    SLICE_X23Y24.G3      net (fanout=1)        0.329   graph_unit/Mrom_rom_data_ship_rom00015
    SLICE_X23Y24.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_111
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_0
    SLICE_X23Y24.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_9_f51
    SLICE_X23Y24.FX      Tinafx                0.401   graph_unit/Mmux_rom_bit_ship_9_f51
                                                       graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X22Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f6
    SLICE_X22Y25.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X23Y25.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X19Y20.F4      net (fanout=3)        0.057   N8
    SLICE_X19Y20.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>41
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (7.649ns logic, 5.843ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_4 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.486ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_4 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.YQ      Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_4
    SLICE_X26Y24.F1      net (fanout=8)        1.080   graph_unit/ship_y_reg<4>
    SLICE_X26Y24.X       Tilo                  0.660   N70
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X20Y22.F1      net (fanout=3)        0.663   N70
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/rom_addr_ship<3>
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X22Y27.G2      net (fanout=20)       1.190   graph_unit/rom_addr_ship<3>
    SLICE_X22Y27.Y       Tilo                  0.660   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_1141
    SLICE_X22Y27.F3      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_ship_114
    SLICE_X22Y27.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_114_rt
                                                       graph_unit/Mmux_rom_bit_ship_10_f5_0
    SLICE_X22Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f51
    SLICE_X22Y26.FX      Tinbfx                0.315   graph_unit/Mmux_rom_bit_ship_9_f52
                                                       graph_unit/Mmux_rom_bit_ship_8_f6_0
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_8_f61
    SLICE_X22Y27.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_114
                                                       graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_7_f7
    SLICE_X23Y25.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f8
                                                       graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.F4      net (fanout=1)        0.514   graph_unit/Mmux_rom_bit_ship_5_f8
    SLICE_X17Y25.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X14Y10.G4      net (fanout=12)       1.294   graph_unit/rd_ship_on
    SLICE_X14Y10.Y       Tilo                  0.660   N122
                                                       rgb_next<0>35_SW0
    SLICE_X14Y10.F4      net (fanout=1)        0.020   rgb_next<0>35_SW0/O
    SLICE_X14Y10.X       Tilo                  0.660   N122
                                                       rgb_next<0>313_SW0_SW0
    SLICE_X19Y21.G2      net (fanout=1)        0.852   N122
    SLICE_X19Y21.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>358
    SLICE_X19Y20.F4      net (fanout=3)        0.057   N8
    SLICE_X19Y20.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>41
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.486ns (7.796ns logic, 5.690ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/result (SLICE_X0Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/flipflops_1 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/result (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.008 - 0.005)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/flipflops_1 to keyboard_unit/debounce_ps2_data/result
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.XQ       Tcko                  0.412   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_1
    SLICE_X0Y34.BY       net (fanout=3)        0.367   keyboard_unit/debounce_ps2_data/flipflops<1>
    SLICE_X0Y34.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/debounce_ps2_data/result
                                                       keyboard_unit/debounce_ps2_data/result
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.544ns logic, 0.367ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_projectil_x_reg_7 (SLICE_X25Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/alien_x_reg_7 (FF)
  Destination:          graph_unit/alien_projectil_x_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/alien_x_reg_7 to graph_unit/alien_projectil_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.412   graph_unit/alien_x_reg<7>
                                                       graph_unit/alien_x_reg_7
    SLICE_X25Y23.BX      net (fanout=6)        0.427   graph_unit/alien_x_reg<7>
    SLICE_X25Y23.CLK     Tckdi       (-Th)    -0.080   graph_unit/alien_projectil_x_reg<7>
                                                       graph_unit/alien_projectil_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.492ns logic, 0.427ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/flipflops_1 (SLICE_X0Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/flipflops_0 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/flipflops_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/flipflops_0 to keyboard_unit/debounce_ps2_clk/flipflops_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.YQ       Tcko                  0.454   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_0
    SLICE_X0Y42.BX       net (fanout=3)        0.359   keyboard_unit/debounce_ps2_clk/flipflops<0>
    SLICE_X0Y42.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_1
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.570ns logic, 0.359ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: state_reg_FSM_FFd1/SR
  Logical resource: state_reg_FSM_FFd1/SR
  Location pin: SLICE_X15Y17.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: state_reg_FSM_FFd1/SR
  Logical resource: state_reg_FSM_FFd1/SR
  Location pin: SLICE_X15Y17.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X0Y7.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   13.677|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 88807 paths, 0 nets, and 3908 connections

Design statistics:
   Minimum period:  13.677ns{1}   (Maximum frequency:  73.115MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 19:54:39 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



