#include "A64_PortController.hpp"

struct A64_CCU {
    static const struct Instance {
        volatile A64_CCU* address;
    } instances[];

    Natural32
        PLL_CPUX_Control,
        pad0,
        PLL_AUDIO_Control,
        pad1,
        PLL_VIDEO0_Control,
        pad2,
        PLL_VE_Control,
        pad3,
        PLL_DDR0_Control,
        pad4,
        PLL_PERIPH0_Control,
        PLL_PERIPH1_Control,
        PLL_VIDEO1_Control,
        pad5,
        PLL_GPU_Control,
        pad6,
        PLL_MIPI_Control,
        PLL_HSIC_Control,
        PLL_DE_Control,
        PLL_DDR1_Control,
        CPUX_AXI_Configuration,
        AHB1_APB1_Configuration,
        APB2_Configuration,
        AHB2_Configuration,
        BusClock_Gating0,
        BusClock_Gating1,
        BusClock_Gating2,
        BusClock_Gating3,
        BusClock_Gating4,
        THS_Clock,
        pad7[2],
        NAND_Clock,
        pad8,
        SDMMC0_Clock,
        SDMMC1_Clock,
        SDMMC2_Clock,
        pad9,
        TS_Clock,
        CE_Clock,
        SPI0_Clock,
        SPI1_Clock,
        pad10[2],
        I2S_PCM0_Clock,
        I2S_PCM1_Clock,
        I2S_PCM2_Clock,
        pad11,
        SPDIF_Clock,
        pad12[2],
        USBPHY_Configuration,
        pad13[9],
        PLL_DDR_Configuration,
        pad14,
        MBUS_Reset,
        DRAM_Clock_Gating,
        DE_Clock,
        pad15[5],
        TCON0_Clock,
        TCON1_Clock,
        pad16,
        DEINTERLACE_Clock,
        pad17[2],
        CSI_MISC_Clock,
        CSI_Clock,
        VE_Clock,
        AC_Digital_Clock,
        AVS_Clock,
        pad18[2],
        HDMI_Clock,
        HDMI_Slow_Clock,
        MBUS_Clock,
        pad19[3],
        MIPI_DSI_Clock,
        pad20[13],
        GPU_Clock,
        pad21[23],
        PLL_Stable_Time0,
        PLL_Stable_Time1,
        pad22[6],
        PLL_CPUX_Bias,
        PLL_AUDIO_Bias,
        PLL_VIDEO0_Bias,
        PLL_VE_Bias,
        PLL_DDR0_Bias,
        PLL_PERIPH0_Bias,
        PLL_VIDEO1_Bias,
        PLL_GPU_Bias,
        PLL_MIPI_Bias,
        PLL_HSIC_Bias,
        PLL_DE_Bias,
        PLL_DDR1_Bias,
        PLL_CPUX_Tuning,
        pad23[3],
        PLL_DDR0_Tuning,
        pad24[3],
        PLL_MIPI_Tuning,
        pad25[2],
        PLL_PERIPH1_Pattern_Control,
        PLL_CPUX_Pattern_Control,
        PLL_AUDIO_Pattern_Control,
        PLL_VIDEO0_Pattern_Control,
        PLL_VE_Pattern_Control,
        PLL_DDR0_Pattern_Control,
        pad26,
        PLL_VIDEO1_Pattern_Control,
        PLL_GPU_Pattern_Control,
        PLL_MIPI_Pattern_Control,
        PLL_HSIC_Pattern_Control,
        PLL_DE_Pattern_Control,
        PLL_DDR1_Pattern_Control0,
        PLL_DDR1_Pattern_Control1,
        pad27[3],
        Bus_Software_Reset0,
        Bus_Software_Reset1,
        Bus_Software_Reset2,
        pad28,
        Bus_Software_Reset3,
        pad29,
        Bus_Software_Reset4,
        pad30[5],
        CCM_Security_Switch,
        pad31[3],
        PS_Control,
        PS_Counter,
        pad32[6],
        PLL_Lock_Control;
};

const struct A64_CCU::Instance A64_CCU::instances[] = {
    { reinterpret_cast<A64_CCU*>(0x01C20000) }
};
