# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/FSM.vhd" \
"../../../../../tb/FSM_tb.vhd" \

# Do not sort compile order
nosort
