[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile

[Configurations]
compile=ROM_16X16

[Library]
ROM_16X16=.\ROM_16X16.LIB

[$LibMap$]
ROM_16X16=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
FLOWTOOLS=NONE
REFRESH_FLOW=1
FAMILY=
IMPL_TOOL=
SYNTH_TOOL=
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0

[HierarchyViewer]
SortInfo=u
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=

[Folders]
Name3=Makefiles
Directory3=c:\My_Designs\Colocviu_PSN\ROM_16X16\
Extension3=mak
Name4=Memory
Directory4=c:\My_Designs\Colocviu_PSN\ROM_16X16\src
Extension4=mem;mif;hex
Name5=Dll Libraries
Directory5=c:\My_Designs\Colocviu_PSN\ROM_16X16\
Extension5=dll
Name6=PDF
Directory6=c:\My_Designs\Colocviu_PSN\ROM_16X16\
Extension6=pdf
Name7=HTML
Directory7=c:\My_Designs\Colocviu_PSN\ROM_16X16\
Extension7=

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0

[LocalVhdlSets]
CompileWithDebug=0

[Files]
/ROM_16X16.vhd=-1

[Files.Data]
.\src\ROM_16X16.vhd=VHDL Source Code

