module dff(
  	input clk,reset,d,
  	output reg q);
  
  always@(negedge clk or negedge reset) begin
    if(reset==1'b0)
      q<=0;
    else
      q<=d;
  end
  
endmodule
