# CSN-221 Project: RISC-V Simulator and Cache Simulation

This project implements a RISC-V processor simulator, assembly-machine code conversion tools, and a cache memory simulation as part of the CSN-221 course.

## Files Overview

- **AssemblyToMachine.cpp**: Converts RISC-V assembly to machine code.
- **MachineToAssembly.cpp**: Converts machine code back to assembly.
- **RiscvSimulator.cpp**: Simulates RISC-V instruction execution.
- **CacheSim.cpp**: Simulates cache memory behavior.
- **CSN-221 Project.pdf**: Project requirements and guidelines.

## Requirements

- **Language**: C++
- **Compiler**: GCC or equivalent
- **Tools**: C++ IDE or text editor

## Documentation

Detailed project guidelines are in `CSN-221 Project.pdf`.

---

This project is for educational purposes under CSN-221.
