// Copyright FastPath Logic (2009)
// Interface Library File v1.0, this is autogenerated by FastPath Generator 2009-12-17 21:14
//----------------------------------------------------------------------
// Copyright (c) 2005-2008 Fastpathlogic
// All Rights Reserved.
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of Fastpathlogic;
// the contents of this file may not be disclosed to third parties,
// copied or duplicated in any form, in whole or in part, without the prior
// written permission of Fastpathlogic.
//
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to
// restrictions as set forth in subdivision (c)(1)(ii) of the Rights in
// Technical Data and Computer Software clause at DFARS 252.227-7013,
// and/or in similar or succesor clauses in the FAR, DOD or NASA FAR Supplement.
// Unpublished rights reserved under the Copyright Laws of the United States
//----------------------------------------------------------------------




//------------------------------------------------------------
// Begin csl_interface declarations
//------------------------------------------------------------
csl_interface ifc1 { 
    csl_bitrange br_p1 ( 25,10);
    csl_port p1 ( output , reg , br_p1);
    csl_bitrange br_p2 ( 147,20);
    csl_port p2 ( output , wire , br_p2);

    ifc1() { 
    }
};

//------------------------------------------------------------
// Begin csl_unit predecalaration
//------------------------------------------------------------
csl_unit u1;
csl_unit u2;
csl_unit u3;
csl_unit u4;
csl_unit u5;
csl_unit u6;
csl_unit u7;
csl_unit u_top;



//------------------------------------------------------------
// Begin csl_unit declarations
//------------------------------------------------------------
//------------------------------------------------------
csl_unit u1 {  // declaration
	// unit instances
	u2 u20; // unit instance
	u3 u30; // unit instance
	u4 u40; // unit instance
	// interface instances
	ifc1 ifc11; // driver interface
	u1() { 
	}
};


//------------------------------------------------------
csl_unit u2 {  // declaration
	// unit instances
	// interface instances
	ifc1 ifc11; // driver interface
	ifc1 ifc12; // driver interface
	u2() { 
	}
};


//------------------------------------------------------
csl_unit u3 {  // declaration
	// unit instances
	// interface instances
	ifc1 ifc11; // receiver interface
	ifc1 ifc12; // driver interface
	u3() { 
		ifc11.reverse();
	}
};


//------------------------------------------------------
csl_unit u4 {  // declaration
	// unit instances
	// interface instances
	ifc1 ifc11; // receiver interface
	ifc1 ifc12; // driver interface
	u4() { 
		ifc11.reverse();
	}
};


//------------------------------------------------------
csl_unit u5 {  // declaration
	// unit instances
	u6 u60; // unit instance
	u7 u70; // unit instance
	// interface instances
	ifc1 ifc11; // receiver interface
	u5() { 
		ifc11.reverse();
	}
};


//------------------------------------------------------
csl_unit u6 {  // declaration
	// unit instances
	// interface instances
	ifc1 ifc11; // receiver interface
	ifc1 ifc12; // driver interface
	u6() { 
		ifc11.reverse();
	}
};


//------------------------------------------------------
csl_unit u7 {  // declaration
	// unit instances
	// interface instances
	ifc1 ifc11; // receiver interface
	ifc1 ifc12; // receiver interface
	u7() { 
		ifc11.reverse();
		ifc12.reverse();
	}
};


//------------------------------------------------------
csl_unit u_top {  // declaration
	// unit instances
	u1 u10; // unit instance
	u5 u50; // unit instance
	// interface instances
	u_top() { 
		u_top.u10.ifc11.connect_by_name(u_top.u50.ifc11,ss1);
		u_top.u10.u20.ifc11.connect_by_name(u_top.u50.u60.ifc11,ss2);
		u_top.u10.u20.ifc12.connect_by_name(u_top.u10.u30.ifc11,ss3);
		u_top.u10.u30.ifc12.connect_by_name(u_top.u10.u40.ifc11,ss4);
		u_top.u10.u40.ifc12.connect_by_name(u_top.u50.u70.ifc11,ss5);
		u_top.u50.u60.ifc12.connect_by_name(u_top.u50.u70.ifc12,ss6);
	}
};


