{
  "section_index": 175,
  "section_id": "3.1.4.12",
  "title": "3.1.4.12 Offset 3Ch: CMBSZ – Controller Memory Buffer Size",
  "level": 4,
  "pages": {
    "start": 91,
    "end": 91,
    "count": 1
  },
  "content": {
    "text": "This optional property defines the size of the Controller Memory Buffer (refer to section 8.2.1). If the\ncontroller does not support the Controller Memory Buffer feature or if the controller supports the Controller\nMemory Buffer (CAP.CMBS) and CMBMSC.CRE is cleared to ‘0’, then this property shall be cleared to 0h.",
    "tables": [],
    "figures": [
      {
        "id": "figure_91_202",
        "page": 91,
        "bbox": [
          114.0,
          202.0,
          881.0,
          789.0
        ],
        "detected_title": "Figure 48: Offset 3Ch: CMBSZ – Controller Memory Buffer Size",
        "title": "Figure 48: Offset 3Ch: CMBSZ – Controller Memory Buffer Size",
        "image_path": "Figure_3_1_4_12_Offset_3Ch_CMBSZ_Controller_Memory_Buffer_Size.png"
      }
    ]
  },
  "statistics": {
    "table_count": 0,
    "figure_count": 1
  }
}