Analysis & Synthesis report for CYX_SC_CPU_nanoMIPS
Sun May 10 20:36:30 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: CYX_RegFile:RegFile_inst
 18. Parameter Settings for User Entity Instance: clock_generate:inst1
 19. Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst8
 20. Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst7
 21. Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst6
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Port Connectivity Checks: "Digits_Display:inst|Digit_decoder:digit_decoder"
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 10 20:36:30 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; CYX_SC_CPU_nanoMIPS                         ;
; Top-level Entity Name              ; CYX_SC_CPU_nanoMIPS                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,392                                       ;
;     Total combinational functions  ; 2,154                                       ;
;     Dedicated logic registers      ; 3,112                                       ;
; Total registers                    ; 3112                                        ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE6E22C8         ;                     ;
; Top-level entity name                                            ; CYX_SC_CPU_nanoMIPS ; CYX_SC_CPU_nanoMIPS ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Digits_Display.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v                                                   ;             ;
; CYX_SC_CPU_nanoMIPS.bdf                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_SC_CPU_nanoMIPS.bdf                                            ;             ;
; ALU_Core.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/ALU_Core.v                                                         ;             ;
; CYX_RegFile.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_RegFile.v                                                      ;             ;
; CYX_Inst_Fetch.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Inst_Fetch.v                                                   ;             ;
; CYX_Controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v                                                   ;             ;
; CYX_MUX.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_MUX.v                                                          ;             ;
; CYX_Extender16.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Extender16.v                                                   ;             ;
; CYX_VRAM.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VRAM.v                                                         ;             ;
; CYX_VROM.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                               ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                             ;             ;
; db/altsyncram_4824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/altsyncram_4824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                  ;             ;
; db/cntr_3ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_3ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                              ; altera_sld  ;
; db/ip/sld1a75e865/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,392         ;
;                                             ;               ;
; Total combinational functions               ; 2154          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1297          ;
;     -- 3 input functions                    ; 513           ;
;     -- <=2 input functions                  ; 344           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1908          ;
;     -- arithmetic mode                      ; 246           ;
;                                             ;               ;
; Total registers                             ; 3112          ;
;     -- Dedicated logic registers            ; 3112          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 17            ;
; Total memory bits                           ; 20480         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk100M~input ;
; Maximum fan-out                             ; 1601          ;
; Total fan-out                               ; 19091         ;
; Average fan-out                             ; 3.49          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CYX_SC_CPU_nanoMIPS                                                                                                                    ; 2154 (1)            ; 3112 (0)                  ; 20480       ; 0            ; 0       ; 0         ; 17   ; 0            ; |CYX_SC_CPU_nanoMIPS                                                                                                                                                                                                                                                                                                                                            ; CYX_SC_CPU_nanoMIPS               ; work         ;
;    |ALU_Core:ALU_inst|                                                                                                                  ; 162 (162)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|ALU_Core:ALU_inst                                                                                                                                                                                                                                                                                                                          ; ALU_Core                          ; work         ;
;    |CYX_Controller:Controller_inst2|                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_Controller:Controller_inst2                                                                                                                                                                                                                                                                                                            ; CYX_Controller                    ; work         ;
;    |CYX_Inst_Fetch:Inst_Fetch_inst3|                                                                                                    ; 101 (101)           ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_Inst_Fetch:Inst_Fetch_inst3                                                                                                                                                                                                                                                                                                            ; CYX_Inst_Fetch                    ; work         ;
;    |CYX_MUX:MUX_inst6|                                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_MUX:MUX_inst6                                                                                                                                                                                                                                                                                                                          ; CYX_MUX                           ; work         ;
;    |CYX_MUX:MUX_inst7|                                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_MUX:MUX_inst7                                                                                                                                                                                                                                                                                                                          ; CYX_MUX                           ; work         ;
;    |CYX_MUX:MUX_inst8|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_MUX:MUX_inst8                                                                                                                                                                                                                                                                                                                          ; CYX_MUX                           ; work         ;
;    |CYX_RegFile:RegFile_inst|                                                                                                           ; 327 (327)           ; 224 (224)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst                                                                                                                                                                                                                                                                                                                   ; CYX_RegFile                       ; work         ;
;    |CYX_VRAM:VRAM_inst11|                                                                                                               ; 419 (419)           ; 512 (512)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_VRAM:VRAM_inst11                                                                                                                                                                                                                                                                                                                       ; CYX_VRAM                          ; work         ;
;    |CYX_VROM:VROM_inst10|                                                                                                               ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_VROM:VROM_inst10                                                                                                                                                                                                                                                                                                                       ; CYX_VROM                          ; work         ;
;    |Digits_Display:inst|                                                                                                                ; 40 (33)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|Digits_Display:inst                                                                                                                                                                                                                                                                                                                        ; Digits_Display                    ; work         ;
;       |Digit_decoder:digit_decoder|                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|Digits_Display:inst|Digit_decoder:digit_decoder                                                                                                                                                                                                                                                                                            ; Digit_decoder                     ; work         ;
;    |clock_generate:inst1|                                                                                                               ; 45 (45)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|clock_generate:inst1                                                                                                                                                                                                                                                                                                                       ; clock_generate                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 828 (2)             ; 2195 (320)                ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 826 (0)             ; 1875 (0)                  ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 826 (88)            ; 1875 (714)                ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4824:auto_generated                                                                                                                                                 ; altsyncram_4824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 376 (1)             ; 816 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 320 (0)             ; 800 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 480 (480)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 320 (0)             ; 320 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 55 (55)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 225 (9)             ; 210 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_3ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3ii:auto_generated                                                             ; cntr_3ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 160 (160)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 160          ; 128          ; 160          ; 20480 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYX_SC_CPU_nanoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                     ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; CYX_Controller:Controller_inst2|ALUsrc              ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|RegWr               ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|RegDst              ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|ALUctr[1]           ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|ALUctr[2]           ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|ALUctr[0]           ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|MemWr               ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|MemtoReg            ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|jump                ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; CYX_Controller:Controller_inst2|nPC_sel             ; CYX_Controller:Controller_inst2|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                         ;                        ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal                                ;
+----------------------------------------+---------------------------------------------------+
; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[1]  ; Merged with CYX_Inst_Fetch:Inst_Fetch_inst3|PC[0] ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[0]  ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][0]    ; Stuck at VCC due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][31]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][30]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][29]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][28]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][27]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][26]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][25]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][24]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][23]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][22]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][21]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][20]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][19]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][18]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][17]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][16]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][15]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][14]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][13]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][12]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][11]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][10]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][9]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][8]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][7]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][6]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][5]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][4]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][3]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][2]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][1]    ; Stuck at GND due to stuck port data_in            ;
; Total Number of Removed Registers = 34 ;                                                   ;
+----------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+
; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[0] ; Stuck at GND              ; CYX_RegFile:RegFile_inst|regs[0][0], CYX_RegFile:RegFile_inst|regs[0][4] ;
;                                       ; due to stuck port data_in ;                                                                          ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3112  ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 768   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1482  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Digits_Display:inst|EN[2]                                                                                                                                                                                                                                                                                                       ; 1       ;
; Digits_Display:inst|EN[1]                                                                                                                                                                                                                                                                                                       ; 1       ;
; Digits_Display:inst|EN[0]                                                                                                                                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CYX_SC_CPU_nanoMIPS|CYX_Inst_Fetch:Inst_Fetch_inst3|PC[26]    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CYX_SC_CPU_nanoMIPS|CYX_Inst_Fetch:Inst_Fetch_inst3|PC[13]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst|regs[0][9]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CYX_SC_CPU_nanoMIPS|Digits_Display:inst|current_AN[0]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CYX_SC_CPU_nanoMIPS|Digits_Display:inst|EN[1]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|ALU_Core:ALU_inst|B_31bit[3]              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|ALU_Core:ALU_inst|Mux21                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst|Mux49            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst|Mux15            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|CYX_Controller:Controller_inst2|Selector1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_RegFile:RegFile_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; REGNUM         ; 8     ; Signed Integer                               ;
; REG0_DATA      ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generate:inst1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; freq           ; 10000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst8 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 31    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst6 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 31    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 501                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Digits_Display:inst|Digit_decoder:digit_decoder" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; AN[4] ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 160                 ; 160              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 177                         ;
; cycloneiii_ff         ; 827                         ;
;     ENA               ; 736                         ;
;     SCLR              ; 12                          ;
;     SLD               ; 14                          ;
;     plain             ; 65                          ;
; cycloneiii_lcell_comb ; 1210                        ;
;     arith             ; 169                         ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 64                          ;
;     normal            ; 1041                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 173                         ;
;         4 data inputs ; 755                         ;
;                       ;                             ;
; Max LUT depth         ; 21.10                       ;
; Average LUT depth     ; 12.45                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                       ; Details ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; ALU_Core:ALU_inst|RES[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux31~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux31~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux21~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux21~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux20~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux20~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux19~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux19~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux18~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux18~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux17~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux17~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux16~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux16~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux15~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux15~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux14~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux14~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux13~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux13~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux12~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux12~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux30~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux30~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux11~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux11~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux10~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux10~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux9~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux9~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux8~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux8~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux7~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux7~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux6~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux6~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux5~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux5~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux4~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux4~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux3~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux3~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux2~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux2~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux29~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux29~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux1~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux1~3                ; N/A     ;
; ALU_Core:ALU_inst|RES[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux0~1                ; N/A     ;
; ALU_Core:ALU_inst|RES[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux0~1                ; N/A     ;
; ALU_Core:ALU_inst|RES[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux28~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux28~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux27~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux27~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux26~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux26~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux25~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux25~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux24~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux24~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux23~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux23~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux22~3               ; N/A     ;
; ALU_Core:ALU_inst|RES[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Core:ALU_inst|Mux22~3               ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[10]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[10]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[11]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[11]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[12]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[12]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[13]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[13]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[14]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[14]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[15]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[15]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[16]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[16]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[17]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[17]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[18]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[18]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[19]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[19]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[20]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[20]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[21]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[21]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[22]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[22]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[23]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[23]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[24]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[24]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[25]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[25]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[26]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[26]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[27]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[27]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[29]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[29]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[2]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[2]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[30]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[30]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[31]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[31]  ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[3]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[3]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[4]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[4]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[5]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[5]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[6]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[6]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[7]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[7]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[8]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[8]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[9]   ; N/A     ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|Inst_Addr[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[9]   ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux31~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux31~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux21~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux21~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux20~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux20~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux19~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux19~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux18~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux18~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux17~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux17~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux16~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux16~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[16]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux15~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[16]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux15~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[17]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux14~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[17]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux14~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[18]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux13~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[18]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux13~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[19]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux12~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[19]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux12~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux30~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux30~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[20]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux11~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[20]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux11~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[21]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux10~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[21]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux10~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[22]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux9~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[22]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux9~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[23]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux8~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[23]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux8~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[24]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux7~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[24]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux7~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[25]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux6~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[25]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux6~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[26]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux5~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[26]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux5~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[27]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux4~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[27]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux4~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[28]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux3~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[28]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux3~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[29]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux2~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[29]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux2~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux29~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux29~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[30]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux1~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[30]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux1~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[31]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux0~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[31]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux0~4         ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux28~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux28~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux27~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux27~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux26~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux26~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux25~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux25~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux24~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux24~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux23~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux23~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux22~4        ; N/A     ;
; CYX_RegFile:RegFile_inst|busA[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_RegFile:RegFile_inst|Mux22~4        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[0]~0          ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[0]~0          ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[10]~1         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[10]~1         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[11]~2         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[11]~2         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[12]~3         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[12]~3         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[13]~4         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[13]~4         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[14]~5         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[14]~5         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[15]~6         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[15]~6         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[16]~7         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[16]~7         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[17]~8         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[17]~8         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[18]~9         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[18]~9         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[19]~10        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[19]~10        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[1]~11         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[1]~11         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[20]~12        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[20]~12        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[21]~13        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[21]~13        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[22]~14        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[22]~14        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[23]~15        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[23]~15        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[24]~16        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[24]~16        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[25]~17        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[25]~17        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[26]~18        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[26]~18        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[27]~19        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[27]~19        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[28]~20        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[28]~20        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[29]~21        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[29]~21        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[2]~22         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[2]~22         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[30]~23        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[30]~23        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[31]~24        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[31]~24        ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[3]~25         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[3]~25         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[4]~26         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[4]~26         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[5]~27         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[5]~27         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[6]~28         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[6]~28         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[7]~29         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[7]~29         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[8]~30         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[8]~30         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[9]~31         ; N/A     ;
; CYX_VRAM:VRAM_inst11|DOUT[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VRAM:VRAM_inst11|DOUT[9]~31         ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|DOUT[0]            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|DOUT[0]            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr9~0_wirecell ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr9~0_wirecell ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|Equal3~2           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|Equal3~2           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr8            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr8            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr7            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr7            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr6~4          ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr6~4          ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr5            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr5            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr12           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr12           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr4            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr4            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr3            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr3            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr6~1          ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr6~1          ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr1~2_wirecell ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr1~2_wirecell ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr1            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr1            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|Equal9~1           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|Equal9~1           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|Equal5~1           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|Equal5~1           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr11           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr11           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr1~2_wirecell ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr1~2_wirecell ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr10           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr10           ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr8            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CYX_VROM:VROM_inst10|WideOr8            ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; CYX_VROM:VROM_inst10|DOUT[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; clk100M                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk100M                                 ; N/A     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun May 10 20:34:57 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CYX_SC_CPU_nanoMIPS -c CYX_SC_CPU_nanoMIPS
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10463): Verilog HDL Declaration warning at Digits_Display.v(74): "do" is SystemVerilog-2005 keyword File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 74
Info (12021): Found 3 design units, including 3 entities, in source file digits_display.v
    Info (12023): Found entity 1: clock_generate File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 44
    Info (12023): Found entity 2: Digit_decoder File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 69
    Info (12023): Found entity 3: Digits_Display File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file cyx_sc_cpu_nanomips.bdf
    Info (12023): Found entity 1: CYX_SC_CPU_nanoMIPS
Info (12021): Found 1 design units, including 1 entities, in source file alu_core.v
    Info (12023): Found entity 1: ALU_Core File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/ALU_Core.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cyx_regfile.v
    Info (12023): Found entity 1: CYX_RegFile File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_RegFile.v Line: 23
Warning (10229): Verilog HDL Expression warning at CYX_Inst_Fetch.v(41): truncated literal to match 14 bits File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Inst_Fetch.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file cyx_inst_fetch.v
    Info (12023): Found entity 1: CYX_Inst_Fetch File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Inst_Fetch.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_controller.v
    Info (12023): Found entity 1: CYX_Controller File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_mux.v
    Info (12023): Found entity 1: CYX_MUX File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_MUX.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_extender16.v
    Info (12023): Found entity 1: CYX_Extender16 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Extender16.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_vram.v
    Info (12023): Found entity 1: CYX_VRAM File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VRAM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_vrom.v
    Info (12023): Found entity 1: CYX_VROM File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_sc_cpu_nanomips_tb.v
    Info (12023): Found entity 1: CYX_SC_CPU_nanoMIPS_tb File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_SC_CPU_nanoMIPS_tb.v Line: 23
Info (12127): Elaborating entity "CYX_SC_CPU_nanoMIPS" for the top level hierarchy
Info (12128): Elaborating entity "CYX_Controller" for hierarchy "CYX_Controller:Controller_inst2"
Warning (10036): Verilog HDL or VHDL warning at CYX_Controller.v(42): object "shamt" assigned a value but never read File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at CYX_Controller.v(50): incomplete case statement has no default case item File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "RegWr", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "ExtOp", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "ALUsrc", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "MemWr", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "nPC_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "ALUctr", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[0]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[1]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[2]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[3]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "nPC_sel" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "jump" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "MemtoReg" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "MemWr" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUsrc" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ExtOp" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "RegWr" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "RegDst" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Info (12128): Elaborating entity "CYX_VROM" for hierarchy "CYX_VROM:VROM_inst10"
Warning (10762): Verilog HDL Case Statement warning at CYX_VROM.v(31): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Info (12128): Elaborating entity "CYX_Inst_Fetch" for hierarchy "CYX_Inst_Fetch:Inst_Fetch_inst3"
Info (12128): Elaborating entity "ALU_Core" for hierarchy "ALU_Core:ALU_inst"
Info (12128): Elaborating entity "CYX_RegFile" for hierarchy "CYX_RegFile:RegFile_inst"
Warning (10855): Verilog HDL warning at CYX_RegFile.v(44): initial value for variable regs should be constant File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_RegFile.v Line: 44
Info (12128): Elaborating entity "clock_generate" for hierarchy "clock_generate:inst1"
Info (12128): Elaborating entity "CYX_MUX" for hierarchy "CYX_MUX:MUX_inst8"
Info (12128): Elaborating entity "CYX_VRAM" for hierarchy "CYX_VRAM:VRAM_inst11"
Info (12128): Elaborating entity "CYX_MUX" for hierarchy "CYX_MUX:MUX_inst7"
Info (12128): Elaborating entity "CYX_Extender16" for hierarchy "CYX_Extender16:Extender_inst"
Info (12128): Elaborating entity "Digits_Display" for hierarchy "Digits_Display:inst"
Warning (10855): Verilog HDL warning at Digits_Display.v(174): initial value for variable current_AN should be constant File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 174
Warning (10230): Verilog HDL assignment warning at Digits_Display.v(181): truncated value with size 32 to match size of target (20) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 181
Info (12128): Elaborating entity "Digit_decoder" for hierarchy "Digits_Display:inst|Digit_decoder:digit_decoder" File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/Digits_Display.v Line: 209
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4824.tdf
    Info (12023): Found entity 1: altsyncram_4824 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/altsyncram_4824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf
    Info (12023): Found entity 1: cntr_3ii File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_3ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.10.20:35:39 Progress: Loading sld1a75e865/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a75e865/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/ip/sld1a75e865/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "CYX_VRAM:VRAM_inst11|regs" is uninferred due to asynchronous read logic File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VRAM.v Line: 33
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/db/CYX_SC_CPU_nanoMIPS.ram0_CYX_VRAM_965bf8a2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUsrc has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28] File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Inst_Fetch.v Line: 45
Warning (13012): Latch CYX_Controller:Controller_inst2|RegWr has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|RegDst has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUctr[1] has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUctr[2] has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28] File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Inst_Fetch.v Line: 45
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUctr[0] has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|MemWr has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28] File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Inst_Fetch.v Line: 45
Warning (13012): Latch CYX_Controller:Controller_inst2|MemtoReg has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|jump has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|nPC_sel has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_VROM.v Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "digi[0]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|MemtoReg" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 33
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|nPC_sel" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 34
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|jump" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 35
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUsrc" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 30
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|RegWr" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 28
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|RegDst" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 27
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUctr[1]" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUctr[2]" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUctr[0]" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 50
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|MemWr" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/CYX_Controller.v Line: 32
Info (144001): Generated suppressed messages file C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/output_files/CYX_SC_CPU_nanoMIPS.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 353 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4765 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 4583 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Sun May 10 20:36:30 2020
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:01:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM_HardwareTest/output_files/CYX_SC_CPU_nanoMIPS.map.smsg.


