{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:33:12 2022 " "Info: Processing started: Wed Mar 23 15:33:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hour_count -c hour_count " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hour_count -c hour_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "hour_count EP2S15F484C5 " "Info: Selected device EP2S15F484C5 for design \"hour_count\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout3 " "Info: Pin Cout3 not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { Cout3 } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[0\] " "Info: Pin h\[0\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[0] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[1\] " "Info: Pin h\[1\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[1] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[2\] " "Info: Pin h\[2\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[2] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[3\] " "Info: Pin h\[3\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[3] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[0\] " "Info: Pin l\[0\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[0] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[1\] " "Info: Pin l\[1\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[1] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[2\] " "Info: Pin l\[2\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[2] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[3\] " "Info: Pin l\[3\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[3] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout2 " "Info: Pin Cout2 not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { Cout2 } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Info: Pin clr not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { clr } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 8 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt1\[3\]~7  " "Info: Automatically promoted node cnt1\[3\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 2 9 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.638 ns register register " "Info: Estimated most critical path is register to register delay of 1.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[3\] 1 REG LAB_X22_Y26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y26; Fanout = 3; REG Node = 'cnt1\[3\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.364 ns) 0.546 ns process_0~1 2 COMB LAB_X22_Y26 4 " "Info: 2: + IC(0.182 ns) + CELL(0.364 ns) = 0.546 ns; Loc. = LAB_X22_Y26; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { cnt1[3] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.071 ns) 1.092 ns cnt0~10 3 COMB LAB_X22_Y26 1 " "Info: 3: + IC(0.475 ns) + CELL(0.071 ns) = 1.092 ns; Loc. = LAB_X22_Y26; Fanout = 1; COMB Node = 'cnt0~10'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { process_0~1 cnt0~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.364 ns) 1.638 ns cnt0\[2\] 4 REG LAB_X22_Y26 5 " "Info: 4: + IC(0.182 ns) + CELL(0.364 ns) = 1.638 ns; Loc. = LAB_X22_Y26; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { cnt0~10 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 48.78 % ) " "Info: Total cell delay = 0.799 ns ( 48.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 51.22 % ) " "Info: Total interconnect delay = 0.839 ns ( 51.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { cnt1[3] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout3 0 " "Info: Pin \"Cout3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[0\] 0 " "Info: Pin \"h\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[1\] 0 " "Info: Pin \"h\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[2\] 0 " "Info: Pin \"h\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[3\] 0 " "Info: Pin \"h\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[0\] 0 " "Info: Pin \"l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[1\] 0 " "Info: Pin \"l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[2\] 0 " "Info: Pin \"l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[3\] 0 " "Info: Pin \"l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Cout3 GND " "Info: Pin Cout3 has GND driving its datain port" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { Cout3 } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:33:16 2022 " "Info: Processing ended: Wed Mar 23 15:33:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
