plane	,	V_39
dispc_disable_sidle	,	F_250
CONFIG_OMAP2_DSS_COLLECT_IRQ_STATS	,	F_233
dispc_h_coef	,	V_47
dss_debug	,	V_362
omap_color_component	,	V_45
dss_get_lcd_clk_source	,	F_202
five_taps	,	V_44
dev	,	V_402
print_irq_status	,	F_228
mirroring	,	V_168
ipc	,	V_315
DISPC_OVL_TABLE_BA	,	F_214
ARRAY_SIZE	,	F_114
DISPC_IRQSTATUS	,	V_25
coef_vup_5tap	,	V_51
OMAP_DSS_LCD_ONOFF	,	V_322
"platform_get_irq failed\n"	,	L_60
_dispc_write_firh2_reg	,	F_67
color_mode	,	V_94
"failed to set up scaling, "	,	L_17
DISPC_IRQ_VID2_FIFO_UNDERFLOW	,	V_377
omap_dispchw_driver	,	V_403
frame_height	,	V_200
OMAP_DSS_COLOR_NV12	,	V_96
omap_overlay	,	V_370
DISPC_IRQ_EVSYNC_ODD	,	V_217
size	,	V_121
dispc_lcd_enable_signal	,	F_170
FEAT_PRE_MULT_ALPHA	,	V_87
OVL_FIR2	,	F_43
FEAT_GLOBAL_ALPHA	,	V_90
bcb	,	V_80
mirror	,	V_176
cur_ld	,	V_336
IRQ_NONE	,	V_360
DISPC_OVL_BA1_UV	,	F_87
OVL_PICTURE_SIZE	,	F_34
free_irq	,	F_265
new_delta	,	V_342
dispc_set_clock_div	,	F_226
dispc_enable_channel	,	F_168
rcb	,	V_74
bcr	,	V_79
dispc_write_reg	,	F_1
frame_done_completion	,	V_207
"dispc fclk source = %s (%s)\n"	,	L_32
"VID1_FIFO_UNDERFLOW, disabling VID1\n"	,	L_49
EBUSY	,	V_353
DISPC_OVL_ACCU2_0	,	F_129
by	,	V_78
DISPC_OVL_ACCU2_1	,	F_131
FEAT_MGR_LCD2	,	V_14
"failed to register EVSYNC isr\n"	,	L_24
__raw_readl	,	F_4
DISPC_IRQ_VID1_FIFO_UNDERFLOW	,	V_376
CPR_COEF_R	,	F_29
rcr	,	V_73
_enable_lcd_out	,	F_155
INIT_WORK	,	F_256
completion	,	V_205
dispc_enable_replication	,	F_108
DISPC_OVL_ROW_INC	,	F_99
ch	,	V_231
enable_clocks	,	F_52
DISPC_IRQ_SYNC_LOST_DIGIT	,	V_26
h	,	V_57
i	,	V_5
irq	,	V_210
coef_vdown_3tap	,	V_53
registered_isr	,	V_348
l	,	V_160
m	,	V_95
"pck %u\n"	,	L_28
CPR_COEF_B	,	F_31
ct	,	V_83
r	,	V_209
"Gamma table enabling for TV not yet supported"	,	L_6
s	,	V_272
DISPC_OVL_ATTRIBUTES2	,	F_135
CPR_COEF_G	,	F_30
v	,	V_68
jiffies	,	V_282
rotation_type	,	V_195
x	,	T_3
y	,	T_4
VID1_END_WIN	,	V_295
"GO %s\n"	,	L_2
dispc_disable_isr	,	F_153
platform_device	,	V_264
config	,	V_321
"fck\t\t%-16lu\n"	,	L_33
dispc_set_channel_out	,	F_147
acb	,	V_319
dispc_lclk_rate	,	F_201
OMAP_DSS_DISPLAY_ACTIVE	,	V_383
_dispc_write_firhv2_reg	,	F_70
isr	,	V_349
"lck\t\t%-16lulck div\t%u\n"	,	L_35
dev_dbg	,	F_262
enable_bit	,	V_35
FEAT_REG_FIFOHIGHTHRESHOLD	,	V_131
FEAT_REG_FIRHINC	,	V_139
in_interrupt	,	F_247
reg	,	V_40
DUMPREG	,	F_211
omap_channel	,	V_30
FEAT_LCDENABLESIGNAL	,	V_222
"OCP_ERR\n"	,	L_54
FEAT_HANDLE_UV_SEPARATE	,	V_20
OMAP_DSS_COLOR_ARGB32	,	V_107
irqstatus	,	V_356
ret	,	V_351
screen_width	,	V_177
rev	,	V_393
OMAP_DSS_COLOR_YUV2	,	V_105
OMAP_DSS_COLOR_CLUT4	,	V_113
omap_lcd_display_type	,	V_225
omap_plane	,	V_38
OMAP_DSS_COLOR_CLUT2	,	V_112
"SYNC_LOST for LCD2, disabling LCD2\n"	,	L_53
OMAP_DSS_COLOR_CLUT1	,	V_111
OMAP_DSS_COLOR_CLUT8	,	V_114
hinc_end	,	V_136
DATA_CYCLE1	,	F_26
DATA_CYCLE2	,	F_27
spin_unlock_irqrestore	,	F_166
DATA_CYCLE3	,	F_28
FEAT_CORE_CLK_DIV	,	V_23
dispc_set_pol_freq	,	F_223
OVL_ATTRIBUTES	,	F_20
platform_get_resource	,	F_257
_dispc_set_scaling_uv	,	F_134
dispc_read_reg	,	F_3
work_struct	,	V_366
pixinc	,	F_139
DISPC_OVL_PRELOAD	,	F_221
iounmap	,	F_263
omap_dss_trans_key_type	,	V_232
DISPC_GLOBAL_ALPHA	,	V_91
OMAP_DSS_LCD_IEO	,	V_324
hsw	,	V_244
OMAP_DSS_PARALLELMODE_BYPASS	,	V_241
omap_dispchw_probe	,	F_254
pcd	,	V_270
OMAP_DSS_COLOR_ARGB16	,	V_100
FRAMEDONE	,	V_284
orig_height	,	V_150
_dispc_set_scaling_common	,	F_133
dispc_set_trans_key	,	F_178
omap_video_timings	,	V_251
EVSYNC_ODD	,	V_287
timings	,	V_252
pck	,	V_340
end	,	V_37
OMAP_DSS_ROT_DMA	,	V_202
"%d,%d %dx%d -&gt; %dx%d\n"	,	L_20
dispc_get_clock_div	,	F_227
DISPC_IRQ_FRAMEDONE2	,	V_211
SYSCONFIG	,	V_6
irq_error_mask	,	V_215
calc_fclk	,	F_146
"SYNC_LOST, disabling LCD\n"	,	L_51
DISPC_OVL_BA0_UV	,	F_85
omap_dss_get_overlay_manager	,	F_243
ivs	,	V_317
is_on	,	V_208
spin_unlock	,	F_232
omap_dss_get_num_overlays	,	F_238
omap_parallel_interface_mode	,	V_237
dispc_setup_plane_fifo	,	F_118
OVL_PIXEL_INC	,	F_23
gy	,	V_75
req_pck	,	V_329
omap_burst_size	,	V_118
dispc_fclk_rate	,	F_151
dispc_get_trans_key	,	F_180
"timeout waiting for EVSYNC\n"	,	L_25
OMAP_DSS_COLOR_ARGB16_1555	,	V_102
hf	,	V_189
OVL_PRELOAD	,	F_32
"required fclk rate = %lu Hz, "	,	L_18
ENOMEM	,	V_398
channel	,	V_31
"fifo(%d) low/high old %u/%u, new %u/%u\n"	,	L_7
dss_clk_enable	,	F_53
"- DISPC -\n"	,	L_31
_dispc_set_pol_freq	,	F_222
bit	,	V_32
ht	,	V_257
y_res	,	V_260
hv	,	V_58
dispc_set_lcd_display_type	,	F_173
"- DISPC-CORE-CLK -\n"	,	L_34
tmp	,	V_186
dispc_set_loadmode	,	F_174
OMAP_DSS_CHANNEL_LCD2	,	V_16
GFX_FIFO_UNDERFLOW	,	V_290
fail1	,	V_400
fail0	,	V_397
OVL_FIR_COEF_HV2	,	F_47
id	,	V_374
OVL_ROW_INC	,	F_22
VSYNC2	,	V_302
DISPC_IRQ_GFX_FIFO_UNDERFLOW	,	V_369
omap_dss_device	,	V_386
OMAP_DSS_COLOR_RGBX32	,	V_109
dispc_dump_regs	,	F_210
OVL_ATTRIBUTES2	,	F_49
OVL_FIR_COEF_V	,	F_40
"disabled"	,	L_10
OVL_FIR_COEF_H	,	F_37
best_pd	,	V_337
gpout0	,	V_239
hi_start	,	V_127
omap_dispc_unregister_isr	,	F_161
gpout1	,	V_240
dss_feat_get_clk_source_name	,	F_206
OMAP_DSS_LCD_IHS	,	V_326
DISPC_COLOR_COMPONENT_UV	,	V_167
OMAP_DSS_ROT_90	,	V_171
dss_get_dispc_clk_source	,	F_197
IRQ_HANDLED	,	V_365
dsidev	,	V_265
DISPC_TIMING_V	,	F_192
EVSYNC_EVEN	,	V_286
dispc_set_lcd_divisor	,	F_194
driver	,	V_384
"LCD"	,	L_3
OMAP_DSS_VIDEO1	,	V_19
irqs	,	V_361
POL_FREQ	,	F_12
VID2_END_WIN	,	V_297
DISPC_TIMING_H	,	F_191
OMAP_DSS_VIDEO2	,	V_22
status	,	V_354
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_267
OMAP_DSS_LCD_RF	,	V_323
"period %u ms\n"	,	L_41
DISPC_OVL_POSITION	,	F_89
LINE_NUMBER	,	V_12
_dispc_lcd_timings_ok	,	F_187
dispc_save_context	,	F_5
"dispc_enable_plane %d, %d\n"	,	L_55
"SYNC_LOST_DIGIT, disabling TV\n"	,	L_52
dispc_clock_info	,	V_331
row_inc	,	V_181
out_width	,	V_151
omap_color_mode	,	V_93
_dispc_set_scale_coef	,	F_74
vc00	,	V_69
u16	,	T_1
vsw	,	V_247
dispc_v_coef	,	V_49
_dispc_set_scaling	,	F_136
orig_width	,	V_149
_dispc_set_plane_ba1_uv	,	F_86
error_irqs	,	V_363
err	,	V_352
DISPC_IRQ_OCP_ERR	,	V_388
h_coef	,	V_55
dss_feat_get_reg_field	,	F_113
max	,	F_145
DISPC_OVL_WINDOW_SKIP	,	F_213
omap_panel_config	,	V_320
OMAP_DSS_LCD_DISPLAY_STN	,	V_227
"timeout waiting for FRAME DONE\n"	,	L_22
VID1_FIFO_UNDERFLOW	,	V_294
irqenable	,	V_357
dispc_set_digit_size	,	F_111
_omap_dispc_initialize_irq	,	F_248
OMAP_DSS_ROT_270	,	V_172
GLOBAL_ALPHA	,	V_13
_omap_dispc_set_irqs	,	F_165
disable	,	V_385
_dispc_set_lcd_timings	,	F_190
vert_end	,	V_146
ilace	,	V_156
coef_vup_3tap	,	V_50
PIS	,	F_209
complete	,	F_154
onoff	,	V_312
DISPC_POL_FREQ	,	F_212
SIZE_MGR	,	F_14
CONFIG	,	V_9
mode	,	V_226
last_reset	,	V_281
pdev	,	V_392
high	,	V_126
"DIGIT"	,	L_5
u32	,	T_2
act_high	,	V_220
vc22	,	V_70
DISPC_OVL_FIR_COEF_H2	,	F_69
haccu	,	V_141
omap_dss_get_num_overlay_managers	,	F_242
dss_has_feature	,	F_15
"dispc_setup_plane %d, pa %x, sw %d, %d, %d, %dx%d -&gt; "	,	L_56
DISPC_IRQ_SYNC_LOST2	,	V_219
_dispc_write_firhv_reg	,	F_63
dispc_lcd_timings_ok	,	F_189
DISPC_IRQENABLE	,	V_308
omap_dispchw_remove	,	F_264
FEAT_ROWREPEATENABLE	,	V_173
DISPC_LINE_STATUS	,	V_310
"can't get IORESOURCE_MEM DISPC\n"	,	L_58
DSSWARN	,	F_106
DISPC_OVL_FIR2	,	F_123
dispc_pclk_rate	,	F_143
timing_v	,	V_254
spin_lock_irqsave	,	F_164
FEAT_REG_FIRVINC	,	V_140
"channel %d xres %u yres %u\n"	,	L_27
"- LCD1 -\n"	,	L_36
errors	,	V_368
_dispc_set_color_mode	,	F_100
timing_h	,	V_253
"request_irq failed\n"	,	L_62
code	,	V_236
irq_count	,	V_283
_dispc_set_plane_ba0_uv	,	F_84
dispc_uninit_platform_driver	,	F_268
old_delta	,	V_341
DISPC_OVL_CONV_COEF	,	F_78
lcd	,	V_269
OVL_ACCU0	,	F_35
OVL_ACCU1	,	F_36
dispc_enable_trans_key	,	F_181
calc_dma_rotation_offset	,	F_141
old_mask	,	V_344
ctbl_bt601_5	,	V_82
lck	,	V_339
dispc_mem	,	V_395
xtot	,	V_255
coef_hup	,	V_48
global_alpha	,	V_89
"enabled"	,	L_9
dsi_get_pll_hsdiv_dispc_rate	,	F_200
OVL_FIR	,	F_33
lo_start	,	V_129
DSSERR	,	F_58
_dispc_set_fir	,	F_121
omap_dss_rotation_type	,	V_194
OMAP_DSS_COLOR_RGBX16	,	V_99
DISPC_DEFAULT_COLOR	,	F_176
"offset0 %u, offset1 %u, row_inc %d, pix_inc %d\n"	,	L_19
DEBUG	,	F_235
TRANS_COLOR	,	F_9
OMAP_DSS_OVL_CAP_DISPC	,	V_373
OVL_BA1	,	F_17
coef_hdown	,	V_52
u64	,	T_7
"current fclk rate = %lu Hz\n"	,	L_16
DISPC_COLOR_COMPONENT_RGB_Y	,	V_67
VID2_FIFO_UNDERFLOW	,	V_296
DISPC_OVL_FIR_COEF_HV	,	F_64
GFX_END_WIN	,	V_291
_dispc_set_plane_pos	,	F_88
dispc_trans_key_enabled	,	F_184
OVL_BA0	,	F_16
ps	,	V_175
omap_dss_clk_source	,	V_273
is_tft	,	V_328
spin_lock_init	,	F_255
OMAP_DSS_LCD_IPC	,	V_325
shift	,	V_115
data_lines	,	V_235
_dispc_setup_plane	,	F_148
SYNC_LOST2	,	V_304
"OMAP DISPC"	,	L_61
platform_driver_unregister	,	F_269
s32	,	T_6
stats	,	V_278
DISPC_IRQ_EVSYNC_EVEN	,	V_216
_dispc_set_scale_param	,	F_132
DISPC_DIVISORo	,	F_195
mgr	,	V_380
_omap_dispc_initial_config	,	F_251
state	,	V_382
dispc_go	,	F_57
height	,	V_86
_dispc_set_pre_mult_alpha	,	F_94
_dispc_set_pic_size	,	F_90
PROG_LINE_NUM	,	V_289
best_pck	,	V_334
request_irq	,	F_261
wait_for_completion_timeout	,	F_159
"%dx%d, ilace %d, cmode %x, rot %d, mir %d chan %d\n"	,	L_57
_enable_digit_out	,	F_162
do_div	,	F_144
OVL_BA0_UV	,	F_41
rf	,	V_313
cinfo	,	V_332
paddr	,	V_84
OMAP_DSS_GFX	,	V_18
OVL_FIR_COEF_V2	,	F_48
device	,	V_381
RR	,	F_51
DISPC_IRQ_VSYNC	,	V_389
DISPC_IRQ_SYNC_LOST	,	V_378
"irqs %d\n"	,	L_42
hinc	,	V_133
ry	,	V_72
DEFAULT_COLOR	,	F_8
offset0	,	V_179
DISPC_OVL_BA0	,	F_81
vinc_end	,	V_138
DISPC_OVL_BA1	,	F_83
offset1	,	V_180
OMAP3430_REV_ES3_0	,	V_250
CONFIG2	,	V_17
CONTROL2	,	V_15
channel_out	,	V_191
OMAP_DSS_COLOR_UYVY	,	V_106
seq_printf	,	F_204
found	,	V_343
OVL_BA1_UV	,	F_42
"OMAP DISPC rev %d.%d\n"	,	L_63
DISPC_CONTROL	,	V_34
BUG	,	F_101
DISPC_CONFIG2	,	V_224
OVL_CONV_COEF	,	F_39
arg	,	V_350
ACBIAS_COUNT_STAT	,	V_288
OVL_SIZE	,	F_19
FEAT_REG_FIFOLOWTHRESHOLD	,	V_132
dispc_clk_src	,	V_274
SR	,	F_7
OMAP_DSS_LOAD_FRAME_ONLY	,	V_391
u8	,	T_5
manager	,	V_375
seq_file	,	V_271
omap_dispc_register_isr	,	F_158
row_repeat	,	V_169
color_conv_coef	,	V_71
ppl	,	V_188
FEAT_GLOBAL_ALPHA_VID1	,	V_88
"VID2_FIFO_UNDERFLOW, disabling VID2\n"	,	L_50
dispc_init_platform_driver	,	F_266
DISPC_SIZE_MGR	,	F_110
field_offset	,	V_178
pre_mult_alpha	,	V_196
FEAT_REG_VERTICALACCU	,	V_148
OCP_ERR	,	V_293
ytot	,	V_256
cpu_is_omap24xx	,	F_6
FEAT_REG_FIFOSIZE	,	V_123
irq_lock	,	V_214
"GO bit not down for channel %d\n"	,	L_1
chan2	,	V_117
"failed to unregister EVSYNC isr\n"	,	L_26
dss_clk_disable	,	F_54
OMAP_DSS_PARALLELMODE_DSI	,	V_243
"- LCD2 -\n"	,	L_39
pclk	,	V_187
mdelay	,	F_241
calc_vrfb_rotation_offset	,	F_140
dss_feat_color_mode_supported	,	F_150
TIMING_H	,	F_10
lo_end	,	V_130
DISPC_LINE_NUMBER	,	V_311
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_268
dispc_set_lcd_size	,	F_109
omap_overlay_manager	,	V_379
FEAT_FUNCGATED	,	V_390
hc0	,	V_59
hc2	,	V_61
irq_stats	,	V_280
hc1	,	V_60
dispc_set_parallel_interface_mode	,	F_186
hc4	,	V_63
hc3	,	V_62
compl	,	V_206
hscaleup	,	V_42
OMAP_DSS_COLOR_XRGB16_1555	,	V_110
x_res	,	V_259
platform_get_irq	,	F_260
fifo_size	,	V_124
FEAT_LINEBUFFERSPLIT	,	V_162
dispc_enable_lcd_out	,	F_156
dss_clk_get_rate	,	F_198
_dispc_write_firh_reg	,	F_61
DISPC_OVL_FIR	,	F_122
DISPC_OVL_FIR_COEF_H	,	F_62
SYNC_LOST_DIGIT	,	V_299
"failed to set up scaling, fclk too low\n"	,	L_14
ioremap	,	F_258
vf	,	V_190
DISPC_OVL_FIFO_SIZE_STATUS	,	F_116
dispc	,	V_3
pcd_min	,	V_333
best_ld	,	V_335
full_range	,	V_81
hbp	,	V_246
TIMING_V	,	F_11
idx	,	V_1
color_comp	,	V_46
fir_hinc	,	V_154
vt	,	V_258
CONTROL	,	V_8
DISPC_SYSCONFIG	,	V_306
omap_dispc_isr_t	,	T_8
color	,	V_230
dispc_restore_context	,	F_50
BUG_ON	,	F_68
"adjusting for ilace: height %d, pos_y %d, "	,	L_12
printk	,	F_229
dispc_set_tft_data_lines	,	F_185
OMAP_DSS_ROT_180	,	V_166
FRAMEDONE2	,	V_301
caps	,	V_372
_dispc_set_channel_out	,	F_102
"lcd1_clk source = %s (%s)\n"	,	L_37
ieo	,	V_314
fclk	,	V_185
dispc_set_lcd_timings	,	F_193
"pck\t\t%-16lupck div\t%u\n"	,	L_38
dispc_irq_stats	,	V_277
dispc_get_lcd_divisor	,	F_196
PAL_GAMMA_MASK	,	V_292
DISPC_OVL_FIR_COEF_V	,	F_66
_dispc_set_pix_inc	,	F_96
"failed to register FRAMEDONE isr\n"	,	L_21
puv_addr	,	V_197
cpu_is_omap34xx	,	F_149
mask	,	V_204
OVL_FIFO_THRESHOLD	,	F_21
dispc_dump_clocks	,	F_203
"hsw %d hfp %d hbp %d vsw %d vfp %d vbp %d\n"	,	L_29
DISPC_OVL_FIR_COEF_HV2	,	F_71
dispc_pck_free_enable	,	F_171
dispc_alpha_blending_enabled	,	F_183
rotation	,	V_153
dispc_set_default_color	,	F_175
start	,	V_122
dispc_setup_plane	,	F_253
DIVISOR	,	V_24
fieldmode	,	V_157
dispc_error_worker	,	F_237
_dispc_write_firv_reg	,	F_65
"pck = %lu (%u)\n"	,	L_45
v_coef	,	V_56
hor_start	,	V_143
trans_key	,	V_233
FEAT_REG_HORIZONTALACCU	,	V_147
out_height	,	V_152
dispc_enable_gamma_table	,	F_105
_dispc_setup_global_alpha	,	F_95
base	,	V_4
OMAP_DSS_LCD_IVS	,	V_327
dssdev	,	V_387
hinc_start	,	V_135
FEAT_PCKFREEENABLE	,	V_223
handledirqs	,	V_358
FEAT_ATTR2	,	V_21
gcb	,	V_77
_dispc_set_vid_size	,	F_93
dispc_get_default_color	,	F_177
OMAP_DSS_CHANNEL_DIGIT	,	V_11
OVL_TABLE_BA	,	F_25
jiffies_to_msecs	,	F_208
omap_dispc_irq_handler	,	F_230
FLD_VAL	,	F_75
pos_y	,	V_193
pck_div	,	V_263
pos_x	,	V_192
VSYNC	,	V_285
WAKEUP	,	V_300
OVL_ACCU2_0	,	F_44
DISPC_CAPABLE	,	V_309
OMAP_DSS_COLOR_RGB16	,	V_101
enable	,	V_27
OVL_ACCU2_1	,	F_45
gcr	,	V_76
accu1	,	V_159
DISPC_OVL_ATTRIBUTES	,	F_79
accu0	,	V_158
SYNC_LOST	,	V_298
DISPC_SYSSTATUS	,	V_307
val	,	V_2
scale_y	,	V_164
vc0	,	V_64
coef_vdown_5tap	,	V_54
vc2	,	V_66
vc1	,	V_65
vaccu	,	V_142
scale_x	,	V_163
work	,	V_367
"out_height %d\n"	,	L_13
DISPC_CPR_COEF_B	,	F_220
_dispc_set_row_inc	,	F_98
omap_dispc_isr_data	,	V_345
DISPC_CPR_COEF_G	,	F_219
fbh	,	V_184
stallmode	,	V_238
DISPC_DATA_CYCLE2	,	F_216
hfp	,	V_245
DISPC_DATA_CYCLE1	,	F_215
OVL_WINDOW_SKIP	,	F_24
DISPC_DATA_CYCLE3	,	F_217
ihs	,	V_316
unhandled_errors	,	V_359
ACBIAS_COUNT_STAT2	,	V_303
DISPC_CPR_COEF_R	,	F_218
go_bit	,	V_36
FLD_GET	,	F_115
fbw	,	V_183
color_mode_to_bpp	,	F_138
ENODEV	,	V_399
calc_fclk_five_taps	,	F_142
OMAP_DSS_CHANNEL_LCD	,	V_10
vbp	,	V_249
lcd_clk_src	,	V_275
flags	,	V_213
DISPC_OVL_FIR_COEF_V2	,	F_73
dispc_set_burst_size	,	F_104
dispc_find_clk_divs	,	F_224
enabled	,	V_234
init_completion	,	F_157
fck	,	V_330
"can't ioremap DISPC\n"	,	L_59
FEAT_RESIZECONF	,	V_161
OMAP_DSS_LCD_DISPLAY_TFT	,	V_228
"calc_rot(%d): scrw %d, %dx%d\n"	,	L_11
__raw_writel	,	F_2
dispc_read_plane_fifo_sizes	,	F_112
low	,	V_125
vinc_start	,	V_137
DISPC_OVL_PICTURE_SIZE	,	F_92
maxdownscale	,	V_198
_dispc_write_firv2_reg	,	F_72
DISPC_OVL_PIXEL_INC	,	F_97
DSS_CLK_FCK	,	V_29
OMAP_DSS_ROT_0	,	V_165
dispc_is_channel_enabled	,	F_167
dispc_enable_plane	,	F_240
"FIFO merge %s\n"	,	L_8
ovl	,	V_371
OMAP2_L3_IO_ADDRESS	,	F_252
dispc_enable_digit_out	,	F_163
IRQENABLE	,	V_7
dss_collect_irq_stats	,	F_234
error_work	,	V_364
EINVAL	,	V_201
vidrot	,	V_170
_dispc_set_rotation_attrs	,	F_137
DISPC_REVISION	,	V_305
omap_rev	,	F_188
width	,	V_85
dsi_get_dsidev_from_id	,	F_199
REG_GET	,	F_56
DISPC_MAX_NR_ISRS	,	V_347
chan	,	V_116
_dispc_set_plane_ba1	,	F_82
"\n"	,	L_47
_dispc_set_plane_ba0	,	F_80
OMAP_DSS_COLOR_RGB12U	,	V_97
omap_dss_load_mode	,	V_229
DISPC_OVL_SIZE	,	F_91
hor_end	,	V_144
data	,	V_203
DISPC_IRQ_FRAMEDONE	,	V_212
lck_div	,	V_262
dispc_irq_wait_handler	,	F_244
"hsync %luHz, vsync %luHz\n"	,	L_30
_dispc_set_vid_color_conv	,	F_107
OMAP_DSS_COLOR_RGBA32	,	V_108
DISPC_OVL_FIFO_THRESHOLD	,	F_119
pix_inc	,	V_182
dispc_dump_irqs	,	F_207
DSS_CLK_ICK	,	V_28
OMAP_DSS_CLK_SRC_FCK	,	V_266
DISPC_IRQ_MASK_ERROR	,	V_218
OMAP_DSS_COLOR_RGB24P	,	V_104
vscaleup	,	V_43
OMAP_DSS_COLOR_RGB24U	,	V_103
vinc	,	V_134
"lcd2_clk source = %s (%s)\n"	,	L_40
DSSDBG	,	F_59
resource	,	V_394
platform_driver_register	,	F_267
omap_dss_get_overlay	,	F_239
DISPC_CONFIG	,	V_120
"GFX_FIFO_UNDERFLOW, disabling GFX\n"	,	L_48
"onoff %d rf %d ieo %d ipc %d ihs %d ivs %d acbi %d acb %d\n"	,	L_43
dispc_fake_vsync_irq	,	F_245
REG_FLD_MOD	,	F_60
OMAP_DSS_COLOR_RGBA16	,	V_98
pixels	,	V_174
_dispc_setup_color_conv_coef	,	F_76
cconv	,	V_199
burst_size	,	V_119
"lck = %lu (%u)\n"	,	L_44
dispc_get_plane_fifo_size	,	F_117
isr_data	,	V_346
schedule_work	,	F_236
dispc_enable_fifomerge	,	F_120
DISPC_DIVISOR	,	V_276
CVAL	,	F_77
FEAT_LCDENABLEPOL	,	V_221
vfp	,	V_248
acbi	,	V_318
_dispc_enable_plane	,	F_152
cur_pd	,	V_338
DISPC_OVL_ACCU0	,	F_125
OVL_FIR_COEF_HV	,	F_38
DISPC_OVL_ACCU1	,	F_127
vert_start	,	V_145
dispc_enable_alpha_blending	,	F_182
_dispc_set_vid_accu1	,	F_126
_dispc_set_vid_accu0	,	F_124
msecs_to_jiffies	,	F_160
DIVISORo	,	F_13
dispc_go_busy	,	F_55
dispc_enable_fifohandcheck	,	F_172
IRQF_SHARED	,	V_401
spin_lock	,	F_231
IORESOURCE_MEM	,	V_396
value	,	V_41
inc	,	V_92
OMAP_DSS_PARALLELMODE_RFBI	,	V_242
"required fclk rate = %lu Hz\n"	,	L_15
dispc_enable_sidle	,	F_249
dss_get_generic_clk_source_name	,	F_205
irqreturn_t	,	T_9
"LCD2"	,	L_4
WARN_ON	,	F_246
DISPC_TRANS_COLOR	,	F_179
irq_stats_lock	,	V_279
"failed to unregister FRAMEDONE isr\n"	,	L_23
"DISPC IRQ: 0x%x: "	,	L_46
FLD_MOD	,	F_103
pixel_clock	,	V_261
OVL_FIR_COEF_H2	,	F_46
dispc_calc_clock_rates	,	F_225
hi_end	,	V_128
_dispc_set_vid_accu2_0	,	F_128
resource_size	,	F_259
OVL_POSITION	,	F_18
dispc_lcd_enable_signal_polarity	,	F_169
fir_vinc	,	V_155
DISPC_CONTROL2	,	V_33
KERN_DEBUG	,	V_355
_dispc_set_vid_accu2_1	,	F_130
