# This Makefile is used for building a project named "myProject"

# Define variables
CC := gcc
C_FLAGS := -c -Wall
L_FLAGS := -lm

# Define source files
SOURCES := src/main.c src/utils.c src/graphics.c

# Define object files
OBJECTS := $(SOURCES:.c=.o)

# Define target executable
EXECUTABLE := myProject

# Define rules for building object files
%.o: %.c
	@echo "Building $@"
	@$(CC) $(C_FLAGS) $< -o $@

# Define rule for building executable
$(EXECUTABLE): $(OBJECTS)
	@echo "Linking $@"
	@$(CC) $(OBJECTS) $(L_FLAGS) -o $@
	
# Define clean rule to remove object files and executable
.PHONY: clean
clean:
	@rm -f $(OBJECTS) $(EXECUTABLE)

# Define rule to run the executable
.PHONY: run
run:
	@./$(EXECUTABLE)

# Define all rule to build, run, and clean
.PHONY: all
all: $(EXECUTABLE) run clean