m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/ictc/student_data/trong_dva4/project_dva/project2/sim
T_opt
!s110 1753637818
VY^MM1WW15MlQXM811?b4=2
04 9 4 work testbench fast 0
=1-bc2411fb702e-688663b9-e6f22-70c92
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.6d_1;65
Xenv_pkg
Z2 !s115 uart_if
Z3 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z4 DXx4 work 7 uvm_pkg 0 22 o?IO7H]Ll0@cX4nCD3:`c1
Z5 DXx4 work 8 uart_pkg 0 22 93EIf_a]d1gMOkzLh^Hom2
Z6 !s110 1753637814
!i10b 1
!s100 ao3L]lMzD580f@B9Pf4Yl1
Iczdn9SV6kCSokXjUW7mez3
Vczdn9SV6kCSokXjUW7mez3
S1
R0
w1753632805
8./../tb/env_pkg.sv
F./../tb/env_pkg.sv
F./../tb/uart_scoreboard.sv
F./../tb/uart_environment.sv
Z7 L0 17
Z8 OL;L;10.6d_1;65
r1
!s85 0
31
Z9 !s108 1753637813.000000
Z10 !s107 ./../testcases/stop_bits_mismatch.sv|./../testcases/parity_mismatch.sv|./../testcases/baudrate_mismatch.sv|./../testcases/data_bits_mismatch.sv|./../testcases/full_2_stop_bits.sv|./../testcases/full_1_stop_bits.sv|./../testcases/full_odd.sv|./../testcases/full_even.sv|./../testcases/full_no.sv|./../testcases/full_custom_baudrate.sv|./../testcases/full_115200.sv|./../testcases/full_57600.sv|./../testcases/full_19200.sv|./../testcases/full_9600.sv|./../testcases/full_4800.sv|./../testcases/full_9_data_bits.sv|./../testcases/full_8_data_bits.sv|./../testcases/full_7_data_bits.sv|./../testcases/full_6_data_bits.sv|./../testcases/full_5_data_bits.sv|./../testcases/half_rhs_lhs_2_stop_bits.sv|./../testcases/half_rhs_lhs_1_stop_bits.sv|./../testcases/half_rhs_lhs_odd.sv|./../testcases/half_rhs_lhs_even.sv|./../testcases/half_rhs_lhs_no.sv|./../testcases/half_rhs_lhs_custom_baudrate.sv|./../testcases/half_rhs_lhs_115200.sv|./../testcases/half_rhs_lhs_57600.sv|./../testcases/half_rhs_lhs_19200.sv|./../testcases/half_rhs_lhs_9600.sv|./../testcases/half_rhs_lhs_4800.sv|./../testcases/half_rhs_lhs_9_data_bits.sv|./../testcases/half_rhs_lhs_8_data_bits.sv|./../testcases/half_rhs_lhs_7_data_bits.sv|./../testcases/half_rhs_lhs_6_data_bits.sv|./../testcases/half_rhs_lhs_5_data_bits.sv|./../testcases/half_lhs_rhs_2_stop_bits.sv|./../testcases/half_lhs_rhs_1_stop_bits.sv|./../testcases/half_lhs_rhs_odd.sv|./../testcases/half_lhs_rhs_even.sv|./../testcases/half_lhs_rhs_no.sv|./../testcases/half_lhs_rhs_custom_baudrate.sv|./../testcases/half_lhs_rhs_115200.sv|./../testcases/half_lhs_rhs_57600.sv|./../testcases/half_lhs_rhs_19200.sv|./../testcases/half_lhs_rhs_9600.sv|./../testcases/half_lhs_rhs_4800.sv|./../testcases/half_lhs_rhs_9_data_bits.sv|./../testcases/half_lhs_rhs_8_data_bits.sv|./../testcases/half_lhs_rhs_7_data_bits.sv|./../testcases/half_lhs_rhs_6_data_bits.sv|./../testcases/half_lhs_rhs_5_data_bits.sv|./../testcases/uart_base_test.sv|./../sequences/uart_sequence.sv|./../tb/uart_environment.sv|./../tb/uart_scoreboard.sv|./../uart_vip/uart_agent.sv|./../uart_vip/uart_monitor.sv|./../uart_vip/uart_driver.sv|./../uart_vip/uart_sequencer.sv|./../uart_vip/uart_transaction.sv|./../uart_vip/uart_configuration.sv|./../uart_vip/uart_error_catcher.sv|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_block.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_map.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_mem.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_vreg.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_mem_mam.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_file.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_fifo.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_indirect.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_vreg_field.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_field.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_backdoor.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_cbs.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_sequence.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_adapter.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_item.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_model.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_time.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm2/uvm_tlm2.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_builtin.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_library.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_push_sequencer.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_param_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequencer_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_sequence_item.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/seq/uvm_seq.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_test.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_env.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_agent.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_scoreboard.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_push_driver.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_driver.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_monitor.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_subscriber.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_random_stimulus.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_in_order_comparator.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_policies.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_pair.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/comps/uvm_comps.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_sqr_connections.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_analysis_port.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_exports.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_ports.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_imps.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_port_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dap/uvm_set_before_get_dap.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dap/uvm_simple_lock_dap.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dap/uvm_set_get_dap_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dap/uvm_dap.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_cmdline_processor.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_globals.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_heartbeat.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_component.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_runtime_phases.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_common_phases.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_task_phase.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_topdown_phase.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_bottomup_phase.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_domain.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_phase.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_transaction.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_object.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_handler.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_message.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_callback.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_barrier.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_event.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_event_callback.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_recorder.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_stream.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_database.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_links.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_packer.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_comparer.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_printer.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_config_db.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_db.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_specializations.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_resource.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_registry.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_factory.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_queue.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_pool.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_object.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_misc.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_object_globals.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_version.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_coreservice.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv|./../tb/testbench.sv|./../testcases/test_pkg.sv|./../sequences/seq_pkg.sv|./../tb/env_pkg.sv|./../uart_vip/uart_if.sv|./../uart_vip/uart_pkg.sv|../rtl/uart_dut.sv|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/uvm.sv|
Z11 !s90 -timescale|1ns/1ns|+define+UVM_NO_DPI|-mfcu|-suppress|2181|+acc=rmb|+incdir+/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src|/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/uvm.sv|-f|compile.f|+define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR|
!i113 0
Z12 o-suppress 2181 -timescale 1ns/1ns -mfcu +acc=rmb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 -suppress 2181 -timescale 1ns/1ns +define+UVM_NO_DPI -mfcu +acc=rmb +incdir+/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src +incdir+./../sequences +incdir+./../testcases +incdir+./../tb +incdir+./../uart_vip +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xseq_pkg
R3
R4
R5
R6
!i10b 1
!s100 P=fcCASTFaCzeZ=A6z6_R2
IEORQSH[N42A90eGe;Z]^Q1
VEORQSH[N42A90eGe;Z]^Q1
S1
R0
w1753595761
8./../sequences/seq_pkg.sv
F./../sequences/seq_pkg.sv
F./../sequences/uart_sequence.sv
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
Xtest_pkg
R2
R3
R4
R5
Z14 DXx4 work 7 seq_pkg 0 22 EORQSH[N42A90eGe;Z]^Q1
Z15 DXx4 work 7 env_pkg 0 22 czdn9SV6kCSokXjUW7mez3
R6
!i10b 1
!s100 AQ<VVYK:I;177B4P7SH070
IWIYmKF3[JZYnF8UJ7GUNM2
VWIYmKF3[JZYnF8UJ7GUNM2
S1
R0
w1753633868
8./../testcases/test_pkg.sv
F./../testcases/test_pkg.sv
F./../testcases/uart_base_test.sv
F./../testcases/half_lhs_rhs_5_data_bits.sv
F./../testcases/half_lhs_rhs_6_data_bits.sv
F./../testcases/half_lhs_rhs_7_data_bits.sv
F./../testcases/half_lhs_rhs_8_data_bits.sv
F./../testcases/half_lhs_rhs_9_data_bits.sv
F./../testcases/half_lhs_rhs_4800.sv
F./../testcases/half_lhs_rhs_9600.sv
F./../testcases/half_lhs_rhs_19200.sv
F./../testcases/half_lhs_rhs_57600.sv
F./../testcases/half_lhs_rhs_115200.sv
F./../testcases/half_lhs_rhs_custom_baudrate.sv
F./../testcases/half_lhs_rhs_no.sv
F./../testcases/half_lhs_rhs_even.sv
F./../testcases/half_lhs_rhs_odd.sv
F./../testcases/half_lhs_rhs_1_stop_bits.sv
F./../testcases/half_lhs_rhs_2_stop_bits.sv
F./../testcases/half_rhs_lhs_5_data_bits.sv
F./../testcases/half_rhs_lhs_6_data_bits.sv
F./../testcases/half_rhs_lhs_7_data_bits.sv
F./../testcases/half_rhs_lhs_8_data_bits.sv
F./../testcases/half_rhs_lhs_9_data_bits.sv
F./../testcases/half_rhs_lhs_4800.sv
F./../testcases/half_rhs_lhs_9600.sv
F./../testcases/half_rhs_lhs_19200.sv
F./../testcases/half_rhs_lhs_57600.sv
F./../testcases/half_rhs_lhs_115200.sv
F./../testcases/half_rhs_lhs_custom_baudrate.sv
F./../testcases/half_rhs_lhs_no.sv
F./../testcases/half_rhs_lhs_even.sv
F./../testcases/half_rhs_lhs_odd.sv
F./../testcases/half_rhs_lhs_1_stop_bits.sv
F./../testcases/half_rhs_lhs_2_stop_bits.sv
F./../testcases/full_5_data_bits.sv
F./../testcases/full_6_data_bits.sv
F./../testcases/full_7_data_bits.sv
F./../testcases/full_8_data_bits.sv
F./../testcases/full_9_data_bits.sv
F./../testcases/full_4800.sv
F./../testcases/full_9600.sv
F./../testcases/full_19200.sv
F./../testcases/full_57600.sv
F./../testcases/full_115200.sv
F./../testcases/full_custom_baudrate.sv
F./../testcases/full_no.sv
F./../testcases/full_even.sv
F./../testcases/full_odd.sv
F./../testcases/full_1_stop_bits.sv
F./../testcases/full_2_stop_bits.sv
F./../testcases/data_bits_mismatch.sv
F./../testcases/baudrate_mismatch.sv
F./../testcases/parity_mismatch.sv
F./../testcases/stop_bits_mismatch.sv
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vtestbench
R3
R4
R5
R14
R15
DXx4 work 8 test_pkg 0 22 WIYmKF3[JZYnF8UJ7GUNM2
!s110 1753637815
!i10b 1
!s100 U02j7c7zPen>JP`Qz<D7Z0
I8HM>b2]F`lGLML4bRWddZ1
Z16 VDg1SIo80bB@j0V0VzS_@n1
Z17 !s105 uvm_sv_unit
S1
R0
w1753632315
8./../tb/testbench.sv
F./../tb/testbench.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vuart_dut
R3
R6
!i10b 1
!s100 i^_R6E0K1VK>>eMK8[lSV2
IGd6@bBA3mLNRm:2Q7ldkd1
R16
R17
S1
R0
w1748258163
8../rtl/uart_dut.sv
F../rtl/uart_dut.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
Yuart_if
R3
R6
!i10b 1
!s100 Lnb9SA[L=QJAlVP^Tn]6E1
I60A_U794E:doAC>jF3h:T2
R16
R17
S1
R0
w1749060024
8./../uart_vip/uart_if.sv
F./../uart_vip/uart_if.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
Xuart_pkg
R2
R3
R4
R6
!i10b 1
!s100 2Jf7UaM_R4[eY^@]G8b=f1
I93EIf_a]d1gMOkzLh^Hom2
V93EIf_a]d1gMOkzLh^Hom2
S1
R0
w1753598721
8./../uart_vip/uart_pkg.sv
F./../uart_vip/uart_pkg.sv
F./../uart_vip/uart_error_catcher.sv
F./../uart_vip/uart_configuration.sv
F./../uart_vip/uart_transaction.sv
F./../uart_vip/uart_sequencer.sv
F./../uart_vip/uart_driver.sv
F./../uart_vip/uart_monitor.sv
F./../uart_vip/uart_agent.sv
L0 16
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
Xuvm_pkg
R3
R6
!i10b 1
!s100 4Z2b]eagLnN@>@T9ZQ@fc1
Io?IO7H]Ll0@cX4nCD3:`c1
Vo?IO7H]Ll0@cX4nCD3:`c1
S1
R0
w1523504890
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/dpi/uvm_regex.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_base.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_coreservice.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_version.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_object_globals.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_misc.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_object.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_pool.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_queue.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_factory.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_registry.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_resource.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_specializations.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_resource_db.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_config_db.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_printer.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_comparer.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_packer.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_links.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_database.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_tr_stream.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_recorder.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_event_callback.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_event.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_barrier.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_callback.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_message.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_handler.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_object.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_transaction.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_phase.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_domain.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_bottomup_phase.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_topdown_phase.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_task_phase.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_common_phases.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_runtime_phases.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_component.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_heartbeat.svh
F/ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_globals.svh
F/ictc/other/tools/Ques