# compile vhdl design source files
vhdl xil_defaultlib  "../../../Waschmaschine.srcs/sources_1/new/Waschmaschine.vhd"
vhdl xil_defaultlib  "../../../Waschmaschine.srcs/sim_1/new/Testbench_Waschmaschine.vhd"

# Do not sort compile order
nosort
