{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "189999999"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "UART_Transfer_i/clock_out_top_0/U0/ila_inst",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "A12CC1889B9B59D1850F35F76554AF47",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[3]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[2]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[1]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/glitching_done",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[15]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[14]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[13]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[12]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[11]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[10]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[9]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[8]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[7]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[6]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[5]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[4]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[3]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[2]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[1]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/gpio_latched[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv[2]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv[1]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[15]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[14]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[13]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[12]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[11]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[10]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[9]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[8]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[7]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[6]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[5]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[4]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[3]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[2]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[1]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[15]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[14]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[13]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[12]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[11]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[10]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[9]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[8]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[7]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[6]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[5]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[4]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[3]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[2]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[1]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 6,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[5]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[3]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[2]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[1]"
                                            },
                                            {
                                                "name": "UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}