Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Nancy/Documents/Xilinx/2doParcial/alu/main_isim_beh.exe -prj C:/Users/Nancy/Documents/Xilinx/2doParcial/alu/main_beh.prj work.main 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Nancy/Documents/Xilinx/2doParcial/alu/sum.vhd" into library work
Parsing VHDL file "C:/Users/Nancy/Documents/Xilinx/2doParcial/alu/pack.vhd" into library work
Parsing VHDL file "C:/Users/Nancy/Documents/Xilinx/2doParcial/alu/main.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling package pack
Compiling architecture behavioral of entity sumador [sumador_default]
Compiling architecture behavioral of entity main
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Nancy/Documents/Xilinx/2doParcial/alu/main_isim_beh.exe
Fuse Memory Usage: 17372 KB
Fuse CPU Usage: 249 ms
