=============================================================================
List of generated methods in project: FS65_Cobra_Example

This text description is generated by Processor Expert. Do not modify it.
=============================================================================

Module "pit1"      (component pit)
   - pit1_PIT_DRV_GetDefaultConfig -Gets default PIT module configuration structure
   - pit1_PIT_DRV_GetDefaultChanConfig -Gets default timer channel configuration structure
   - pit1_PIT_DRV_Init -Initializes the PIT module.
   - pit1_PIT_DRV_Deinit -De-initializes PIT module.
   - pit1_PIT_DRV_InitChannel -Initializes the PIT channel.
   - pit1_PIT_DRV_ConfigChannel -Sets the timer channel period in microseconds or count base on period unit argument
   - pit1_PIT_DRV_StartChannel -Starts the timer channel counting.
   - pit1_PIT_DRV_StopChannel -Stops the timer channel counting.
   - pit1_PIT_DRV_SetTimerPeriodByUs -Sets the timer channel period in microseconds.
   - pit1_PIT_DRV_GetCurrentTimerUs -Gets the current timer channel counting value in microseconds.
   - pit1_PIT_DRV_SetTimerPeriodByCount -Sets the timer channel period in count unit.
   - pit1_PIT_DRV_GetCurrentTimerCount -Gets the current timer channel counting value in count.
   - pit1_PIT_DRV_SetLifetimeTimerCount -Build the 64-bit lifetimer
   - pit1_PIT_DRV_GetLifetimeTimerCount -Reads the current lifetime counter value
   - pit1_PIT_DRV_GetLifetimeTimerUs -Reads the current lifetime value in microseconds.
   - pit1_PIT_DRV_EnableChannelInterrupt -Enable interrupt generation of timer channel when timeout occurs
   - pit1_PIT_DRV_DisableChannelInterrupt -Disable interrupt generation of timer channel when timeout occurs
   - pit1_PIT_DRV_GetStatusFlags -Gets the current interrupt flag of timer channel.
   - pit1_PIT_DRV_ClearStatusFlags -Clears the interrupt flag of timer channel.

Module "intMan1"   (component interrupt_manager)
   - intMan1_INT_SYS_InstallHandler -Installs an interrupt handler routine for a given IRQ number.
   - intMan1_INT_SYS_EnableIRQ -Enables an interrupt for a given IRQ number.
   - intMan1_INT_SYS_DisableIRQ -Disables an interrupt for a given IRQ number.
   - intMan1_INT_SYS_EnableIRQGlobal -Enables system interrupt.
   - intMan1_INT_SYS_DisableIRQGlobal -Disable system interrupt.
   - intMan1_INT_SYS_SetPriority -Set Interrupt Priority.
   - intMan1_INT_SYS_GetPriority -Get Interrupt Priority.
   - intMan1_INT_SYS_SetSoftwareIRQRequest -Set software interrupt request.
   - intMan1_INT_SYS_ClearSoftwareIRQRequest -Clear software interrupt request.
   - intMan1_INT_SYS_EnableIRQ_MC -Enables an interrupt for a given IRQ number, on the given cores.
   - intMan1_INT_SYS_GetCoresForIRQ -Gets the cores on which an interrupt for the specified IRQ number is enabled.
   - intMan1_INT_SYS_DisableIRQ_MC -Disables an interrupt for a given IRQ number, on the given cores.
   - intMan1_INT_SYS_DisableIRQ_MC_All -Disables an interrupt for a given IRQ number, on all cores.

Module "clockMan1" (component clock_manager)
   - clockMan1_CLOCK_DRV_Init -Initialize clocking modules
   - clockMan1_CLOCK_DRV_GetFreq -Return frequency.

Module "pin_mux"   (component PinSettings)
   - pin_mux_PINS_DRV_Init -This function configures the pins with the options provided in the provided structure
   - pin_mux_PINS_DRV_SetPullSel -This function configures the internal resistor
   - pin_mux_PINS_DRV_ConfigOutputMux -This function configures the output muxing and gate
   - pin_mux_PINS_DRV_ConfigInputMux -This function configures the input muxing and gate
   - pin_mux_PINS_DRV_ConfigDigitalFilterLength -This function configures the digital filter length specifies the number system 
                clocks
   - pin_mux_PINS_DRV_SetExInt -This function configures the external interrupt
   - pin_mux_PINS_DRV_ClearPinExIntFlag -This function clears the individual pin external interrupt status flag
   - pin_mux_PINS_DRV_GetPinExIntFlag -This function gets the individual pin external interrupt status flag
   - pin_mux_PINS_DRV_ClearExIntFlag -This function clears the entire external interrupt status flag
   - pin_mux_PINS_DRV_GetExIntFlag -This function gets the individual pin external interrupt status flag
   - pin_mux_PINS_DRV_ClearOverrunIntFlag -This function clears the entire overrun interrupt status flag
   - pin_mux_PINS_DRV_GetOverrunIntFlag -This function reads the entire overrun interrupt status flag
   - pin_mux_PINS_DRV_GetFilterInputValue -This function gets the entire filter input values of IRQ and NMI pins
   - pin_mux_PINS_DRV_WritePin -This function writes the given pin from a port, with the given value ('0' represents LOW, '1' 
                represents HIGH)
   - pin_mux_PINS_DRV_WritePins -This function writes all pins configured as output with the values given in the parameter pins.
                '0' represents LOW, '1' represents HIGH
   - pin_mux_PINS_DRV_GetPinsOutput -This function returns the current output that is written to a port. Only pins that are 
                configured as output will have meaningful values
   - pin_mux_PINS_DRV_SetPins -This function configures output pins listed in parameter pins (bits that are '1') to have a 
                value of 'set' (HIGH). Pins corresponding to '0' will be unaffected
   - pin_mux_PINS_DRV_ClearPins -This function configures output pins listed in parameter pins (bits that are '1') to have a 
                'cleared' value (LOW). Pins corresponding to '0' will be unaffected
   - pin_mux_PINS_DRV_TogglePins -This function toggles output pins listed in parameter pins (bits that are '1'). Pins 
                corresponding to '0' will be unaffected
   - pin_mux_PINS_DRV_ReadPins -This function returns the current input values from a port. Only pins configured as input will 
                have meaningful values

Module "dspi1"     (component dspi)
   - dspi1_DSPI_MasterSetDelay -Configures the DSPI master mode bus timing delay options.
   - dspi1_DSPI_GetDefaultMasterCfg -This function returns a default configuration for DSPI module in SPI master mode.
   - dspi1_DSPI_MasterInit -Initializes a DSPI instance for master mode operation.
   - dspi1_DSPI_MasterTransfer -Performs an non-blocking SPI master mode transfer.
   - dspi1_DSPI_MasterTransferBlocking -Performs an blocking SPI master mode transfer.
   - dspi1_DSPI_AbortTransfer -Terminates an asynchronous transfer early.
   - dspi1_DSPI_UpdateCS -Change the chip select used by DSPI driver.
   - dspi1_DSPI_GetDefaultSlaveCfg -This function returns a default configuration for DSPI module in SPI slave mode.
   - dspi1_DSPI_SlaveInit -Initializes a DSPI instance for slave mode operation.
   - dspi1_DSPI_SlaveTransfer -Performs an non-blocking SPI slave mode transfer.
   - dspi1_DSPI_SlaveTransferBlocking -Performs an blocking SPI slave mode transfer.
   - dspi1_DSPI_Deinit -Shuts down a DSPI instance.
   - dspi1_DSPI_GetTransferStatus -Get the current transfer status.

Module "osif1"     (component osif)
   - osif1_OSIF_TimeDelay -Delays execution for a number of milliseconds.
   - osif1_OSIF_MutexLock -Waits for a mutex and locks it.
   - osif1_OSIF_MutexUnlock -Unlocks a previously locked mutex.
   - osif1_OSIF_MutexCreate -Create an unlocked mutex.
   - osif1_OSIF_MutexDestroy -Destroys a previously created mutex.
   - osif1_OSIF_SemaWait -Decrement a semaphore with timeout.
   - osif1_OSIF_SemaPost -Increment a semaphore.
   - osif1_OSIF_SemaCreate -Creates a semaphore with a given value.
   - osif1_OSIF_SemaDestroy -Destroys a previously created semaphore.
   - osif1_OSIF_GetMilliseconds -Returns the number of miliseconds elapsed since starting the internal timer or starting the 
                scheduler.

Module "dmaController1" (component edma)
   - dmaController1_EDMA_DRV_Init -Initializes the eDMA module.
   - dmaController1_EDMA_DRV_Deinit -Shuts down the eDMA module.
   - dmaController1_EDMA_DRV_ChannelInit -Initializes a eDMA virtualChannel.
   - dmaController1_EDMA_DRV_ReleaseChannel -Releases an eDMA virtualChannel.
   - dmaController1_EDMA_DRV_StartChannel -Starts an eDMA virtualChannel.
   - dmaController1_EDMA_DRV_StopChannel -Stops the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_InstallCallback -Registers the callback function and the parameter for eDMA virtualChannel.
   - dmaController1_EDMA_DRV_GetChannelStatus -Gets the eDMA virtualChannel status.
   - dmaController1_EDMA_DRV_PushConfigToReg -Copies the virtualChannel configuration to the TCD registers.
   - dmaController1_EDMA_DRV_PushConfigToSTCD -Copies the virtualChannel configuration to the software TCD structure.
   - dmaController1_EDMA_DRV_ConfigSingleBlockTransfer -Configures a simple single block data transfer with DMA. This function 
                configures the descriptor for a single block transfer.
   - dmaController1_EDMA_DRV_ConfigLoopTransfer -Configures the DMA transfer in loop mode.
   - dmaController1_EDMA_DRV_ConfigScatterGatherTransfer -Configures the DMA transfer in a scatter-gather mode.
   - dmaController1_EDMA_DRV_ConfigMultiBlockTransfer -Configures a multiple block data transfer with DMA. This function 
                configures the descriptor for a multi block transfer.
   - dmaController1_EDMA_DRV_CancelTransfer -Cancels the remaining data transfer.
   - dmaController1_EDMA_DRV_SetChannelRequestAndTrigger -Configures the DMA request and periodic trigger for the eDMA channel.
   - dmaController1_EDMA_DRV_ClearTCD -Clears all registers to 0 for the virtualChannel's TCD.
   - dmaController1_EDMA_DRV_SetSrcAddr -Configures the source address for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetSrcOffset -Configures the source address signed offset for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetSrcReadChunkSize -Configures the source data chunk size (transferred in a read sequence).
   - dmaController1_EDMA_DRV_SetDestAddr -Configures the destination address for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetDestOffset -Configures the destination address signed offset for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetDestWriteChunkSize -Configures the destination data chunk size (transferred in a write sequence)
                .
   - dmaController1_EDMA_DRV_SetMinorLoopBlockSize -Configures the number of bytes to be transferred in each service request of 
                the virtualChannel.
   - dmaController1_EDMA_DRV_SetMajorLoopIterationCount -Configures the number of major loop iterations.
   - dmaController1_EDMA_DRV_GetRemainingMajorIterationsCount -Returns the remaining major loop iteration count.
   - dmaController1_EDMA_DRV_SetScatterGatherLink -Configures the memory address of the next TCD, in scatter/gather mode.
   - dmaController1_EDMA_DRV_DisableRequestsOnTransferComplete -Disables/Enables the DMA request after the major loop completes 
                for the TCD.
   - dmaController1_EDMA_DRV_SetSrcLastAddrAdjustment -Configures the source address last adjustment.
   - dmaController1_EDMA_DRV_SetDestLastAddrAdjustment -Configures the destination address last adjustment.
   - dmaController1_EDMA_DRV_ConfigureInterrupt -Disables/Enables the virtualChannel interrupt requests.
   - dmaController1_EDMA_DRV_TriggerSwRequest -Triggers a sw request for the current virtualChannel.

Module "esci1"     (component esci)
   - esci1_ESCI_DRV_Init -
   - esci1_ESCI_DRV_Deinit -
   - esci1_ESCI_DRV_GetDefaultConfig -
   - esci1_ESCI_DRV_SetTxBuffer -
   - esci1_ESCI_DRV_SetRxBuffer -
   - esci1_ESCI_DRV_SetBaudRate -
   - esci1_ESCI_DRV_GetBaudRate -
   - esci1_ESCI_DRV_Send -
   - esci1_ESCI_DRV_SendBlocking -
   - esci1_ESCI_DRV_GetSendStatus -
   - esci1_ESCI_DRV_AbortSend -
   - esci1_ESCI_DRV_InstallCallback -
   - esci1_ESCI_DRV_Receive -
   - esci1_ESCI_DRV_ReceiveBlocking -
   - esci1_ESCI_DRV_GetReceiveStatus -
   - esci1_ESCI_DRV_AbortReceive -

Module "eqadc1"    (component eqadc)
   - eqadc1_EQADC_DRV_GetDefaultConfig -Populates the config structure with default values. Config structure members which are 
                pointer to arrays need to be initialized to point to memory allocated by the caller, before the function call. 
                For each array, the function will populate with the number of elements set in the corresponding config struct 
                member.
   - eqadc1_EQADC_DRV_Init -Initializes the selected EQADC instance general settings and on-chip ADC settings.
   - eqadc1_EQADC_DRV_Reset -Resets the selected EQADC instance general settings and on-chip ADC settings.
   - eqadc1_EQADC_DRV_SetSingleScanEnBit -Sets the Single-Scan Enable (SSE) bit for the selected cfifo or cfifo pair (if inSync 
                is set to true)
   - eqadc1_EQADC_DRV_EnableImmediateConvCmd -Enables Immediate Conversion feature for CFIFO0.
   - eqadc1_EQADC_DRV_DisableImmediateConvCmd -Disables Immediate Conversion feature for CFIFO0.
   - eqadc1_EQADC_DRV_GetFifoStatus -Returns the selected status information for a fifo (command or result fifos, depending on 
                the status info selected).
   - eqadc1_EQADC_DRV_ClearFifoStatus -Clears the status flags corresponding to the bits enabled in the mask input parameter.
   - eqadc1_EQADC_DRV_EnableIntReq -Enables one or more interrupt request sources of a fifo (command or result fifo, depending 
                on the interrupt source selected).
   - eqadc1_EQADC_DRV_DisableIntReq -Disables one or more interrupt request sources of a fifo (command or result fifo, 
                depending on the interrupt source selected).
   - eqadc1_EQADC_DRV_EnableDmaReq -Enables one or more events for which a fifo issues DMA requests (command or result fifo, 
                depending on the DMA request selected).
   - eqadc1_EQADC_DRV_DisableDmaReq -Disables one or more events for which a fifo issues DMA requests (command or result fifo, 
                depending on the DMA request selected).
   - eqadc1_EQADC_DRV_PushCfifoConvCmd -Pushes the conversion command in the selected command fifo (cfifo).
   - eqadc1_EQADC_DRV_WriteMemConvCmd -Writes the array of conversion commands from convCmdArray to the memory location pointed 
                by cQueueDest. The command struct members are demapped to the command register bitfields, to be prepared for 
                DMA transfer.
   - eqadc1_EQADC_DRV_PushCfifoConfigCmd -Pushes the configuration command in the selected command fifo (cfifo).
   - eqadc1_EQADC_DRV_WriteMemConfigCmd -Writes the array of configuration commands from configCmdArray to the memory location 
                pointed by cQueueDest. The command struct members are demapped to the command register bitfields, to be 
                prepared for DMA transfer.
   - eqadc1_EQADC_DRV_PopRfifoData -Pops one result from the selected result fifo (rfifo).
   - eqadc1_EQADC_DRV_GetCfifoEntry -Returns the value of the selected command fifo entry (cfifo).
   - eqadc1_EQADC_DRV_GetRfifoEntry -Returns the value of the selected result fifo entry (rfifo).
   - eqadc1_EQADC_DRV_GetTransferCount -Returns the number of commands which have been completely transferred from the selected 
                cfifo.
   - eqadc1_EQADC_DRV_SetTransferCount -Sets the transfer counter register (CFTCR TC_CF).
   - eqadc1_EQADC_DRV_GetCfifoStatusCurrent -Returns the current status of the selected cfifo.
   - eqadc1_EQADC_DRV_GetCfifoStatusSnapshot -Returns the cfifo status of previously completed command transfer from a cfifo to 
                a CBuffer (on-chip ADC).
   - eqadc1_EQADC_DRV_GetCfifoLastCmdSource -Returns the index of the cfifo from which the last command was transfered to the 
                selected CBuffer (on-chip ADC).
   - eqadc1_EQADC_DRV_GetCfifoTransferCountLastCmd -Returns the value of Transfer Counter for the last cfifo transfer to the 
                selected CBuffer (on-chip ADC).

Module "Cpu"       (component MPC5777C_516)
   - Cpu_SystemInit -This method configures the oscillator (PLL) that is part of the microcontroller device. SystemInit is 
                called from startup_device file.
   - Cpu_SystemCoreClockUpdate -SystemCoreClockUpdate evaluates the clock register settings and calculates the current core 
                clock.
   - Cpu_SystemSoftwareReset -This method initiates a software rest of the microcontroller.

===================================================================================
