✔ [2/103] Built LeanRV64D.Sail.IntRange
✔ [3/103] Built LeanRV64D.Sail.BitVec
✔ [4/103] Built LeanRV64D.Sail.Sail
✔ [5/103] Built LeanRV64D.Defs
✔ [6/103] Built LeanRV64D.FakeReal
✔ [7/103] Built LeanRV64D.Specialization
✔ [8/103] Built LeanRV64D.RiscvExtras
✔ [9/103] Built LeanRV64D.Option
✔ [10/103] Built LeanRV64D.Flow
✔ [11/103] Built LeanRV64D.Arith
✔ [12/103] Built LeanRV64D.String
✔ [13/103] Built LeanRV64D.Mapping
✔ [14/103] Built LeanRV64D.Vector
✔ [15/103] Built LeanRV64D.HexBits
✔ [16/103] Built LeanRV64D.HexBitsSigned
✔ [17/103] Built LeanRV64D.DecBits
✔ [18/103] Built LeanRV64D.Prelude
✔ [19/103] Built LeanRV64D.RiscvErrors
✔ [20/103] Built LeanRV64D.RiscvXlen
✔ [21/103] Built LeanRV64D.RiscvFlen
✔ [22/103] Built LeanRV64D.RiscvVlen
✔ [23/103] Built LeanRV64D.PreludeMemAddrtype
✔ [24/103] Built LeanRV64D.PreludeMemMetadata
✔ [25/103] Built LeanRV64D.Result
✔ [26/103] Built LeanRV64D.Common
✔ [27/103] Built LeanRV64D.ReadWrite
✔ [28/103] Built LeanRV64D.PreludeMem
✔ [29/103] Built LeanRV64D.Arithmetic
✔ [30/103] Built LeanRV64D.RiscvExtensions
✔ [31/103] Built LeanRV64D.RiscvTypesExt
✔ [32/103] Built LeanRV64D.RiscvTypes
✔ [33/103] Built LeanRV64D.RiscvVmemTypes
✔ [34/103] Built LeanRV64D.RiscvCallbacks
✔ [35/103] Built LeanRV64D.RiscvRegType
✔ [36/103] Built LeanRV64D.RiscvFregType
✔ [37/103] Built LeanRV64D.RiscvRegs
✔ [38/103] Built LeanRV64D.RiscvPcAccess
✔ [39/103] Built LeanRV64D.RiscvSysRegs
✔ [40/103] Built LeanRV64D.RiscvPmpRegs
✔ [41/103] Built LeanRV64D.RiscvPmpControl
✔ [42/103] Built LeanRV64D.RiscvExtRegs
✔ [43/103] Built LeanRV64D.RiscvAddrChecks
✔ [44/103] Built LeanRV64D.RiscvVregType
✔ [45/103] Built LeanRV64D.RiscvVextRegs
✔ [46/103] Built LeanRV64D.RiscvVextControl
✔ [47/103] Built LeanRV64D.RiscvSysExceptions
✔ [48/103] Built LeanRV64D.RiscvZihpm
✔ [49/103] Built LeanRV64D.RiscvSscofpmf
✔ [50/103] Built LeanRV64D.RiscvZkrControl
✔ [51/103] Built LeanRV64D.RiscvSoftfloatInterface
✔ [52/103] Built LeanRV64D.RiscvFdextRegs
✔ [53/103] Built LeanRV64D.RiscvSmcntrpmf
✔ [54/103] Built LeanRV64D.RiscvSysControl
✔ [55/103] Built LeanRV64D.RiscvPlatform
✔ [56/103] Built LeanRV64D.RiscvMem
✔ [57/103] Built LeanRV64D.RiscvInstRetire
✔ [58/103] Built LeanRV64D.RiscvVmemPte
✔ [59/103] Built LeanRV64D.RiscvVmemPtw
✔ [60/103] Built LeanRV64D.RiscvVmemTlb
⚠ [61/103] Built LeanRV64D.RiscvVmem
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvVmem.lean:212:20: The `grind` tactic is experimental and still under development. Avoid using it in production projects.
✔ [62/103] Built LeanRV64D.RiscvVmemUtils
✔ [63/103] Built LeanRV64D.RiscvTypesKext
✔ [64/103] Built LeanRV64D.RiscvZvkUtils
✔ [65/103] Built LeanRV64D.RiscvInstsBase
✔ [66/103] Built LeanRV64D.RiscvInstsAext
✔ [67/103] Built LeanRV64D.RiscvInstsMext
✔ [68/103] Built LeanRV64D.RiscvInstsZicsr
✔ [69/103] Built LeanRV64D.RiscvInstsFext
✔ [70/103] Built LeanRV64D.RiscvInstsDext
✔ [71/103] Built LeanRV64D.RiscvInstsZba
✔ [72/103] Built LeanRV64D.RiscvInstsZbb
✔ [73/103] Built LeanRV64D.RiscvInstsZbs
✔ [74/103] Built LeanRV64D.RiscvInstsZfh
✔ [75/103] Built LeanRV64D.RiscvInstsZfa
✔ [76/103] Built LeanRV64D.RiscvInstsZbkb
✔ [77/103] Built LeanRV64D.RiscvInstsZicond
✔ [78/103] Built LeanRV64D.RiscvInstsVextUtils
✔ [79/103] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [80/103] Built LeanRV64D.RiscvInstsVextVset
✔ [81/103] Built LeanRV64D.RiscvInstsVextArith
✔ [82/103] Built LeanRV64D.RiscvInstsVextFp
✔ [83/103] Built LeanRV64D.RiscvInstsVextMem
✔ [84/103] Built LeanRV64D.RiscvInstsVextMask
✔ [85/103] Built LeanRV64D.RiscvInstsVextVm
✔ [86/103] Built LeanRV64D.RiscvInstsVextFpVm
✔ [87/103] Built LeanRV64D.RiscvInstsVextRed
✔ [88/103] Built LeanRV64D.RiscvInstsVextFpRed
✔ [89/103] Built LeanRV64D.RiscvInstsZicbom
✔ [90/103] Built LeanRV64D.RiscvInstsZicboz
✔ [91/103] Built LeanRV64D.RiscvInstsZawrs
✔ [92/103] Built LeanRV64D.RiscvInstsZvknhab
✔ [93/103] Built LeanRV64D.RiscvInstsEnd
✔ [94/103] Built LeanRV64D.RiscvCsrEnd
✔ [95/103] Built LeanRV64D.RiscvStepCommon
✔ [96/103] Built LeanRV64D.RiscvStepExt
✔ [97/103] Built LeanRV64D.RiscvDecodeExt
✔ [98/103] Built LeanRV64D.RiscvFetch
✔ [99/103] Built LeanRV64D.RiscvStep
✔ [100/103] Built LeanRV64D.RiscvTermination
✔ [101/103] Built LeanRV64D.Main
✔ [102/103] Built LeanRV64D
Build completed successfully.
