/**
 * Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 *
 * See file LICENSE for terms.
 */

#ifndef UCC_TL_MLX5_MKEYS_H
#define UCC_TL_MLX5_MKEYS_H

typedef struct ucc_tl_mlx5_context  ucc_tl_mlx5_context_t;
typedef struct ucc_tl_mlx5_alltoall ucc_tl_mlx5_alltoall_t;
typedef struct ucc_tl_mlx5_schedule ucc_tl_mlx5_schedule_t;
typedef struct ucc_tl_mlx5_team     ucc_tl_mlx5_team_t;
typedef struct ucc_tl_mlx5_lib      ucc_tl_mlx5_lib_t;
typedef struct ucc_base_lib         ucc_base_lib_t;

#define UMR_CQ_SIZE 8

ucc_status_t ucc_tl_mlx5_alltoall_init_umr(ucc_tl_mlx5_alltoall_t *a2a,
                                           ucc_base_lib_t         *lib);

ucc_status_t ucc_tl_mlx5_init_mkeys(ucc_tl_mlx5_team_t *team,
                                    ucc_base_lib_t     *lib);

ucc_status_t ucc_tl_mlx5_populate_send_recv_mkeys(ucc_tl_mlx5_team_t     *team,
                                                  ucc_tl_mlx5_schedule_t *req);

ucc_status_t ucc_tl_mlx5_update_mkeys_entries(ucc_tl_mlx5_alltoall_t *a2a,
                                              ucc_tl_mlx5_schedule_t *req,
                                              int                     flag);

ucc_status_t ucc_tl_mlx5_destroy_umr(ucc_tl_mlx5_alltoall_t *a2a,
                                     ucc_base_lib_t         *lib);

ucc_status_t ucc_tl_mlx5_destroy_mkeys(ucc_tl_mlx5_alltoall_t *a2a,
                                       int error_mode, ucc_base_lib_t *lib);
#endif
