
*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 324.660 ; gain = 115.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/SPI_FSM.sv:189]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_3/project_5_3.runs/synth_1/.Xil/Vivado-11244-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.runs/synth_1/.Xil/Vivado-11244-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:142]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 361.910 ; gain = 152.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 361.910 ; gain = 152.469
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_3/project_5_3.runs/synth_1/.Xil/Vivado-11244-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_3/project_5_3.runs/synth_1/.Xil/Vivado-11244-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Parsing XDC File [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/constrs_1/imports/project_5_2/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/constrs_1/imports/project_5_2/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_5_3/project_5_3.srcs/constrs_1/imports/project_5_2/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BMEM_GCD_SPI_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BMEM_GCD_SPI_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.613 ; gain = 0.008
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      cs |                             0000 |                             0001
                   data1 |                             0001 |                             0010
                   data2 |                             0010 |                             0011
                   data3 |                             0011 |                             0100
                   data4 |                             0100 |                             0101
                   data5 |                             0101 |                             0110
                   data6 |                             0110 |                             0111
                   data7 |                             0111 |                             1000
                   data8 |                             1000 |                             1001
                   wait1 |                             1001 |                             1010
                    fine |                             1010 |                             1011
                  iSTATE |                             1011 |                             0000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     3|
|5     |LUT2   |    18|
|6     |LUT3   |    14|
|7     |LUT4   |    33|
|8     |LUT5   |    32|
|9     |LUT6   |    20|
|10    |MUXF7  |     3|
|11    |FDRE   |    53|
|12    |FDSE   |     1|
|13    |IBUF   |     2|
|14    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   198|
|2     |  SPI_FSM1  |SPI_FSM  |    41|
|3     |  debounce1 |debounce |     3|
|4     |  gcd_core1 |gcd_core |   112|
|5     |    dp1     |dp       |    80|
|6     |    fsm1    |fsm      |    32|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 663.664 ; gain = 111.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 663.664 ; gain = 454.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 663.664 ; gain = 417.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_3/project_5_3.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 11:26:45 2020...
