library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity CounterLoadUpDown4 is
	port(  clk   : in std_logic;
			 reset : in std_logic;
			 enable: in std_logic;
			 max   : in std_logic_vector(9 downto 0);
			 count : out std_logic_vector(9 downto 0));
end CounterLoadUpDown4;

architecture Behavioral of CounterLoadUpDown4 is

	signal s_count : unsigned(9 downto 0):= unsigned(datain);
	signal max     : unsigned(9 downto 0):= "100000000";

begin
process(clk)
	begin
	   if (rising_edge(clk)) then
			if(reset = '1') then
				s_count<= (others => '0');
			end if;
			if (enable = '1') then
				if(s_count < max) then
				 s_count <= s_count + 1;
				end if;
			end if;
		end if;
				
	end if;
end process;
	
	count <= std_logic_vector(s_count);

end Behavioral;