v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 44500 47500 1 0 0 npn-3.sym
{
T 45400 48000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45400 48000 5 10 1 1 0 0 1
refdes=Q3
T 44500 47500 5 10 0 1 0 0 1
footprint=to92_75
}
C 48500 47500 1 0 0 npn-3.sym
{
T 49400 48000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49400 48000 5 10 1 1 0 0 1
refdes=Q2
T 48500 47500 5 10 0 1 0 0 1
footprint=to92_75
}
C 48500 44000 1 0 0 npn-3.sym
{
T 49400 44500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49400 44500 5 10 1 1 0 0 1
refdes=Q1
T 48500 44000 5 10 0 1 0 0 1
footprint=to92_75
}
N 42000 44000 46300 44000 4
N 50500 45000 49100 45000 4
N 45100 48500 46500 48500 4
N 46300 45000 46300 46900 4
N 46300 46900 50000 46900 4
N 50000 48500 50000 46900 4
N 49100 48500 50500 48500 4
N 42000 48000 42500 48000 4
N 42000 48500 42500 48500 4
T 40000 40000 8 10 1 1 0 0 1
author=Robert Edwards
T 50900 40900 9 20 1 0 0 0 1
PerspiC1 Polarity Hold Latch
T 53900 40400 9 10 1 0 0 0 1
1
T 53900 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Sept. 2012
C 42500 47500 1 0 0 DL_2_And-1.sym
{
T 42100 50000 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 42100 49800 5 10 0 0 0 0 1
footprint=DL_2_And
T 43700 49100 5 10 1 1 0 0 1
refdes=A3
}
C 46500 44000 1 0 0 DL_2_And-1.sym
{
T 46100 46500 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 46100 46300 5 10 0 0 0 0 1
footprint=DL_2_And
T 47700 45600 5 10 1 1 0 0 1
refdes=A1
}
C 46500 47500 1 0 0 DL_2_And-1.sym
{
T 46100 50000 5 10 0 0 0 0 1
device=Diode_Logic_2_input_AND
T 46100 49800 5 10 0 0 0 0 1
footprint=DL_2_And
T 47700 49100 5 10 1 1 0 0 1
refdes=A2
}
N 46500 48000 46000 48000 4
N 46000 45500 46000 48000 4
C 45400 45300 1 0 1 led-3.sym
{
T 44450 45950 5 10 0 0 0 6 1
device=LED
T 44950 45850 5 10 1 1 0 6 1
refdes=LED1
T 44900 45500 5 10 0 1 0 0 1
footprint=diode_100
}
N 46000 46700 50000 46700 4
N 50000 45000 50000 46700 4
N 44500 45000 46500 45000 4
N 46000 45500 45400 45500 4
N 46300 44000 46300 44500 4
N 46300 44500 46500 44500 4
C 42500 44000 1 0 0 Res_3_pack-2.sym
{
T 42500 46900 5 10 0 0 0 0 1
device=3 Resistor Pack (common on 2)
T 42500 46700 5 10 0 0 0 0 1
footprint=DL_2_And
T 43700 46100 5 10 1 1 0 0 1
refdes=RP1
}
N 45700 48500 45700 44500 4
N 45700 44500 44500 44500 4
C 41400 48400 1 0 0 in-1.sym
{
T 41400 48700 5 10 0 0 0 0 1
device=INPUT
T 41400 48700 5 10 1 1 0 0 1
refdes=Set
}
C 41400 47900 1 0 0 in-1.sym
{
T 41400 48200 5 10 0 0 0 0 1
device=INPUT
T 41400 48200 5 10 1 1 0 0 1
refdes=Din
}
C 41400 43900 1 0 0 in-1.sym
{
T 41400 44200 5 10 0 0 0 0 1
device=INPUT
T 41400 44200 5 10 1 1 0 0 1
refdes=\_Clr\_
}
C 50500 48400 1 0 0 out-1.sym
{
T 50500 48700 5 10 0 0 0 0 1
device=OUTPUT
T 50500 48700 5 10 1 1 0 0 1
refdes=Q
}
C 50500 44900 1 0 0 out-1.sym
{
T 50500 45200 5 10 0 0 0 0 1
device=OUTPUT
T 50500 45200 5 10 1 1 0 0 1
refdes=\_Q\_
}
C 45000 47200 1 0 0 gnd-1.sym
C 49000 47200 1 0 0 gnd-1.sym
C 49000 43700 1 0 0 gnd-1.sym
C 43300 49500 1 0 0 vcc-1.sym
C 47300 49500 1 0 0 vcc-1.sym
C 47300 46000 1 0 0 vcc-1.sym
C 43300 46500 1 0 0 vcc-1.sym
