;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* IN1 */
IN1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
IN1__0__MASK EQU 0x10
IN1__0__PC EQU CYREG_PRT3_PC4
IN1__0__PORT EQU 3
IN1__0__SHIFT EQU 4
IN1__AG EQU CYREG_PRT3_AG
IN1__AMUX EQU CYREG_PRT3_AMUX
IN1__BIE EQU CYREG_PRT3_BIE
IN1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IN1__BYP EQU CYREG_PRT3_BYP
IN1__CTL EQU CYREG_PRT3_CTL
IN1__DM0 EQU CYREG_PRT3_DM0
IN1__DM1 EQU CYREG_PRT3_DM1
IN1__DM2 EQU CYREG_PRT3_DM2
IN1__DR EQU CYREG_PRT3_DR
IN1__INP_DIS EQU CYREG_PRT3_INP_DIS
IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IN1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IN1__LCD_EN EQU CYREG_PRT3_LCD_EN
IN1__MASK EQU 0x10
IN1__PORT EQU 3
IN1__PRT EQU CYREG_PRT3_PRT
IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IN1__PS EQU CYREG_PRT3_PS
IN1__SHIFT EQU 4
IN1__SLW EQU CYREG_PRT3_SLW

/* IN2 */
IN2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
IN2__0__MASK EQU 0x08
IN2__0__PC EQU CYREG_PRT3_PC3
IN2__0__PORT EQU 3
IN2__0__SHIFT EQU 3
IN2__AG EQU CYREG_PRT3_AG
IN2__AMUX EQU CYREG_PRT3_AMUX
IN2__BIE EQU CYREG_PRT3_BIE
IN2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IN2__BYP EQU CYREG_PRT3_BYP
IN2__CTL EQU CYREG_PRT3_CTL
IN2__DM0 EQU CYREG_PRT3_DM0
IN2__DM1 EQU CYREG_PRT3_DM1
IN2__DM2 EQU CYREG_PRT3_DM2
IN2__DR EQU CYREG_PRT3_DR
IN2__INP_DIS EQU CYREG_PRT3_INP_DIS
IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IN2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IN2__LCD_EN EQU CYREG_PRT3_LCD_EN
IN2__MASK EQU 0x08
IN2__PORT EQU 3
IN2__PRT EQU CYREG_PRT3_PRT
IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IN2__PS EQU CYREG_PRT3_PS
IN2__SHIFT EQU 3
IN2__SLW EQU CYREG_PRT3_SLW

/* IN3 */
IN3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
IN3__0__MASK EQU 0x20
IN3__0__PC EQU CYREG_PRT1_PC5
IN3__0__PORT EQU 1
IN3__0__SHIFT EQU 5
IN3__AG EQU CYREG_PRT1_AG
IN3__AMUX EQU CYREG_PRT1_AMUX
IN3__BIE EQU CYREG_PRT1_BIE
IN3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN3__BYP EQU CYREG_PRT1_BYP
IN3__CTL EQU CYREG_PRT1_CTL
IN3__DM0 EQU CYREG_PRT1_DM0
IN3__DM1 EQU CYREG_PRT1_DM1
IN3__DM2 EQU CYREG_PRT1_DM2
IN3__DR EQU CYREG_PRT1_DR
IN3__INP_DIS EQU CYREG_PRT1_INP_DIS
IN3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN3__LCD_EN EQU CYREG_PRT1_LCD_EN
IN3__MASK EQU 0x20
IN3__PORT EQU 1
IN3__PRT EQU CYREG_PRT1_PRT
IN3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN3__PS EQU CYREG_PRT1_PS
IN3__SHIFT EQU 5
IN3__SLW EQU CYREG_PRT1_SLW

/* IN4 */
IN4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
IN4__0__MASK EQU 0x10
IN4__0__PC EQU CYREG_PRT1_PC4
IN4__0__PORT EQU 1
IN4__0__SHIFT EQU 4
IN4__AG EQU CYREG_PRT1_AG
IN4__AMUX EQU CYREG_PRT1_AMUX
IN4__BIE EQU CYREG_PRT1_BIE
IN4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN4__BYP EQU CYREG_PRT1_BYP
IN4__CTL EQU CYREG_PRT1_CTL
IN4__DM0 EQU CYREG_PRT1_DM0
IN4__DM1 EQU CYREG_PRT1_DM1
IN4__DM2 EQU CYREG_PRT1_DM2
IN4__DR EQU CYREG_PRT1_DR
IN4__INP_DIS EQU CYREG_PRT1_INP_DIS
IN4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN4__LCD_EN EQU CYREG_PRT1_LCD_EN
IN4__MASK EQU 0x10
IN4__PORT EQU 1
IN4__PRT EQU CYREG_PRT1_PRT
IN4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN4__PS EQU CYREG_PRT1_PS
IN4__SHIFT EQU 4
IN4__SLW EQU CYREG_PRT1_SLW

/* Echo */
Echo__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Echo__0__MASK EQU 0x02
Echo__0__PC EQU CYREG_IO_PC_PRT15_PC1
Echo__0__PORT EQU 15
Echo__0__SHIFT EQU 1
Echo__AG EQU CYREG_PRT15_AG
Echo__AMUX EQU CYREG_PRT15_AMUX
Echo__BIE EQU CYREG_PRT15_BIE
Echo__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Echo__BYP EQU CYREG_PRT15_BYP
Echo__CTL EQU CYREG_PRT15_CTL
Echo__DM0 EQU CYREG_PRT15_DM0
Echo__DM1 EQU CYREG_PRT15_DM1
Echo__DM2 EQU CYREG_PRT15_DM2
Echo__DR EQU CYREG_PRT15_DR
Echo__INP_DIS EQU CYREG_PRT15_INP_DIS
Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Echo__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Echo__LCD_EN EQU CYREG_PRT15_LCD_EN
Echo__MASK EQU 0x02
Echo__PORT EQU 15
Echo__PRT EQU CYREG_PRT15_PRT
Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Echo__PS EQU CYREG_PRT15_PS
Echo__SHIFT EQU 1
Echo__SLW EQU CYREG_PRT15_SLW

/* PWM_A */
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_A_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_A_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_A_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_A_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_A_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_A_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_A_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_A_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_A_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_A_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_A_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_A_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_A_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_A_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_A_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_A_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_A_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_A_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_A_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_A_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_A_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_A_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_A_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_A_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_A_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_A_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_A_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_A_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_A_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_A_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_A_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* PWM_B */
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_B_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_B_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_B_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_B_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWM_B_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_B_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_B_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_B_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_B_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_B_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWM_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_B_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_B_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_B_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL

/* Rx_BT */
Rx_BT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rx_BT__0__MASK EQU 0x01
Rx_BT__0__PC EQU CYREG_PRT0_PC0
Rx_BT__0__PORT EQU 0
Rx_BT__0__SHIFT EQU 0
Rx_BT__AG EQU CYREG_PRT0_AG
Rx_BT__AMUX EQU CYREG_PRT0_AMUX
Rx_BT__BIE EQU CYREG_PRT0_BIE
Rx_BT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_BT__BYP EQU CYREG_PRT0_BYP
Rx_BT__CTL EQU CYREG_PRT0_CTL
Rx_BT__DM0 EQU CYREG_PRT0_DM0
Rx_BT__DM1 EQU CYREG_PRT0_DM1
Rx_BT__DM2 EQU CYREG_PRT0_DM2
Rx_BT__DR EQU CYREG_PRT0_DR
Rx_BT__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_BT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_BT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_BT__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_BT__MASK EQU 0x01
Rx_BT__PORT EQU 0
Rx_BT__PRT EQU CYREG_PRT0_PRT
Rx_BT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_BT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_BT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_BT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_BT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_BT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_BT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_BT__PS EQU CYREG_PRT0_PS
Rx_BT__SHIFT EQU 0
Rx_BT__SLW EQU CYREG_PRT0_SLW

/* Rx_PC */
Rx_PC__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_PC__0__MASK EQU 0x40
Rx_PC__0__PC EQU CYREG_PRT12_PC6
Rx_PC__0__PORT EQU 12
Rx_PC__0__SHIFT EQU 6
Rx_PC__AG EQU CYREG_PRT12_AG
Rx_PC__BIE EQU CYREG_PRT12_BIE
Rx_PC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_PC__BYP EQU CYREG_PRT12_BYP
Rx_PC__DM0 EQU CYREG_PRT12_DM0
Rx_PC__DM1 EQU CYREG_PRT12_DM1
Rx_PC__DM2 EQU CYREG_PRT12_DM2
Rx_PC__DR EQU CYREG_PRT12_DR
Rx_PC__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_PC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_PC__MASK EQU 0x40
Rx_PC__PORT EQU 12
Rx_PC__PRT EQU CYREG_PRT12_PRT
Rx_PC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_PC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_PC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_PC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_PC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_PC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_PC__PS EQU CYREG_PRT12_PS
Rx_PC__SHIFT EQU 6
Rx_PC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_PC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_PC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_PC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_PC__SLW EQU CYREG_PRT12_SLW

/* Tx_BT */
Tx_BT__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Tx_BT__0__MASK EQU 0x02
Tx_BT__0__PC EQU CYREG_PRT0_PC1
Tx_BT__0__PORT EQU 0
Tx_BT__0__SHIFT EQU 1
Tx_BT__AG EQU CYREG_PRT0_AG
Tx_BT__AMUX EQU CYREG_PRT0_AMUX
Tx_BT__BIE EQU CYREG_PRT0_BIE
Tx_BT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_BT__BYP EQU CYREG_PRT0_BYP
Tx_BT__CTL EQU CYREG_PRT0_CTL
Tx_BT__DM0 EQU CYREG_PRT0_DM0
Tx_BT__DM1 EQU CYREG_PRT0_DM1
Tx_BT__DM2 EQU CYREG_PRT0_DM2
Tx_BT__DR EQU CYREG_PRT0_DR
Tx_BT__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_BT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_BT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_BT__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_BT__MASK EQU 0x02
Tx_BT__PORT EQU 0
Tx_BT__PRT EQU CYREG_PRT0_PRT
Tx_BT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_BT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_BT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_BT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_BT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_BT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_BT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_BT__PS EQU CYREG_PRT0_PS
Tx_BT__SHIFT EQU 1
Tx_BT__SLW EQU CYREG_PRT0_SLW

/* Tx_PC */
Tx_PC__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_PC__0__MASK EQU 0x80
Tx_PC__0__PC EQU CYREG_PRT12_PC7
Tx_PC__0__PORT EQU 12
Tx_PC__0__SHIFT EQU 7
Tx_PC__AG EQU CYREG_PRT12_AG
Tx_PC__BIE EQU CYREG_PRT12_BIE
Tx_PC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_PC__BYP EQU CYREG_PRT12_BYP
Tx_PC__DM0 EQU CYREG_PRT12_DM0
Tx_PC__DM1 EQU CYREG_PRT12_DM1
Tx_PC__DM2 EQU CYREG_PRT12_DM2
Tx_PC__DR EQU CYREG_PRT12_DR
Tx_PC__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_PC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_PC__MASK EQU 0x80
Tx_PC__PORT EQU 12
Tx_PC__PRT EQU CYREG_PRT12_PRT
Tx_PC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_PC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_PC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_PC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_PC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_PC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_PC__PS EQU CYREG_PRT12_PS
Tx_PC__SHIFT EQU 7
Tx_PC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_PC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_PC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_PC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_PC__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

/* Counter */
Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Counter_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Counter_Reset_Sync_ctrl_reg__0__POS EQU 0
Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Counter_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Counter_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Counter_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Counter_Reset_Sync_ctrl_reg__MASK EQU 0x01
Counter_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* Trigger */
Trigger__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Trigger__0__MASK EQU 0x01
Trigger__0__PC EQU CYREG_IO_PC_PRT15_PC0
Trigger__0__PORT EQU 15
Trigger__0__SHIFT EQU 0
Trigger__AG EQU CYREG_PRT15_AG
Trigger__AMUX EQU CYREG_PRT15_AMUX
Trigger__BIE EQU CYREG_PRT15_BIE
Trigger__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Trigger__BYP EQU CYREG_PRT15_BYP
Trigger__CTL EQU CYREG_PRT15_CTL
Trigger__DM0 EQU CYREG_PRT15_DM0
Trigger__DM1 EQU CYREG_PRT15_DM1
Trigger__DM2 EQU CYREG_PRT15_DM2
Trigger__DR EQU CYREG_PRT15_DR
Trigger__INP_DIS EQU CYREG_PRT15_INP_DIS
Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Trigger__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT15_LCD_EN
Trigger__MASK EQU 0x01
Trigger__PORT EQU 15
Trigger__PRT EQU CYREG_PRT15_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Trigger__PS EQU CYREG_PRT15_PS
Trigger__SHIFT EQU 0
Trigger__SLW EQU CYREG_PRT15_SLW

/* UART_BT */
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_BT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BT_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_BT_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_BT_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_BT_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_BT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_BT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_BT_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_BT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_BT_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BT_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BT_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BT_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BT_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_BT_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_BT_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BT_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_BT_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_BT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BT_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BT_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_BT_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_BT_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_BT_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_BT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BT_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BT_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BT_BUART_sRX_RxSts__3__POS EQU 3
UART_BT_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BT_BUART_sRX_RxSts__4__POS EQU 4
UART_BT_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BT_BUART_sRX_RxSts__5__POS EQU 5
UART_BT_BUART_sRX_RxSts__MASK EQU 0x38
UART_BT_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BT_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1
UART_BT_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BT_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BT_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BT_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BT_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BT_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BT_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BT_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BT_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_BT_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_BT_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BT_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_BT_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_BT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BT_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BT_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_BT_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_BT_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BT_BUART_sTX_TxSts__0__POS EQU 0
UART_BT_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BT_BUART_sTX_TxSts__1__POS EQU 1
UART_BT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BT_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_BT_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BT_BUART_sTX_TxSts__2__POS EQU 2
UART_BT_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BT_BUART_sTX_TxSts__3__POS EQU 3
UART_BT_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BT_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_BT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BT_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_BT_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_BT_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_BT_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_BT_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_BT_IntClock__INDEX EQU 0x02
UART_BT_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_BT_IntClock__PM_ACT_MSK EQU 0x04
UART_BT_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_BT_IntClock__PM_STBY_MSK EQU 0x04
UART_BT_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_BT_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_BT_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_BT_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_BT_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_BT_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_BT_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_BT_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_BT_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_BT_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_BT_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_BT_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_BT_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_BT_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_BT_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_BT_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_PC */
UART_PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_PC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_PC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_PC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_PC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_PC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_PC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_PC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_PC_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_PC_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_PC_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_PC_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_PC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_PC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_PC_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_PC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_PC_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_PC_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_PC_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_PC_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_PC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_PC_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_PC_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_PC_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_PC_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_PC_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_PC_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_PC_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_PC_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_PC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_PC_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_PC_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_PC_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_PC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_PC_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_PC_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_PC_BUART_sRX_RxSts__3__POS EQU 3
UART_PC_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_PC_BUART_sRX_RxSts__4__POS EQU 4
UART_PC_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_PC_BUART_sRX_RxSts__5__POS EQU 5
UART_PC_BUART_sRX_RxSts__MASK EQU 0x38
UART_PC_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_PC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_PC_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_PC_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_PC_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_PC_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_PC_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_PC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_PC_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_PC_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_PC_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_PC_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_PC_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_PC_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_PC_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_PC_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_PC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_PC_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_PC_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_PC_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_PC_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_PC_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_PC_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_PC_BUART_sTX_TxSts__0__POS EQU 0
UART_PC_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_PC_BUART_sTX_TxSts__1__POS EQU 1
UART_PC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_PC_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_PC_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_PC_BUART_sTX_TxSts__2__POS EQU 2
UART_PC_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_PC_BUART_sTX_TxSts__3__POS EQU 3
UART_PC_BUART_sTX_TxSts__MASK EQU 0x0F
UART_PC_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_PC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_PC_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_PC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_PC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_PC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_PC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_PC_IntClock__INDEX EQU 0x01
UART_PC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_PC_IntClock__PM_ACT_MSK EQU 0x02
UART_PC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_PC_IntClock__PM_STBY_MSK EQU 0x02

/* Timer_DS */
Timer_DS_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_DS_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_DS_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_DS_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_DS_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_DS_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_DS_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_DS_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_DS_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_DS_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_DS_TimerHW__PM_ACT_MSK EQU 0x02
Timer_DS_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_DS_TimerHW__PM_STBY_MSK EQU 0x02
Timer_DS_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_DS_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_DS_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Timer_Comm */
Timer_Comm_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_Comm_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_Comm_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_Comm_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_Comm_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_Comm_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_Comm_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_Comm_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_Comm_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_Comm_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Comm_TimerHW__PM_ACT_MSK EQU 0x01
Timer_Comm_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Comm_TimerHW__PM_STBY_MSK EQU 0x01
Timer_Comm_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_Comm_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_Comm_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* dialDirPin */
dialDirPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
dialDirPin__0__MASK EQU 0x20
dialDirPin__0__PC EQU CYREG_PRT2_PC5
dialDirPin__0__PORT EQU 2
dialDirPin__0__SHIFT EQU 5
dialDirPin__AG EQU CYREG_PRT2_AG
dialDirPin__AMUX EQU CYREG_PRT2_AMUX
dialDirPin__BIE EQU CYREG_PRT2_BIE
dialDirPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dialDirPin__BYP EQU CYREG_PRT2_BYP
dialDirPin__CTL EQU CYREG_PRT2_CTL
dialDirPin__DM0 EQU CYREG_PRT2_DM0
dialDirPin__DM1 EQU CYREG_PRT2_DM1
dialDirPin__DM2 EQU CYREG_PRT2_DM2
dialDirPin__DR EQU CYREG_PRT2_DR
dialDirPin__INP_DIS EQU CYREG_PRT2_INP_DIS
dialDirPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
dialDirPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dialDirPin__LCD_EN EQU CYREG_PRT2_LCD_EN
dialDirPin__MASK EQU 0x20
dialDirPin__PORT EQU 2
dialDirPin__PRT EQU CYREG_PRT2_PRT
dialDirPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dialDirPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dialDirPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dialDirPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dialDirPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dialDirPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dialDirPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dialDirPin__PS EQU CYREG_PRT2_PS
dialDirPin__SHIFT EQU 5
dialDirPin__SLW EQU CYREG_PRT2_SLW

/* fireDirPin */
fireDirPin__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
fireDirPin__0__MASK EQU 0x02
fireDirPin__0__PC EQU CYREG_PRT3_PC1
fireDirPin__0__PORT EQU 3
fireDirPin__0__SHIFT EQU 1
fireDirPin__AG EQU CYREG_PRT3_AG
fireDirPin__AMUX EQU CYREG_PRT3_AMUX
fireDirPin__BIE EQU CYREG_PRT3_BIE
fireDirPin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
fireDirPin__BYP EQU CYREG_PRT3_BYP
fireDirPin__CTL EQU CYREG_PRT3_CTL
fireDirPin__DM0 EQU CYREG_PRT3_DM0
fireDirPin__DM1 EQU CYREG_PRT3_DM1
fireDirPin__DM2 EQU CYREG_PRT3_DM2
fireDirPin__DR EQU CYREG_PRT3_DR
fireDirPin__INP_DIS EQU CYREG_PRT3_INP_DIS
fireDirPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
fireDirPin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
fireDirPin__LCD_EN EQU CYREG_PRT3_LCD_EN
fireDirPin__MASK EQU 0x02
fireDirPin__PORT EQU 3
fireDirPin__PRT EQU CYREG_PRT3_PRT
fireDirPin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
fireDirPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
fireDirPin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
fireDirPin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
fireDirPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
fireDirPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
fireDirPin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
fireDirPin__PS EQU CYREG_PRT3_PS
fireDirPin__SHIFT EQU 1
fireDirPin__SLW EQU CYREG_PRT3_SLW

/* Clock_24MHz */
Clock_24MHz__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_24MHz__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_24MHz__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_24MHz__CFG2_SRC_SEL_MASK EQU 0x07
Clock_24MHz__INDEX EQU 0x00
Clock_24MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_24MHz__PM_ACT_MSK EQU 0x01
Clock_24MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_24MHz__PM_STBY_MSK EQU 0x01

/* Clock_PWM_A */
Clock_PWM_A__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_PWM_A__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_PWM_A__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_PWM_A__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_A__INDEX EQU 0x04
Clock_PWM_A__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_A__PM_ACT_MSK EQU 0x10
Clock_PWM_A__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_A__PM_STBY_MSK EQU 0x10

/* Clock_PWM_B */
Clock_PWM_B__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_PWM_B__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_PWM_B__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_PWM_B__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_B__INDEX EQU 0x03
Clock_PWM_B__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_B__PM_ACT_MSK EQU 0x08
Clock_PWM_B__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_B__PM_STBY_MSK EQU 0x08

/* angleDirPin */
angleDirPin__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
angleDirPin__0__MASK EQU 0x80
angleDirPin__0__PC EQU CYREG_PRT1_PC7
angleDirPin__0__PORT EQU 1
angleDirPin__0__SHIFT EQU 7
angleDirPin__AG EQU CYREG_PRT1_AG
angleDirPin__AMUX EQU CYREG_PRT1_AMUX
angleDirPin__BIE EQU CYREG_PRT1_BIE
angleDirPin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
angleDirPin__BYP EQU CYREG_PRT1_BYP
angleDirPin__CTL EQU CYREG_PRT1_CTL
angleDirPin__DM0 EQU CYREG_PRT1_DM0
angleDirPin__DM1 EQU CYREG_PRT1_DM1
angleDirPin__DM2 EQU CYREG_PRT1_DM2
angleDirPin__DR EQU CYREG_PRT1_DR
angleDirPin__INP_DIS EQU CYREG_PRT1_INP_DIS
angleDirPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
angleDirPin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
angleDirPin__LCD_EN EQU CYREG_PRT1_LCD_EN
angleDirPin__MASK EQU 0x80
angleDirPin__PORT EQU 1
angleDirPin__PRT EQU CYREG_PRT1_PRT
angleDirPin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
angleDirPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
angleDirPin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
angleDirPin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
angleDirPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
angleDirPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
angleDirPin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
angleDirPin__PS EQU CYREG_PRT1_PS
angleDirPin__SHIFT EQU 7
angleDirPin__SLW EQU CYREG_PRT1_SLW

/* dialStepPin */
dialStepPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
dialStepPin__0__MASK EQU 0x10
dialStepPin__0__PC EQU CYREG_PRT2_PC4
dialStepPin__0__PORT EQU 2
dialStepPin__0__SHIFT EQU 4
dialStepPin__AG EQU CYREG_PRT2_AG
dialStepPin__AMUX EQU CYREG_PRT2_AMUX
dialStepPin__BIE EQU CYREG_PRT2_BIE
dialStepPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dialStepPin__BYP EQU CYREG_PRT2_BYP
dialStepPin__CTL EQU CYREG_PRT2_CTL
dialStepPin__DM0 EQU CYREG_PRT2_DM0
dialStepPin__DM1 EQU CYREG_PRT2_DM1
dialStepPin__DM2 EQU CYREG_PRT2_DM2
dialStepPin__DR EQU CYREG_PRT2_DR
dialStepPin__INP_DIS EQU CYREG_PRT2_INP_DIS
dialStepPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
dialStepPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dialStepPin__LCD_EN EQU CYREG_PRT2_LCD_EN
dialStepPin__MASK EQU 0x10
dialStepPin__PORT EQU 2
dialStepPin__PRT EQU CYREG_PRT2_PRT
dialStepPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dialStepPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dialStepPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dialStepPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dialStepPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dialStepPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dialStepPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dialStepPin__PS EQU CYREG_PRT2_PS
dialStepPin__SHIFT EQU 4
dialStepPin__SLW EQU CYREG_PRT2_SLW

/* fireStepPin */
fireStepPin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
fireStepPin__0__MASK EQU 0x01
fireStepPin__0__PC EQU CYREG_PRT3_PC0
fireStepPin__0__PORT EQU 3
fireStepPin__0__SHIFT EQU 0
fireStepPin__AG EQU CYREG_PRT3_AG
fireStepPin__AMUX EQU CYREG_PRT3_AMUX
fireStepPin__BIE EQU CYREG_PRT3_BIE
fireStepPin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
fireStepPin__BYP EQU CYREG_PRT3_BYP
fireStepPin__CTL EQU CYREG_PRT3_CTL
fireStepPin__DM0 EQU CYREG_PRT3_DM0
fireStepPin__DM1 EQU CYREG_PRT3_DM1
fireStepPin__DM2 EQU CYREG_PRT3_DM2
fireStepPin__DR EQU CYREG_PRT3_DR
fireStepPin__INP_DIS EQU CYREG_PRT3_INP_DIS
fireStepPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
fireStepPin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
fireStepPin__LCD_EN EQU CYREG_PRT3_LCD_EN
fireStepPin__MASK EQU 0x01
fireStepPin__PORT EQU 3
fireStepPin__PRT EQU CYREG_PRT3_PRT
fireStepPin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
fireStepPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
fireStepPin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
fireStepPin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
fireStepPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
fireStepPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
fireStepPin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
fireStepPin__PS EQU CYREG_PRT3_PS
fireStepPin__SHIFT EQU 0
fireStepPin__SLW EQU CYREG_PRT3_SLW

/* angleStepPin */
angleStepPin__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
angleStepPin__0__MASK EQU 0x40
angleStepPin__0__PC EQU CYREG_PRT1_PC6
angleStepPin__0__PORT EQU 1
angleStepPin__0__SHIFT EQU 6
angleStepPin__AG EQU CYREG_PRT1_AG
angleStepPin__AMUX EQU CYREG_PRT1_AMUX
angleStepPin__BIE EQU CYREG_PRT1_BIE
angleStepPin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
angleStepPin__BYP EQU CYREG_PRT1_BYP
angleStepPin__CTL EQU CYREG_PRT1_CTL
angleStepPin__DM0 EQU CYREG_PRT1_DM0
angleStepPin__DM1 EQU CYREG_PRT1_DM1
angleStepPin__DM2 EQU CYREG_PRT1_DM2
angleStepPin__DR EQU CYREG_PRT1_DR
angleStepPin__INP_DIS EQU CYREG_PRT1_INP_DIS
angleStepPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
angleStepPin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
angleStepPin__LCD_EN EQU CYREG_PRT1_LCD_EN
angleStepPin__MASK EQU 0x40
angleStepPin__PORT EQU 1
angleStepPin__PRT EQU CYREG_PRT1_PRT
angleStepPin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
angleStepPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
angleStepPin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
angleStepPin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
angleStepPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
angleStepPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
angleStepPin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
angleStepPin__PS EQU CYREG_PRT1_PS
angleStepPin__SHIFT EQU 6
angleStepPin__SLW EQU CYREG_PRT1_SLW

/* isr_echo_int */
isr_echo_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_echo_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_echo_int__INTC_MASK EQU 0x08
isr_echo_int__INTC_NUMBER EQU 3
isr_echo_int__INTC_PRIOR_NUM EQU 7
isr_echo_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_echo_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_echo_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_timer_DS */
isr_timer_DS__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer_DS__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer_DS__INTC_MASK EQU 0x10
isr_timer_DS__INTC_NUMBER EQU 4
isr_timer_DS__INTC_PRIOR_NUM EQU 7
isr_timer_DS__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_timer_DS__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer_DS__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_Stepper */
Timer_Stepper_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Stepper_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Stepper_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Stepper_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_Stepper_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Stepper_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Stepper_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Stepper_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Stepper_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Stepper_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_Stepper_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Stepper_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Stepper_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Stepper_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Stepper_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Stepper_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Stepper_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_Stepper_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Timer_Stepper_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Timer_Stepper_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Stepper_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Timer_Stepper_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Timer_Stepper_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Stepper_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Clock_timer_DS */
Clock_timer_DS__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_timer_DS__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_timer_DS__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_timer_DS__CFG2_SRC_SEL_MASK EQU 0x07
Clock_timer_DS__INDEX EQU 0x07
Clock_timer_DS__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_timer_DS__PM_ACT_MSK EQU 0x80
Clock_timer_DS__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_timer_DS__PM_STBY_MSK EQU 0x80

/* isr_uart_rx_BT */
isr_uart_rx_BT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx_BT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx_BT__INTC_MASK EQU 0x20
isr_uart_rx_BT__INTC_NUMBER EQU 5
isr_uart_rx_BT__INTC_PRIOR_NUM EQU 7
isr_uart_rx_BT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_uart_rx_BT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx_BT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_uart_rx_PC */
isr_uart_rx_PC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx_PC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx_PC__INTC_MASK EQU 0x40
isr_uart_rx_PC__INTC_NUMBER EQU 6
isr_uart_rx_PC__INTC_PRIOR_NUM EQU 7
isr_uart_rx_PC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_uart_rx_PC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx_PC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_comm_timeout */
isr_comm_timeout__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_comm_timeout__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_comm_timeout__INTC_MASK EQU 0x04
isr_comm_timeout__INTC_NUMBER EQU 2
isr_comm_timeout__INTC_PRIOR_NUM EQU 7
isr_comm_timeout__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_comm_timeout__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_comm_timeout__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* stepper_isr_timer */
stepper_isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
stepper_isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
stepper_isr_timer__INTC_MASK EQU 0x80
stepper_isr_timer__INTC_NUMBER EQU 7
stepper_isr_timer__INTC_PRIOR_NUM EQU 7
stepper_isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
stepper_isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
stepper_isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_comm_timeout */
Clock_comm_timeout__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_comm_timeout__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_comm_timeout__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_comm_timeout__CFG2_SRC_SEL_MASK EQU 0x07
Clock_comm_timeout__INDEX EQU 0x06
Clock_comm_timeout__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_comm_timeout__PM_ACT_MSK EQU 0x40
Clock_comm_timeout__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_comm_timeout__PM_STBY_MSK EQU 0x40

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000EB
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
