# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../proj0.srcs/sources_1/ip/axi_test_blk_mem/sim/axi_test_blk_mem.v" \

sv xil_defaultlib  \
"../../../../proj0.srcs/sources_1/new/AXIInterface.sv" \
"../../../../proj0.srcs/sources_1/new/AXIWarp.sv" \
"../../../../proj0.srcs/sources_1/new/interface.sv" \
"../../../../proj0.srcs/sim_1/new/AXITest.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
