GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\src\main.v'
Undeclared symbol 'clk_10Hz', assumed default net type 'wire'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\src\main.v":14)
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\src\clk_maker.v'
Compiling module 'main'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\src\main.v":1)
Compiling module 'clock_divider(DIVISOR=2700000)'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\src\clk_maker.v":1)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\impl\gwsynthesis\lushay_labs_led_blink.vg" completed
[100%] Generate report file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\lushay_labs_led_blink\impl\gwsynthesis\lushay_labs_led_blink_syn.rpt.html" completed
GowinSynthesis finish
