// Seed: 4103128576
module module_0 ();
  rnmos id_1 (id_2, id_3);
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  id_3 :
  assert property (@(posedge 1) 1)
  else $display(1);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
  wire id_7;
endmodule
