
2-Buzzer Demo.elf:     file format elf32-littleriscv
2-Buzzer Demo.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00001b1c memsz 0x00001b1c flags r-x
    LOAD off    0x00003000 vaddr 0x20000000 paddr 0x00001b1c align 2**12
         filesz 0x00000018 memsz 0x00000038 flags rw-
    LOAD off    0x00003800 vaddr 0x20004800 paddr 0x20004800 align 2**12
         filesz 0x00000000 memsz 0x00000800 flags rw-

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .init          00000038  00000000  00000000  00001000  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .vector        00000108  00000038  00000038  00001038  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text          000019dc  00000140  00000140  00001140  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini          00000000  00001b1c  00001b1c  00003018  2**0  CONTENTS, ALLOC, LOAD, CODE
  4 .dalign        00000000  20000000  20000000  00003018  2**0  CONTENTS
  5 .dlalign       00000000  00001b1c  00001b1c  00003018  2**0  CONTENTS
  6 .data          00000018  20000000  00001b1c  00003000  2**2  CONTENTS, ALLOC, LOAD, DATA
  7 .bss           00000020  20000018  00001b34  00003018  2**2  ALLOC
  8 .stack         00000800  20004800  20004800  00003800  2**0  ALLOC
  9 .debug_info    0000ec94  00000000  00000000  00003018  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev  00002595  00000000  00000000  00011cac  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009f8  00000000  00000000  00014248  2**3  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges  000008d8  00000000  00000000  00014c40  2**3  CONTENTS, READONLY, DEBUGGING
 13 .debug_line    00008b2b  00000000  00000000  00015518  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_str     0000337b  00000000  00000000  0001e043  2**0  CONTENTS, READONLY, DEBUGGING
 15 .comment       00000033  00000000  00000000  000213be  2**0  CONTENTS, READONLY
 16 .debug_frame   00002320  00000000  00000000  000213f4  2**2  CONTENTS, READONLY, DEBUGGING
 17 .stabstr       00000183  00000000  00000000  00023714  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000000 l    d  .init	00000000 .init
00000038 l    d  .vector	00000000 .vector
00000140 l    d  .text	00000000 .text
00001b1c l    d  .fini	00000000 .fini
20000000 l    d  .dalign	00000000 .dalign
00001b1c l    d  .dlalign	00000000 .dlalign
20000000 l    d  .data	00000000 .data
20000018 l    d  .bss	00000000 .bss
20004800 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    df *ABS*	00000000 ./Libraries/wch_libraries/Startup/startup_ch32v10x.o
00000038 l       .vector	00000000 _vector_base
00000000 l    df *ABS*	00000000 isr.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 ch32v10x_dma.c
00000000 l    df *ABS*	00000000 ch32v10x_exti.c
00000000 l    df *ABS*	00000000 ch32v10x_gpio.c
00000000 l    df *ABS*	00000000 ch32v10x_rcc.c
20000000 l     O .data	00000010 APBAHBPrescTable
20000010 l     O .data	00000004 ADCPrescTable
00000000 l    df *ABS*	00000000 ch32v10x_tim.c
00000000 l    df *ABS*	00000000 ch32v10x_usart.c
00000000 l    df *ABS*	00000000 SEEKFREE_MT9V03X.c
00000000 l    df *ABS*	00000000 SEEKFREE_UART_7725.c
00000000 l    df *ABS*	00000000 zf_gpio.c
00000000 l    df *ABS*	00000000 zf_nvic.c
00000000 l    df *ABS*	00000000 zf_systick.c
00000000 l    df *ABS*	00000000 zf_uart.c
00000000 l    df *ABS*	00000000 board.c
00000000 l    df *ABS*	00000000 clock_config.c
00001940 l     F .text	00000140 SetSysClock
00000000 l    df *ABS*	00000000 common.c
00000000 l    df *ABS*	00000000 close.c
00000196 g     F .text	00000014 EXTI2_IRQHandler
20000810 g       .data	00000000 __global_pointer$
000002b6 g     F .text	00000090 TIM1_CC_IRQHandler
000004a6 g     F .text	00000008 HardFault_Handler
20000028 g     O .bss	00000004 sys_clk
00000496 g     F .text	00000010 NMI_Handler
000001aa g     F .text	00000010 EXTI3_IRQHandler
20000014 g     O .data	00000004 camera_type
20000018 g       .bss	00000000 _sbss
00000800 g       *ABS*	00000000 __stack_size
20000025 g     O .bss	00000001 ov7725_uart_finish_flag
00000942 g     F .text	0000013c GPIO_PinRemapConfig
00000140 g     F .text	00000010 EXTI0_IRQHandler
00001576 g     F .text	00000066 gpio_toggle
00000038 g       .init	00000000 _einit
000015fe g     F .text	00000028 sys_recover_irq
00000d94 g     F .text	0000002e TIM_ClearITPendingBit
00000c98 g     F .text	00000046 RCC_APB2PeriphClockCmd
0000121c g     F .text	00000036 mt9v03x_vsync
000001ea g     F .text	00000010 ADC1_2_IRQHandler
000006e0 g     F .text	0000022a GPIO_Init
00000ff4 g     F .text	00000060 USART_Cmd
00001156 g     F .text	0000004e USART_ClearITPendingBit
00000cde g     F .text	00000046 RCC_APB1PeriphClockCmd
00000450 g     F .text	00000046 DMA1_Channel4_IRQHandler
000005d6 g     F .text	0000005c DMA_GetFlagStatus
00000440 g     F .text	00000010 USART3_IRQHandler
000006c0 g     F .text	00000020 EXTI_ClearITPendingBit
20000038 g       .bss	00000000 _ebss
00001054 g     F .text	00000102 USART_GetITStatus
0000168a g     F .text	00000094 systick_delay
00001280 g     F .text	00000070 ov7725_cof_uart_interrupt
00001b0c g     O .text	00000010 UARTN
000003a6 g     F .text	00000030 TIM4_IRQHandler
0000090a g     F .text	00000038 GPIO_WriteBit
20000023 g     O .bss	00000001 ov7725_uart_receive_num
20000038 g       .bss	00000000 end
00000d24 g     F .text	00000070 TIM_GetITStatus
00000a7e g     F .text	0000021a RCC_GetClocksFreq
000017f6 g     F .text	00000104 uart_init
00000dc2 g     F .text	00000232 USART_Init
00000376 g     F .text	00000030 TIM3_IRQHandler
00001662 g     F .text	00000028 EnableGlobalIRQ
0000171e g     F .text	000000d8 uart_gpio_init
0000025e g     F .text	00000058 TIM1_TRG_COM_IRQHandler
00001326 g     F .text	0000002e ov7725_uart_dma
00000000 g       .init	00000000 _start
20000024 g     O .bss	00000001 ov7725_uart_receive_flag
000015dc g     F .text	00000022 close_all_irq
000001da g     F .text	00000010 EXTI15_10_IRQHandler
00001afc g     O .text	00000010 GPION
20000000 g       .dalign	00000000 _data_vma
000001ca g     F .text	00000010 EXTI9_5_IRQHandler
000018fa g     F .text	00000046 board_init
0000066a g     F .text	00000056 EXTI_GetITStatus
00001252 g     F .text	0000002e mt9v03x_dma
000004ae g     F .text	000000ae main
000001ba g     F .text	00000010 EXTI4_IRQHandler
00001626 g     F .text	0000003c DisableGlobalIRQ
00001a80 g     F .text	0000007c SystemInit
00000000 g       .init	00000000 _sinit
2000001b g     O .bss	00000001 receive_num
2000002c g     O .bss	0000000c irq_status
0000022e g     F .text	00000030 TIM1_UP_IRQHandler
20000018 g     O .bss	00000003 receive
000012f0 g     F .text	00000036 ov7725_uart_vsync
00000346 g     F .text	00000030 TIM2_IRQHandler
20005000 g       .stack	00000000 _eusrstack
2000001c g     O .bss	00000001 uart_receive_flag
000011a4 g     F .text	00000078 mt9v03x_uart_callback
2000001d g     O .bss	00000001 mt9v03x_finish_flag
000001fa g     F .text	00000034 TIM1_BRK_IRQHandler
00000150 g     F .text	00000046 EXTI1_IRQHandler
20000018 g       .data	00000000 _edata
00001b1c g       .dlalign	00000000 _data_lma
000003e6 g     F .text	0000005a USART2_IRQHandler
00000632 g     F .text	00000038 DMA_ClearFlag
0000055c  w      .text	00000000 handle_reset
000003d6 g     F .text	00000010 USART1_IRQHandler
000014f8 g     F .text	0000007e gpio_set
00001354 g     F .text	000001a4 gpio_init
20000020 g     O .bss	00000003 ov7725_uart_receive



Disassembly of section .init:

00000000 <_sinit>:
_start():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:13

	.section	.init,"ax",@progbits
	.global	_start
	.align	1
_start:
	j	handle_reset
   0:	55c0006f          	j	55c <handle_reset>
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00100073          	ebreak

Disassembly of section .vector:

00000038 <_vector_base>:
_vector_base():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:31
	.word 0x00100073
    .section    .vector,"ax",@progbits
    .align  1
_vector_base:
    .option norvc;
        j   _start
  38:	fc9ff06f          	j	0 <_sinit>
  3c:	0000                	unimp
  3e:	0000                	unimp
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:33
    .word   0
        j   NMI_Handler                 /* NMI Handler */
  40:	4560006f          	j	496 <NMI_Handler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:34
        j   HardFault_Handler           /* Hard Fault Handler */
  44:	4620006f          	j	4a6 <HardFault_Handler>
	...
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:43
    .word   0
    .word   0
    .word   0
    .word   0
    .word   0
        j   SysTick_Handler            /* SysTick Handler */
  68:	f99ff06f          	j	0 <_sinit>
  6c:	0000                	unimp
  6e:	0000                	unimp
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:45
    .word   0
        j   SW_handler                 /* SW Handler */
  70:	f91ff06f          	j	0 <_sinit>
  74:	0000                	unimp
  76:	0000                	unimp
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:48
    .word   0
    /* External Interrupts */
        j   WWDG_IRQHandler            /* Window Watchdog */
  78:	f89ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:49
        j   PVD_IRQHandler             /* PVD through EXTI Line detect */
  7c:	f85ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:50
        j   TAMPER_IRQHandler          /* TAMPER */
  80:	f81ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:51
        j   RTC_IRQHandler             /* RTC */
  84:	f7dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:52
        j   FLASH_IRQHandler           /* Flash */
  88:	f79ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:53
        j   RCC_IRQHandler             /* RCC */
  8c:	f75ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:54
        j   EXTI0_IRQHandler           /* EXTI Line 0 */
  90:	0b00006f          	j	140 <EXTI0_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:55
        j   EXTI1_IRQHandler           /* EXTI Line 1 */
  94:	0bc0006f          	j	150 <EXTI1_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:56
        j   EXTI2_IRQHandler           /* EXTI Line 2 */
  98:	0fe0006f          	j	196 <EXTI2_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:57
        j   EXTI3_IRQHandler           /* EXTI Line 3 */
  9c:	10e0006f          	j	1aa <EXTI3_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:58
        j   EXTI4_IRQHandler           /* EXTI Line 4 */
  a0:	11a0006f          	j	1ba <EXTI4_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:59
        j   DMA1_Channel1_IRQHandler   /* DMA1 Channel 1 */
  a4:	f5dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:60
        j   DMA1_Channel2_IRQHandler   /* DMA1 Channel 2 */
  a8:	f59ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:61
        j   DMA1_Channel3_IRQHandler   /* DMA1 Channel 3 */
  ac:	f55ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:62
        j   DMA1_Channel4_IRQHandler   /* DMA1 Channel 4 */
  b0:	3a00006f          	j	450 <DMA1_Channel4_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:63
        j   DMA1_Channel5_IRQHandler   /* DMA1 Channel 5 */
  b4:	f4dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:64
        j   DMA1_Channel6_IRQHandler   /* DMA1 Channel 6 */
  b8:	f49ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:65
        j   DMA1_Channel7_IRQHandler   /* DMA1 Channel 7 */
  bc:	f45ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:66
        j   ADC1_2_IRQHandler          /* ADC1_2 */
  c0:	12a0006f          	j	1ea <ADC1_2_IRQHandler>
	...
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:71
        .word   0
        .word   0
        .word   0
        .word   0
        j   EXTI9_5_IRQHandler         /* EXTI Line 9..5 */
  d4:	0f60006f          	j	1ca <EXTI9_5_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:72
        j   TIM1_BRK_IRQHandler        /* TIM1 Break */
  d8:	1220006f          	j	1fa <TIM1_BRK_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:73
        j   TIM1_UP_IRQHandler         /* TIM1 Update */
  dc:	1520006f          	j	22e <TIM1_UP_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:74
        j   TIM1_TRG_COM_IRQHandler    /* TIM1 Trigger and Commutation */
  e0:	17e0006f          	j	25e <TIM1_TRG_COM_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:75
        j   TIM1_CC_IRQHandler         /* TIM1 Capture Compare */
  e4:	1d20006f          	j	2b6 <TIM1_CC_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:76
        j   TIM2_IRQHandler            /* TIM2 */
  e8:	25e0006f          	j	346 <TIM2_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:77
        j   TIM3_IRQHandler            /* TIM3 */
  ec:	28a0006f          	j	376 <TIM3_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:78
        j   TIM4_IRQHandler            /* TIM4 */
  f0:	2b60006f          	j	3a6 <TIM4_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:79
        j   I2C1_EV_IRQHandler         /* I2C1 Event */
  f4:	f0dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:80
        j   I2C1_ER_IRQHandler         /* I2C1 Error */
  f8:	f09ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:81
        j   I2C2_EV_IRQHandler         /* I2C2 Event */
  fc:	f05ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:82
        j   I2C2_ER_IRQHandler         /* I2C2 Error */
 100:	f01ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:83
        j   SPI1_IRQHandler            /* SPI1 */
 104:	efdff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:84
        j   SPI2_IRQHandler            /* SPI2 */
 108:	ef9ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:85
        j   USART1_IRQHandler          /* USART1 */
 10c:	2ca0006f          	j	3d6 <USART1_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:86
        j   USART2_IRQHandler          /* USART2 */
 110:	2d60006f          	j	3e6 <USART2_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:87
        j   USART3_IRQHandler          /* USART3 */
 114:	32c0006f          	j	440 <USART3_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:88
        j   EXTI15_10_IRQHandler       /* EXTI Line 15..10 */
 118:	0c20006f          	j	1da <EXTI15_10_IRQHandler>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:89
        j   RTCAlarm_IRQHandler        /* RTC Alarm through EXTI Line */
 11c:	ee5ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:90
        j   USBWakeUp_IRQHandler       /* USB Wakeup from suspend */
 120:	ee1ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:91
        j   USBHD_IRQHandler           /* USBHD */
 124:	eddff06f          	j	0 <_sinit>
	...

Disassembly of section .text:

00000140 <EXTI0_IRQHandler>:
EXTI0_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:63
//void RTCAlarm_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
//void USBWakeUp_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
//void USBHD_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));

void EXTI0_IRQHandler(void)
{
     140:	1141                	addi	sp,sp,-16
     142:	c622                	sw	s0,12(sp)
     144:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:66


}
     146:	0001                	nop
     148:	4432                	lw	s0,12(sp)
     14a:	0141                	addi	sp,sp,16
     14c:	30200073          	mret

00000150 <EXTI1_IRQHandler>:
EXTI1_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:69

void EXTI1_IRQHandler(void)
{
     150:	1141                	addi	sp,sp,-16
     152:	c622                	sw	s0,12(sp)
     154:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:70
    if(SET == EXTI_GetITStatus(EXTI_Line1))
     156:	4509                	li	a0,2
     158:	2b09                	jal	66a <EXTI_GetITStatus>
     15a:	872a                	mv	a4,a0
     15c:	4785                	li	a5,1
     15e:	02f71763          	bne	a4,a5,18c <EXTI1_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:72
    {
        if(camera_type == CAMERA_BIN_UART)
     162:	200007b7          	lui	a5,0x20000
     166:	0147a703          	lw	a4,20(a5) # 20000014 <camera_type>
     16a:	4789                	li	a5,2
     16c:	00f71563          	bne	a4,a5,176 <EXTI1_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:73
            ov7725_uart_vsync();
     170:	180010ef          	jal	ra,12f0 <ov7725_uart_vsync>
     174:	a811                	j	188 <EXTI1_IRQHandler+0x38>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:74
        else if(camera_type == CAMERA_GRAYSCALE)
     176:	200007b7          	lui	a5,0x20000
     17a:	0147a703          	lw	a4,20(a5) # 20000014 <camera_type>
     17e:	4785                	li	a5,1
     180:	00f71463          	bne	a4,a5,188 <EXTI1_IRQHandler+0x38>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:75
            mt9v03x_vsync();
     184:	098010ef          	jal	ra,121c <mt9v03x_vsync>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:76
        EXTI_ClearITPendingBit(EXTI_Line1);
     188:	4509                	li	a0,2
     18a:	2b1d                	jal	6c0 <EXTI_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:79
    }

}
     18c:	0001                	nop
     18e:	4432                	lw	s0,12(sp)
     190:	0141                	addi	sp,sp,16
     192:	30200073          	mret

00000196 <EXTI2_IRQHandler>:
EXTI2_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:82

void EXTI2_IRQHandler(void)
{
     196:	1141                	addi	sp,sp,-16
     198:	c622                	sw	s0,12(sp)
     19a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:83
    EXTI_ClearITPendingBit(EXTI_Line2);
     19c:	4511                	li	a0,4
     19e:	230d                	jal	6c0 <EXTI_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:84
}
     1a0:	0001                	nop
     1a2:	4432                	lw	s0,12(sp)
     1a4:	0141                	addi	sp,sp,16
     1a6:	30200073          	mret

000001aa <EXTI3_IRQHandler>:
EXTI3_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:87

void EXTI3_IRQHandler(void)
{
     1aa:	1141                	addi	sp,sp,-16
     1ac:	c622                	sw	s0,12(sp)
     1ae:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:90


}
     1b0:	0001                	nop
     1b2:	4432                	lw	s0,12(sp)
     1b4:	0141                	addi	sp,sp,16
     1b6:	30200073          	mret

000001ba <EXTI4_IRQHandler>:
EXTI4_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:93

void EXTI4_IRQHandler(void)
{
     1ba:	1141                	addi	sp,sp,-16
     1bc:	c622                	sw	s0,12(sp)
     1be:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:96


}
     1c0:	0001                	nop
     1c2:	4432                	lw	s0,12(sp)
     1c4:	0141                	addi	sp,sp,16
     1c6:	30200073          	mret

000001ca <EXTI9_5_IRQHandler>:
EXTI9_5_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:99

void EXTI9_5_IRQHandler(void)
{
     1ca:	1141                	addi	sp,sp,-16
     1cc:	c622                	sw	s0,12(sp)
     1ce:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:102


}
     1d0:	0001                	nop
     1d2:	4432                	lw	s0,12(sp)
     1d4:	0141                	addi	sp,sp,16
     1d6:	30200073          	mret

000001da <EXTI15_10_IRQHandler>:
EXTI15_10_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:105

void EXTI15_10_IRQHandler(void)
{
     1da:	1141                	addi	sp,sp,-16
     1dc:	c622                	sw	s0,12(sp)
     1de:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:107

}
     1e0:	0001                	nop
     1e2:	4432                	lw	s0,12(sp)
     1e4:	0141                	addi	sp,sp,16
     1e6:	30200073          	mret

000001ea <ADC1_2_IRQHandler>:
ADC1_2_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:110

void ADC1_2_IRQHandler(void)
{
     1ea:	1141                	addi	sp,sp,-16
     1ec:	c622                	sw	s0,12(sp)
     1ee:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:113


}
     1f0:	0001                	nop
     1f2:	4432                	lw	s0,12(sp)
     1f4:	0141                	addi	sp,sp,16
     1f6:	30200073          	mret

000001fa <TIM1_BRK_IRQHandler>:
TIM1_BRK_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:116

void TIM1_BRK_IRQHandler(void)
{
     1fa:	1141                	addi	sp,sp,-16
     1fc:	c622                	sw	s0,12(sp)
     1fe:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:117
    if(TIM_GetITStatus(TIM1, TIM_IT_Break) != RESET)
     200:	08000593          	li	a1,128
     204:	400137b7          	lui	a5,0x40013
     208:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     20c:	319000ef          	jal	ra,d24 <TIM_GetITStatus>
     210:	87aa                	mv	a5,a0
     212:	cb89                	beqz	a5,224 <TIM1_BRK_IRQHandler+0x2a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:119
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Break);
     214:	08000593          	li	a1,128
     218:	400137b7          	lui	a5,0x40013
     21c:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     220:	375000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:122

    }
}
     224:	0001                	nop
     226:	4432                	lw	s0,12(sp)
     228:	0141                	addi	sp,sp,16
     22a:	30200073          	mret

0000022e <TIM1_UP_IRQHandler>:
TIM1_UP_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:125

void TIM1_UP_IRQHandler(void)
{
     22e:	1141                	addi	sp,sp,-16
     230:	c622                	sw	s0,12(sp)
     232:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:126
    if(TIM_GetITStatus(TIM1, TIM_IT_Update) != RESET)
     234:	4585                	li	a1,1
     236:	400137b7          	lui	a5,0x40013
     23a:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     23e:	2e7000ef          	jal	ra,d24 <TIM_GetITStatus>
     242:	87aa                	mv	a5,a0
     244:	cb81                	beqz	a5,254 <TIM1_UP_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:128
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Update);
     246:	4585                	li	a1,1
     248:	400137b7          	lui	a5,0x40013
     24c:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     250:	345000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:131

    }
}
     254:	0001                	nop
     256:	4432                	lw	s0,12(sp)
     258:	0141                	addi	sp,sp,16
     25a:	30200073          	mret

0000025e <TIM1_TRG_COM_IRQHandler>:
TIM1_TRG_COM_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:134

void TIM1_TRG_COM_IRQHandler(void)
{
     25e:	1141                	addi	sp,sp,-16
     260:	c622                	sw	s0,12(sp)
     262:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:135
    if(TIM_GetITStatus(TIM1, TIM_IT_Trigger) != RESET)
     264:	04000593          	li	a1,64
     268:	400137b7          	lui	a5,0x40013
     26c:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     270:	2b5000ef          	jal	ra,d24 <TIM_GetITStatus>
     274:	87aa                	mv	a5,a0
     276:	cb89                	beqz	a5,288 <TIM1_TRG_COM_IRQHandler+0x2a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:137
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Trigger);
     278:	04000593          	li	a1,64
     27c:	400137b7          	lui	a5,0x40013
     280:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     284:	311000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:140

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_COM) != RESET)
     288:	02000593          	li	a1,32
     28c:	400137b7          	lui	a5,0x40013
     290:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     294:	291000ef          	jal	ra,d24 <TIM_GetITStatus>
     298:	87aa                	mv	a5,a0
     29a:	cb89                	beqz	a5,2ac <TIM1_TRG_COM_IRQHandler+0x4e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:142
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_COM);
     29c:	02000593          	li	a1,32
     2a0:	400137b7          	lui	a5,0x40013
     2a4:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2a8:	2ed000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:145

    }
}
     2ac:	0001                	nop
     2ae:	4432                	lw	s0,12(sp)
     2b0:	0141                	addi	sp,sp,16
     2b2:	30200073          	mret

000002b6 <TIM1_CC_IRQHandler>:
TIM1_CC_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:148

void TIM1_CC_IRQHandler(void)
{
     2b6:	1141                	addi	sp,sp,-16
     2b8:	c622                	sw	s0,12(sp)
     2ba:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:149
    if(TIM_GetITStatus(TIM1, TIM_IT_CC1) != RESET)
     2bc:	4589                	li	a1,2
     2be:	400137b7          	lui	a5,0x40013
     2c2:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2c6:	25f000ef          	jal	ra,d24 <TIM_GetITStatus>
     2ca:	87aa                	mv	a5,a0
     2cc:	cb81                	beqz	a5,2dc <TIM1_CC_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:151
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC1);
     2ce:	4589                	li	a1,2
     2d0:	400137b7          	lui	a5,0x40013
     2d4:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2d8:	2bd000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:154

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
     2dc:	4591                	li	a1,4
     2de:	400137b7          	lui	a5,0x40013
     2e2:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2e6:	23f000ef          	jal	ra,d24 <TIM_GetITStatus>
     2ea:	87aa                	mv	a5,a0
     2ec:	cb81                	beqz	a5,2fc <TIM1_CC_IRQHandler+0x46>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:156
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC2);
     2ee:	4591                	li	a1,4
     2f0:	400137b7          	lui	a5,0x40013
     2f4:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2f8:	29d000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:159

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC3) != RESET)
     2fc:	45a1                	li	a1,8
     2fe:	400137b7          	lui	a5,0x40013
     302:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     306:	21f000ef          	jal	ra,d24 <TIM_GetITStatus>
     30a:	87aa                	mv	a5,a0
     30c:	cb81                	beqz	a5,31c <TIM1_CC_IRQHandler+0x66>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:161
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC3);
     30e:	45a1                	li	a1,8
     310:	400137b7          	lui	a5,0x40013
     314:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     318:	27d000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:164

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC4) != RESET)
     31c:	45c1                	li	a1,16
     31e:	400137b7          	lui	a5,0x40013
     322:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     326:	1ff000ef          	jal	ra,d24 <TIM_GetITStatus>
     32a:	87aa                	mv	a5,a0
     32c:	cb81                	beqz	a5,33c <TIM1_CC_IRQHandler+0x86>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:166
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC4);
     32e:	45c1                	li	a1,16
     330:	400137b7          	lui	a5,0x40013
     334:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     338:	25d000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:169

    }
}
     33c:	0001                	nop
     33e:	4432                	lw	s0,12(sp)
     340:	0141                	addi	sp,sp,16
     342:	30200073          	mret

00000346 <TIM2_IRQHandler>:
TIM2_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:172

void TIM2_IRQHandler(void)
{
     346:	1141                	addi	sp,sp,-16
     348:	c622                	sw	s0,12(sp)
     34a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:174

    if(TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET)
     34c:	4585                	li	a1,1
     34e:	40000537          	lui	a0,0x40000
     352:	1d3000ef          	jal	ra,d24 <TIM_GetITStatus>
     356:	87aa                	mv	a5,a0
     358:	cb91                	beqz	a5,36c <TIM2_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:176
    {
        TIM_ClearITPendingBit(TIM2, TIM_IT_Update );
     35a:	4585                	li	a1,1
     35c:	40000537          	lui	a0,0x40000
     360:	235000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:178
        //ccd_collect();//CCD数据采集
        gpio_toggle(B5);
     364:	02500513          	li	a0,37
     368:	20e010ef          	jal	ra,1576 <gpio_toggle>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:182
        //GPIO_PIN_RESET(B5);
        //GPIO_PIN_SET(B5);
    }
}
     36c:	0001                	nop
     36e:	4432                	lw	s0,12(sp)
     370:	0141                	addi	sp,sp,16
     372:	30200073          	mret

00000376 <TIM3_IRQHandler>:
TIM3_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:185

void TIM3_IRQHandler(void)
{
     376:	1141                	addi	sp,sp,-16
     378:	c622                	sw	s0,12(sp)
     37a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:186
    if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
     37c:	4585                	li	a1,1
     37e:	400007b7          	lui	a5,0x40000
     382:	40078513          	addi	a0,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
     386:	19f000ef          	jal	ra,d24 <TIM_GetITStatus>
     38a:	87aa                	mv	a5,a0
     38c:	cb81                	beqz	a5,39c <TIM3_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:188
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update );
     38e:	4585                	li	a1,1
     390:	400007b7          	lui	a5,0x40000
     394:	40078513          	addi	a0,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
     398:	1fd000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:191

    }
}
     39c:	0001                	nop
     39e:	4432                	lw	s0,12(sp)
     3a0:	0141                	addi	sp,sp,16
     3a2:	30200073          	mret

000003a6 <TIM4_IRQHandler>:
TIM4_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:194

void TIM4_IRQHandler(void)
{
     3a6:	1141                	addi	sp,sp,-16
     3a8:	c622                	sw	s0,12(sp)
     3aa:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:195
    if(TIM_GetITStatus(TIM4, TIM_IT_Update) != RESET)
     3ac:	4585                	li	a1,1
     3ae:	400017b7          	lui	a5,0x40001
     3b2:	80078513          	addi	a0,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
     3b6:	16f000ef          	jal	ra,d24 <TIM_GetITStatus>
     3ba:	87aa                	mv	a5,a0
     3bc:	cb81                	beqz	a5,3cc <TIM4_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:197
    {
        TIM_ClearITPendingBit(TIM4, TIM_IT_Update );
     3be:	4585                	li	a1,1
     3c0:	400017b7          	lui	a5,0x40001
     3c4:	80078513          	addi	a0,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
     3c8:	1cd000ef          	jal	ra,d94 <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:200

    }
}
     3cc:	0001                	nop
     3ce:	4432                	lw	s0,12(sp)
     3d0:	0141                	addi	sp,sp,16
     3d2:	30200073          	mret

000003d6 <USART1_IRQHandler>:
USART1_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:203

void USART1_IRQHandler(void)
{
     3d6:	1141                	addi	sp,sp,-16
     3d8:	c622                	sw	s0,12(sp)
     3da:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:205

}
     3dc:	0001                	nop
     3de:	4432                	lw	s0,12(sp)
     3e0:	0141                	addi	sp,sp,16
     3e2:	30200073          	mret

000003e6 <USART2_IRQHandler>:
USART2_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:208

void USART2_IRQHandler(void)
{
     3e6:	1141                	addi	sp,sp,-16
     3e8:	c622                	sw	s0,12(sp)
     3ea:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:209
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
     3ec:	52500593          	li	a1,1317
     3f0:	400047b7          	lui	a5,0x40004
     3f4:	40078513          	addi	a0,a5,1024 # 40004400 <_eusrstack+0x1ffff400>
     3f8:	45d000ef          	jal	ra,1054 <USART_GetITStatus>
     3fc:	87aa                	mv	a5,a0
     3fe:	cf85                	beqz	a5,436 <USART2_IRQHandler+0x50>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:211
    {
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
     400:	52500593          	li	a1,1317
     404:	400047b7          	lui	a5,0x40004
     408:	40078513          	addi	a0,a5,1024 # 40004400 <_eusrstack+0x1ffff400>
     40c:	54b000ef          	jal	ra,1156 <USART_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:212
        if(camera_type == CAMERA_BIN_UART)
     410:	200007b7          	lui	a5,0x20000
     414:	0147a703          	lw	a4,20(a5) # 20000014 <camera_type>
     418:	4789                	li	a5,2
     41a:	00f71563          	bne	a4,a5,424 <USART2_IRQHandler+0x3e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:213
            ov7725_cof_uart_interrupt();
     41e:	663000ef          	jal	ra,1280 <ov7725_cof_uart_interrupt>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:217
        else if(camera_type == CAMERA_GRAYSCALE)
            mt9v03x_uart_callback();
    }
}
     422:	a811                	j	436 <USART2_IRQHandler+0x50>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:214
        else if(camera_type == CAMERA_GRAYSCALE)
     424:	200007b7          	lui	a5,0x20000
     428:	0147a703          	lw	a4,20(a5) # 20000014 <camera_type>
     42c:	4785                	li	a5,1
     42e:	00f71463          	bne	a4,a5,436 <USART2_IRQHandler+0x50>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:215
            mt9v03x_uart_callback();
     432:	573000ef          	jal	ra,11a4 <mt9v03x_uart_callback>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:217
}
     436:	0001                	nop
     438:	4432                	lw	s0,12(sp)
     43a:	0141                	addi	sp,sp,16
     43c:	30200073          	mret

00000440 <USART3_IRQHandler>:
USART3_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:220

void USART3_IRQHandler(void)
{
     440:	1141                	addi	sp,sp,-16
     442:	c622                	sw	s0,12(sp)
     444:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:222

}
     446:	0001                	nop
     448:	4432                	lw	s0,12(sp)
     44a:	0141                	addi	sp,sp,16
     44c:	30200073          	mret

00000450 <DMA1_Channel4_IRQHandler>:
DMA1_Channel4_IRQHandler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:225

void DMA1_Channel4_IRQHandler(void)
{
     450:	1141                	addi	sp,sp,-16
     452:	c622                	sw	s0,12(sp)
     454:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:226
    if(SET == DMA_GetFlagStatus(DMA1_FLAG_TC4))
     456:	6509                	lui	a0,0x2
     458:	2abd                	jal	5d6 <DMA_GetFlagStatus>
     45a:	872a                	mv	a4,a0
     45c:	4785                	li	a5,1
     45e:	02f71763          	bne	a4,a5,48c <DMA1_Channel4_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:228
    {
        DMA_ClearFlag(DMA1_FLAG_TC4);
     462:	6509                	lui	a0,0x2
     464:	22f9                	jal	632 <DMA_ClearFlag>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:229
        if(camera_type == CAMERA_BIN_UART)
     466:	200007b7          	lui	a5,0x20000
     46a:	0147a703          	lw	a4,20(a5) # 20000014 <camera_type>
     46e:	4789                	li	a5,2
     470:	00f71563          	bne	a4,a5,47a <DMA1_Channel4_IRQHandler+0x2a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:230
            ov7725_uart_dma();
     474:	6b3000ef          	jal	ra,1326 <ov7725_uart_dma>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:234
        else if(camera_type == CAMERA_GRAYSCALE)
            mt9v03x_dma();
    }
}
     478:	a811                	j	48c <DMA1_Channel4_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:231
        else if(camera_type == CAMERA_GRAYSCALE)
     47a:	200007b7          	lui	a5,0x20000
     47e:	0147a703          	lw	a4,20(a5) # 20000014 <camera_type>
     482:	4785                	li	a5,1
     484:	00f71463          	bne	a4,a5,48c <DMA1_Channel4_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:232
            mt9v03x_dma();
     488:	5cb000ef          	jal	ra,1252 <mt9v03x_dma>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:234
}
     48c:	0001                	nop
     48e:	4432                	lw	s0,12(sp)
     490:	0141                	addi	sp,sp,16
     492:	30200073          	mret

00000496 <NMI_Handler>:
NMI_Handler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:243
* Description    : This function handles NMI exception.
* Input          : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
     496:	1141                	addi	sp,sp,-16
     498:	c622                	sw	s0,12(sp)
     49a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:245

}
     49c:	0001                	nop
     49e:	4432                	lw	s0,12(sp)
     4a0:	0141                	addi	sp,sp,16
     4a2:	30200073          	mret

000004a6 <HardFault_Handler>:
HardFault_Handler():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:254
* Description    : This function handles Hard Fault exception.
* Input          : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
     4a6:	1141                	addi	sp,sp,-16
     4a8:	c622                	sw	s0,12(sp)
     4aa:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/isr.c:256 (discriminator 1)

  while (1)
     4ac:	a001                	j	4ac <HardFault_Handler+0x6>

000004ae <main>:
main():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:34

#define BEEP_PIN   D2       //定义蜂鸣器引脚


int main(void)
{
     4ae:	1101                	addi	sp,sp,-32
     4b0:	ce06                	sw	ra,28(sp)
     4b2:	cc22                	sw	s0,24(sp)
     4b4:	ca4a                	sw	s2,20(sp)
     4b6:	c84e                	sw	s3,16(sp)
     4b8:	c652                	sw	s4,12(sp)
     4ba:	c456                	sw	s5,8(sp)
     4bc:	c25a                	sw	s6,4(sp)
     4be:	c05e                	sw	s7,0(sp)
     4c0:	1000                	addi	s0,sp,32
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:36

    DisableGlobalIRQ();
     4c2:	164010ef          	jal	ra,1626 <DisableGlobalIRQ>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:37
    board_init();   //务必保留，本函数用于初始化MPU 时钟 调试串口
     4c6:	434010ef          	jal	ra,18fa <board_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:39

    systick_delay_ms(300);  //延时300ms，等待主板其他外设上电成功
     4ca:	8181a703          	lw	a4,-2024(gp) # 20000028 <sys_clk>
     4ce:	6789                	lui	a5,0x2
     4d0:	f4078793          	addi	a5,a5,-192 # 1f40 <_data_lma+0x424>
     4d4:	02f75733          	divu	a4,a4,a5
     4d8:	12c00793          	li	a5,300
     4dc:	02f707b3          	mul	a5,a4,a5
     4e0:	8b3e                	mv	s6,a5
     4e2:	4b81                	li	s7,0
     4e4:	855a                	mv	a0,s6
     4e6:	85de                	mv	a1,s7
     4e8:	1a2010ef          	jal	ra,168a <systick_delay>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:43


    //初始化蜂鸣器引脚
    gpio_init(BEEP_PIN,GPO,0,GPIO_PIN_CONFIG);
     4ec:	31000693          	li	a3,784
     4f0:	4601                	li	a2,0
     4f2:	4585                	li	a1,1
     4f4:	06200513          	li	a0,98
     4f8:	65d000ef          	jal	ra,1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:45

    EnableGlobalIRQ(0);
     4fc:	4501                	li	a0,0
     4fe:	164010ef          	jal	ra,1662 <EnableGlobalIRQ>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:49 (discriminator 1)

    while(1)
    {
        gpio_set(BEEP_PIN,0);//关闭蜂鸣器
     502:	4581                	li	a1,0
     504:	06200513          	li	a0,98
     508:	7f1000ef          	jal	ra,14f8 <gpio_set>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:50 (discriminator 1)
        systick_delay_ms(1000);
     50c:	8181a703          	lw	a4,-2024(gp) # 20000028 <sys_clk>
     510:	6789                	lui	a5,0x2
     512:	f4078793          	addi	a5,a5,-192 # 1f40 <_data_lma+0x424>
     516:	02f75733          	divu	a4,a4,a5
     51a:	3e800793          	li	a5,1000
     51e:	02f707b3          	mul	a5,a4,a5
     522:	8a3e                	mv	s4,a5
     524:	4a81                	li	s5,0
     526:	8552                	mv	a0,s4
     528:	85d6                	mv	a1,s5
     52a:	160010ef          	jal	ra,168a <systick_delay>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:51 (discriminator 1)
        gpio_set(BEEP_PIN,1);//打开蜂鸣器
     52e:	4585                	li	a1,1
     530:	06200513          	li	a0,98
     534:	7c5000ef          	jal	ra,14f8 <gpio_set>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:52 (discriminator 1)
        systick_delay_ms(1000);
     538:	8181a703          	lw	a4,-2024(gp) # 20000028 <sys_clk>
     53c:	6789                	lui	a5,0x2
     53e:	f4078793          	addi	a5,a5,-192 # 1f40 <_data_lma+0x424>
     542:	02f75733          	divu	a4,a4,a5
     546:	3e800793          	li	a5,1000
     54a:	02f707b3          	mul	a5,a4,a5
     54e:	893e                	mv	s2,a5
     550:	4981                	li	s3,0
     552:	854a                	mv	a0,s2
     554:	85ce                	mv	a1,s3
     556:	134010ef          	jal	ra,168a <systick_delay>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../USER/main.c:49 (discriminator 1)
        gpio_set(BEEP_PIN,0);//关闭蜂鸣器
     55a:	b765                	j	502 <main+0x54>

0000055c <handle_reset>:
handle_reset():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:147
	.weak	handle_reset
	.align	1
handle_reset:
.option push 
.option	norelax 
	la gp, __global_pointer$
     55c:	20000197          	auipc	gp,0x20000
     560:	2b418193          	addi	gp,gp,692 # 20000810 <__global_pointer$>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:150
.option	pop 
1:
	la sp, _eusrstack 
     564:	20005117          	auipc	sp,0x20005
     568:	a9c10113          	addi	sp,sp,-1380 # 20005000 <_eusrstack>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:153
2:
	/* Load data section from flash to RAM */
	la a0, _data_lma
     56c:	00001517          	auipc	a0,0x1
     570:	5b050513          	addi	a0,a0,1456 # 1b1c <_data_lma>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:154
	la a1, _data_vma
     574:	20000597          	auipc	a1,0x20000
     578:	a8c58593          	addi	a1,a1,-1396 # 20000000 <_data_vma>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:155
	la a2, _edata
     57c:	80818613          	addi	a2,gp,-2040 # 20000018 <_edata>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:156
	bgeu a1, a2, 2f
     580:	00c5fa63          	bgeu	a1,a2,594 <handle_reset+0x38>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:158
1:
	lw t0, (a0)
     584:	00052283          	lw	t0,0(a0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:159
	sw t0, (a1)
     588:	0055a023          	sw	t0,0(a1)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:160
	addi a0, a0, 4
     58c:	0511                	addi	a0,a0,4
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:161
	addi a1, a1, 4
     58e:	0591                	addi	a1,a1,4
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:162
	bltu a1, a2, 1b
     590:	fec5eae3          	bltu	a1,a2,584 <handle_reset+0x28>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:165
2:
	/* clear bss section */
	la a0, _sbss
     594:	80818513          	addi	a0,gp,-2040 # 20000018 <_edata>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:166
	la a1, _ebss
     598:	82818593          	addi	a1,gp,-2008 # 20000038 <_ebss>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:167
	bgeu a0, a1, 2f
     59c:	00b57763          	bgeu	a0,a1,5aa <handle_reset+0x4e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:169
1:
	sw zero, (a0)
     5a0:	00052023          	sw	zero,0(a0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:170
	addi a0, a0, 4
     5a4:	0511                	addi	a0,a0,4
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:171
	bltu a0, a1, 1b
     5a6:	feb56de3          	bltu	a0,a1,5a0 <handle_reset+0x44>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:174
2:
	/* enable all interrupt */
  li t0, 0x88
     5aa:	08800293          	li	t0,136
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:175
  csrs mstatus, t0
     5ae:	3002a073          	csrs	mstatus,t0
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:176
	la t0, _vector_base
     5b2:	00000297          	auipc	t0,0x0
     5b6:	a8628293          	addi	t0,t0,-1402 # 38 <_einit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:177
  ori t0, t0, 1
     5ba:	0012e293          	ori	t0,t0,1
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:178
	csrw mtvec, t0
     5be:	30529073          	csrw	mtvec,t0
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:180

  jal  SystemInit
     5c2:	4be010ef          	jal	ra,1a80 <SystemInit>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:181
	la t0, main
     5c6:	00000297          	auipc	t0,0x0
     5ca:	ee828293          	addi	t0,t0,-280 # 4ae <main>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:182
	csrw mepc, t0
     5ce:	34129073          	csrw	mepc,t0
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:183
	mret
     5d2:	30200073          	mret

000005d6 <DMA_GetFlagStatus>:
DMA_GetFlagStatus():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:290
*                      DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
*                      DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Return         : The new state of DMAy_FLAG (SET or RESET). 
*********************************************************************************/
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
     5d6:	7179                	addi	sp,sp,-48
     5d8:	d622                	sw	s0,44(sp)
     5da:	1800                	addi	s0,sp,48
     5dc:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:291
  FlagStatus bitstatus = RESET;
     5e0:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:292
  uint32_t tmpreg = 0;
     5e4:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:294
  
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
     5e8:	fdc42703          	lw	a4,-36(s0)
     5ec:	100007b7          	lui	a5,0x10000
     5f0:	8ff9                	and	a5,a5,a4
     5f2:	cb89                	beqz	a5,604 <DMA_GetFlagStatus+0x2e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:296
  {
    tmpreg = DMA2->INTFR ;
     5f4:	400207b7          	lui	a5,0x40020
     5f8:	40078793          	addi	a5,a5,1024 # 40020400 <_eusrstack+0x2001b400>
     5fc:	439c                	lw	a5,0(a5)
     5fe:	fef42423          	sw	a5,-24(s0)
     602:	a031                	j	60e <DMA_GetFlagStatus+0x38>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:300
  }
  else
  {
    tmpreg = DMA1->INTFR ;
     604:	400207b7          	lui	a5,0x40020
     608:	439c                	lw	a5,0(a5)
     60a:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:303
  }

  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
     60e:	fe842703          	lw	a4,-24(s0)
     612:	fdc42783          	lw	a5,-36(s0)
     616:	8ff9                	and	a5,a5,a4
     618:	c789                	beqz	a5,622 <DMA_GetFlagStatus+0x4c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:305
  {
    bitstatus = SET;
     61a:	4785                	li	a5,1
     61c:	fef42623          	sw	a5,-20(s0)
     620:	a019                	j	626 <DMA_GetFlagStatus+0x50>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:309
  }
  else
  {
    bitstatus = RESET;
     622:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:312
  }
  
  return  bitstatus;
     626:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:313
}
     62a:	853e                	mv	a0,a5
     62c:	5432                	lw	s0,44(sp)
     62e:	6145                	addi	sp,sp,48
     630:	8082                	ret

00000632 <DMA_ClearFlag>:
DMA_ClearFlag():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:371
*                      DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
*                      DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Return         : None 
*********************************************************************************/
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
     632:	1101                	addi	sp,sp,-32
     634:	ce22                	sw	s0,28(sp)
     636:	1000                	addi	s0,sp,32
     638:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:372
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
     63c:	fec42703          	lw	a4,-20(s0)
     640:	100007b7          	lui	a5,0x10000
     644:	8ff9                	and	a5,a5,a4
     646:	cb89                	beqz	a5,658 <DMA_ClearFlag+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:374
  {
    DMA2->INTFCR = DMAy_FLAG;
     648:	400207b7          	lui	a5,0x40020
     64c:	40078793          	addi	a5,a5,1024 # 40020400 <_eusrstack+0x2001b400>
     650:	fec42703          	lw	a4,-20(s0)
     654:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:380
  }
  else
  {
    DMA1->INTFCR = DMAy_FLAG;
  }
}
     656:	a031                	j	662 <DMA_ClearFlag+0x30>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:378
    DMA1->INTFCR = DMAy_FLAG;
     658:	400207b7          	lui	a5,0x40020
     65c:	fec42703          	lw	a4,-20(s0)
     660:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:380
}
     662:	0001                	nop
     664:	4472                	lw	s0,28(sp)
     666:	6105                	addi	sp,sp,32
     668:	8082                	ret

0000066a <EXTI_GetITStatus>:
EXTI_GetITStatus():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:131
* Description    : Checks whether the specified EXTI line is asserted or not.
* Input          : EXTI_Line: specifies the EXTI lines to be enabled or disabled.
* Return         : The new state of EXTI_Line (SET or RESET).
*********************************************************************************/	
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
     66a:	7179                	addi	sp,sp,-48
     66c:	d622                	sw	s0,44(sp)
     66e:	1800                	addi	s0,sp,48
     670:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:132
  ITStatus bitstatus = RESET;
     674:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:133
  uint32_t enablestatus = 0;
     678:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:135
  
  enablestatus =  EXTI->INTENR & EXTI_Line;
     67c:	400107b7          	lui	a5,0x40010
     680:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     684:	439c                	lw	a5,0(a5)
     686:	fdc42703          	lw	a4,-36(s0)
     68a:	8ff9                	and	a5,a5,a4
     68c:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:136
  if (((EXTI->INTFR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
     690:	400107b7          	lui	a5,0x40010
     694:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     698:	4bd8                	lw	a4,20(a5)
     69a:	fdc42783          	lw	a5,-36(s0)
     69e:	8ff9                	and	a5,a5,a4
     6a0:	cb81                	beqz	a5,6b0 <EXTI_GetITStatus+0x46>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:136 (discriminator 1)
     6a2:	fe842783          	lw	a5,-24(s0)
     6a6:	c789                	beqz	a5,6b0 <EXTI_GetITStatus+0x46>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:138
  {
    bitstatus = SET;
     6a8:	4785                	li	a5,1
     6aa:	fef42623          	sw	a5,-20(s0)
     6ae:	a019                	j	6b4 <EXTI_GetITStatus+0x4a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:142
  }
  else
  {
    bitstatus = RESET;
     6b0:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:144
  }
  return bitstatus;
     6b4:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:145
}
     6b8:	853e                	mv	a0,a5
     6ba:	5432                	lw	s0,44(sp)
     6bc:	6145                	addi	sp,sp,48
     6be:	8082                	ret

000006c0 <EXTI_ClearITPendingBit>:
EXTI_ClearITPendingBit():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:154
* Description    : Clears the EXTI's line pending bits.
* Input          : EXTI_Line: specifies the EXTI lines to be enabled or disabled.
* Return         : None
*********************************************************************************/
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{  
     6c0:	1101                	addi	sp,sp,-32
     6c2:	ce22                	sw	s0,28(sp)
     6c4:	1000                	addi	s0,sp,32
     6c6:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:155
  EXTI->INTFR = EXTI_Line;
     6ca:	400107b7          	lui	a5,0x40010
     6ce:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     6d2:	fec42703          	lw	a4,-20(s0)
     6d6:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:156
}
     6d8:	0001                	nop
     6da:	4472                	lw	s0,28(sp)
     6dc:	6105                	addi	sp,sp,32
     6de:	8082                	ret

000006e0 <GPIO_Init>:
GPIO_Init():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:88
* Input          : GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
*      contains the configuration information for the specified GPIO peripheral.
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
     6e0:	7139                	addi	sp,sp,-64
     6e2:	de22                	sw	s0,60(sp)
     6e4:	0080                	addi	s0,sp,64
     6e6:	fca42623          	sw	a0,-52(s0)
     6ea:	fcb42423          	sw	a1,-56(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:89
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
     6ee:	fe042623          	sw	zero,-20(s0)
     6f2:	fe042023          	sw	zero,-32(s0)
     6f6:	fe042423          	sw	zero,-24(s0)
     6fa:	fc042e23          	sw	zero,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:90
  uint32_t tmpreg = 0x00, pinmask = 0x00;
     6fe:	fe042223          	sw	zero,-28(s0)
     702:	fc042c23          	sw	zero,-40(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:92

  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
     706:	fc842783          	lw	a5,-56(s0)
     70a:	479c                	lw	a5,8(a5)
     70c:	8bbd                	andi	a5,a5,15
     70e:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:94
	
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
     712:	fc842783          	lw	a5,-56(s0)
     716:	479c                	lw	a5,8(a5)
     718:	8bc1                	andi	a5,a5,16
     71a:	cb89                	beqz	a5,72c <GPIO_Init+0x4c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:96
  { 
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
     71c:	fc842783          	lw	a5,-56(s0)
     720:	43dc                	lw	a5,4(a5)
     722:	fec42703          	lw	a4,-20(s0)
     726:	8fd9                	or	a5,a5,a4
     728:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:99
  }

  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
     72c:	fc842783          	lw	a5,-56(s0)
     730:	0007d783          	lhu	a5,0(a5)
     734:	0ff7f793          	andi	a5,a5,255
     738:	cff1                	beqz	a5,814 <__stack_size+0x14>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:101
  {
    tmpreg = GPIOx->CFGLR;
     73a:	fcc42783          	lw	a5,-52(s0)
     73e:	439c                	lw	a5,0(a5)
     740:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103
		
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     744:	fe042423          	sw	zero,-24(s0)
     748:	a865                	j	800 <__stack_size>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:105
    {
      pos = ((uint32_t)0x01) << pinpos;
     74a:	fe842783          	lw	a5,-24(s0)
     74e:	4705                	li	a4,1
     750:	00f717b3          	sll	a5,a4,a5
     754:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:106
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
     758:	fc842783          	lw	a5,-56(s0)
     75c:	0007d783          	lhu	a5,0(a5)
     760:	873e                	mv	a4,a5
     762:	fdc42783          	lw	a5,-36(s0)
     766:	8ff9                	and	a5,a5,a4
     768:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:108
			
      if (currentpin == pos)
     76c:	fe042703          	lw	a4,-32(s0)
     770:	fdc42783          	lw	a5,-36(s0)
     774:	08f71163          	bne	a4,a5,7f6 <GPIO_Init+0x116>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:110
      {
        pos = pinpos << 2;
     778:	fe842783          	lw	a5,-24(s0)
     77c:	078a                	slli	a5,a5,0x2
     77e:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:111
        pinmask = ((uint32_t)0x0F) << pos;
     782:	fdc42783          	lw	a5,-36(s0)
     786:	473d                	li	a4,15
     788:	00f717b3          	sll	a5,a4,a5
     78c:	fcf42c23          	sw	a5,-40(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:112
        tmpreg &= ~pinmask;
     790:	fd842783          	lw	a5,-40(s0)
     794:	fff7c793          	not	a5,a5
     798:	fe442703          	lw	a4,-28(s0)
     79c:	8ff9                	and	a5,a5,a4
     79e:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:113
        tmpreg |= (currentmode << pos);
     7a2:	fdc42783          	lw	a5,-36(s0)
     7a6:	fec42703          	lw	a4,-20(s0)
     7aa:	00f717b3          	sll	a5,a4,a5
     7ae:	fe442703          	lw	a4,-28(s0)
     7b2:	8fd9                	or	a5,a5,a4
     7b4:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:115

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
     7b8:	fc842783          	lw	a5,-56(s0)
     7bc:	4798                	lw	a4,8(a5)
     7be:	02800793          	li	a5,40
     7c2:	00f71b63          	bne	a4,a5,7d8 <GPIO_Init+0xf8>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:117
        {
          GPIOx->BCR = (((uint32_t)0x01) << pinpos);
     7c6:	fe842783          	lw	a5,-24(s0)
     7ca:	4705                	li	a4,1
     7cc:	00f71733          	sll	a4,a4,a5
     7d0:	fcc42783          	lw	a5,-52(s0)
     7d4:	cbd8                	sw	a4,20(a5)
     7d6:	a005                	j	7f6 <GPIO_Init+0x116>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:121
        }
        else
        {
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
     7d8:	fc842783          	lw	a5,-56(s0)
     7dc:	4798                	lw	a4,8(a5)
     7de:	04800793          	li	a5,72
     7e2:	00f71a63          	bne	a4,a5,7f6 <GPIO_Init+0x116>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:123
          {
            GPIOx->BSHR = (((uint32_t)0x01) << pinpos);
     7e6:	fe842783          	lw	a5,-24(s0)
     7ea:	4705                	li	a4,1
     7ec:	00f71733          	sll	a4,a4,a5
     7f0:	fcc42783          	lw	a5,-52(s0)
     7f4:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103 (discriminator 2)
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     7f6:	fe842783          	lw	a5,-24(s0)
     7fa:	0785                	addi	a5,a5,1
     7fc:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103 (discriminator 1)
     800:	fe842703          	lw	a4,-24(s0)
     804:	479d                	li	a5,7
     806:	f4e7f2e3          	bgeu	a5,a4,74a <GPIO_Init+0x6a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:128
          }
        }
      }
    }
    GPIOx->CFGLR = tmpreg;
     80a:	fcc42783          	lw	a5,-52(s0)
     80e:	fe442703          	lw	a4,-28(s0)
     812:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:131
  }

  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
     814:	fc842783          	lw	a5,-56(s0)
     818:	0007d703          	lhu	a4,0(a5)
     81c:	0ff00793          	li	a5,255
     820:	0ee7f163          	bgeu	a5,a4,902 <__stack_size+0x102>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:133
  {
    tmpreg = GPIOx->CFGHR;
     824:	fcc42783          	lw	a5,-52(s0)
     828:	43dc                	lw	a5,4(a5)
     82a:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135
		
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     82e:	fe042423          	sw	zero,-24(s0)
     832:	a875                	j	8ee <__stack_size+0xee>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:137
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
     834:	fe842783          	lw	a5,-24(s0)
     838:	07a1                	addi	a5,a5,8
     83a:	4705                	li	a4,1
     83c:	00f717b3          	sll	a5,a4,a5
     840:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:138
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
     844:	fc842783          	lw	a5,-56(s0)
     848:	0007d783          	lhu	a5,0(a5)
     84c:	873e                	mv	a4,a5
     84e:	fdc42783          	lw	a5,-36(s0)
     852:	8ff9                	and	a5,a5,a4
     854:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:140
			
      if (currentpin == pos)
     858:	fe042703          	lw	a4,-32(s0)
     85c:	fdc42783          	lw	a5,-36(s0)
     860:	08f71263          	bne	a4,a5,8e4 <__stack_size+0xe4>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:142
      {
        pos = pinpos << 2;
     864:	fe842783          	lw	a5,-24(s0)
     868:	078a                	slli	a5,a5,0x2
     86a:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:143
        pinmask = ((uint32_t)0x0F) << pos;
     86e:	fdc42783          	lw	a5,-36(s0)
     872:	473d                	li	a4,15
     874:	00f717b3          	sll	a5,a4,a5
     878:	fcf42c23          	sw	a5,-40(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:144
        tmpreg &= ~pinmask;
     87c:	fd842783          	lw	a5,-40(s0)
     880:	fff7c793          	not	a5,a5
     884:	fe442703          	lw	a4,-28(s0)
     888:	8ff9                	and	a5,a5,a4
     88a:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:145
        tmpreg |= (currentmode << pos);
     88e:	fdc42783          	lw	a5,-36(s0)
     892:	fec42703          	lw	a4,-20(s0)
     896:	00f717b3          	sll	a5,a4,a5
     89a:	fe442703          	lw	a4,-28(s0)
     89e:	8fd9                	or	a5,a5,a4
     8a0:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:147

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
     8a4:	fc842783          	lw	a5,-56(s0)
     8a8:	4798                	lw	a4,8(a5)
     8aa:	02800793          	li	a5,40
     8ae:	00f71b63          	bne	a4,a5,8c4 <__stack_size+0xc4>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:149
        {
          GPIOx->BCR = (((uint32_t)0x01) << (pinpos + 0x08));
     8b2:	fe842783          	lw	a5,-24(s0)
     8b6:	07a1                	addi	a5,a5,8
     8b8:	4705                	li	a4,1
     8ba:	00f71733          	sll	a4,a4,a5
     8be:	fcc42783          	lw	a5,-52(s0)
     8c2:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:152
        }

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
     8c4:	fc842783          	lw	a5,-56(s0)
     8c8:	4798                	lw	a4,8(a5)
     8ca:	04800793          	li	a5,72
     8ce:	00f71b63          	bne	a4,a5,8e4 <__stack_size+0xe4>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:154
        {
          GPIOx->BSHR = (((uint32_t)0x01) << (pinpos + 0x08));
     8d2:	fe842783          	lw	a5,-24(s0)
     8d6:	07a1                	addi	a5,a5,8
     8d8:	4705                	li	a4,1
     8da:	00f71733          	sll	a4,a4,a5
     8de:	fcc42783          	lw	a5,-52(s0)
     8e2:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135 (discriminator 2)
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     8e4:	fe842783          	lw	a5,-24(s0)
     8e8:	0785                	addi	a5,a5,1
     8ea:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135 (discriminator 1)
     8ee:	fe842703          	lw	a4,-24(s0)
     8f2:	479d                	li	a5,7
     8f4:	f4e7f0e3          	bgeu	a5,a4,834 <__stack_size+0x34>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:158
        }
      }
    }
    GPIOx->CFGHR = tmpreg;
     8f8:	fcc42783          	lw	a5,-52(s0)
     8fc:	fe442703          	lw	a4,-28(s0)
     900:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:160
  }
}
     902:	0001                	nop
     904:	5472                	lw	s0,60(sp)
     906:	6121                	addi	sp,sp,64
     908:	8082                	ret

0000090a <GPIO_WriteBit>:
GPIO_WriteBit():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:282
*                    Bit_SetL: to clear the port pin.
*                    Bit_SetH: to set the port pin.                  
* Return         : None
*******************************************************************************/
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
     90a:	1101                	addi	sp,sp,-32
     90c:	ce22                	sw	s0,28(sp)
     90e:	1000                	addi	s0,sp,32
     910:	fea42623          	sw	a0,-20(s0)
     914:	87ae                	mv	a5,a1
     916:	fec42223          	sw	a2,-28(s0)
     91a:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:283
  if (BitVal != Bit_RESET)
     91e:	fe442783          	lw	a5,-28(s0)
     922:	c799                	beqz	a5,930 <GPIO_WriteBit+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:285
  {
    GPIOx->BSHR = GPIO_Pin;
     924:	fea45703          	lhu	a4,-22(s0)
     928:	fec42783          	lw	a5,-20(s0)
     92c:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:291
  }
  else
  {
    GPIOx->BCR = GPIO_Pin;
  }
}
     92e:	a031                	j	93a <GPIO_WriteBit+0x30>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:289
    GPIOx->BCR = GPIO_Pin;
     930:	fea45703          	lhu	a4,-22(s0)
     934:	fec42783          	lw	a5,-20(s0)
     938:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:291
}
     93a:	0001                	nop
     93c:	4472                	lw	s0,28(sp)
     93e:	6105                	addi	sp,sp,32
     940:	8082                	ret

00000942 <GPIO_PinRemapConfig>:
GPIO_PinRemapConfig():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:402
*      only for High density Value line devices)     
*                  NewState: ENABLE or DISABLE.             
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
     942:	7179                	addi	sp,sp,-48
     944:	d622                	sw	s0,44(sp)
     946:	1800                	addi	s0,sp,48
     948:	fca42e23          	sw	a0,-36(s0)
     94c:	fcb42c23          	sw	a1,-40(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:403
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
     950:	fe042423          	sw	zero,-24(s0)
     954:	fe042223          	sw	zero,-28(s0)
     958:	fe042623          	sw	zero,-20(s0)
     95c:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:405

  if((GPIO_Remap & 0x80000000) == 0x80000000)
     960:	fdc42783          	lw	a5,-36(s0)
     964:	0007d863          	bgez	a5,974 <GPIO_PinRemapConfig+0x32>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:407
  {
    tmpreg = AFIO->PCFR2;
     968:	400107b7          	lui	a5,0x40010
     96c:	4fdc                	lw	a5,28(a5)
     96e:	fef42623          	sw	a5,-20(s0)
     972:	a031                	j	97e <GPIO_PinRemapConfig+0x3c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:411
  }
  else
  {
    tmpreg = AFIO->PCFR1;
     974:	400107b7          	lui	a5,0x40010
     978:	43dc                	lw	a5,4(a5)
     97a:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:414
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
     97e:	fdc42783          	lw	a5,-36(s0)
     982:	83c1                	srli	a5,a5,0x10
     984:	8bbd                	andi	a5,a5,15
     986:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:415
  tmp = GPIO_Remap & LSB_MASK;
     98a:	fdc42703          	lw	a4,-36(s0)
     98e:	67c1                	lui	a5,0x10
     990:	17fd                	addi	a5,a5,-1
     992:	8ff9                	and	a5,a5,a4
     994:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:417

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
     998:	fdc42703          	lw	a4,-36(s0)
     99c:	003007b7          	lui	a5,0x300
     9a0:	8f7d                	and	a4,a4,a5
     9a2:	003007b7          	lui	a5,0x300
     9a6:	02f71563          	bne	a4,a5,9d0 <GPIO_PinRemapConfig+0x8e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:419
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
     9aa:	fec42703          	lw	a4,-20(s0)
     9ae:	f10007b7          	lui	a5,0xf1000
     9b2:	17fd                	addi	a5,a5,-1
     9b4:	8ff9                	and	a5,a5,a4
     9b6:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:420
    AFIO->PCFR1 &= DBGAFR_SWJCFG_MASK;
     9ba:	400107b7          	lui	a5,0x40010
     9be:	43d4                	lw	a3,4(a5)
     9c0:	400107b7          	lui	a5,0x40010
     9c4:	f1000737          	lui	a4,0xf1000
     9c8:	177d                	addi	a4,a4,-1
     9ca:	8f75                	and	a4,a4,a3
     9cc:	c3d8                	sw	a4,4(a5)
     9ce:	a0ad                	j	a38 <GPIO_PinRemapConfig+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:422
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
     9d0:	fdc42703          	lw	a4,-36(s0)
     9d4:	001007b7          	lui	a5,0x100
     9d8:	8ff9                	and	a5,a5,a4
     9da:	cb8d                	beqz	a5,a0c <GPIO_PinRemapConfig+0xca>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:424
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
     9dc:	fe042783          	lw	a5,-32(s0)
     9e0:	470d                	li	a4,3
     9e2:	00f717b3          	sll	a5,a4,a5
     9e6:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:425
    tmpreg &= ~tmp1;
     9ea:	fe442783          	lw	a5,-28(s0)
     9ee:	fff7c793          	not	a5,a5
     9f2:	fec42703          	lw	a4,-20(s0)
     9f6:	8ff9                	and	a5,a5,a4
     9f8:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:426
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
     9fc:	fec42703          	lw	a4,-20(s0)
     a00:	0f0007b7          	lui	a5,0xf000
     a04:	8fd9                	or	a5,a5,a4
     a06:	fef42623          	sw	a5,-20(s0)
     a0a:	a03d                	j	a38 <GPIO_PinRemapConfig+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:430
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
     a0c:	fdc42783          	lw	a5,-36(s0)
     a10:	83d5                	srli	a5,a5,0x15
     a12:	0792                	slli	a5,a5,0x4
     a14:	fe842703          	lw	a4,-24(s0)
     a18:	00f717b3          	sll	a5,a4,a5
     a1c:	fff7c793          	not	a5,a5
     a20:	fec42703          	lw	a4,-20(s0)
     a24:	8ff9                	and	a5,a5,a4
     a26:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:431
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
     a2a:	fec42703          	lw	a4,-20(s0)
     a2e:	0f0007b7          	lui	a5,0xf000
     a32:	8fd9                	or	a5,a5,a4
     a34:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:434
  }

  if (NewState != DISABLE)
     a38:	fd842783          	lw	a5,-40(s0)
     a3c:	cf91                	beqz	a5,a58 <GPIO_PinRemapConfig+0x116>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:436
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
     a3e:	fdc42783          	lw	a5,-36(s0)
     a42:	83d5                	srli	a5,a5,0x15
     a44:	0792                	slli	a5,a5,0x4
     a46:	fe842703          	lw	a4,-24(s0)
     a4a:	00f717b3          	sll	a5,a4,a5
     a4e:	fec42703          	lw	a4,-20(s0)
     a52:	8fd9                	or	a5,a5,a4
     a54:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:439
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
     a58:	fdc42783          	lw	a5,-36(s0)
     a5c:	0007d863          	bgez	a5,a6c <GPIO_PinRemapConfig+0x12a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:441
  {
    AFIO->PCFR2 = tmpreg;
     a60:	400107b7          	lui	a5,0x40010
     a64:	fec42703          	lw	a4,-20(s0)
     a68:	cfd8                	sw	a4,28(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:447
  }
  else
  {
    AFIO->PCFR1 = tmpreg;
  }  
}
     a6a:	a031                	j	a76 <GPIO_PinRemapConfig+0x134>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:445
    AFIO->PCFR1 = tmpreg;
     a6c:	400107b7          	lui	a5,0x40010
     a70:	fec42703          	lw	a4,-20(s0)
     a74:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:447
}
     a76:	0001                	nop
     a78:	5432                	lw	s0,44(sp)
     a7a:	6145                	addi	sp,sp,48
     a7c:	8082                	ret

00000a7e <RCC_GetClocksFreq>:
RCC_GetClocksFreq():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:469
* Input          : The result of this function could be not correct when using
*      fractional value for HSE crystal.
* Return         : None
********************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
     a7e:	7179                	addi	sp,sp,-48
     a80:	d622                	sw	s0,44(sp)
     a82:	1800                	addi	s0,sp,48
     a84:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:470
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
     a88:	fe042623          	sw	zero,-20(s0)
     a8c:	fe042423          	sw	zero,-24(s0)
     a90:	fe042223          	sw	zero,-28(s0)
     a94:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:472
  
  tmp = RCC->CFGR0 & CFGR0_SWS_Mask;
     a98:	400217b7          	lui	a5,0x40021
     a9c:	43dc                	lw	a5,4(a5)
     a9e:	8bb1                	andi	a5,a5,12
     aa0:	fef42623          	sw	a5,-20(s0)
     aa4:	fec42703          	lw	a4,-20(s0)
     aa8:	4791                	li	a5,4
     aaa:	02f70263          	beq	a4,a5,ace <RCC_GetClocksFreq+0x50>
     aae:	fec42703          	lw	a4,-20(s0)
     ab2:	47a1                	li	a5,8
     ab4:	02f70563          	beq	a4,a5,ade <RCC_GetClocksFreq+0x60>
     ab8:	fec42783          	lw	a5,-20(s0)
     abc:	e7c5                	bnez	a5,b64 <RCC_GetClocksFreq+0xe6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:477
  
  switch (tmp)
  {
    case 0x00: 
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
     abe:	fdc42783          	lw	a5,-36(s0)
     ac2:	007a1737          	lui	a4,0x7a1
     ac6:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x79f6e4>
     aca:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:478
      break;
     acc:	a065                	j	b74 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:481
		
    case 0x04:
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
     ace:	fdc42783          	lw	a5,-36(s0)
     ad2:	007a1737          	lui	a4,0x7a1
     ad6:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x79f6e4>
     ada:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:482
      break;
     adc:	a861                	j	b74 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:485
		
    case 0x08:
      pllmull = RCC->CFGR0 & CFGR0_PLLMull_Mask;
     ade:	400217b7          	lui	a5,0x40021
     ae2:	43d8                	lw	a4,4(a5)
     ae4:	003c07b7          	lui	a5,0x3c0
     ae8:	8ff9                	and	a5,a5,a4
     aea:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:486
      pllsource = RCC->CFGR0 & CFGR0_PLLSRC_Mask;    
     aee:	400217b7          	lui	a5,0x40021
     af2:	43d8                	lw	a4,4(a5)
     af4:	67c1                	lui	a5,0x10
     af6:	8ff9                	and	a5,a5,a4
     af8:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:487
      pllmull = ( pllmull >> 18) + 2;
     afc:	fe842783          	lw	a5,-24(s0)
     b00:	83c9                	srli	a5,a5,0x12
     b02:	0789                	addi	a5,a5,2
     b04:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:489
      
      if (pllsource == 0x00)
     b08:	fe442783          	lw	a5,-28(s0)
     b0c:	ef89                	bnez	a5,b26 <RCC_GetClocksFreq+0xa8>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:491
      {
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
     b0e:	fe842703          	lw	a4,-24(s0)
     b12:	003d17b7          	lui	a5,0x3d1
     b16:	90078793          	addi	a5,a5,-1792 # 3d0900 <_data_lma+0x3cede4>
     b1a:	02f70733          	mul	a4,a4,a5
     b1e:	fdc42783          	lw	a5,-36(s0)
     b22:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
        }
      } 
      break;
     b24:	a881                	j	b74 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:495
        if ((RCC->CFGR0 & CFGR0_PLLXTPRE_Mask) != (uint32_t)RESET)
     b26:	400217b7          	lui	a5,0x40021
     b2a:	43d8                	lw	a4,4(a5)
     b2c:	000207b7          	lui	a5,0x20
     b30:	8ff9                	and	a5,a5,a4
     b32:	cf89                	beqz	a5,b4c <RCC_GetClocksFreq+0xce>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:497
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
     b34:	fe842703          	lw	a4,-24(s0)
     b38:	003d17b7          	lui	a5,0x3d1
     b3c:	90078793          	addi	a5,a5,-1792 # 3d0900 <_data_lma+0x3cede4>
     b40:	02f70733          	mul	a4,a4,a5
     b44:	fdc42783          	lw	a5,-36(s0)
     b48:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
      break;
     b4a:	a02d                	j	b74 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:501
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
     b4c:	fe842703          	lw	a4,-24(s0)
     b50:	007a17b7          	lui	a5,0x7a1
     b54:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x79f6e4>
     b58:	02f70733          	mul	a4,a4,a5
     b5c:	fdc42783          	lw	a5,-36(s0)
     b60:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
      break;
     b62:	a809                	j	b74 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:507

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
     b64:	fdc42783          	lw	a5,-36(s0)
     b68:	007a1737          	lui	a4,0x7a1
     b6c:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x79f6e4>
     b70:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:508
      break;
     b72:	0001                	nop
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:511
  }

  tmp = RCC->CFGR0 & CFGR0_HPRE_Set_Mask;
     b74:	400217b7          	lui	a5,0x40021
     b78:	43dc                	lw	a5,4(a5)
     b7a:	0f07f793          	andi	a5,a5,240
     b7e:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:512
  tmp = tmp >> 4;
     b82:	fec42783          	lw	a5,-20(s0)
     b86:	8391                	srli	a5,a5,0x4
     b88:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:513
  presc = APBAHBPrescTable[tmp];
     b8c:	200007b7          	lui	a5,0x20000
     b90:	00078713          	mv	a4,a5
     b94:	fec42783          	lw	a5,-20(s0)
     b98:	97ba                	add	a5,a5,a4
     b9a:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
     b9e:	0ff7f793          	andi	a5,a5,255
     ba2:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:514
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
     ba6:	fdc42783          	lw	a5,-36(s0)
     baa:	4398                	lw	a4,0(a5)
     bac:	fe042783          	lw	a5,-32(s0)
     bb0:	00f75733          	srl	a4,a4,a5
     bb4:	fdc42783          	lw	a5,-36(s0)
     bb8:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:515
  tmp = RCC->CFGR0 & CFGR0_PPRE1_Set_Mask;
     bba:	400217b7          	lui	a5,0x40021
     bbe:	43dc                	lw	a5,4(a5)
     bc0:	7007f793          	andi	a5,a5,1792
     bc4:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:516
  tmp = tmp >> 8;
     bc8:	fec42783          	lw	a5,-20(s0)
     bcc:	83a1                	srli	a5,a5,0x8
     bce:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:517
  presc = APBAHBPrescTable[tmp];
     bd2:	200007b7          	lui	a5,0x20000
     bd6:	00078713          	mv	a4,a5
     bda:	fec42783          	lw	a5,-20(s0)
     bde:	97ba                	add	a5,a5,a4
     be0:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
     be4:	0ff7f793          	andi	a5,a5,255
     be8:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:518
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
     bec:	fdc42783          	lw	a5,-36(s0)
     bf0:	43d8                	lw	a4,4(a5)
     bf2:	fe042783          	lw	a5,-32(s0)
     bf6:	00f75733          	srl	a4,a4,a5
     bfa:	fdc42783          	lw	a5,-36(s0)
     bfe:	c798                	sw	a4,8(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:519
  tmp = RCC->CFGR0 & CFGR0_PPRE2_Set_Mask;
     c00:	400217b7          	lui	a5,0x40021
     c04:	43d8                	lw	a4,4(a5)
     c06:	6791                	lui	a5,0x4
     c08:	80078793          	addi	a5,a5,-2048 # 3800 <_data_lma+0x1ce4>
     c0c:	8ff9                	and	a5,a5,a4
     c0e:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:520
  tmp = tmp >> 11;
     c12:	fec42783          	lw	a5,-20(s0)
     c16:	83ad                	srli	a5,a5,0xb
     c18:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:521
  presc = APBAHBPrescTable[tmp];
     c1c:	200007b7          	lui	a5,0x20000
     c20:	00078713          	mv	a4,a5
     c24:	fec42783          	lw	a5,-20(s0)
     c28:	97ba                	add	a5,a5,a4
     c2a:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
     c2e:	0ff7f793          	andi	a5,a5,255
     c32:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:522
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
     c36:	fdc42783          	lw	a5,-36(s0)
     c3a:	43d8                	lw	a4,4(a5)
     c3c:	fe042783          	lw	a5,-32(s0)
     c40:	00f75733          	srl	a4,a4,a5
     c44:	fdc42783          	lw	a5,-36(s0)
     c48:	c7d8                	sw	a4,12(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:523
  tmp = RCC->CFGR0 & CFGR0_ADCPRE_Set_Mask;
     c4a:	400217b7          	lui	a5,0x40021
     c4e:	43d8                	lw	a4,4(a5)
     c50:	67b1                	lui	a5,0xc
     c52:	8ff9                	and	a5,a5,a4
     c54:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:524
  tmp = tmp >> 14;
     c58:	fec42783          	lw	a5,-20(s0)
     c5c:	83b9                	srli	a5,a5,0xe
     c5e:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:525
  presc = ADCPrescTable[tmp];
     c62:	200007b7          	lui	a5,0x20000
     c66:	01078713          	addi	a4,a5,16 # 20000010 <ADCPrescTable>
     c6a:	fec42783          	lw	a5,-20(s0)
     c6e:	97ba                	add	a5,a5,a4
     c70:	0007c783          	lbu	a5,0(a5)
     c74:	0ff7f793          	andi	a5,a5,255
     c78:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:526
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
     c7c:	fdc42783          	lw	a5,-36(s0)
     c80:	47d8                	lw	a4,12(a5)
     c82:	fe042783          	lw	a5,-32(s0)
     c86:	02f75733          	divu	a4,a4,a5
     c8a:	fdc42783          	lw	a5,-36(s0)
     c8e:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:527
}
     c90:	0001                	nop
     c92:	5432                	lw	s0,44(sp)
     c94:	6145                	addi	sp,sp,48
     c96:	8082                	ret

00000c98 <RCC_APB2PeriphClockCmd>:
RCC_APB2PeriphClockCmd():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:570
*                    RCC_APB2Periph_USART1.
*                  NewState: ENABLE or DISABLE
* Return         : None
*******************************************************************************/	
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
     c98:	1101                	addi	sp,sp,-32
     c9a:	ce22                	sw	s0,28(sp)
     c9c:	1000                	addi	s0,sp,32
     c9e:	fea42623          	sw	a0,-20(s0)
     ca2:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:571
  if (NewState != DISABLE)
     ca6:	fe842783          	lw	a5,-24(s0)
     caa:	cb99                	beqz	a5,cc0 <RCC_APB2PeriphClockCmd+0x28>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:573
  {
    RCC->APB2PCENR |= RCC_APB2Periph;
     cac:	400217b7          	lui	a5,0x40021
     cb0:	4f94                	lw	a3,24(a5)
     cb2:	400217b7          	lui	a5,0x40021
     cb6:	fec42703          	lw	a4,-20(s0)
     cba:	8f55                	or	a4,a4,a3
     cbc:	cf98                	sw	a4,24(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:579
  }
  else
  {
    RCC->APB2PCENR &= ~RCC_APB2Periph;
  }
}
     cbe:	a821                	j	cd6 <RCC_APB2PeriphClockCmd+0x3e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:577
    RCC->APB2PCENR &= ~RCC_APB2Periph;
     cc0:	400217b7          	lui	a5,0x40021
     cc4:	4f94                	lw	a3,24(a5)
     cc6:	fec42783          	lw	a5,-20(s0)
     cca:	fff7c713          	not	a4,a5
     cce:	400217b7          	lui	a5,0x40021
     cd2:	8f75                	and	a4,a4,a3
     cd4:	cf98                	sw	a4,24(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:579
}
     cd6:	0001                	nop
     cd8:	4472                	lw	s0,28(sp)
     cda:	6105                	addi	sp,sp,32
     cdc:	8082                	ret

00000cde <RCC_APB1PeriphClockCmd>:
RCC_APB1PeriphClockCmd():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:603
*                    RCC_APB1Periph_DAC.                
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/	
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
     cde:	1101                	addi	sp,sp,-32
     ce0:	ce22                	sw	s0,28(sp)
     ce2:	1000                	addi	s0,sp,32
     ce4:	fea42623          	sw	a0,-20(s0)
     ce8:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:604
  if (NewState != DISABLE)
     cec:	fe842783          	lw	a5,-24(s0)
     cf0:	cb99                	beqz	a5,d06 <RCC_APB1PeriphClockCmd+0x28>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:606
  {
    RCC->APB1PCENR |= RCC_APB1Periph;
     cf2:	400217b7          	lui	a5,0x40021
     cf6:	4fd4                	lw	a3,28(a5)
     cf8:	400217b7          	lui	a5,0x40021
     cfc:	fec42703          	lw	a4,-20(s0)
     d00:	8f55                	or	a4,a4,a3
     d02:	cfd8                	sw	a4,28(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:612
  }
  else
  {
    RCC->APB1PCENR &= ~RCC_APB1Periph;
  }
}
     d04:	a821                	j	d1c <RCC_APB1PeriphClockCmd+0x3e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:610
    RCC->APB1PCENR &= ~RCC_APB1Periph;
     d06:	400217b7          	lui	a5,0x40021
     d0a:	4fd4                	lw	a3,28(a5)
     d0c:	fec42783          	lw	a5,-20(s0)
     d10:	fff7c713          	not	a4,a5
     d14:	400217b7          	lui	a5,0x40021
     d18:	8f75                	and	a4,a4,a3
     d1a:	cfd8                	sw	a4,28(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:612
}
     d1c:	0001                	nop
     d1e:	4472                	lw	s0,28(sp)
     d20:	6105                	addi	sp,sp,32
     d22:	8082                	ret

00000d24 <TIM_GetITStatus>:
TIM_GetITStatus():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1853
*                    TIM_IT_Trigger: TIM Trigger Interrupt source.
*                    TIM_IT_Break: TIM Break Interrupt source.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
     d24:	7179                	addi	sp,sp,-48
     d26:	d622                	sw	s0,44(sp)
     d28:	1800                	addi	s0,sp,48
     d2a:	fca42e23          	sw	a0,-36(s0)
     d2e:	87ae                	mv	a5,a1
     d30:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1854
  ITStatus bitstatus = RESET;  
     d34:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1855
  uint16_t itstatus = 0x0, itenable = 0x0;
     d38:	fe041523          	sh	zero,-22(s0)
     d3c:	fe041423          	sh	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1857
   
  itstatus = TIMx->INTFR & TIM_IT;
     d40:	fdc42783          	lw	a5,-36(s0)
     d44:	0107d783          	lhu	a5,16(a5) # 40021010 <_eusrstack+0x2001c010>
     d48:	01079713          	slli	a4,a5,0x10
     d4c:	8341                	srli	a4,a4,0x10
     d4e:	fda45783          	lhu	a5,-38(s0)
     d52:	8ff9                	and	a5,a5,a4
     d54:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1859
  
  itenable = TIMx->DMAINTENR & TIM_IT;
     d58:	fdc42783          	lw	a5,-36(s0)
     d5c:	00c7d783          	lhu	a5,12(a5)
     d60:	01079713          	slli	a4,a5,0x10
     d64:	8341                	srli	a4,a4,0x10
     d66:	fda45783          	lhu	a5,-38(s0)
     d6a:	8ff9                	and	a5,a5,a4
     d6c:	fef41423          	sh	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1860
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
     d70:	fea45783          	lhu	a5,-22(s0)
     d74:	cb81                	beqz	a5,d84 <TIM_GetITStatus+0x60>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1860 (discriminator 1)
     d76:	fe845783          	lhu	a5,-24(s0)
     d7a:	c789                	beqz	a5,d84 <TIM_GetITStatus+0x60>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1862
  {
    bitstatus = SET;
     d7c:	4785                	li	a5,1
     d7e:	fef42623          	sw	a5,-20(s0)
     d82:	a019                	j	d88 <TIM_GetITStatus+0x64>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1866
  }
  else
  {
    bitstatus = RESET;
     d84:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1869
  }
	
  return bitstatus;
     d88:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1870
}
     d8c:	853e                	mv	a0,a5
     d8e:	5432                	lw	s0,44(sp)
     d90:	6145                	addi	sp,sp,48
     d92:	8082                	ret

00000d94 <TIM_ClearITPendingBit>:
TIM_ClearITPendingBit():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1888
*                    TIM_IT_Trigger: TIM Trigger Interrupt source.
*                    TIM_IT_Break: TIM Break Interrupt source.
* Return         : None
*******************************************************************************/
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
     d94:	1101                	addi	sp,sp,-32
     d96:	ce22                	sw	s0,28(sp)
     d98:	1000                	addi	s0,sp,32
     d9a:	fea42623          	sw	a0,-20(s0)
     d9e:	87ae                	mv	a5,a1
     da0:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1889
  TIMx->INTFR = (uint16_t)~TIM_IT;
     da4:	fea45783          	lhu	a5,-22(s0)
     da8:	fff7c793          	not	a5,a5
     dac:	01079713          	slli	a4,a5,0x10
     db0:	8341                	srli	a4,a4,0x10
     db2:	fec42783          	lw	a5,-20(s0)
     db6:	00e79823          	sh	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1890
}
     dba:	0001                	nop
     dbc:	4472                	lw	s0,28(sp)
     dbe:	6105                	addi	sp,sp,32
     dc0:	8082                	ret

00000dc2 <USART_Init>:
USART_Init():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:105
*                  USART_InitStruct: pointer to a USART_InitTypeDef structure
*      that contains the configuration information for the specified USART peripheral. 
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
     dc2:	715d                	addi	sp,sp,-80
     dc4:	c686                	sw	ra,76(sp)
     dc6:	c4a2                	sw	s0,72(sp)
     dc8:	0880                	addi	s0,sp,80
     dca:	faa42e23          	sw	a0,-68(s0)
     dce:	fab42c23          	sw	a1,-72(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:106
  uint32_t tmpreg = 0x00, apbclock = 0x00;
     dd2:	fe042623          	sw	zero,-20(s0)
     dd6:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:107
  uint32_t integerdivider = 0x00;
     dda:	fe042223          	sw	zero,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:108
  uint32_t fractionaldivider = 0x00;
     dde:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:109
  uint32_t usartxbase = 0;
     de2:	fc042e23          	sw	zero,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:116

  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
  }

  usartxbase = (uint32_t)USARTx;
     de6:	fbc42783          	lw	a5,-68(s0)
     dea:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:117
  tmpreg = USARTx->CTLR2;
     dee:	fbc42783          	lw	a5,-68(s0)
     df2:	0107d783          	lhu	a5,16(a5)
     df6:	07c2                	slli	a5,a5,0x10
     df8:	83c1                	srli	a5,a5,0x10
     dfa:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:118
  tmpreg &= CTLR2_STOP_CLEAR_Mask;
     dfe:	fec42703          	lw	a4,-20(s0)
     e02:	67b5                	lui	a5,0xd
     e04:	17fd                	addi	a5,a5,-1
     e06:	8ff9                	and	a5,a5,a4
     e08:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:119
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;  
     e0c:	fb842783          	lw	a5,-72(s0)
     e10:	0067d783          	lhu	a5,6(a5) # d006 <_data_lma+0xb4ea>
     e14:	873e                	mv	a4,a5
     e16:	fec42783          	lw	a5,-20(s0)
     e1a:	8fd9                	or	a5,a5,a4
     e1c:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:121
	
  USARTx->CTLR2 = (uint16_t)tmpreg;
     e20:	fec42783          	lw	a5,-20(s0)
     e24:	01079713          	slli	a4,a5,0x10
     e28:	8341                	srli	a4,a4,0x10
     e2a:	fbc42783          	lw	a5,-68(s0)
     e2e:	00e79823          	sh	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:122
  tmpreg = USARTx->CTLR1;
     e32:	fbc42783          	lw	a5,-68(s0)
     e36:	00c7d783          	lhu	a5,12(a5)
     e3a:	07c2                	slli	a5,a5,0x10
     e3c:	83c1                	srli	a5,a5,0x10
     e3e:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:123
  tmpreg &= CTLR1_CLEAR_Mask;
     e42:	fec42703          	lw	a4,-20(s0)
     e46:	67bd                	lui	a5,0xf
     e48:	9f378793          	addi	a5,a5,-1549 # e9f3 <_data_lma+0xced7>
     e4c:	8ff9                	and	a5,a5,a4
     e4e:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:124
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
     e52:	fb842783          	lw	a5,-72(s0)
     e56:	0047d703          	lhu	a4,4(a5)
     e5a:	fb842783          	lw	a5,-72(s0)
     e5e:	0087d783          	lhu	a5,8(a5)
     e62:	8fd9                	or	a5,a5,a4
     e64:	01079713          	slli	a4,a5,0x10
     e68:	8341                	srli	a4,a4,0x10
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:125
            USART_InitStruct->USART_Mode;
     e6a:	fb842783          	lw	a5,-72(s0)
     e6e:	00a7d783          	lhu	a5,10(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:124
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
     e72:	8fd9                	or	a5,a5,a4
     e74:	07c2                	slli	a5,a5,0x10
     e76:	83c1                	srli	a5,a5,0x10
     e78:	873e                	mv	a4,a5
     e7a:	fec42783          	lw	a5,-20(s0)
     e7e:	8fd9                	or	a5,a5,a4
     e80:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:126
  USARTx->CTLR1 = (uint16_t)tmpreg;
     e84:	fec42783          	lw	a5,-20(s0)
     e88:	01079713          	slli	a4,a5,0x10
     e8c:	8341                	srli	a4,a4,0x10
     e8e:	fbc42783          	lw	a5,-68(s0)
     e92:	00e79623          	sh	a4,12(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:128
 
  tmpreg = USARTx->CTLR3;
     e96:	fbc42783          	lw	a5,-68(s0)
     e9a:	0147d783          	lhu	a5,20(a5)
     e9e:	07c2                	slli	a5,a5,0x10
     ea0:	83c1                	srli	a5,a5,0x10
     ea2:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:129
  tmpreg &= CTLR3_CLEAR_Mask;
     ea6:	fec42703          	lw	a4,-20(s0)
     eaa:	67c1                	lui	a5,0x10
     eac:	cff78793          	addi	a5,a5,-769 # fcff <_data_lma+0xe1e3>
     eb0:	8ff9                	and	a5,a5,a4
     eb2:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:130
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
     eb6:	fb842783          	lw	a5,-72(s0)
     eba:	00c7d783          	lhu	a5,12(a5)
     ebe:	873e                	mv	a4,a5
     ec0:	fec42783          	lw	a5,-20(s0)
     ec4:	8fd9                	or	a5,a5,a4
     ec6:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:131
  USARTx->CTLR3 = (uint16_t)tmpreg;
     eca:	fec42783          	lw	a5,-20(s0)
     ece:	01079713          	slli	a4,a5,0x10
     ed2:	8341                	srli	a4,a4,0x10
     ed4:	fbc42783          	lw	a5,-68(s0)
     ed8:	00e79a23          	sh	a4,20(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:133

  RCC_GetClocksFreq(&RCC_ClocksStatus);
     edc:	fc840793          	addi	a5,s0,-56
     ee0:	853e                	mv	a0,a5
     ee2:	3e71                	jal	a7e <RCC_GetClocksFreq>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:135
	
  if (usartxbase == USART1_BASE)
     ee4:	fdc42703          	lw	a4,-36(s0)
     ee8:	400147b7          	lui	a5,0x40014
     eec:	80078793          	addi	a5,a5,-2048 # 40013800 <_eusrstack+0x2000e800>
     ef0:	00f71763          	bne	a4,a5,efe <USART_Init+0x13c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:137
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
     ef4:	fd442783          	lw	a5,-44(s0)
     ef8:	fef42423          	sw	a5,-24(s0)
     efc:	a029                	j	f06 <USART_Init+0x144>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:141
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
     efe:	fd042783          	lw	a5,-48(s0)
     f02:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:144
  }
  
  if ((USARTx->CTLR1 & CTLR1_OVER8_Set) != 0)
     f06:	fbc42783          	lw	a5,-68(s0)
     f0a:	00c7d783          	lhu	a5,12(a5)
     f0e:	07c2                	slli	a5,a5,0x10
     f10:	83c1                	srli	a5,a5,0x10
     f12:	07c2                	slli	a5,a5,0x10
     f14:	87c1                	srai	a5,a5,0x10
     f16:	0207d263          	bgez	a5,f3a <USART_Init+0x178>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:146
  {
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
     f1a:	fe842703          	lw	a4,-24(s0)
     f1e:	87ba                	mv	a5,a4
     f20:	0786                	slli	a5,a5,0x1
     f22:	97ba                	add	a5,a5,a4
     f24:	078e                	slli	a5,a5,0x3
     f26:	973e                	add	a4,a4,a5
     f28:	fb842783          	lw	a5,-72(s0)
     f2c:	439c                	lw	a5,0(a5)
     f2e:	0786                	slli	a5,a5,0x1
     f30:	02f757b3          	divu	a5,a4,a5
     f34:	fef42223          	sw	a5,-28(s0)
     f38:	a005                	j	f58 <USART_Init+0x196>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:150
  }
  else 
  {
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
     f3a:	fe842703          	lw	a4,-24(s0)
     f3e:	87ba                	mv	a5,a4
     f40:	0786                	slli	a5,a5,0x1
     f42:	97ba                	add	a5,a5,a4
     f44:	078e                	slli	a5,a5,0x3
     f46:	973e                	add	a4,a4,a5
     f48:	fb842783          	lw	a5,-72(s0)
     f4c:	439c                	lw	a5,0(a5)
     f4e:	078a                	slli	a5,a5,0x2
     f50:	02f757b3          	divu	a5,a4,a5
     f54:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:152
  }
  tmpreg = (integerdivider / 100) << 4;
     f58:	fe442703          	lw	a4,-28(s0)
     f5c:	06400793          	li	a5,100
     f60:	02f757b3          	divu	a5,a4,a5
     f64:	0792                	slli	a5,a5,0x4
     f66:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:154

  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
     f6a:	fec42783          	lw	a5,-20(s0)
     f6e:	0047d713          	srli	a4,a5,0x4
     f72:	06400793          	li	a5,100
     f76:	02f707b3          	mul	a5,a4,a5
     f7a:	fe442703          	lw	a4,-28(s0)
     f7e:	40f707b3          	sub	a5,a4,a5
     f82:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:156

  if ((USARTx->CTLR1 & CTLR1_OVER8_Set) != 0)
     f86:	fbc42783          	lw	a5,-68(s0)
     f8a:	00c7d783          	lhu	a5,12(a5)
     f8e:	07c2                	slli	a5,a5,0x10
     f90:	83c1                	srli	a5,a5,0x10
     f92:	07c2                	slli	a5,a5,0x10
     f94:	87c1                	srai	a5,a5,0x10
     f96:	0207d263          	bgez	a5,fba <USART_Init+0x1f8>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:158
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
     f9a:	fe042783          	lw	a5,-32(s0)
     f9e:	078e                	slli	a5,a5,0x3
     fa0:	03278713          	addi	a4,a5,50
     fa4:	06400793          	li	a5,100
     fa8:	02f757b3          	divu	a5,a4,a5
     fac:	8b9d                	andi	a5,a5,7
     fae:	fec42703          	lw	a4,-20(s0)
     fb2:	8fd9                	or	a5,a5,a4
     fb4:	fef42623          	sw	a5,-20(s0)
     fb8:	a005                	j	fd8 <USART_Init+0x216>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:162
  }
  else 
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
     fba:	fe042783          	lw	a5,-32(s0)
     fbe:	0792                	slli	a5,a5,0x4
     fc0:	03278713          	addi	a4,a5,50
     fc4:	06400793          	li	a5,100
     fc8:	02f757b3          	divu	a5,a4,a5
     fcc:	8bbd                	andi	a5,a5,15
     fce:	fec42703          	lw	a4,-20(s0)
     fd2:	8fd9                	or	a5,a5,a4
     fd4:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:165
  }
  
  USARTx->BRR = (uint16_t)tmpreg;
     fd8:	fec42783          	lw	a5,-20(s0)
     fdc:	01079713          	slli	a4,a5,0x10
     fe0:	8341                	srli	a4,a4,0x10
     fe2:	fbc42783          	lw	a5,-68(s0)
     fe6:	00e79423          	sh	a4,8(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:166
}
     fea:	0001                	nop
     fec:	40b6                	lw	ra,76(sp)
     fee:	4426                	lw	s0,72(sp)
     ff0:	6161                	addi	sp,sp,80
     ff2:	8082                	ret

00000ff4 <USART_Cmd>:
USART_Cmd():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:229
* Input          : USARTx: where x can be 1, 2, 3 to select the USART peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
     ff4:	1101                	addi	sp,sp,-32
     ff6:	ce22                	sw	s0,28(sp)
     ff8:	1000                	addi	s0,sp,32
     ffa:	fea42623          	sw	a0,-20(s0)
     ffe:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:230
  if (NewState != DISABLE)
    1002:	fe842783          	lw	a5,-24(s0)
    1006:	c395                	beqz	a5,102a <USART_Cmd+0x36>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:232
  {
    USARTx->CTLR1 |= CTLR1_UE_Set;
    1008:	fec42783          	lw	a5,-20(s0)
    100c:	00c7d783          	lhu	a5,12(a5)
    1010:	01079713          	slli	a4,a5,0x10
    1014:	8341                	srli	a4,a4,0x10
    1016:	6789                	lui	a5,0x2
    1018:	8fd9                	or	a5,a5,a4
    101a:	01079713          	slli	a4,a5,0x10
    101e:	8341                	srli	a4,a4,0x10
    1020:	fec42783          	lw	a5,-20(s0)
    1024:	00e79623          	sh	a4,12(a5) # 200c <_data_lma+0x4f0>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:238
  }
  else
  {
    USARTx->CTLR1 &= CTLR1_UE_Reset;
  }
}
    1028:	a015                	j	104c <USART_Cmd+0x58>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:236
    USARTx->CTLR1 &= CTLR1_UE_Reset;
    102a:	fec42783          	lw	a5,-20(s0)
    102e:	00c7d783          	lhu	a5,12(a5)
    1032:	01079713          	slli	a4,a5,0x10
    1036:	8341                	srli	a4,a4,0x10
    1038:	77f9                	lui	a5,0xffffe
    103a:	17fd                	addi	a5,a5,-1
    103c:	8ff9                	and	a5,a5,a4
    103e:	01079713          	slli	a4,a5,0x10
    1042:	8341                	srli	a4,a4,0x10
    1044:	fec42783          	lw	a5,-20(s0)
    1048:	00e79623          	sh	a4,12(a5) # ffffe00c <_eusrstack+0xdfff900c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:238
}
    104c:	0001                	nop
    104e:	4472                	lw	s0,28(sp)
    1050:	6105                	addi	sp,sp,32
    1052:	8082                	ret

00001054 <USART_GetITStatus>:
USART_GetITStatus():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:660
*                    USART_IT_FE: Framing Error interrupt.
*                    USART_IT_PE: Parity Error interrupt.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    1054:	7179                	addi	sp,sp,-48
    1056:	d622                	sw	s0,44(sp)
    1058:	1800                	addi	s0,sp,48
    105a:	fca42e23          	sw	a0,-36(s0)
    105e:	87ae                	mv	a5,a1
    1060:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:661
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    1064:	fe042223          	sw	zero,-28(s0)
    1068:	fe042623          	sw	zero,-20(s0)
    106c:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:662
  ITStatus bitstatus = RESET;
    1070:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:668

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    1074:	fda45783          	lhu	a5,-38(s0)
    1078:	0ff7f793          	andi	a5,a5,255
    107c:	8395                	srli	a5,a5,0x5
    107e:	0ff7f793          	andi	a5,a5,255
    1082:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:669
  itmask = USART_IT & IT_Mask;
    1086:	fda45783          	lhu	a5,-38(s0)
    108a:	8bfd                	andi	a5,a5,31
    108c:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:670
  itmask = (uint32_t)0x01 << itmask;
    1090:	fec42783          	lw	a5,-20(s0)
    1094:	4705                	li	a4,1
    1096:	00f717b3          	sll	a5,a4,a5
    109a:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:672
  
  if (usartreg == 0x01) 
    109e:	fe042703          	lw	a4,-32(s0)
    10a2:	4785                	li	a5,1
    10a4:	00f71f63          	bne	a4,a5,10c2 <USART_GetITStatus+0x6e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:674
  {
    itmask &= USARTx->CTLR1;
    10a8:	fdc42783          	lw	a5,-36(s0)
    10ac:	00c7d783          	lhu	a5,12(a5)
    10b0:	07c2                	slli	a5,a5,0x10
    10b2:	83c1                	srli	a5,a5,0x10
    10b4:	873e                	mv	a4,a5
    10b6:	fec42783          	lw	a5,-20(s0)
    10ba:	8ff9                	and	a5,a5,a4
    10bc:	fef42623          	sw	a5,-20(s0)
    10c0:	a83d                	j	10fe <USART_GetITStatus+0xaa>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:676
  }
  else if (usartreg == 0x02) 
    10c2:	fe042703          	lw	a4,-32(s0)
    10c6:	4789                	li	a5,2
    10c8:	00f71f63          	bne	a4,a5,10e6 <USART_GetITStatus+0x92>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:678
  {
    itmask &= USARTx->CTLR2;
    10cc:	fdc42783          	lw	a5,-36(s0)
    10d0:	0107d783          	lhu	a5,16(a5)
    10d4:	07c2                	slli	a5,a5,0x10
    10d6:	83c1                	srli	a5,a5,0x10
    10d8:	873e                	mv	a4,a5
    10da:	fec42783          	lw	a5,-20(s0)
    10de:	8ff9                	and	a5,a5,a4
    10e0:	fef42623          	sw	a5,-20(s0)
    10e4:	a829                	j	10fe <USART_GetITStatus+0xaa>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:682
  }
  else 
  {
    itmask &= USARTx->CTLR3;
    10e6:	fdc42783          	lw	a5,-36(s0)
    10ea:	0147d783          	lhu	a5,20(a5)
    10ee:	07c2                	slli	a5,a5,0x10
    10f0:	83c1                	srli	a5,a5,0x10
    10f2:	873e                	mv	a4,a5
    10f4:	fec42783          	lw	a5,-20(s0)
    10f8:	8ff9                	and	a5,a5,a4
    10fa:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:685
  }
  
  bitpos = USART_IT >> 0x08;
    10fe:	fda45783          	lhu	a5,-38(s0)
    1102:	83a1                	srli	a5,a5,0x8
    1104:	07c2                	slli	a5,a5,0x10
    1106:	83c1                	srli	a5,a5,0x10
    1108:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:686
  bitpos = (uint32_t)0x01 << bitpos;
    110c:	fe442783          	lw	a5,-28(s0)
    1110:	4705                	li	a4,1
    1112:	00f717b3          	sll	a5,a4,a5
    1116:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:687
  bitpos &= USARTx->STATR;
    111a:	fdc42783          	lw	a5,-36(s0)
    111e:	0007d783          	lhu	a5,0(a5)
    1122:	07c2                	slli	a5,a5,0x10
    1124:	83c1                	srli	a5,a5,0x10
    1126:	873e                	mv	a4,a5
    1128:	fe442783          	lw	a5,-28(s0)
    112c:	8ff9                	and	a5,a5,a4
    112e:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:689
	
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    1132:	fec42783          	lw	a5,-20(s0)
    1136:	cb81                	beqz	a5,1146 <USART_GetITStatus+0xf2>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:689 (discriminator 1)
    1138:	fe442783          	lw	a5,-28(s0)
    113c:	c789                	beqz	a5,1146 <USART_GetITStatus+0xf2>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:691
  {
    bitstatus = SET;
    113e:	4785                	li	a5,1
    1140:	fef42423          	sw	a5,-24(s0)
    1144:	a019                	j	114a <USART_GetITStatus+0xf6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:695
  }
  else
  {
    bitstatus = RESET;
    1146:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:698
  }
  
  return bitstatus;  
    114a:	fe842783          	lw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:699
}
    114e:	853e                	mv	a0,a5
    1150:	5432                	lw	s0,44(sp)
    1152:	6145                	addi	sp,sp,48
    1154:	8082                	ret

00001156 <USART_ClearITPendingBit>:
USART_ClearITPendingBit():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:713
*                    USART_IT_TC:   Transmission complete interrupt.
*                    USART_IT_RXNE: Receive Data register not empty interrupt.
* Return         : None
*******************************************************************************/
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    1156:	7179                	addi	sp,sp,-48
    1158:	d622                	sw	s0,44(sp)
    115a:	1800                	addi	s0,sp,48
    115c:	fca42e23          	sw	a0,-36(s0)
    1160:	87ae                	mv	a5,a1
    1162:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:714
  uint16_t bitpos = 0x00, itmask = 0x00;
    1166:	fe041723          	sh	zero,-18(s0)
    116a:	fe041623          	sh	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:720

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  bitpos = USART_IT >> 0x08;
    116e:	fda45783          	lhu	a5,-38(s0)
    1172:	83a1                	srli	a5,a5,0x8
    1174:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:721
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    1178:	fee45783          	lhu	a5,-18(s0)
    117c:	4705                	li	a4,1
    117e:	00f717b3          	sll	a5,a4,a5
    1182:	fef41623          	sh	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:722
  USARTx->STATR = (uint16_t)~itmask;
    1186:	fec45783          	lhu	a5,-20(s0)
    118a:	fff7c793          	not	a5,a5
    118e:	01079713          	slli	a4,a5,0x10
    1192:	8341                	srli	a4,a4,0x10
    1194:	fdc42783          	lw	a5,-36(s0)
    1198:	00e79023          	sh	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:723
}
    119c:	0001                	nop
    119e:	5432                	lw	s0,44(sp)
    11a0:	6145                	addi	sp,sp,48
    11a2:	8082                	ret

000011a4 <mt9v03x_uart_callback>:
mt9v03x_uart_callback():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:90
//  @since      v1.0
//  Sample usage:
//  @note       
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_uart_callback(void)
{
    11a4:	1141                	addi	sp,sp,-16
    11a6:	c622                	sw	s0,12(sp)
    11a8:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:91
    receive[receive_num] = ((USART_TypeDef*)UARTN[MT9V03X_COF_UART])->DATAR & 0x01FF;;
    11aa:	6789                	lui	a5,0x2
    11ac:	b0c78793          	addi	a5,a5,-1268 # 1b0c <UARTN>
    11b0:	43dc                	lw	a5,4(a5)
    11b2:	0047d783          	lhu	a5,4(a5)
    11b6:	01079713          	slli	a4,a5,0x10
    11ba:	8341                	srli	a4,a4,0x10
    11bc:	80b1c783          	lbu	a5,-2037(gp) # 2000001b <receive_num>
    11c0:	86be                	mv	a3,a5
    11c2:	0ff77713          	andi	a4,a4,255
    11c6:	200007b7          	lui	a5,0x20000
    11ca:	01878793          	addi	a5,a5,24 # 20000018 <_edata>
    11ce:	97b6                	add	a5,a5,a3
    11d0:	00e78023          	sb	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:92
    receive_num++;
    11d4:	80b1c783          	lbu	a5,-2037(gp) # 2000001b <receive_num>
    11d8:	0785                	addi	a5,a5,1
    11da:	0ff7f713          	andi	a4,a5,255
    11de:	80e185a3          	sb	a4,-2037(gp) # 2000001b <receive_num>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94

    if(1==receive_num && 0XA5!=receive[0])  receive_num = 0;
    11e2:	80b1c703          	lbu	a4,-2037(gp) # 2000001b <receive_num>
    11e6:	4785                	li	a5,1
    11e8:	00f71c63          	bne	a4,a5,1200 <mt9v03x_uart_callback+0x5c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94 (discriminator 1)
    11ec:	200007b7          	lui	a5,0x20000
    11f0:	0187c703          	lbu	a4,24(a5) # 20000018 <_edata>
    11f4:	0a500793          	li	a5,165
    11f8:	00f70463          	beq	a4,a5,1200 <mt9v03x_uart_callback+0x5c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94 (discriminator 2)
    11fc:	800185a3          	sb	zero,-2037(gp) # 2000001b <receive_num>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:95
    if(3 == receive_num)
    1200:	80b1c703          	lbu	a4,-2037(gp) # 2000001b <receive_num>
    1204:	478d                	li	a5,3
    1206:	00f71763          	bne	a4,a5,1214 <mt9v03x_uart_callback+0x70>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:97
    {
        receive_num = 0;
    120a:	800185a3          	sb	zero,-2037(gp) # 2000001b <receive_num>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:98
        uart_receive_flag = 1;
    120e:	4705                	li	a4,1
    1210:	80e18623          	sb	a4,-2036(gp) # 2000001c <uart_receive_flag>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:101
    }
    
}
    1214:	0001                	nop
    1216:	4432                	lw	s0,12(sp)
    1218:	0141                	addi	sp,sp,16
    121a:	8082                	ret

0000121c <mt9v03x_vsync>:
mt9v03x_vsync():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:376
//  @return     void
//  @since      v1.0
//  Sample usage:               在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_vsync(void)
{
    121c:	1141                	addi	sp,sp,-16
    121e:	c622                	sw	s0,12(sp)
    1220:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:377
    MT9V03X_DMA_CH->CNTR = MT9V03X_H*MT9V03X_W;             //设置当前DMA传输的剩余数量，向下递减，该寄存器只能在DMA不工作时更改。
    1222:	400207b7          	lui	a5,0x40020
    1226:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    122a:	6709                	lui	a4,0x2
    122c:	4b870713          	addi	a4,a4,1208 # 24b8 <_data_lma+0x99c>
    1230:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:378
    MT9V03X_DMA_CH->CFGR |= DMA_CFGR1_EN;
    1232:	400207b7          	lui	a5,0x40020
    1236:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    123a:	4398                	lw	a4,0(a5)
    123c:	400207b7          	lui	a5,0x40020
    1240:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1244:	00176713          	ori	a4,a4,1
    1248:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:379
}
    124a:	0001                	nop
    124c:	4432                	lw	s0,12(sp)
    124e:	0141                	addi	sp,sp,16
    1250:	8082                	ret

00001252 <mt9v03x_dma>:
mt9v03x_dma():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:389
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_dma(void)
{
    1252:	1141                	addi	sp,sp,-16
    1254:	c622                	sw	s0,12(sp)
    1256:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:390
    mt9v03x_finish_flag = 1;//一副图像从采集开始到采集结束耗时3.8MS左右(50FPS、188*120分辨率)
    1258:	4705                	li	a4,1
    125a:	80e186a3          	sb	a4,-2035(gp) # 2000001d <mt9v03x_finish_flag>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:391
    MT9V03X_DMA_CH->CFGR &= (uint16)(~DMA_CFGR1_EN);   //关闭DMA1
    125e:	400207b7          	lui	a5,0x40020
    1262:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1266:	4394                	lw	a3,0(a5)
    1268:	400207b7          	lui	a5,0x40020
    126c:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1270:	6741                	lui	a4,0x10
    1272:	1779                	addi	a4,a4,-2
    1274:	8f75                	and	a4,a4,a3
    1276:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:392
}
    1278:	0001                	nop
    127a:	4432                	lw	s0,12(sp)
    127c:	0141                	addi	sp,sp,16
    127e:	8082                	ret

00001280 <ov7725_cof_uart_interrupt>:
ov7725_cof_uart_interrupt():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:81
//  Sample usage:
//  @note       该函数在ISR文件 串口3中断程序被调用
//-------------------------------------------------------------------------------------------------------------------

void ov7725_cof_uart_interrupt(void)
{
    1280:	1141                	addi	sp,sp,-16
    1282:	c622                	sw	s0,12(sp)
    1284:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:83

    ov7725_uart_receive[ov7725_uart_receive_num] = ((USART_TypeDef*)UARTN[OV7725_UART_COF_UART])->DATAR & 0x01FF;
    1286:	6789                	lui	a5,0x2
    1288:	b0c78793          	addi	a5,a5,-1268 # 1b0c <UARTN>
    128c:	43dc                	lw	a5,4(a5)
    128e:	0047d783          	lhu	a5,4(a5)
    1292:	01079713          	slli	a4,a5,0x10
    1296:	8341                	srli	a4,a4,0x10
    1298:	8131c783          	lbu	a5,-2029(gp) # 20000023 <ov7725_uart_receive_num>
    129c:	86be                	mv	a3,a5
    129e:	0ff77713          	andi	a4,a4,255
    12a2:	81018793          	addi	a5,gp,-2032 # 20000020 <ov7725_uart_receive>
    12a6:	97b6                	add	a5,a5,a3
    12a8:	00e78023          	sb	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:84
    ov7725_uart_receive_num++;
    12ac:	8131c783          	lbu	a5,-2029(gp) # 20000023 <ov7725_uart_receive_num>
    12b0:	0785                	addi	a5,a5,1
    12b2:	0ff7f713          	andi	a4,a5,255
    12b6:	80e189a3          	sb	a4,-2029(gp) # 20000023 <ov7725_uart_receive_num>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86

    if(1==ov7725_uart_receive_num && 0XA5!=ov7725_uart_receive[0])  ov7725_uart_receive_num = 0;
    12ba:	8131c703          	lbu	a4,-2029(gp) # 20000023 <ov7725_uart_receive_num>
    12be:	4785                	li	a5,1
    12c0:	00f71a63          	bne	a4,a5,12d4 <ov7725_cof_uart_interrupt+0x54>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86 (discriminator 1)
    12c4:	8101c703          	lbu	a4,-2032(gp) # 20000020 <ov7725_uart_receive>
    12c8:	0a500793          	li	a5,165
    12cc:	00f70463          	beq	a4,a5,12d4 <ov7725_cof_uart_interrupt+0x54>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86 (discriminator 2)
    12d0:	800189a3          	sb	zero,-2029(gp) # 20000023 <ov7725_uart_receive_num>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:87
    if(3 == ov7725_uart_receive_num)
    12d4:	8131c703          	lbu	a4,-2029(gp) # 20000023 <ov7725_uart_receive_num>
    12d8:	478d                	li	a5,3
    12da:	00f71763          	bne	a4,a5,12e8 <ov7725_cof_uart_interrupt+0x68>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:89
    {
        ov7725_uart_receive_num = 0;
    12de:	800189a3          	sb	zero,-2029(gp) # 20000023 <ov7725_uart_receive_num>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:90
        ov7725_uart_receive_flag = 1;
    12e2:	4705                	li	a4,1
    12e4:	80e18a23          	sb	a4,-2028(gp) # 20000024 <ov7725_uart_receive_flag>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:92
    }
}
    12e8:	0001                	nop
    12ea:	4432                	lw	s0,12(sp)
    12ec:	0141                	addi	sp,sp,16
    12ee:	8082                	ret

000012f0 <ov7725_uart_vsync>:
ov7725_uart_vsync():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:103
//  @since      v1.0
//  Sample usage:                   在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------

void ov7725_uart_vsync(void)
{
    12f0:	1141                	addi	sp,sp,-16
    12f2:	c622                	sw	s0,12(sp)
    12f4:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:104
    OV7725_UART_DMA_CH->CNTR = OV7725_UART_SIZE;             //设置当前DMA传输的剩余数量，向下递减，该寄存器只能在DMA不工作时更改。
    12f6:	400207b7          	lui	a5,0x40020
    12fa:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    12fe:	6705                	lui	a4,0x1
    1300:	96070713          	addi	a4,a4,-1696 # 960 <GPIO_PinRemapConfig+0x1e>
    1304:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:105
    OV7725_UART_DMA_CH->CFGR |= DMA_CFGR1_EN;                //开启DMA1
    1306:	400207b7          	lui	a5,0x40020
    130a:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    130e:	4398                	lw	a4,0(a5)
    1310:	400207b7          	lui	a5,0x40020
    1314:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1318:	00176713          	ori	a4,a4,1
    131c:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:106
}
    131e:	0001                	nop
    1320:	4432                	lw	s0,12(sp)
    1322:	0141                	addi	sp,sp,16
    1324:	8082                	ret

00001326 <ov7725_uart_dma>:
ov7725_uart_dma():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:117
//  @return     void
//  @since      v1.0
//  Sample usage:                   在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------
void ov7725_uart_dma(void)
{
    1326:	1141                	addi	sp,sp,-16
    1328:	c622                	sw	s0,12(sp)
    132a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:118
    ov7725_uart_finish_flag = 1;                             //摄像头数据采集置1
    132c:	4705                	li	a4,1
    132e:	80e18aa3          	sb	a4,-2027(gp) # 20000025 <ov7725_uart_finish_flag>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:119
    OV7725_UART_DMA_CH->CFGR &= (uint16)(~DMA_CFGR1_EN);     //关闭DMA1
    1332:	400207b7          	lui	a5,0x40020
    1336:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    133a:	4394                	lw	a3,0(a5)
    133c:	400207b7          	lui	a5,0x40020
    1340:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1344:	6741                	lui	a4,0x10
    1346:	1779                	addi	a4,a4,-2
    1348:	8f75                	and	a4,a4,a3
    134a:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:120
}
    134c:	0001                	nop
    134e:	4432                	lw	s0,12(sp)
    1350:	0141                	addi	sp,sp,16
    1352:	8082                	ret

00001354 <gpio_init>:
gpio_init():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:40
//  @param      pinconf     引脚配置（可设置参数由zf_gpio.h文件内GPIOSPEED_enum与GPIOMODE_enum枚举值确定，多个条件使用 | 相或）
//  @return     void
//  Sample usage:           gpio_init(D0, GPO, 1, GPIO_PIN_CONFIG);//D0初始化为GPIO功能、输出模式、输出高电平、速度100MHZ 推挽输出
//-------------------------------------------------------------------------------------------------------------------
void gpio_init(PIN_enum pin, GPIODIR_enum dir, uint8 dat, uint32 pinconf)
{
    1354:	7179                	addi	sp,sp,-48
    1356:	d606                	sw	ra,44(sp)
    1358:	d422                	sw	s0,40(sp)
    135a:	1800                	addi	s0,sp,48
    135c:	fca42e23          	sw	a0,-36(s0)
    1360:	fcb42c23          	sw	a1,-40(s0)
    1364:	87b2                	mv	a5,a2
    1366:	fcd42823          	sw	a3,-48(s0)
    136a:	fcf40ba3          	sb	a5,-41(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:42
    GPIO_InitTypeDef GPIO_InitStructure;
    uint8 io_group = (pin & 0xE0) >> 5;
    136e:	fdc42783          	lw	a5,-36(s0)
    1372:	8395                	srli	a5,a5,0x5
    1374:	0ff7f793          	andi	a5,a5,255
    1378:	8b9d                	andi	a5,a5,7
    137a:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:43
    uint8 io_pin = pin & 0x1F;
    137e:	fdc42783          	lw	a5,-36(s0)
    1382:	0ff7f793          	andi	a5,a5,255
    1386:	8bfd                	andi	a5,a5,31
    1388:	fef40723          	sb	a5,-18(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:46


    if(PIN_NULL == pin) return;
    138c:	fdc42703          	lw	a4,-36(s0)
    1390:	08000793          	li	a5,128
    1394:	14f70d63          	beq	a4,a5,14ee <gpio_init+0x19a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:48
    //GPIO总线使能
    if(0 == (pin >> 5))      RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
    1398:	fdc42783          	lw	a5,-36(s0)
    139c:	8395                	srli	a5,a5,0x5
    139e:	e791                	bnez	a5,13aa <gpio_init+0x56>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:48 (discriminator 1)
    13a0:	4585                	li	a1,1
    13a2:	4511                	li	a0,4
    13a4:	8f5ff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    13a8:	a861                	j	1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:49
    else if(1 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
    13aa:	fdc42783          	lw	a5,-36(s0)
    13ae:	0057d713          	srli	a4,a5,0x5
    13b2:	4785                	li	a5,1
    13b4:	00f71763          	bne	a4,a5,13c2 <gpio_init+0x6e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:49 (discriminator 1)
    13b8:	4585                	li	a1,1
    13ba:	4521                	li	a0,8
    13bc:	8ddff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    13c0:	a041                	j	1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:50
    else if(2 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    13c2:	fdc42783          	lw	a5,-36(s0)
    13c6:	0057d713          	srli	a4,a5,0x5
    13ca:	4789                	li	a5,2
    13cc:	00f71763          	bne	a4,a5,13da <gpio_init+0x86>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:50 (discriminator 1)
    13d0:	4585                	li	a1,1
    13d2:	4541                	li	a0,16
    13d4:	8c5ff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    13d8:	a0a5                	j	1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:51
    else if(3 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    13da:	fdc42783          	lw	a5,-36(s0)
    13de:	0057d713          	srli	a4,a5,0x5
    13e2:	478d                	li	a5,3
    13e4:	00f71863          	bne	a4,a5,13f4 <gpio_init+0xa0>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:51 (discriminator 1)
    13e8:	4585                	li	a1,1
    13ea:	02000513          	li	a0,32
    13ee:	8abff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    13f2:	a0b9                	j	1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:52
    else if(4 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOE, ENABLE);
    13f4:	fdc42783          	lw	a5,-36(s0)
    13f8:	0057d713          	srli	a4,a5,0x5
    13fc:	4791                	li	a5,4
    13fe:	00f71863          	bne	a4,a5,140e <gpio_init+0xba>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:52 (discriminator 1)
    1402:	4585                	li	a1,1
    1404:	04000513          	li	a0,64
    1408:	891ff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    140c:	a815                	j	1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:53
    else if(5 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOF, ENABLE);
    140e:	fdc42783          	lw	a5,-36(s0)
    1412:	0057d713          	srli	a4,a5,0x5
    1416:	4795                	li	a5,5
    1418:	00f71863          	bne	a4,a5,1428 <gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:53 (discriminator 1)
    141c:	4585                	li	a1,1
    141e:	08000513          	li	a0,128
    1422:	877ff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    1426:	a829                	j	1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:54
    else if(6 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOG, ENABLE);
    1428:	fdc42783          	lw	a5,-36(s0)
    142c:	0057d713          	srli	a4,a5,0x5
    1430:	4799                	li	a5,6
    1432:	00f71763          	bne	a4,a5,1440 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:54 (discriminator 1)
    1436:	4585                	li	a1,1
    1438:	10000513          	li	a0,256
    143c:	85dff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:58


    //设置引脚号
    GPIO_InitStructure.GPIO_Pin = (uint16)(1 << io_pin);
    1440:	fee44783          	lbu	a5,-18(s0)
    1444:	4705                	li	a4,1
    1446:	00f717b3          	sll	a5,a4,a5
    144a:	07c2                	slli	a5,a5,0x10
    144c:	83c1                	srli	a5,a5,0x10
    144e:	fef41023          	sh	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:60

    if(GPO == dir)
    1452:	fd842703          	lw	a4,-40(s0)
    1456:	4785                	li	a5,1
    1458:	02f71763          	bne	a4,a5,1486 <gpio_init+0x132>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:63
    {
        //只有输出需要设置速度
        if((uint16)pinconf >> 8 == 0) GPIO_InitStructure.GPIO_Speed = (GPIOSpeed_TypeDef)(GPIO_Speed_50MHz);  //防止没有填写这个参数,默认设置50Mhz
    145c:	fd042783          	lw	a5,-48(s0)
    1460:	07c2                	slli	a5,a5,0x10
    1462:	83c1                	srli	a5,a5,0x10
    1464:	83a1                	srli	a5,a5,0x8
    1466:	07c2                	slli	a5,a5,0x10
    1468:	83c1                	srli	a5,a5,0x10
    146a:	e789                	bnez	a5,1474 <gpio_init+0x120>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:63 (discriminator 1)
    146c:	478d                	li	a5,3
    146e:	fef42223          	sw	a5,-28(s0)
    1472:	a811                	j	1486 <gpio_init+0x132>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:64
        else GPIO_InitStructure.GPIO_Speed = (GPIOSpeed_TypeDef)((uint16)pinconf >> 8);                       //已经填写了该参数。根据值来设置
    1474:	fd042783          	lw	a5,-48(s0)
    1478:	07c2                	slli	a5,a5,0x10
    147a:	83c1                	srli	a5,a5,0x10
    147c:	83a1                	srli	a5,a5,0x8
    147e:	07c2                	slli	a5,a5,0x10
    1480:	83c1                	srli	a5,a5,0x10
    1482:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:68
    }

    //设置模式
    GPIO_InitStructure.GPIO_Mode = (GPIOMode_TypeDef)((uint16)pinconf & 0xff);
    1486:	fd042783          	lw	a5,-48(s0)
    148a:	07c2                	slli	a5,a5,0x10
    148c:	83c1                	srli	a5,a5,0x10
    148e:	0ff7f793          	andi	a5,a5,255
    1492:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:69
    GPIO_Init((GPIO_TypeDef *)(GPION[io_group]), &GPIO_InitStructure);
    1496:	fef44703          	lbu	a4,-17(s0)
    149a:	6789                	lui	a5,0x2
    149c:	070a                	slli	a4,a4,0x2
    149e:	afc78793          	addi	a5,a5,-1284 # 1afc <GPION>
    14a2:	97ba                	add	a5,a5,a4
    14a4:	439c                	lw	a5,0(a5)
    14a6:	873e                	mv	a4,a5
    14a8:	fe040793          	addi	a5,s0,-32
    14ac:	85be                	mv	a1,a5
    14ae:	853a                	mv	a0,a4
    14b0:	a30ff0ef          	jal	ra,6e0 <GPIO_Init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:71

    if(GPO == dir)
    14b4:	fd842703          	lw	a4,-40(s0)
    14b8:	4785                	li	a5,1
    14ba:	02f71b63          	bne	a4,a5,14f0 <gpio_init+0x19c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:74
    {
        //只有输出需要设置引脚状态
        GPIO_WriteBit((GPIO_TypeDef *)(GPION[io_group]), (uint16)(1 << io_pin), dat);
    14be:	fef44703          	lbu	a4,-17(s0)
    14c2:	6789                	lui	a5,0x2
    14c4:	070a                	slli	a4,a4,0x2
    14c6:	afc78793          	addi	a5,a5,-1284 # 1afc <GPION>
    14ca:	97ba                	add	a5,a5,a4
    14cc:	439c                	lw	a5,0(a5)
    14ce:	86be                	mv	a3,a5
    14d0:	fee44783          	lbu	a5,-18(s0)
    14d4:	4705                	li	a4,1
    14d6:	00f717b3          	sll	a5,a4,a5
    14da:	07c2                	slli	a5,a5,0x10
    14dc:	83c1                	srli	a5,a5,0x10
    14de:	fd744703          	lbu	a4,-41(s0)
    14e2:	863a                	mv	a2,a4
    14e4:	85be                	mv	a1,a5
    14e6:	8536                	mv	a0,a3
    14e8:	c22ff0ef          	jal	ra,90a <GPIO_WriteBit>
    14ec:	a011                	j	14f0 <gpio_init+0x19c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:46
    if(PIN_NULL == pin) return;
    14ee:	0001                	nop
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:76
    }
}
    14f0:	50b2                	lw	ra,44(sp)
    14f2:	5422                	lw	s0,40(sp)
    14f4:	6145                	addi	sp,sp,48
    14f6:	8082                	ret

000014f8 <gpio_set>:
gpio_set():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:86
//  @param      dat         引脚的电平状态，输出时有效 0：低电平 1：高电平
//  @return     void
//  Sample usage:           gpio_set(D0, 0);//D0输出低电平
//-------------------------------------------------------------------------------------------------------------------
void gpio_set(PIN_enum pin, uint8 dat)
{
    14f8:	7179                	addi	sp,sp,-48
    14fa:	d622                	sw	s0,44(sp)
    14fc:	1800                	addi	s0,sp,48
    14fe:	fca42e23          	sw	a0,-36(s0)
    1502:	87ae                	mv	a5,a1
    1504:	fcf40da3          	sb	a5,-37(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:87
    uint8 io_group = (pin & 0xE0) >> 5;
    1508:	fdc42783          	lw	a5,-36(s0)
    150c:	8395                	srli	a5,a5,0x5
    150e:	0ff7f793          	andi	a5,a5,255
    1512:	8b9d                	andi	a5,a5,7
    1514:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:88
    uint8 io_pin = pin & 0x1F;
    1518:	fdc42783          	lw	a5,-36(s0)
    151c:	0ff7f793          	andi	a5,a5,255
    1520:	8bfd                	andi	a5,a5,31
    1522:	fef40723          	sb	a5,-18(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:90

    if (dat == 1)
    1526:	fdb44703          	lbu	a4,-37(s0)
    152a:	4785                	li	a5,1
    152c:	02f71263          	bne	a4,a5,1550 <gpio_set+0x58>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:91
         ((GPIO_TypeDef *)(GPION[io_group]))->BSHR = 1 << io_pin;
    1530:	fee44783          	lbu	a5,-18(s0)
    1534:	4705                	li	a4,1
    1536:	00f716b3          	sll	a3,a4,a5
    153a:	fef44703          	lbu	a4,-17(s0)
    153e:	6789                	lui	a5,0x2
    1540:	070a                	slli	a4,a4,0x2
    1542:	afc78793          	addi	a5,a5,-1284 # 1afc <GPION>
    1546:	97ba                	add	a5,a5,a4
    1548:	439c                	lw	a5,0(a5)
    154a:	8736                	mv	a4,a3
    154c:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:94
    else
         ((GPIO_TypeDef *)(GPION[io_group]))->BCR = 1 << io_pin;
}
    154e:	a005                	j	156e <gpio_set+0x76>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:93
         ((GPIO_TypeDef *)(GPION[io_group]))->BCR = 1 << io_pin;
    1550:	fee44783          	lbu	a5,-18(s0)
    1554:	4705                	li	a4,1
    1556:	00f716b3          	sll	a3,a4,a5
    155a:	fef44703          	lbu	a4,-17(s0)
    155e:	6789                	lui	a5,0x2
    1560:	070a                	slli	a4,a4,0x2
    1562:	afc78793          	addi	a5,a5,-1284 # 1afc <GPION>
    1566:	97ba                	add	a5,a5,a4
    1568:	439c                	lw	a5,0(a5)
    156a:	8736                	mv	a4,a3
    156c:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:94
}
    156e:	0001                	nop
    1570:	5432                	lw	s0,44(sp)
    1572:	6145                	addi	sp,sp,48
    1574:	8082                	ret

00001576 <gpio_toggle>:
gpio_toggle():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:124
//  @param      pin         选择的引脚 (可选择范围由 common.h 内PIN_enum枚举值确定)
//  @return     void        
//  Sample usage:           gpio_toggle(D5);//D5引脚电平翻转
//-------------------------------------------------------------------------------------------------------------------
void gpio_toggle(PIN_enum pin)
{
    1576:	7179                	addi	sp,sp,-48
    1578:	d622                	sw	s0,44(sp)
    157a:	1800                	addi	s0,sp,48
    157c:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:125
    uint8 io_group = (pin & 0xE0) >> 5;
    1580:	fdc42783          	lw	a5,-36(s0)
    1584:	8395                	srli	a5,a5,0x5
    1586:	0ff7f793          	andi	a5,a5,255
    158a:	8b9d                	andi	a5,a5,7
    158c:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:126
    uint8 io_pin = pin & 0x1F;
    1590:	fdc42783          	lw	a5,-36(s0)
    1594:	0ff7f793          	andi	a5,a5,255
    1598:	8bfd                	andi	a5,a5,31
    159a:	fef40723          	sb	a5,-18(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:128

    ((GPIO_TypeDef *)(GPION[io_group]))->OUTDR ^= (uint16)(1 << io_pin);
    159e:	fef44703          	lbu	a4,-17(s0)
    15a2:	6789                	lui	a5,0x2
    15a4:	070a                	slli	a4,a4,0x2
    15a6:	afc78793          	addi	a5,a5,-1284 # 1afc <GPION>
    15aa:	97ba                	add	a5,a5,a4
    15ac:	439c                	lw	a5,0(a5)
    15ae:	47dc                	lw	a5,12(a5)
    15b0:	fee44703          	lbu	a4,-18(s0)
    15b4:	4685                	li	a3,1
    15b6:	00e69733          	sll	a4,a3,a4
    15ba:	0742                	slli	a4,a4,0x10
    15bc:	8341                	srli	a4,a4,0x10
    15be:	863a                	mv	a2,a4
    15c0:	fef44683          	lbu	a3,-17(s0)
    15c4:	6709                	lui	a4,0x2
    15c6:	068a                	slli	a3,a3,0x2
    15c8:	afc70713          	addi	a4,a4,-1284 # 1afc <GPION>
    15cc:	9736                	add	a4,a4,a3
    15ce:	4318                	lw	a4,0(a4)
    15d0:	8fb1                	xor	a5,a5,a2
    15d2:	c75c                	sw	a5,12(a4)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_gpio.c:129
}
    15d4:	0001                	nop
    15d6:	5432                	lw	s0,44(sp)
    15d8:	6145                	addi	sp,sp,48
    15da:	8082                	ret

000015dc <close_all_irq>:
close_all_irq():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:63
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void close_all_irq(void)
{
    15dc:	1141                	addi	sp,sp,-16
    15de:	c622                	sw	s0,12(sp)
    15e0:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:65
    //写1，清空状态
    PFIC->IRER[0] = 0xffffffff;
    15e2:	e000e7b7          	lui	a5,0xe000e
    15e6:	577d                	li	a4,-1
    15e8:	18e7a023          	sw	a4,384(a5) # e000e180 <_eusrstack+0xc0009180>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:66
    PFIC->IRER[1] = 0xffffffff;
    15ec:	e000e7b7          	lui	a5,0xe000e
    15f0:	577d                	li	a4,-1
    15f2:	18e7a223          	sw	a4,388(a5) # e000e184 <_eusrstack+0xc0009184>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:67
}
    15f6:	0001                	nop
    15f8:	4432                	lw	s0,12(sp)
    15fa:	0141                	addi	sp,sp,16
    15fc:	8082                	ret

000015fe <sys_recover_irq>:
sys_recover_irq():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:77
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void sys_recover_irq(void)
{
    15fe:	1141                	addi	sp,sp,-16
    1600:	c622                	sw	s0,12(sp)
    1602:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:78
    PFIC->IENR[0] = irq_status.ienr0;
    1604:	e000e7b7          	lui	a5,0xe000e
    1608:	81c1a703          	lw	a4,-2020(gp) # 2000002c <irq_status>
    160c:	10e7a023          	sw	a4,256(a5) # e000e100 <_eusrstack+0xc0009100>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:79
    PFIC->IENR[1] = irq_status.ienr1;
    1610:	e000e7b7          	lui	a5,0xe000e
    1614:	81c18713          	addi	a4,gp,-2020 # 2000002c <irq_status>
    1618:	4358                	lw	a4,4(a4)
    161a:	10e7a223          	sw	a4,260(a5) # e000e104 <_eusrstack+0xc0009104>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:80
}
    161e:	0001                	nop
    1620:	4432                	lw	s0,12(sp)
    1622:	0141                	addi	sp,sp,16
    1624:	8082                	ret

00001626 <DisableGlobalIRQ>:
DisableGlobalIRQ():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:90
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
uint8 DisableGlobalIRQ(void)
{
    1626:	1101                	addi	sp,sp,-32
    1628:	ce06                	sw	ra,28(sp)
    162a:	cc22                	sw	s0,24(sp)
    162c:	1000                	addi	s0,sp,32
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:92
    uint8 state;
    irq_status.flag = 1;
    162e:	81c18793          	addi	a5,gp,-2020 # 2000002c <irq_status>
    1632:	4705                	li	a4,1
    1634:	00e78423          	sb	a4,8(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:93
    if((irq_status.ienr0 == 0) && (irq_status.ienr1 == 0))   state = 0;  //没有就返回0
    1638:	81c1a783          	lw	a5,-2020(gp) # 2000002c <irq_status>
    163c:	eb81                	bnez	a5,164c <DisableGlobalIRQ+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:93 (discriminator 1)
    163e:	81c18793          	addi	a5,gp,-2020 # 2000002c <irq_status>
    1642:	43dc                	lw	a5,4(a5)
    1644:	e781                	bnez	a5,164c <DisableGlobalIRQ+0x26>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:93 (discriminator 2)
    1646:	fe0407a3          	sb	zero,-17(s0)
    164a:	a021                	j	1652 <DisableGlobalIRQ+0x2c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:94
    else state = 1;  //有中断就返回1
    164c:	4785                	li	a5,1
    164e:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:95
    close_all_irq();
    1652:	3769                	jal	15dc <close_all_irq>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:96
    return state;
    1654:	fef44783          	lbu	a5,-17(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:97
}
    1658:	853e                	mv	a0,a5
    165a:	40f2                	lw	ra,28(sp)
    165c:	4462                	lw	s0,24(sp)
    165e:	6105                	addi	sp,sp,32
    1660:	8082                	ret

00001662 <EnableGlobalIRQ>:
EnableGlobalIRQ():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:107
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void EnableGlobalIRQ(uint8 state)
{
    1662:	1101                	addi	sp,sp,-32
    1664:	ce06                	sw	ra,28(sp)
    1666:	cc22                	sw	s0,24(sp)
    1668:	1000                	addi	s0,sp,32
    166a:	87aa                	mv	a5,a0
    166c:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:108
    if(state == 0)
    1670:	fef44783          	lbu	a5,-17(s0)
    1674:	e791                	bnez	a5,1680 <EnableGlobalIRQ+0x1e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:110
    {
        irq_status.flag = 0;
    1676:	81c18793          	addi	a5,gp,-2020 # 2000002c <irq_status>
    167a:	00078423          	sb	zero,8(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:111
        sys_recover_irq();
    167e:	3741                	jal	15fe <sys_recover_irq>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_nvic.c:113
    }
}
    1680:	0001                	nop
    1682:	40f2                	lw	ra,28(sp)
    1684:	4462                	lw	s0,24(sp)
    1686:	6105                	addi	sp,sp,32
    1688:	8082                	ret

0000168a <systick_delay>:
systick_delay():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:29
//  @param      time                us
//  @return     void
//  Sample usage:                   内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void systick_delay(uint64 time)
{
    168a:	1101                	addi	sp,sp,-32
    168c:	ce22                	sw	s0,28(sp)
    168e:	1000                	addi	s0,sp,32
    1690:	fea42423          	sw	a0,-24(s0)
    1694:	feb42623          	sw	a1,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:30
    SysTick->CTLR = 0;
    1698:	e000f737          	lui	a4,0xe000f
    169c:	00072023          	sw	zero,0(a4) # e000f000 <_eusrstack+0xc000a000>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:31
    SysTick->CNTL0 = 0;
    16a0:	e000f737          	lui	a4,0xe000f
    16a4:	00070223          	sb	zero,4(a4) # e000f004 <_eusrstack+0xc000a004>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:32
    SysTick->CNTL1 = 0;
    16a8:	e000f737          	lui	a4,0xe000f
    16ac:	000702a3          	sb	zero,5(a4) # e000f005 <_eusrstack+0xc000a005>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:33
    SysTick->CNTL2 = 0;
    16b0:	e000f737          	lui	a4,0xe000f
    16b4:	00070323          	sb	zero,6(a4) # e000f006 <_eusrstack+0xc000a006>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:34
    SysTick->CNTL3 = 0;
    16b8:	e000f737          	lui	a4,0xe000f
    16bc:	000703a3          	sb	zero,7(a4) # e000f007 <_eusrstack+0xc000a007>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:35
    SysTick->CNTH0 = 0;
    16c0:	e000f737          	lui	a4,0xe000f
    16c4:	00070423          	sb	zero,8(a4) # e000f008 <_eusrstack+0xc000a008>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:36
    SysTick->CNTH1 = 0;
    16c8:	e000f737          	lui	a4,0xe000f
    16cc:	000704a3          	sb	zero,9(a4) # e000f009 <_eusrstack+0xc000a009>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:37
    SysTick->CNTH2 = 0;
    16d0:	e000f737          	lui	a4,0xe000f
    16d4:	00070523          	sb	zero,10(a4) # e000f00a <_eusrstack+0xc000a00a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:38
    SysTick->CNTH3 = 0;
    16d8:	e000f737          	lui	a4,0xe000f
    16dc:	000705a3          	sb	zero,11(a4) # e000f00b <_eusrstack+0xc000a00b>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:39
    SysTick->CTLR = 1;          //启动系统计数器 systick（HCLK/8 时基） us
    16e0:	e000f737          	lui	a4,0xe000f
    16e4:	4685                	li	a3,1
    16e6:	c314                	sw	a3,0(a4)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:41

    while((*(volatile uint32*)0xE000F004) <= time);
    16e8:	0001                	nop
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:41 (discriminator 1)
    16ea:	e000f737          	lui	a4,0xe000f
    16ee:	0711                	addi	a4,a4,4
    16f0:	4318                	lw	a4,0(a4)
    16f2:	87ba                	mv	a5,a4
    16f4:	4801                	li	a6,0
    16f6:	fec42703          	lw	a4,-20(s0)
    16fa:	86c2                	mv	a3,a6
    16fc:	00d76d63          	bltu	a4,a3,1716 <systick_delay+0x8c>
    1700:	fec42703          	lw	a4,-20(s0)
    1704:	86c2                	mv	a3,a6
    1706:	fed712e3          	bne	a4,a3,16ea <systick_delay+0x60>
    170a:	fe842703          	lw	a4,-24(s0)
    170e:	86be                	mv	a3,a5
    1710:	00d76363          	bltu	a4,a3,1716 <systick_delay+0x8c>
    1714:	bfd9                	j	16ea <systick_delay+0x60>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_systick.c:42
}
    1716:	0001                	nop
    1718:	4472                	lw	s0,28(sp)
    171a:	6105                	addi	sp,sp,32
    171c:	8082                	ret

0000171e <uart_gpio_init>:
uart_gpio_init():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:38
//  @param      rx_pin      串口接收引脚号
//  @return     void
//  Sample usage:           内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void uart_gpio_init(UARTPIN_enum tx_pin, UARTPIN_enum rx_pin)
{
    171e:	1101                	addi	sp,sp,-32
    1720:	ce06                	sw	ra,28(sp)
    1722:	cc22                	sw	s0,24(sp)
    1724:	1000                	addi	s0,sp,32
    1726:	fea42623          	sw	a0,-20(s0)
    172a:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:39
    if(tx_pin == UART1_TX_A9 && rx_pin == UART1_RX_A10)
    172e:	fec42783          	lw	a5,-20(s0)
    1732:	e395                	bnez	a5,1756 <uart_gpio_init+0x38>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:39 (discriminator 1)
    1734:	fe842703          	lw	a4,-24(s0)
    1738:	4785                	li	a5,1
    173a:	00f71e63          	bne	a4,a5,1756 <uart_gpio_init+0x38>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:41
    {
        gpio_init(A9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    173e:	31800693          	li	a3,792
    1742:	4601                	li	a2,0
    1744:	4585                	li	a1,1
    1746:	4525                	li	a0,9
    1748:	3131                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:42
        gpio_init(A10, GPI, 0, IN_FLOAT);
    174a:	4691                	li	a3,4
    174c:	4601                	li	a2,0
    174e:	4581                	li	a1,0
    1750:	4529                	li	a0,10
    1752:	3109                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:67
    else if(tx_pin == UART3_TX_C10)
    {
        gpio_init(C10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
        gpio_init(C11, GPI, 0, IN_FLOAT);
    }
}
    1754:	a861                	j	17ec <uart_gpio_init+0xce>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:44
    else if(tx_pin == UART1_TX_B6)
    1756:	fec42703          	lw	a4,-20(s0)
    175a:	4789                	li	a5,2
    175c:	02f71063          	bne	a4,a5,177c <uart_gpio_init+0x5e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:46
        gpio_init(B6, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1760:	31800693          	li	a3,792
    1764:	4601                	li	a2,0
    1766:	4585                	li	a1,1
    1768:	02600513          	li	a0,38
    176c:	36e5                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:47
        gpio_init(B7, GPI, 0, IN_FLOAT);
    176e:	4691                	li	a3,4
    1770:	4601                	li	a2,0
    1772:	4581                	li	a1,0
    1774:	02700513          	li	a0,39
    1778:	3ef1                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    177a:	a88d                	j	17ec <uart_gpio_init+0xce>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:50
    else if(tx_pin == UART2_TX_A2)
    177c:	fec42703          	lw	a4,-20(s0)
    1780:	47c1                	li	a5,16
    1782:	00f71e63          	bne	a4,a5,179e <uart_gpio_init+0x80>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:52
        gpio_init(A2, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1786:	31800693          	li	a3,792
    178a:	4601                	li	a2,0
    178c:	4585                	li	a1,1
    178e:	4509                	li	a0,2
    1790:	36d1                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:53
        gpio_init(A3, GPI, 0, IN_FLOAT);
    1792:	4691                	li	a3,4
    1794:	4601                	li	a2,0
    1796:	4581                	li	a1,0
    1798:	450d                	li	a0,3
    179a:	3e6d                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    179c:	a881                	j	17ec <uart_gpio_init+0xce>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:56
    else if(tx_pin == UART3_TX_B10)
    179e:	fec42703          	lw	a4,-20(s0)
    17a2:	02000793          	li	a5,32
    17a6:	02f71063          	bne	a4,a5,17c6 <uart_gpio_init+0xa8>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:58
        gpio_init(B10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    17aa:	31800693          	li	a3,792
    17ae:	4601                	li	a2,0
    17b0:	4585                	li	a1,1
    17b2:	02a00513          	li	a0,42
    17b6:	3e79                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:59
        gpio_init(B11, GPI, 0, IN_FLOAT);
    17b8:	4691                	li	a3,4
    17ba:	4601                	li	a2,0
    17bc:	4581                	li	a1,0
    17be:	02b00513          	li	a0,43
    17c2:	3e49                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    17c4:	a025                	j	17ec <uart_gpio_init+0xce>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:62
    else if(tx_pin == UART3_TX_C10)
    17c6:	fec42703          	lw	a4,-20(s0)
    17ca:	02200793          	li	a5,34
    17ce:	00f71f63          	bne	a4,a5,17ec <uart_gpio_init+0xce>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:64
        gpio_init(C10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    17d2:	31800693          	li	a3,792
    17d6:	4601                	li	a2,0
    17d8:	4585                	li	a1,1
    17da:	04a00513          	li	a0,74
    17de:	3e9d                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:65
        gpio_init(C11, GPI, 0, IN_FLOAT);
    17e0:	4691                	li	a3,4
    17e2:	4601                	li	a2,0
    17e4:	4581                	li	a1,0
    17e6:	04b00513          	li	a0,75
    17ea:	36ad                	jal	1354 <gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    17ec:	0001                	nop
    17ee:	40f2                	lw	ra,28(sp)
    17f0:	4462                	lw	s0,24(sp)
    17f2:	6105                	addi	sp,sp,32
    17f4:	8082                	ret

000017f6 <uart_init>:
uart_init():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:79
//  @param      rx_pin      串口接收引脚号
//  @return     void
//  Sample usage:           uart_init(UART_1, 115200, UART1_TX_A9, UART1_RX_A10); //串口1初始化引脚号,TX为A9,RX为A10
//-------------------------------------------------------------------------------------------------------------------
void uart_init(UARTN_enum uartn, uint32 baud, UARTPIN_enum tx_pin, UARTPIN_enum rx_pin)
{
    17f6:	7179                	addi	sp,sp,-48
    17f8:	d606                	sw	ra,44(sp)
    17fa:	d422                	sw	s0,40(sp)
    17fc:	1800                	addi	s0,sp,48
    17fe:	fca42e23          	sw	a0,-36(s0)
    1802:	fcb42c23          	sw	a1,-40(s0)
    1806:	fcc42a23          	sw	a2,-44(s0)
    180a:	fcd42823          	sw	a3,-48(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:83
    USART_InitTypeDef USART_InitStructure;


    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
    180e:	4585                	li	a1,1
    1810:	4505                	li	a0,1
    1812:	c86ff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:86

    //引脚初始化
    uart_gpio_init(tx_pin, rx_pin);
    1816:	fd042583          	lw	a1,-48(s0)
    181a:	fd442503          	lw	a0,-44(s0)
    181e:	3701                	jal	171e <uart_gpio_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:88

    if(UART1_TX_B6 == tx_pin && UART1_RX_B7 == rx_pin)                         //引脚重映射
    1820:	fd442703          	lw	a4,-44(s0)
    1824:	4789                	li	a5,2
    1826:	00f71b63          	bne	a4,a5,183c <uart_init+0x46>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:88 (discriminator 1)
    182a:	fd042703          	lw	a4,-48(s0)
    182e:	478d                	li	a5,3
    1830:	00f71663          	bne	a4,a5,183c <uart_init+0x46>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:89
        GPIO_PinRemapConfig(GPIO_Remap_USART1, ENABLE);
    1834:	4585                	li	a1,1
    1836:	4511                	li	a0,4
    1838:	90aff0ef          	jal	ra,942 <GPIO_PinRemapConfig>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:90
    if(UART3_TX_C10 == tx_pin && UART3_RX_C11 == rx_pin)
    183c:	fd442703          	lw	a4,-44(s0)
    1840:	02200793          	li	a5,34
    1844:	00f71f63          	bne	a4,a5,1862 <uart_init+0x6c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:90 (discriminator 1)
    1848:	fd042703          	lw	a4,-48(s0)
    184c:	02300793          	li	a5,35
    1850:	00f71963          	bne	a4,a5,1862 <uart_init+0x6c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:91
        GPIO_PinRemapConfig(GPIO_PartialRemap_USART3, ENABLE);
    1854:	4585                	li	a1,1
    1856:	001407b7          	lui	a5,0x140
    185a:	01078513          	addi	a0,a5,16 # 140010 <_data_lma+0x13e4f4>
    185e:	8e4ff0ef          	jal	ra,942 <GPIO_PinRemapConfig>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:94

    //串口总线使能
    if(UART_1 == uartn) RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
    1862:	fdc42783          	lw	a5,-36(s0)
    1866:	e791                	bnez	a5,1872 <uart_init+0x7c>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:94 (discriminator 1)
    1868:	4585                	li	a1,1
    186a:	6511                	lui	a0,0x4
    186c:	c2cff0ef          	jal	ra,c98 <RCC_APB2PeriphClockCmd>
    1870:	a035                	j	189c <uart_init+0xa6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:95
    else if(UART_2 == uartn) RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
    1872:	fdc42703          	lw	a4,-36(s0)
    1876:	4785                	li	a5,1
    1878:	00f71863          	bne	a4,a5,1888 <uart_init+0x92>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:95 (discriminator 1)
    187c:	4585                	li	a1,1
    187e:	00020537          	lui	a0,0x20
    1882:	c5cff0ef          	jal	ra,cde <RCC_APB1PeriphClockCmd>
    1886:	a819                	j	189c <uart_init+0xa6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:96
    else if(UART_3 == uartn) RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
    1888:	fdc42703          	lw	a4,-36(s0)
    188c:	4789                	li	a5,2
    188e:	00f71763          	bne	a4,a5,189c <uart_init+0xa6>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:96 (discriminator 1)
    1892:	4585                	li	a1,1
    1894:	00040537          	lui	a0,0x40
    1898:	c46ff0ef          	jal	ra,cde <RCC_APB1PeriphClockCmd>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:99

    //串口参数配置
    USART_InitStructure.USART_BaudRate = baud;
    189c:	fd842783          	lw	a5,-40(s0)
    18a0:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:100
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    18a4:	fe041223          	sh	zero,-28(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:101
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    18a8:	fe041323          	sh	zero,-26(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:102
    USART_InitStructure.USART_Parity = USART_Parity_No;
    18ac:	fe041423          	sh	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:103
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    18b0:	fe041623          	sh	zero,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:104
    USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
    18b4:	47b1                	li	a5,12
    18b6:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:107

    //使能串口
    USART_Init((USART_TypeDef*)UARTN[uartn], &USART_InitStructure);
    18ba:	6789                	lui	a5,0x2
    18bc:	fdc42703          	lw	a4,-36(s0)
    18c0:	070a                	slli	a4,a4,0x2
    18c2:	b0c78793          	addi	a5,a5,-1268 # 1b0c <UARTN>
    18c6:	97ba                	add	a5,a5,a4
    18c8:	439c                	lw	a5,0(a5)
    18ca:	873e                	mv	a4,a5
    18cc:	fe040793          	addi	a5,s0,-32
    18d0:	85be                	mv	a1,a5
    18d2:	853a                	mv	a0,a4
    18d4:	ceeff0ef          	jal	ra,dc2 <USART_Init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:108
    USART_Cmd((USART_TypeDef*)UARTN[uartn], ENABLE);
    18d8:	6789                	lui	a5,0x2
    18da:	fdc42703          	lw	a4,-36(s0)
    18de:	070a                	slli	a4,a4,0x2
    18e0:	b0c78793          	addi	a5,a5,-1268 # 1b0c <UARTN>
    18e4:	97ba                	add	a5,a5,a4
    18e6:	439c                	lw	a5,0(a5)
    18e8:	4585                	li	a1,1
    18ea:	853e                	mv	a0,a5
    18ec:	f08ff0ef          	jal	ra,ff4 <USART_Cmd>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/seekfree_libraries/zf_uart.c:111


}
    18f0:	0001                	nop
    18f2:	50b2                	lw	ra,44(sp)
    18f4:	5422                	lw	s0,40(sp)
    18f6:	6145                	addi	sp,sp,48
    18f8:	8082                	ret

000018fa <board_init>:
board_init():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/board.c:9




void board_init(void)
{
    18fa:	1141                	addi	sp,sp,-16
    18fc:	c606                	sw	ra,12(sp)
    18fe:	c422                	sw	s0,8(sp)
    1900:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/board.c:11
    //获取系统主频
    sys_clk = 8000000 * (((RCC->CFGR0 >> 18)&0x0F) + 2);
    1902:	400217b7          	lui	a5,0x40021
    1906:	43dc                	lw	a5,4(a5)
    1908:	83c9                	srli	a5,a5,0x12
    190a:	00f7f713          	andi	a4,a5,15
    190e:	007a17b7          	lui	a5,0x7a1
    1912:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x79f6e4>
    1916:	02f70733          	mul	a4,a4,a5
    191a:	00f427b7          	lui	a5,0xf42
    191e:	40078793          	addi	a5,a5,1024 # f42400 <_data_lma+0xf408e4>
    1922:	973e                	add	a4,a4,a5
    1924:	80e1ac23          	sw	a4,-2024(gp) # 20000028 <sys_clk>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/board.c:13
    //初始化DEBUG串口
    uart_init(DEBUG_UART, DEBUG_UART_BAUD, DEBUG_UART_TX_PIN, DEBUG_UART_RX_PIN);
    1928:	4685                	li	a3,1
    192a:	4601                	li	a2,0
    192c:	67f1                	lui	a5,0x1c
    192e:	20078593          	addi	a1,a5,512 # 1c200 <_data_lma+0x1a6e4>
    1932:	4501                	li	a0,0
    1934:	35c9                	jal	17f6 <uart_init>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/board.c:14
}
    1936:	0001                	nop
    1938:	40b2                	lw	ra,12(sp)
    193a:	4422                	lw	s0,8(sp)
    193c:	0141                	addi	sp,sp,16
    193e:	8082                	ret

00001940 <SetSysClock>:
SetSysClock():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:11
* Description    : Sets System clock frequency to 72MHz and configure HCLK, PCLK2 and PCLK1 prescalers.
* Input          : None
* Return         : None
*******************************************************************************************/
static void SetSysClock(void)
{
    1940:	1101                	addi	sp,sp,-32
    1942:	ce22                	sw	s0,28(sp)
    1944:	1000                	addi	s0,sp,32
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:12
    __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
    1946:	fe042623          	sw	zero,-20(s0)
    194a:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:14

    RCC->CTLR |= ((uint32_t)RCC_HSEON);
    194e:	400217b7          	lui	a5,0x40021
    1952:	4394                	lw	a3,0(a5)
    1954:	400217b7          	lui	a5,0x40021
    1958:	6741                	lui	a4,0x10
    195a:	8f55                	or	a4,a4,a3
    195c:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:19 (discriminator 2)

    /* Wait till HSE is ready and if Time out is reached exit */
    do
    {
        HSEStatus = RCC->CTLR & RCC_HSERDY;
    195e:	400217b7          	lui	a5,0x40021
    1962:	4398                	lw	a4,0(a5)
    1964:	000207b7          	lui	a5,0x20
    1968:	8ff9                	and	a5,a5,a4
    196a:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:20 (discriminator 2)
        StartUpCounter++;
    196e:	fec42783          	lw	a5,-20(s0)
    1972:	0785                	addi	a5,a5,1
    1974:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:21 (discriminator 2)
    } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
    1978:	fe842783          	lw	a5,-24(s0)
    197c:	e799                	bnez	a5,198a <SetSysClock+0x4a>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:21 (discriminator 1)
    197e:	fec42703          	lw	a4,-20(s0)
    1982:	50000793          	li	a5,1280
    1986:	fcf71ce3          	bne	a4,a5,195e <SetSysClock+0x1e>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:23

    if ((RCC->CTLR & RCC_HSERDY) != RESET)
    198a:	400217b7          	lui	a5,0x40021
    198e:	4398                	lw	a4,0(a5)
    1990:	000207b7          	lui	a5,0x20
    1994:	8ff9                	and	a5,a5,a4
    1996:	c789                	beqz	a5,19a0 <SetSysClock+0x60>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:25
    {
        HSEStatus = (uint32_t)0x01;
    1998:	4785                	li	a5,1
    199a:	fef42423          	sw	a5,-24(s0)
    199e:	a019                	j	19a4 <SetSysClock+0x64>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:29
    }
    else
    {
        HSEStatus = (uint32_t)0x00;
    19a0:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:32
    }

    if (HSEStatus == (uint32_t)0x01)
    19a4:	fe842703          	lw	a4,-24(s0)
    19a8:	4785                	li	a5,1
    19aa:	0cf71763          	bne	a4,a5,1a78 <SetSysClock+0x138>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:35
    {
        /* Enable Prefetch Buffer */
        FLASH->ACTLR |= FLASH_ACTLR_PRFTBE;
    19ae:	400227b7          	lui	a5,0x40022
    19b2:	4398                	lw	a4,0(a5)
    19b4:	400227b7          	lui	a5,0x40022
    19b8:	01076713          	ori	a4,a4,16
    19bc:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:38

        /* Flash 2 wait state */
        FLASH->ACTLR &= (uint32_t)((uint32_t)~FLASH_ACTLR_LATENCY);
    19be:	400227b7          	lui	a5,0x40022
    19c2:	4398                	lw	a4,0(a5)
    19c4:	400227b7          	lui	a5,0x40022
    19c8:	9b71                	andi	a4,a4,-4
    19ca:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:39
        FLASH->ACTLR |= (uint32_t)FLASH_ACTLR_LATENCY_2;
    19cc:	400227b7          	lui	a5,0x40022
    19d0:	4398                	lw	a4,0(a5)
    19d2:	400227b7          	lui	a5,0x40022
    19d6:	00276713          	ori	a4,a4,2
    19da:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:42

        /* HCLK = SYSCLK */
        RCC->CFGR0 |= (uint32_t)RCC_HPRE_DIV1;
    19dc:	40021737          	lui	a4,0x40021
    19e0:	400217b7          	lui	a5,0x40021
    19e4:	4358                	lw	a4,4(a4)
    19e6:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:44
        /* PCLK2 = HCLK */
        RCC->CFGR0 |= (uint32_t)RCC_PPRE2_DIV1;
    19e8:	40021737          	lui	a4,0x40021
    19ec:	400217b7          	lui	a5,0x40021
    19f0:	4358                	lw	a4,4(a4)
    19f2:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:46
        /* PCLK1 = HCLK */
        RCC->CFGR0 |= (uint32_t)RCC_PPRE1_DIV1;
    19f4:	40021737          	lui	a4,0x40021
    19f8:	400217b7          	lui	a5,0x40021
    19fc:	4358                	lw	a4,4(a4)
    19fe:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:49


        RCC->CFGR0 &= (uint32_t)((uint32_t)~(RCC_PLLSRC | RCC_PLLXTPRE |
    1a00:	400217b7          	lui	a5,0x40021
    1a04:	43d4                	lw	a3,4(a5)
    1a06:	400217b7          	lui	a5,0x40021
    1a0a:	ffc10737          	lui	a4,0xffc10
    1a0e:	177d                	addi	a4,a4,-1
    1a10:	8f75                	and	a4,a4,a3
    1a12:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:52
                                            RCC_PLLMULL));
        /*  PLL configuration: PLLCLK = HSE * ?  */
        RCC->CFGR0 |= (uint32_t)(RCC_PLLSRC_HSE | RCC_PLLMULL11);
    1a14:	400217b7          	lui	a5,0x40021
    1a18:	43d4                	lw	a3,4(a5)
    1a1a:	400217b7          	lui	a5,0x40021
    1a1e:	00250737          	lui	a4,0x250
    1a22:	8f55                	or	a4,a4,a3
    1a24:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:54
        /* Enable PLL */
        RCC->CTLR |= RCC_PLLON;
    1a26:	400217b7          	lui	a5,0x40021
    1a2a:	4394                	lw	a3,0(a5)
    1a2c:	400217b7          	lui	a5,0x40021
    1a30:	01000737          	lui	a4,0x1000
    1a34:	8f55                	or	a4,a4,a3
    1a36:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:56
        /* Wait till PLL is ready */
        while((RCC->CTLR & RCC_PLLRDY) == 0)
    1a38:	0001                	nop
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:56 (discriminator 1)
    1a3a:	400217b7          	lui	a5,0x40021
    1a3e:	4398                	lw	a4,0(a5)
    1a40:	020007b7          	lui	a5,0x2000
    1a44:	8ff9                	and	a5,a5,a4
    1a46:	dbf5                	beqz	a5,1a3a <SetSysClock+0xfa>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:60
        {
        }
        /* Select PLL as system clock source */
        RCC->CFGR0 &= (uint32_t)((uint32_t)~(RCC_SW));
    1a48:	400217b7          	lui	a5,0x40021
    1a4c:	43d8                	lw	a4,4(a5)
    1a4e:	400217b7          	lui	a5,0x40021
    1a52:	9b71                	andi	a4,a4,-4
    1a54:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:61
        RCC->CFGR0 |= (uint32_t)RCC_SW_PLL;
    1a56:	400217b7          	lui	a5,0x40021
    1a5a:	43d8                	lw	a4,4(a5)
    1a5c:	400217b7          	lui	a5,0x40021
    1a60:	00276713          	ori	a4,a4,2
    1a64:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:63
        /* Wait till PLL is used as system clock source */
        while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08)
    1a66:	0001                	nop
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:63 (discriminator 1)
    1a68:	400217b7          	lui	a5,0x40021
    1a6c:	43dc                	lw	a5,4(a5)
    1a6e:	00c7f713          	andi	a4,a5,12
    1a72:	47a1                	li	a5,8
    1a74:	fef71ae3          	bne	a4,a5,1a68 <SetSysClock+0x128>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:74
        /*
         * If HSE fails to start-up, the application will have wrong clock
     * configuration. User can add here some code to deal with this error
         */
    }
}
    1a78:	0001                	nop
    1a7a:	4472                	lw	s0,28(sp)
    1a7c:	6105                	addi	sp,sp,32
    1a7e:	8082                	ret

00001a80 <SystemInit>:
SystemInit():
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:84
*                  the PLL and update the SystemCoreClock variable.
* Input          : None
* Return         : None
*******************************************************************************************/
void SystemInit (void)
{
    1a80:	1141                	addi	sp,sp,-16
    1a82:	c606                	sw	ra,12(sp)
    1a84:	c422                	sw	s0,8(sp)
    1a86:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:85
    RCC->CTLR |= (uint32_t)0x00000001;
    1a88:	400217b7          	lui	a5,0x40021
    1a8c:	4398                	lw	a4,0(a5)
    1a8e:	400217b7          	lui	a5,0x40021
    1a92:	00176713          	ori	a4,a4,1
    1a96:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:86
    RCC->CFGR0 &= (uint32_t)0xF8FF0000;
    1a98:	400217b7          	lui	a5,0x40021
    1a9c:	43d4                	lw	a3,4(a5)
    1a9e:	400217b7          	lui	a5,0x40021
    1aa2:	f8ff0737          	lui	a4,0xf8ff0
    1aa6:	8f75                	and	a4,a4,a3
    1aa8:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:87
    RCC->CTLR &= (uint32_t)0xFEF6FFFF;
    1aaa:	400217b7          	lui	a5,0x40021
    1aae:	4394                	lw	a3,0(a5)
    1ab0:	400217b7          	lui	a5,0x40021
    1ab4:	fef70737          	lui	a4,0xfef70
    1ab8:	177d                	addi	a4,a4,-1
    1aba:	8f75                	and	a4,a4,a3
    1abc:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:88
    RCC->CTLR &= (uint32_t)0xFFFBFFFF;
    1abe:	400217b7          	lui	a5,0x40021
    1ac2:	4394                	lw	a3,0(a5)
    1ac4:	400217b7          	lui	a5,0x40021
    1ac8:	fffc0737          	lui	a4,0xfffc0
    1acc:	177d                	addi	a4,a4,-1
    1ace:	8f75                	and	a4,a4,a3
    1ad0:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:89
    RCC->CFGR0 &= (uint32_t)0xFF80FFFF;
    1ad2:	400217b7          	lui	a5,0x40021
    1ad6:	43d4                	lw	a3,4(a5)
    1ad8:	400217b7          	lui	a5,0x40021
    1adc:	ff810737          	lui	a4,0xff810
    1ae0:	177d                	addi	a4,a4,-1
    1ae2:	8f75                	and	a4,a4,a3
    1ae4:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:90
    RCC->INTR = 0x009F0000;
    1ae6:	400217b7          	lui	a5,0x40021
    1aea:	009f0737          	lui	a4,0x9f0
    1aee:	c798                	sw	a4,8(a5)
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:91
    SetSysClock();
    1af0:	3d81                	jal	1940 <SetSysClock>
D:\1.intelligent vehicle\seefree\zhubanlicheng\CH32V103R8T6_DoubleCore_Master_board_example\MASTER\2-Buzzer Demo\obj/../Libraries/board/clock_config.c:92
}
    1af2:	0001                	nop
    1af4:	40b2                	lw	ra,12(sp)
    1af6:	4422                	lw	s0,8(sp)
    1af8:	0141                	addi	sp,sp,16
    1afa:	8082                	ret

00001afc <GPION>:
    1afc:	0800 4001 0c00 4001 1000 4001 1400 4001     ...@...@...@...@

00001b0c <UARTN>:
    1b0c:	3800 4001 4400 4000 4800 4000 4c00 4000     .8.@.D.@.H.@.L.@
