|TopLevel
CLOCK_50 => audio:adc_dac.clock
CLOCK_50 => tdmamin:tdma_min.clock
CLOCK_50 => aspadc:asp_adc.clock
CLOCK_50 => aspdac:asp_dac.clock
CLOCK_50 => aspdp:asp_dp.clock
CLOCK_50 => aspexample:asp_example.clock
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => audio:adc_dac.ref_clock
FPGA_I2C_SCLK <= audio:adc_dac.fpga_i2c_sclk
FPGA_I2C_SDAT <> audio:adc_dac.fpga_i2c_sdat
AUD_ADCDAT => audio:adc_dac.aud_adcdat
AUD_ADCLRCK <> audio:adc_dac.aud_adclrck
AUD_BCLK <> audio:adc_dac.aud_bclk
AUD_DACDAT <= audio:adc_dac.aud_dacdat
AUD_DACLRCK <> audio:adc_dac.aud_daclrck
AUD_XCK <= audio:adc_dac.aud_xck
KEY[0] => aspexample:asp_example.key[0]
KEY[1] => aspexample:asp_example.key[1]
KEY[2] => aspexample:asp_example.key[2]
KEY[3] => aspexample:asp_example.key[3]
SW[0] => aspexample:asp_example.sw[0]
SW[1] => aspexample:asp_example.sw[1]
SW[2] => aspexample:asp_example.sw[2]
SW[3] => aspexample:asp_example.sw[3]
SW[4] => aspexample:asp_example.sw[4]
SW[5] => aspexample:asp_example.sw[5]
SW[6] => aspexample:asp_example.sw[6]
SW[7] => aspexample:asp_example.sw[7]
SW[8] => aspexample:asp_example.sw[8]
SW[9] => aspexample:asp_example.sw[9]
LEDR[0] <= aspexample:asp_example.ledr[0]
LEDR[1] <= aspexample:asp_example.ledr[1]
LEDR[2] <= aspexample:asp_example.ledr[2]
LEDR[3] <= aspexample:asp_example.ledr[3]
LEDR[4] <= aspexample:asp_example.ledr[4]
LEDR[5] <= aspexample:asp_example.ledr[5]
LEDR[6] <= aspexample:asp_example.ledr[6]
LEDR[7] <= aspexample:asp_example.ledr[7]
LEDR[8] <= aspexample:asp_example.ledr[8]
LEDR[9] <= aspexample:asp_example.ledr[9]
HEX0[0] <= aspexample:asp_example.hex0[0]
HEX0[1] <= aspexample:asp_example.hex0[1]
HEX0[2] <= aspexample:asp_example.hex0[2]
HEX0[3] <= aspexample:asp_example.hex0[3]
HEX0[4] <= aspexample:asp_example.hex0[4]
HEX0[5] <= aspexample:asp_example.hex0[5]
HEX0[6] <= aspexample:asp_example.hex0[6]
HEX1[0] <= aspexample:asp_example.hex1[0]
HEX1[1] <= aspexample:asp_example.hex1[1]
HEX1[2] <= aspexample:asp_example.hex1[2]
HEX1[3] <= aspexample:asp_example.hex1[3]
HEX1[4] <= aspexample:asp_example.hex1[4]
HEX1[5] <= aspexample:asp_example.hex1[5]
HEX1[6] <= aspexample:asp_example.hex1[6]
HEX2[0] <= aspexample:asp_example.hex2[0]
HEX2[1] <= aspexample:asp_example.hex2[1]
HEX2[2] <= aspexample:asp_example.hex2[2]
HEX2[3] <= aspexample:asp_example.hex2[3]
HEX2[4] <= aspexample:asp_example.hex2[4]
HEX2[5] <= aspexample:asp_example.hex2[5]
HEX2[6] <= aspexample:asp_example.hex2[6]
HEX3[0] <= aspexample:asp_example.hex3[0]
HEX3[1] <= aspexample:asp_example.hex3[1]
HEX3[2] <= aspexample:asp_example.hex3[2]
HEX3[3] <= aspexample:asp_example.hex3[3]
HEX3[4] <= aspexample:asp_example.hex3[4]
HEX3[5] <= aspexample:asp_example.hex3[5]
HEX3[6] <= aspexample:asp_example.hex3[6]
HEX4[0] <= aspexample:asp_example.hex4[0]
HEX4[1] <= aspexample:asp_example.hex4[1]
HEX4[2] <= aspexample:asp_example.hex4[2]
HEX4[3] <= aspexample:asp_example.hex4[3]
HEX4[4] <= aspexample:asp_example.hex4[4]
HEX4[5] <= aspexample:asp_example.hex4[5]
HEX4[6] <= aspexample:asp_example.hex4[6]
HEX5[0] <= aspexample:asp_example.hex5[0]
HEX5[1] <= aspexample:asp_example.hex5[1]
HEX5[2] <= aspexample:asp_example.hex5[2]
HEX5[3] <= aspexample:asp_example.hex5[3]
HEX5[4] <= aspexample:asp_example.hex5[4]
HEX5[5] <= aspexample:asp_example.hex5[5]
HEX5[6] <= aspexample:asp_example.hex5[6]


|TopLevel|Audio:adc_dac
ref_clock => audioclock:audio_clock.ref_clk_clk
ref_clock => audiocontrol:audio_control.clock
fpga_i2c_sclk <= audiocontrol:audio_control.scl
fpga_i2c_sdat <> audiocontrol:audio_control.sda
aud_adcdat => audioin:audio_adc:audio_adc.adcdat
aud_dacdat <= audioout:audio_dac.dacdat
aud_xck <= audioclock:audio_clock.audio_clk_clk
clock => audioin:audio_adc:audio_adc.clock
clock => audioout:audio_dac.clock
adc_empty <= audioin:audio_adc:audio_adc.empty
adc_get => audioin:audio_adc:audio_adc.get
adc_data[0] <= audioin:audio_adc:audio_adc.data[0]
adc_data[1] <= audioin:audio_adc:audio_adc.data[1]
adc_data[2] <= audioin:audio_adc:audio_adc.data[2]
adc_data[3] <= audioin:audio_adc:audio_adc.data[3]
adc_data[4] <= audioin:audio_adc:audio_adc.data[4]
adc_data[5] <= audioin:audio_adc:audio_adc.data[5]
adc_data[6] <= audioin:audio_adc:audio_adc.data[6]
adc_data[7] <= audioin:audio_adc:audio_adc.data[7]
adc_data[8] <= audioin:audio_adc:audio_adc.data[8]
adc_data[9] <= audioin:audio_adc:audio_adc.data[9]
adc_data[10] <= audioin:audio_adc:audio_adc.data[10]
adc_data[11] <= audioin:audio_adc:audio_adc.data[11]
adc_data[12] <= audioin:audio_adc:audio_adc.data[12]
adc_data[13] <= audioin:audio_adc:audio_adc.data[13]
adc_data[14] <= audioin:audio_adc:audio_adc.data[14]
adc_data[15] <= audioin:audio_adc:audio_adc.data[15]
adc_data[16] <= audioin:audio_adc:audio_adc.data[16]
dac_full <= audioout:audio_dac.full
dac_put => audioout:audio_dac.put
dac_data[0] => audioout:audio_dac.data[0]
dac_data[1] => audioout:audio_dac.data[1]
dac_data[2] => audioout:audio_dac.data[2]
dac_data[3] => audioout:audio_dac.data[3]
dac_data[4] => audioout:audio_dac.data[4]
dac_data[5] => audioout:audio_dac.data[5]
dac_data[6] => audioout:audio_dac.data[6]
dac_data[7] => audioout:audio_dac.data[7]
dac_data[8] => audioout:audio_dac.data[8]
dac_data[9] => audioout:audio_dac.data[9]
dac_data[10] => audioout:audio_dac.data[10]
dac_data[11] => audioout:audio_dac.data[11]
dac_data[12] => audioout:audio_dac.data[12]
dac_data[13] => audioout:audio_dac.data[13]
dac_data[14] => audioout:audio_dac.data[14]
dac_data[15] => audioout:audio_dac.data[15]
dac_data[16] => audioout:audio_dac.data[16]


|TopLevel|Audio:adc_dac|AudioClock:audio_clock
audio_clk_clk <= AudioClock_audio_pll_0:audio_pll_0.audio_clk_clk
ref_clk_clk => AudioClock_audio_pll_0:audio_pll_0.ref_clk_clk
ref_reset_reset => AudioClock_audio_pll_0:audio_pll_0.ref_reset_reset
reset_source_reset <= AudioClock_audio_pll_0:audio_pll_0.reset_source_reset


|TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
audio_clk_clk <= AudioClock_audio_pll_0_audio_pll:audio_pll.outclk_0
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioControl:audio_control
clock => sda_clk.CLK
clock => scl_clk.CLK
clock => tick[0].CLK
clock => tick[1].CLK
clock => tick[2].CLK
clock => tick[3].CLK
clock => tick[4].CLK
clock => tick[5].CLK
clock => tick[6].CLK
clock => tick[7].CLK
clock => tick[8].CLK
clock => tick[9].CLK
clock => tick[10].CLK
clock => tick[11].CLK
clock => tick[12].CLK
clock => tick[13].CLK
clock => tick[14].CLK
clock => tick[15].CLK
clock => tick[16].CLK
clock => tick[17].CLK
clock => tick[18].CLK
clock => tick[19].CLK
clock => tick[20].CLK
clock => tick[21].CLK
clock => tick[22].CLK
clock => tick[23].CLK
clock => tick[24].CLK
clock => tick[25].CLK
clock => tick[26].CLK
clock => tick[27].CLK
clock => tick[28].CLK
clock => tick[29].CLK
clock => tick[30].CLK
scl <= scl.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc
bclk => audiofifo:fifo.wrclk
bclk => fifo_data[0].CLK
bclk => fifo_data[1].CLK
bclk => fifo_data[2].CLK
bclk => fifo_data[3].CLK
bclk => fifo_data[4].CLK
bclk => fifo_data[5].CLK
bclk => fifo_data[6].CLK
bclk => fifo_data[7].CLK
bclk => fifo_data[8].CLK
bclk => fifo_data[9].CLK
bclk => fifo_data[10].CLK
bclk => fifo_data[11].CLK
bclk => fifo_data[12].CLK
bclk => fifo_data[13].CLK
bclk => fifo_data[14].CLK
bclk => fifo_data[15].CLK
bclk => fifo_data[16].CLK
bclk => fifo_put.CLK
bclk => bits[0].CLK
bclk => bits[1].CLK
bclk => bits[2].CLK
bclk => bits[3].CLK
bclk => bits[4].CLK
bclk => bits[5].CLK
bclk => bits[6].CLK
bclk => bits[7].CLK
bclk => bits[8].CLK
bclk => bits[9].CLK
bclk => bits[10].CLK
bclk => bits[11].CLK
bclk => bits[12].CLK
bclk => bits[13].CLK
bclk => bits[14].CLK
bclk => bits[15].CLK
bclk => bits[16].CLK
bclk => bits[17].CLK
bclk => bits[18].CLK
bclk => bits[19].CLK
bclk => bits[20].CLK
bclk => bits[21].CLK
bclk => bits[22].CLK
bclk => bits[23].CLK
bclk => bits[24].CLK
bclk => bits[25].CLK
bclk => bits[26].CLK
bclk => bits[27].CLK
bclk => bits[28].CLK
bclk => bits[29].CLK
bclk => last.CLK
adcdat => bits[0].DATAIN
adclrc => process_0.IN1
adclrc => last.DATAIN
clock => audiofifo:fifo.rdclk
empty <= audiofifo:fifo.rdempty
get => audiofifo:fifo.rdreq
data[0] <= audiofifo:fifo.q[0]
data[1] <= audiofifo:fifo.q[1]
data[2] <= audiofifo:fifo.q[2]
data[3] <= audiofifo:fifo.q[3]
data[4] <= audiofifo:fifo.q[4]
data[5] <= audiofifo:fifo.q[5]
data[6] <= audiofifo:fifo.q[6]
data[7] <= audiofifo:fifo.q[7]
data[8] <= audiofifo:fifo.q[8]
data[9] <= audiofifo:fifo.q[9]
data[10] <= audiofifo:fifo.q[10]
data[11] <= audiofifo:fifo.q[11]
data[12] <= audiofifo:fifo.q[12]
data[13] <= audiofifo:fifo.q[13]
data[14] <= audiofifo:fifo.q[14]
data[15] <= audiofifo:fifo.q[15]
data[16] <= audiofifo:fifo.q[16]


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_qil1:auto_generated.data[0]
data[1] => dcfifo_qil1:auto_generated.data[1]
data[2] => dcfifo_qil1:auto_generated.data[2]
data[3] => dcfifo_qil1:auto_generated.data[3]
data[4] => dcfifo_qil1:auto_generated.data[4]
data[5] => dcfifo_qil1:auto_generated.data[5]
data[6] => dcfifo_qil1:auto_generated.data[6]
data[7] => dcfifo_qil1:auto_generated.data[7]
data[8] => dcfifo_qil1:auto_generated.data[8]
data[9] => dcfifo_qil1:auto_generated.data[9]
data[10] => dcfifo_qil1:auto_generated.data[10]
data[11] => dcfifo_qil1:auto_generated.data[11]
data[12] => dcfifo_qil1:auto_generated.data[12]
data[13] => dcfifo_qil1:auto_generated.data[13]
data[14] => dcfifo_qil1:auto_generated.data[14]
data[15] => dcfifo_qil1:auto_generated.data[15]
data[16] => dcfifo_qil1:auto_generated.data[16]
q[0] <= dcfifo_qil1:auto_generated.q[0]
q[1] <= dcfifo_qil1:auto_generated.q[1]
q[2] <= dcfifo_qil1:auto_generated.q[2]
q[3] <= dcfifo_qil1:auto_generated.q[3]
q[4] <= dcfifo_qil1:auto_generated.q[4]
q[5] <= dcfifo_qil1:auto_generated.q[5]
q[6] <= dcfifo_qil1:auto_generated.q[6]
q[7] <= dcfifo_qil1:auto_generated.q[7]
q[8] <= dcfifo_qil1:auto_generated.q[8]
q[9] <= dcfifo_qil1:auto_generated.q[9]
q[10] <= dcfifo_qil1:auto_generated.q[10]
q[11] <= dcfifo_qil1:auto_generated.q[11]
q[12] <= dcfifo_qil1:auto_generated.q[12]
q[13] <= dcfifo_qil1:auto_generated.q[13]
q[14] <= dcfifo_qil1:auto_generated.q[14]
q[15] <= dcfifo_qil1:auto_generated.q[15]
q[16] <= dcfifo_qil1:auto_generated.q[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_qil1:auto_generated.rdclk
rdreq => dcfifo_qil1:auto_generated.rdreq
wrclk => dcfifo_qil1:auto_generated.wrclk
wrreq => dcfifo_qil1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_qil1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_qil1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated
data[0] => altsyncram_cia1:fifo_ram.data_a[0]
data[1] => altsyncram_cia1:fifo_ram.data_a[1]
data[2] => altsyncram_cia1:fifo_ram.data_a[2]
data[3] => altsyncram_cia1:fifo_ram.data_a[3]
data[4] => altsyncram_cia1:fifo_ram.data_a[4]
data[5] => altsyncram_cia1:fifo_ram.data_a[5]
data[6] => altsyncram_cia1:fifo_ram.data_a[6]
data[7] => altsyncram_cia1:fifo_ram.data_a[7]
data[8] => altsyncram_cia1:fifo_ram.data_a[8]
data[9] => altsyncram_cia1:fifo_ram.data_a[9]
data[10] => altsyncram_cia1:fifo_ram.data_a[10]
data[11] => altsyncram_cia1:fifo_ram.data_a[11]
data[12] => altsyncram_cia1:fifo_ram.data_a[12]
data[13] => altsyncram_cia1:fifo_ram.data_a[13]
data[14] => altsyncram_cia1:fifo_ram.data_a[14]
data[15] => altsyncram_cia1:fifo_ram.data_a[15]
data[16] => altsyncram_cia1:fifo_ram.data_a[16]
q[0] <= altsyncram_cia1:fifo_ram.q_b[0]
q[1] <= altsyncram_cia1:fifo_ram.q_b[1]
q[2] <= altsyncram_cia1:fifo_ram.q_b[2]
q[3] <= altsyncram_cia1:fifo_ram.q_b[3]
q[4] <= altsyncram_cia1:fifo_ram.q_b[4]
q[5] <= altsyncram_cia1:fifo_ram.q_b[5]
q[6] <= altsyncram_cia1:fifo_ram.q_b[6]
q[7] <= altsyncram_cia1:fifo_ram.q_b[7]
q[8] <= altsyncram_cia1:fifo_ram.q_b[8]
q[9] <= altsyncram_cia1:fifo_ram.q_b[9]
q[10] <= altsyncram_cia1:fifo_ram.q_b[10]
q[11] <= altsyncram_cia1:fifo_ram.q_b[11]
q[12] <= altsyncram_cia1:fifo_ram.q_b[12]
q[13] <= altsyncram_cia1:fifo_ram.q_b[13]
q[14] <= altsyncram_cia1:fifo_ram.q_b[14]
q[15] <= altsyncram_cia1:fifo_ram.q_b[15]
q[16] <= altsyncram_cia1:fifo_ram.q_b[16]
rdclk => a_graycounter_9g6:rdptr_g1p.clock
rdclk => altsyncram_cia1:fifo_ram.clock1
rdclk => alt_synch_pipe_e9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_5ub:wrptr_g1p.clock
wrclk => altsyncram_cia1:fifo_ram.clock0
wrclk => alt_synch_pipe_f9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[3] => ram_block9a16.PORTAADDR3
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[3] => ram_block9a16.PORTBADDR3
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a16.PORTAWE


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
clock => dffpipe_vu8:dffpipe10.clock
d[0] => dffpipe_vu8:dffpipe10.d[0]
d[1] => dffpipe_vu8:dffpipe10.d[1]
d[2] => dffpipe_vu8:dffpipe10.d[2]
d[3] => dffpipe_vu8:dffpipe10.d[3]
d[4] => dffpipe_vu8:dffpipe10.d[4]
q[0] <= dffpipe_vu8:dffpipe10.q[0]
q[1] <= dffpipe_vu8:dffpipe10.q[1]
q[2] <= dffpipe_vu8:dffpipe10.q[2]
q[3] <= dffpipe_vu8:dffpipe10.q[3]
q[4] <= dffpipe_vu8:dffpipe10.q[4]


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp
clock => dffpipe_0v8:dffpipe14.clock
d[0] => dffpipe_0v8:dffpipe14.d[0]
d[1] => dffpipe_0v8:dffpipe14.d[1]
d[2] => dffpipe_0v8:dffpipe14.d[2]
d[3] => dffpipe_0v8:dffpipe14.d[3]
d[4] => dffpipe_0v8:dffpipe14.d[4]
q[0] <= dffpipe_0v8:dffpipe14.q[0]
q[1] <= dffpipe_0v8:dffpipe14.q[1]
q[2] <= dffpipe_0v8:dffpipe14.q[2]
q[3] <= dffpipe_0v8:dffpipe14.q[3]
q[4] <= dffpipe_0v8:dffpipe14.q[4]


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioOut:audio_dac
bclk => audiofifo:fifo.rdclk
bclk => shift[0].CLK
bclk => shift[1].CLK
bclk => shift[2].CLK
bclk => shift[3].CLK
bclk => shift[4].CLK
bclk => shift[5].CLK
bclk => shift[6].CLK
bclk => shift[7].CLK
bclk => shift[8].CLK
bclk => shift[9].CLK
bclk => shift[10].CLK
bclk => shift[11].CLK
bclk => shift[12].CLK
bclk => shift[13].CLK
bclk => shift[14].CLK
bclk => shift[15].CLK
bclk => last.CLK
bclk => channel_1[0].CLK
bclk => channel_1[1].CLK
bclk => channel_1[2].CLK
bclk => channel_1[3].CLK
bclk => channel_1[4].CLK
bclk => channel_1[5].CLK
bclk => channel_1[6].CLK
bclk => channel_1[7].CLK
bclk => channel_1[8].CLK
bclk => channel_1[9].CLK
bclk => channel_1[10].CLK
bclk => channel_1[11].CLK
bclk => channel_1[12].CLK
bclk => channel_1[13].CLK
bclk => channel_1[14].CLK
bclk => channel_1[15].CLK
bclk => channel_0[0].CLK
bclk => channel_0[1].CLK
bclk => channel_0[2].CLK
bclk => channel_0[3].CLK
bclk => channel_0[4].CLK
bclk => channel_0[5].CLK
bclk => channel_0[6].CLK
bclk => channel_0[7].CLK
bclk => channel_0[8].CLK
bclk => channel_0[9].CLK
bclk => channel_0[10].CLK
bclk => channel_0[11].CLK
bclk => channel_0[12].CLK
bclk => channel_0[13].CLK
bclk => channel_0[14].CLK
bclk => channel_0[15].CLK
bclk => new_data.CLK
dacdat <= shift[15].DB_MAX_OUTPUT_PORT_TYPE
daclrc => process_1.IN1
daclrc => last.DATAIN
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
daclrc => shift.OUTPUTSELECT
clock => audiofifo:fifo.wrclk
full <= audiofifo:fifo.wrfull
put => audiofifo:fifo.wrreq
data[0] => audiofifo:fifo.data[0]
data[1] => audiofifo:fifo.data[1]
data[2] => audiofifo:fifo.data[2]
data[3] => audiofifo:fifo.data[3]
data[4] => audiofifo:fifo.data[4]
data[5] => audiofifo:fifo.data[5]
data[6] => audiofifo:fifo.data[6]
data[7] => audiofifo:fifo.data[7]
data[8] => audiofifo:fifo.data[8]
data[9] => audiofifo:fifo.data[9]
data[10] => audiofifo:fifo.data[10]
data[11] => audiofifo:fifo.data[11]
data[12] => audiofifo:fifo.data[12]
data[13] => audiofifo:fifo.data[13]
data[14] => audiofifo:fifo.data[14]
data[15] => audiofifo:fifo.data[15]
data[16] => audiofifo:fifo.data[16]


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_qil1:auto_generated.data[0]
data[1] => dcfifo_qil1:auto_generated.data[1]
data[2] => dcfifo_qil1:auto_generated.data[2]
data[3] => dcfifo_qil1:auto_generated.data[3]
data[4] => dcfifo_qil1:auto_generated.data[4]
data[5] => dcfifo_qil1:auto_generated.data[5]
data[6] => dcfifo_qil1:auto_generated.data[6]
data[7] => dcfifo_qil1:auto_generated.data[7]
data[8] => dcfifo_qil1:auto_generated.data[8]
data[9] => dcfifo_qil1:auto_generated.data[9]
data[10] => dcfifo_qil1:auto_generated.data[10]
data[11] => dcfifo_qil1:auto_generated.data[11]
data[12] => dcfifo_qil1:auto_generated.data[12]
data[13] => dcfifo_qil1:auto_generated.data[13]
data[14] => dcfifo_qil1:auto_generated.data[14]
data[15] => dcfifo_qil1:auto_generated.data[15]
data[16] => dcfifo_qil1:auto_generated.data[16]
q[0] <= dcfifo_qil1:auto_generated.q[0]
q[1] <= dcfifo_qil1:auto_generated.q[1]
q[2] <= dcfifo_qil1:auto_generated.q[2]
q[3] <= dcfifo_qil1:auto_generated.q[3]
q[4] <= dcfifo_qil1:auto_generated.q[4]
q[5] <= dcfifo_qil1:auto_generated.q[5]
q[6] <= dcfifo_qil1:auto_generated.q[6]
q[7] <= dcfifo_qil1:auto_generated.q[7]
q[8] <= dcfifo_qil1:auto_generated.q[8]
q[9] <= dcfifo_qil1:auto_generated.q[9]
q[10] <= dcfifo_qil1:auto_generated.q[10]
q[11] <= dcfifo_qil1:auto_generated.q[11]
q[12] <= dcfifo_qil1:auto_generated.q[12]
q[13] <= dcfifo_qil1:auto_generated.q[13]
q[14] <= dcfifo_qil1:auto_generated.q[14]
q[15] <= dcfifo_qil1:auto_generated.q[15]
q[16] <= dcfifo_qil1:auto_generated.q[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_qil1:auto_generated.rdclk
rdreq => dcfifo_qil1:auto_generated.rdreq
wrclk => dcfifo_qil1:auto_generated.wrclk
wrreq => dcfifo_qil1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_qil1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_qil1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated
data[0] => altsyncram_cia1:fifo_ram.data_a[0]
data[1] => altsyncram_cia1:fifo_ram.data_a[1]
data[2] => altsyncram_cia1:fifo_ram.data_a[2]
data[3] => altsyncram_cia1:fifo_ram.data_a[3]
data[4] => altsyncram_cia1:fifo_ram.data_a[4]
data[5] => altsyncram_cia1:fifo_ram.data_a[5]
data[6] => altsyncram_cia1:fifo_ram.data_a[6]
data[7] => altsyncram_cia1:fifo_ram.data_a[7]
data[8] => altsyncram_cia1:fifo_ram.data_a[8]
data[9] => altsyncram_cia1:fifo_ram.data_a[9]
data[10] => altsyncram_cia1:fifo_ram.data_a[10]
data[11] => altsyncram_cia1:fifo_ram.data_a[11]
data[12] => altsyncram_cia1:fifo_ram.data_a[12]
data[13] => altsyncram_cia1:fifo_ram.data_a[13]
data[14] => altsyncram_cia1:fifo_ram.data_a[14]
data[15] => altsyncram_cia1:fifo_ram.data_a[15]
data[16] => altsyncram_cia1:fifo_ram.data_a[16]
q[0] <= altsyncram_cia1:fifo_ram.q_b[0]
q[1] <= altsyncram_cia1:fifo_ram.q_b[1]
q[2] <= altsyncram_cia1:fifo_ram.q_b[2]
q[3] <= altsyncram_cia1:fifo_ram.q_b[3]
q[4] <= altsyncram_cia1:fifo_ram.q_b[4]
q[5] <= altsyncram_cia1:fifo_ram.q_b[5]
q[6] <= altsyncram_cia1:fifo_ram.q_b[6]
q[7] <= altsyncram_cia1:fifo_ram.q_b[7]
q[8] <= altsyncram_cia1:fifo_ram.q_b[8]
q[9] <= altsyncram_cia1:fifo_ram.q_b[9]
q[10] <= altsyncram_cia1:fifo_ram.q_b[10]
q[11] <= altsyncram_cia1:fifo_ram.q_b[11]
q[12] <= altsyncram_cia1:fifo_ram.q_b[12]
q[13] <= altsyncram_cia1:fifo_ram.q_b[13]
q[14] <= altsyncram_cia1:fifo_ram.q_b[14]
q[15] <= altsyncram_cia1:fifo_ram.q_b[15]
q[16] <= altsyncram_cia1:fifo_ram.q_b[16]
rdclk => a_graycounter_9g6:rdptr_g1p.clock
rdclk => altsyncram_cia1:fifo_ram.clock1
rdclk => alt_synch_pipe_e9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_5ub:wrptr_g1p.clock
wrclk => altsyncram_cia1:fifo_ram.clock0
wrclk => alt_synch_pipe_f9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[3] => ram_block9a16.PORTAADDR3
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[3] => ram_block9a16.PORTBADDR3
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a16.PORTAWE


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
clock => dffpipe_vu8:dffpipe10.clock
d[0] => dffpipe_vu8:dffpipe10.d[0]
d[1] => dffpipe_vu8:dffpipe10.d[1]
d[2] => dffpipe_vu8:dffpipe10.d[2]
d[3] => dffpipe_vu8:dffpipe10.d[3]
d[4] => dffpipe_vu8:dffpipe10.d[4]
q[0] <= dffpipe_vu8:dffpipe10.q[0]
q[1] <= dffpipe_vu8:dffpipe10.q[1]
q[2] <= dffpipe_vu8:dffpipe10.q[2]
q[3] <= dffpipe_vu8:dffpipe10.q[3]
q[4] <= dffpipe_vu8:dffpipe10.q[4]


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp
clock => dffpipe_0v8:dffpipe14.clock
d[0] => dffpipe_0v8:dffpipe14.d[0]
d[1] => dffpipe_0v8:dffpipe14.d[1]
d[2] => dffpipe_0v8:dffpipe14.d[2]
d[3] => dffpipe_0v8:dffpipe14.d[3]
d[4] => dffpipe_0v8:dffpipe14.d[4]
q[0] <= dffpipe_0v8:dffpipe14.q[0]
q[1] <= dffpipe_0v8:dffpipe14.q[1]
q[2] <= dffpipe_0v8:dffpipe14.q[2]
q[3] <= dffpipe_0v8:dffpipe14.q[3]
q[4] <= dffpipe_0v8:dffpipe14.q[4]


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|TopLevel|TdmaMin:tdma_min
clock => tdmaminslots:slots.clock
clock => tdmamininterface:interfaces:0:interface.clock
clock => tdmamininterface:interfaces:1:interface.clock
clock => tdmamininterface:interfaces:2:interface.clock
clock => tdmamininterface:interfaces:3:interface.clock
sends[3].data[0] => tdmamininterface:interfaces:3:interface.send.data[0]
sends[3].data[1] => tdmamininterface:interfaces:3:interface.send.data[1]
sends[3].data[2] => tdmamininterface:interfaces:3:interface.send.data[2]
sends[3].data[3] => tdmamininterface:interfaces:3:interface.send.data[3]
sends[3].data[4] => tdmamininterface:interfaces:3:interface.send.data[4]
sends[3].data[5] => tdmamininterface:interfaces:3:interface.send.data[5]
sends[3].data[6] => tdmamininterface:interfaces:3:interface.send.data[6]
sends[3].data[7] => tdmamininterface:interfaces:3:interface.send.data[7]
sends[3].data[8] => tdmamininterface:interfaces:3:interface.send.data[8]
sends[3].data[9] => tdmamininterface:interfaces:3:interface.send.data[9]
sends[3].data[10] => tdmamininterface:interfaces:3:interface.send.data[10]
sends[3].data[11] => tdmamininterface:interfaces:3:interface.send.data[11]
sends[3].data[12] => tdmamininterface:interfaces:3:interface.send.data[12]
sends[3].data[13] => tdmamininterface:interfaces:3:interface.send.data[13]
sends[3].data[14] => tdmamininterface:interfaces:3:interface.send.data[14]
sends[3].data[15] => tdmamininterface:interfaces:3:interface.send.data[15]
sends[3].data[16] => tdmamininterface:interfaces:3:interface.send.data[16]
sends[3].data[17] => tdmamininterface:interfaces:3:interface.send.data[17]
sends[3].data[18] => tdmamininterface:interfaces:3:interface.send.data[18]
sends[3].data[19] => tdmamininterface:interfaces:3:interface.send.data[19]
sends[3].data[20] => tdmamininterface:interfaces:3:interface.send.data[20]
sends[3].data[21] => tdmamininterface:interfaces:3:interface.send.data[21]
sends[3].data[22] => tdmamininterface:interfaces:3:interface.send.data[22]
sends[3].data[23] => tdmamininterface:interfaces:3:interface.send.data[23]
sends[3].data[24] => tdmamininterface:interfaces:3:interface.send.data[24]
sends[3].data[25] => tdmamininterface:interfaces:3:interface.send.data[25]
sends[3].data[26] => tdmamininterface:interfaces:3:interface.send.data[26]
sends[3].data[27] => tdmamininterface:interfaces:3:interface.send.data[27]
sends[3].data[28] => tdmamininterface:interfaces:3:interface.send.data[28]
sends[3].data[29] => tdmamininterface:interfaces:3:interface.send.data[29]
sends[3].data[30] => tdmamininterface:interfaces:3:interface.send.data[30]
sends[3].data[31] => tdmamininterface:interfaces:3:interface.send.data[31]
sends[3].addr[0] => tdmamininterface:interfaces:3:interface.send.addr[0]
sends[3].addr[1] => tdmamininterface:interfaces:3:interface.send.addr[1]
sends[3].addr[2] => tdmamininterface:interfaces:3:interface.send.addr[2]
sends[3].addr[3] => tdmamininterface:interfaces:3:interface.send.addr[3]
sends[3].addr[4] => tdmamininterface:interfaces:3:interface.send.addr[4]
sends[3].addr[5] => tdmamininterface:interfaces:3:interface.send.addr[5]
sends[3].addr[6] => tdmamininterface:interfaces:3:interface.send.addr[6]
sends[3].addr[7] => tdmamininterface:interfaces:3:interface.send.addr[7]
sends[2].data[0] => tdmamininterface:interfaces:2:interface.send.data[0]
sends[2].data[1] => tdmamininterface:interfaces:2:interface.send.data[1]
sends[2].data[2] => tdmamininterface:interfaces:2:interface.send.data[2]
sends[2].data[3] => tdmamininterface:interfaces:2:interface.send.data[3]
sends[2].data[4] => tdmamininterface:interfaces:2:interface.send.data[4]
sends[2].data[5] => tdmamininterface:interfaces:2:interface.send.data[5]
sends[2].data[6] => tdmamininterface:interfaces:2:interface.send.data[6]
sends[2].data[7] => tdmamininterface:interfaces:2:interface.send.data[7]
sends[2].data[8] => tdmamininterface:interfaces:2:interface.send.data[8]
sends[2].data[9] => tdmamininterface:interfaces:2:interface.send.data[9]
sends[2].data[10] => tdmamininterface:interfaces:2:interface.send.data[10]
sends[2].data[11] => tdmamininterface:interfaces:2:interface.send.data[11]
sends[2].data[12] => tdmamininterface:interfaces:2:interface.send.data[12]
sends[2].data[13] => tdmamininterface:interfaces:2:interface.send.data[13]
sends[2].data[14] => tdmamininterface:interfaces:2:interface.send.data[14]
sends[2].data[15] => tdmamininterface:interfaces:2:interface.send.data[15]
sends[2].data[16] => tdmamininterface:interfaces:2:interface.send.data[16]
sends[2].data[17] => tdmamininterface:interfaces:2:interface.send.data[17]
sends[2].data[18] => tdmamininterface:interfaces:2:interface.send.data[18]
sends[2].data[19] => tdmamininterface:interfaces:2:interface.send.data[19]
sends[2].data[20] => tdmamininterface:interfaces:2:interface.send.data[20]
sends[2].data[21] => tdmamininterface:interfaces:2:interface.send.data[21]
sends[2].data[22] => tdmamininterface:interfaces:2:interface.send.data[22]
sends[2].data[23] => tdmamininterface:interfaces:2:interface.send.data[23]
sends[2].data[24] => tdmamininterface:interfaces:2:interface.send.data[24]
sends[2].data[25] => tdmamininterface:interfaces:2:interface.send.data[25]
sends[2].data[26] => tdmamininterface:interfaces:2:interface.send.data[26]
sends[2].data[27] => tdmamininterface:interfaces:2:interface.send.data[27]
sends[2].data[28] => tdmamininterface:interfaces:2:interface.send.data[28]
sends[2].data[29] => tdmamininterface:interfaces:2:interface.send.data[29]
sends[2].data[30] => tdmamininterface:interfaces:2:interface.send.data[30]
sends[2].data[31] => tdmamininterface:interfaces:2:interface.send.data[31]
sends[2].addr[0] => tdmamininterface:interfaces:2:interface.send.addr[0]
sends[2].addr[1] => tdmamininterface:interfaces:2:interface.send.addr[1]
sends[2].addr[2] => tdmamininterface:interfaces:2:interface.send.addr[2]
sends[2].addr[3] => tdmamininterface:interfaces:2:interface.send.addr[3]
sends[2].addr[4] => tdmamininterface:interfaces:2:interface.send.addr[4]
sends[2].addr[5] => tdmamininterface:interfaces:2:interface.send.addr[5]
sends[2].addr[6] => tdmamininterface:interfaces:2:interface.send.addr[6]
sends[2].addr[7] => tdmamininterface:interfaces:2:interface.send.addr[7]
sends[1].data[0] => tdmamininterface:interfaces:1:interface.send.data[0]
sends[1].data[1] => tdmamininterface:interfaces:1:interface.send.data[1]
sends[1].data[2] => tdmamininterface:interfaces:1:interface.send.data[2]
sends[1].data[3] => tdmamininterface:interfaces:1:interface.send.data[3]
sends[1].data[4] => tdmamininterface:interfaces:1:interface.send.data[4]
sends[1].data[5] => tdmamininterface:interfaces:1:interface.send.data[5]
sends[1].data[6] => tdmamininterface:interfaces:1:interface.send.data[6]
sends[1].data[7] => tdmamininterface:interfaces:1:interface.send.data[7]
sends[1].data[8] => tdmamininterface:interfaces:1:interface.send.data[8]
sends[1].data[9] => tdmamininterface:interfaces:1:interface.send.data[9]
sends[1].data[10] => tdmamininterface:interfaces:1:interface.send.data[10]
sends[1].data[11] => tdmamininterface:interfaces:1:interface.send.data[11]
sends[1].data[12] => tdmamininterface:interfaces:1:interface.send.data[12]
sends[1].data[13] => tdmamininterface:interfaces:1:interface.send.data[13]
sends[1].data[14] => tdmamininterface:interfaces:1:interface.send.data[14]
sends[1].data[15] => tdmamininterface:interfaces:1:interface.send.data[15]
sends[1].data[16] => tdmamininterface:interfaces:1:interface.send.data[16]
sends[1].data[17] => tdmamininterface:interfaces:1:interface.send.data[17]
sends[1].data[18] => tdmamininterface:interfaces:1:interface.send.data[18]
sends[1].data[19] => tdmamininterface:interfaces:1:interface.send.data[19]
sends[1].data[20] => tdmamininterface:interfaces:1:interface.send.data[20]
sends[1].data[21] => tdmamininterface:interfaces:1:interface.send.data[21]
sends[1].data[22] => tdmamininterface:interfaces:1:interface.send.data[22]
sends[1].data[23] => tdmamininterface:interfaces:1:interface.send.data[23]
sends[1].data[24] => tdmamininterface:interfaces:1:interface.send.data[24]
sends[1].data[25] => tdmamininterface:interfaces:1:interface.send.data[25]
sends[1].data[26] => tdmamininterface:interfaces:1:interface.send.data[26]
sends[1].data[27] => tdmamininterface:interfaces:1:interface.send.data[27]
sends[1].data[28] => tdmamininterface:interfaces:1:interface.send.data[28]
sends[1].data[29] => tdmamininterface:interfaces:1:interface.send.data[29]
sends[1].data[30] => tdmamininterface:interfaces:1:interface.send.data[30]
sends[1].data[31] => tdmamininterface:interfaces:1:interface.send.data[31]
sends[1].addr[0] => tdmamininterface:interfaces:1:interface.send.addr[0]
sends[1].addr[1] => tdmamininterface:interfaces:1:interface.send.addr[1]
sends[1].addr[2] => tdmamininterface:interfaces:1:interface.send.addr[2]
sends[1].addr[3] => tdmamininterface:interfaces:1:interface.send.addr[3]
sends[1].addr[4] => tdmamininterface:interfaces:1:interface.send.addr[4]
sends[1].addr[5] => tdmamininterface:interfaces:1:interface.send.addr[5]
sends[1].addr[6] => tdmamininterface:interfaces:1:interface.send.addr[6]
sends[1].addr[7] => tdmamininterface:interfaces:1:interface.send.addr[7]
sends[0].data[0] => tdmamininterface:interfaces:0:interface.send.data[0]
sends[0].data[1] => tdmamininterface:interfaces:0:interface.send.data[1]
sends[0].data[2] => tdmamininterface:interfaces:0:interface.send.data[2]
sends[0].data[3] => tdmamininterface:interfaces:0:interface.send.data[3]
sends[0].data[4] => tdmamininterface:interfaces:0:interface.send.data[4]
sends[0].data[5] => tdmamininterface:interfaces:0:interface.send.data[5]
sends[0].data[6] => tdmamininterface:interfaces:0:interface.send.data[6]
sends[0].data[7] => tdmamininterface:interfaces:0:interface.send.data[7]
sends[0].data[8] => tdmamininterface:interfaces:0:interface.send.data[8]
sends[0].data[9] => tdmamininterface:interfaces:0:interface.send.data[9]
sends[0].data[10] => tdmamininterface:interfaces:0:interface.send.data[10]
sends[0].data[11] => tdmamininterface:interfaces:0:interface.send.data[11]
sends[0].data[12] => tdmamininterface:interfaces:0:interface.send.data[12]
sends[0].data[13] => tdmamininterface:interfaces:0:interface.send.data[13]
sends[0].data[14] => tdmamininterface:interfaces:0:interface.send.data[14]
sends[0].data[15] => tdmamininterface:interfaces:0:interface.send.data[15]
sends[0].data[16] => tdmamininterface:interfaces:0:interface.send.data[16]
sends[0].data[17] => tdmamininterface:interfaces:0:interface.send.data[17]
sends[0].data[18] => tdmamininterface:interfaces:0:interface.send.data[18]
sends[0].data[19] => tdmamininterface:interfaces:0:interface.send.data[19]
sends[0].data[20] => tdmamininterface:interfaces:0:interface.send.data[20]
sends[0].data[21] => tdmamininterface:interfaces:0:interface.send.data[21]
sends[0].data[22] => tdmamininterface:interfaces:0:interface.send.data[22]
sends[0].data[23] => tdmamininterface:interfaces:0:interface.send.data[23]
sends[0].data[24] => tdmamininterface:interfaces:0:interface.send.data[24]
sends[0].data[25] => tdmamininterface:interfaces:0:interface.send.data[25]
sends[0].data[26] => tdmamininterface:interfaces:0:interface.send.data[26]
sends[0].data[27] => tdmamininterface:interfaces:0:interface.send.data[27]
sends[0].data[28] => tdmamininterface:interfaces:0:interface.send.data[28]
sends[0].data[29] => tdmamininterface:interfaces:0:interface.send.data[29]
sends[0].data[30] => tdmamininterface:interfaces:0:interface.send.data[30]
sends[0].data[31] => tdmamininterface:interfaces:0:interface.send.data[31]
sends[0].addr[0] => tdmamininterface:interfaces:0:interface.send.addr[0]
sends[0].addr[1] => tdmamininterface:interfaces:0:interface.send.addr[1]
sends[0].addr[2] => tdmamininterface:interfaces:0:interface.send.addr[2]
sends[0].addr[3] => tdmamininterface:interfaces:0:interface.send.addr[3]
sends[0].addr[4] => tdmamininterface:interfaces:0:interface.send.addr[4]
sends[0].addr[5] => tdmamininterface:interfaces:0:interface.send.addr[5]
sends[0].addr[6] => tdmamininterface:interfaces:0:interface.send.addr[6]
sends[0].addr[7] => tdmamininterface:interfaces:0:interface.send.addr[7]
recvs[3].data[0] <= tdmamininterface:interfaces:3:interface.recv.data[0]
recvs[3].data[1] <= tdmamininterface:interfaces:3:interface.recv.data[1]
recvs[3].data[2] <= tdmamininterface:interfaces:3:interface.recv.data[2]
recvs[3].data[3] <= tdmamininterface:interfaces:3:interface.recv.data[3]
recvs[3].data[4] <= tdmamininterface:interfaces:3:interface.recv.data[4]
recvs[3].data[5] <= tdmamininterface:interfaces:3:interface.recv.data[5]
recvs[3].data[6] <= tdmamininterface:interfaces:3:interface.recv.data[6]
recvs[3].data[7] <= tdmamininterface:interfaces:3:interface.recv.data[7]
recvs[3].data[8] <= tdmamininterface:interfaces:3:interface.recv.data[8]
recvs[3].data[9] <= tdmamininterface:interfaces:3:interface.recv.data[9]
recvs[3].data[10] <= tdmamininterface:interfaces:3:interface.recv.data[10]
recvs[3].data[11] <= tdmamininterface:interfaces:3:interface.recv.data[11]
recvs[3].data[12] <= tdmamininterface:interfaces:3:interface.recv.data[12]
recvs[3].data[13] <= tdmamininterface:interfaces:3:interface.recv.data[13]
recvs[3].data[14] <= tdmamininterface:interfaces:3:interface.recv.data[14]
recvs[3].data[15] <= tdmamininterface:interfaces:3:interface.recv.data[15]
recvs[3].data[16] <= tdmamininterface:interfaces:3:interface.recv.data[16]
recvs[3].data[17] <= tdmamininterface:interfaces:3:interface.recv.data[17]
recvs[3].data[18] <= tdmamininterface:interfaces:3:interface.recv.data[18]
recvs[3].data[19] <= tdmamininterface:interfaces:3:interface.recv.data[19]
recvs[3].data[20] <= tdmamininterface:interfaces:3:interface.recv.data[20]
recvs[3].data[21] <= tdmamininterface:interfaces:3:interface.recv.data[21]
recvs[3].data[22] <= tdmamininterface:interfaces:3:interface.recv.data[22]
recvs[3].data[23] <= tdmamininterface:interfaces:3:interface.recv.data[23]
recvs[3].data[24] <= tdmamininterface:interfaces:3:interface.recv.data[24]
recvs[3].data[25] <= tdmamininterface:interfaces:3:interface.recv.data[25]
recvs[3].data[26] <= tdmamininterface:interfaces:3:interface.recv.data[26]
recvs[3].data[27] <= tdmamininterface:interfaces:3:interface.recv.data[27]
recvs[3].data[28] <= tdmamininterface:interfaces:3:interface.recv.data[28]
recvs[3].data[29] <= tdmamininterface:interfaces:3:interface.recv.data[29]
recvs[3].data[30] <= tdmamininterface:interfaces:3:interface.recv.data[30]
recvs[3].data[31] <= tdmamininterface:interfaces:3:interface.recv.data[31]
recvs[3].addr[0] <= tdmamininterface:interfaces:3:interface.recv.addr[0]
recvs[3].addr[1] <= tdmamininterface:interfaces:3:interface.recv.addr[1]
recvs[3].addr[2] <= tdmamininterface:interfaces:3:interface.recv.addr[2]
recvs[3].addr[3] <= tdmamininterface:interfaces:3:interface.recv.addr[3]
recvs[3].addr[4] <= tdmamininterface:interfaces:3:interface.recv.addr[4]
recvs[3].addr[5] <= tdmamininterface:interfaces:3:interface.recv.addr[5]
recvs[3].addr[6] <= tdmamininterface:interfaces:3:interface.recv.addr[6]
recvs[3].addr[7] <= tdmamininterface:interfaces:3:interface.recv.addr[7]
recvs[2].data[0] <= tdmamininterface:interfaces:2:interface.recv.data[0]
recvs[2].data[1] <= tdmamininterface:interfaces:2:interface.recv.data[1]
recvs[2].data[2] <= tdmamininterface:interfaces:2:interface.recv.data[2]
recvs[2].data[3] <= tdmamininterface:interfaces:2:interface.recv.data[3]
recvs[2].data[4] <= tdmamininterface:interfaces:2:interface.recv.data[4]
recvs[2].data[5] <= tdmamininterface:interfaces:2:interface.recv.data[5]
recvs[2].data[6] <= tdmamininterface:interfaces:2:interface.recv.data[6]
recvs[2].data[7] <= tdmamininterface:interfaces:2:interface.recv.data[7]
recvs[2].data[8] <= tdmamininterface:interfaces:2:interface.recv.data[8]
recvs[2].data[9] <= tdmamininterface:interfaces:2:interface.recv.data[9]
recvs[2].data[10] <= tdmamininterface:interfaces:2:interface.recv.data[10]
recvs[2].data[11] <= tdmamininterface:interfaces:2:interface.recv.data[11]
recvs[2].data[12] <= tdmamininterface:interfaces:2:interface.recv.data[12]
recvs[2].data[13] <= tdmamininterface:interfaces:2:interface.recv.data[13]
recvs[2].data[14] <= tdmamininterface:interfaces:2:interface.recv.data[14]
recvs[2].data[15] <= tdmamininterface:interfaces:2:interface.recv.data[15]
recvs[2].data[16] <= tdmamininterface:interfaces:2:interface.recv.data[16]
recvs[2].data[17] <= tdmamininterface:interfaces:2:interface.recv.data[17]
recvs[2].data[18] <= tdmamininterface:interfaces:2:interface.recv.data[18]
recvs[2].data[19] <= tdmamininterface:interfaces:2:interface.recv.data[19]
recvs[2].data[20] <= tdmamininterface:interfaces:2:interface.recv.data[20]
recvs[2].data[21] <= tdmamininterface:interfaces:2:interface.recv.data[21]
recvs[2].data[22] <= tdmamininterface:interfaces:2:interface.recv.data[22]
recvs[2].data[23] <= tdmamininterface:interfaces:2:interface.recv.data[23]
recvs[2].data[24] <= tdmamininterface:interfaces:2:interface.recv.data[24]
recvs[2].data[25] <= tdmamininterface:interfaces:2:interface.recv.data[25]
recvs[2].data[26] <= tdmamininterface:interfaces:2:interface.recv.data[26]
recvs[2].data[27] <= tdmamininterface:interfaces:2:interface.recv.data[27]
recvs[2].data[28] <= tdmamininterface:interfaces:2:interface.recv.data[28]
recvs[2].data[29] <= tdmamininterface:interfaces:2:interface.recv.data[29]
recvs[2].data[30] <= tdmamininterface:interfaces:2:interface.recv.data[30]
recvs[2].data[31] <= tdmamininterface:interfaces:2:interface.recv.data[31]
recvs[2].addr[0] <= tdmamininterface:interfaces:2:interface.recv.addr[0]
recvs[2].addr[1] <= tdmamininterface:interfaces:2:interface.recv.addr[1]
recvs[2].addr[2] <= tdmamininterface:interfaces:2:interface.recv.addr[2]
recvs[2].addr[3] <= tdmamininterface:interfaces:2:interface.recv.addr[3]
recvs[2].addr[4] <= tdmamininterface:interfaces:2:interface.recv.addr[4]
recvs[2].addr[5] <= tdmamininterface:interfaces:2:interface.recv.addr[5]
recvs[2].addr[6] <= tdmamininterface:interfaces:2:interface.recv.addr[6]
recvs[2].addr[7] <= tdmamininterface:interfaces:2:interface.recv.addr[7]
recvs[1].data[0] <= tdmamininterface:interfaces:1:interface.recv.data[0]
recvs[1].data[1] <= tdmamininterface:interfaces:1:interface.recv.data[1]
recvs[1].data[2] <= tdmamininterface:interfaces:1:interface.recv.data[2]
recvs[1].data[3] <= tdmamininterface:interfaces:1:interface.recv.data[3]
recvs[1].data[4] <= tdmamininterface:interfaces:1:interface.recv.data[4]
recvs[1].data[5] <= tdmamininterface:interfaces:1:interface.recv.data[5]
recvs[1].data[6] <= tdmamininterface:interfaces:1:interface.recv.data[6]
recvs[1].data[7] <= tdmamininterface:interfaces:1:interface.recv.data[7]
recvs[1].data[8] <= tdmamininterface:interfaces:1:interface.recv.data[8]
recvs[1].data[9] <= tdmamininterface:interfaces:1:interface.recv.data[9]
recvs[1].data[10] <= tdmamininterface:interfaces:1:interface.recv.data[10]
recvs[1].data[11] <= tdmamininterface:interfaces:1:interface.recv.data[11]
recvs[1].data[12] <= tdmamininterface:interfaces:1:interface.recv.data[12]
recvs[1].data[13] <= tdmamininterface:interfaces:1:interface.recv.data[13]
recvs[1].data[14] <= tdmamininterface:interfaces:1:interface.recv.data[14]
recvs[1].data[15] <= tdmamininterface:interfaces:1:interface.recv.data[15]
recvs[1].data[16] <= tdmamininterface:interfaces:1:interface.recv.data[16]
recvs[1].data[17] <= tdmamininterface:interfaces:1:interface.recv.data[17]
recvs[1].data[18] <= tdmamininterface:interfaces:1:interface.recv.data[18]
recvs[1].data[19] <= tdmamininterface:interfaces:1:interface.recv.data[19]
recvs[1].data[20] <= tdmamininterface:interfaces:1:interface.recv.data[20]
recvs[1].data[21] <= tdmamininterface:interfaces:1:interface.recv.data[21]
recvs[1].data[22] <= tdmamininterface:interfaces:1:interface.recv.data[22]
recvs[1].data[23] <= tdmamininterface:interfaces:1:interface.recv.data[23]
recvs[1].data[24] <= tdmamininterface:interfaces:1:interface.recv.data[24]
recvs[1].data[25] <= tdmamininterface:interfaces:1:interface.recv.data[25]
recvs[1].data[26] <= tdmamininterface:interfaces:1:interface.recv.data[26]
recvs[1].data[27] <= tdmamininterface:interfaces:1:interface.recv.data[27]
recvs[1].data[28] <= tdmamininterface:interfaces:1:interface.recv.data[28]
recvs[1].data[29] <= tdmamininterface:interfaces:1:interface.recv.data[29]
recvs[1].data[30] <= tdmamininterface:interfaces:1:interface.recv.data[30]
recvs[1].data[31] <= tdmamininterface:interfaces:1:interface.recv.data[31]
recvs[1].addr[0] <= tdmamininterface:interfaces:1:interface.recv.addr[0]
recvs[1].addr[1] <= tdmamininterface:interfaces:1:interface.recv.addr[1]
recvs[1].addr[2] <= tdmamininterface:interfaces:1:interface.recv.addr[2]
recvs[1].addr[3] <= tdmamininterface:interfaces:1:interface.recv.addr[3]
recvs[1].addr[4] <= tdmamininterface:interfaces:1:interface.recv.addr[4]
recvs[1].addr[5] <= tdmamininterface:interfaces:1:interface.recv.addr[5]
recvs[1].addr[6] <= tdmamininterface:interfaces:1:interface.recv.addr[6]
recvs[1].addr[7] <= tdmamininterface:interfaces:1:interface.recv.addr[7]
recvs[0].data[0] <= tdmamininterface:interfaces:0:interface.recv.data[0]
recvs[0].data[1] <= tdmamininterface:interfaces:0:interface.recv.data[1]
recvs[0].data[2] <= tdmamininterface:interfaces:0:interface.recv.data[2]
recvs[0].data[3] <= tdmamininterface:interfaces:0:interface.recv.data[3]
recvs[0].data[4] <= tdmamininterface:interfaces:0:interface.recv.data[4]
recvs[0].data[5] <= tdmamininterface:interfaces:0:interface.recv.data[5]
recvs[0].data[6] <= tdmamininterface:interfaces:0:interface.recv.data[6]
recvs[0].data[7] <= tdmamininterface:interfaces:0:interface.recv.data[7]
recvs[0].data[8] <= tdmamininterface:interfaces:0:interface.recv.data[8]
recvs[0].data[9] <= tdmamininterface:interfaces:0:interface.recv.data[9]
recvs[0].data[10] <= tdmamininterface:interfaces:0:interface.recv.data[10]
recvs[0].data[11] <= tdmamininterface:interfaces:0:interface.recv.data[11]
recvs[0].data[12] <= tdmamininterface:interfaces:0:interface.recv.data[12]
recvs[0].data[13] <= tdmamininterface:interfaces:0:interface.recv.data[13]
recvs[0].data[14] <= tdmamininterface:interfaces:0:interface.recv.data[14]
recvs[0].data[15] <= tdmamininterface:interfaces:0:interface.recv.data[15]
recvs[0].data[16] <= tdmamininterface:interfaces:0:interface.recv.data[16]
recvs[0].data[17] <= tdmamininterface:interfaces:0:interface.recv.data[17]
recvs[0].data[18] <= tdmamininterface:interfaces:0:interface.recv.data[18]
recvs[0].data[19] <= tdmamininterface:interfaces:0:interface.recv.data[19]
recvs[0].data[20] <= tdmamininterface:interfaces:0:interface.recv.data[20]
recvs[0].data[21] <= tdmamininterface:interfaces:0:interface.recv.data[21]
recvs[0].data[22] <= tdmamininterface:interfaces:0:interface.recv.data[22]
recvs[0].data[23] <= tdmamininterface:interfaces:0:interface.recv.data[23]
recvs[0].data[24] <= tdmamininterface:interfaces:0:interface.recv.data[24]
recvs[0].data[25] <= tdmamininterface:interfaces:0:interface.recv.data[25]
recvs[0].data[26] <= tdmamininterface:interfaces:0:interface.recv.data[26]
recvs[0].data[27] <= tdmamininterface:interfaces:0:interface.recv.data[27]
recvs[0].data[28] <= tdmamininterface:interfaces:0:interface.recv.data[28]
recvs[0].data[29] <= tdmamininterface:interfaces:0:interface.recv.data[29]
recvs[0].data[30] <= tdmamininterface:interfaces:0:interface.recv.data[30]
recvs[0].data[31] <= tdmamininterface:interfaces:0:interface.recv.data[31]
recvs[0].addr[0] <= tdmamininterface:interfaces:0:interface.recv.addr[0]
recvs[0].addr[1] <= tdmamininterface:interfaces:0:interface.recv.addr[1]
recvs[0].addr[2] <= tdmamininterface:interfaces:0:interface.recv.addr[2]
recvs[0].addr[3] <= tdmamininterface:interfaces:0:interface.recv.addr[3]
recvs[0].addr[4] <= tdmamininterface:interfaces:0:interface.recv.addr[4]
recvs[0].addr[5] <= tdmamininterface:interfaces:0:interface.recv.addr[5]
recvs[0].addr[6] <= tdmamininterface:interfaces:0:interface.recv.addr[6]
recvs[0].addr[7] <= tdmamininterface:interfaces:0:interface.recv.addr[7]


|TopLevel|TdmaMin:tdma_min|TdmaMinSlots:slots
clock => count[0].CLK
clock => count[1].CLK
slot[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric
slot[0] => tdmaminstage:staging:0:stage.s
slot[1] => tdmaminstage:staging:1:stage.s
push[3][0] => tdmaminstage:staging:1:stage.i[3][0]
push[3][1] => tdmaminstage:staging:1:stage.i[3][1]
push[3][2] => tdmaminstage:staging:1:stage.i[3][2]
push[3][3] => tdmaminstage:staging:1:stage.i[3][3]
push[3][4] => tdmaminstage:staging:1:stage.i[3][4]
push[3][5] => tdmaminstage:staging:1:stage.i[3][5]
push[3][6] => tdmaminstage:staging:1:stage.i[3][6]
push[3][7] => tdmaminstage:staging:1:stage.i[3][7]
push[3][8] => tdmaminstage:staging:1:stage.i[3][8]
push[3][9] => tdmaminstage:staging:1:stage.i[3][9]
push[3][10] => tdmaminstage:staging:1:stage.i[3][10]
push[3][11] => tdmaminstage:staging:1:stage.i[3][11]
push[3][12] => tdmaminstage:staging:1:stage.i[3][12]
push[3][13] => tdmaminstage:staging:1:stage.i[3][13]
push[3][14] => tdmaminstage:staging:1:stage.i[3][14]
push[3][15] => tdmaminstage:staging:1:stage.i[3][15]
push[3][16] => tdmaminstage:staging:1:stage.i[3][16]
push[3][17] => tdmaminstage:staging:1:stage.i[3][17]
push[3][18] => tdmaminstage:staging:1:stage.i[3][18]
push[3][19] => tdmaminstage:staging:1:stage.i[3][19]
push[3][20] => tdmaminstage:staging:1:stage.i[3][20]
push[3][21] => tdmaminstage:staging:1:stage.i[3][21]
push[3][22] => tdmaminstage:staging:1:stage.i[3][22]
push[3][23] => tdmaminstage:staging:1:stage.i[3][23]
push[3][24] => tdmaminstage:staging:1:stage.i[3][24]
push[3][25] => tdmaminstage:staging:1:stage.i[3][25]
push[3][26] => tdmaminstage:staging:1:stage.i[3][26]
push[3][27] => tdmaminstage:staging:1:stage.i[3][27]
push[3][28] => tdmaminstage:staging:1:stage.i[3][28]
push[3][29] => tdmaminstage:staging:1:stage.i[3][29]
push[3][30] => tdmaminstage:staging:1:stage.i[3][30]
push[3][31] => tdmaminstage:staging:1:stage.i[3][31]
push[2][0] => tdmaminstage:staging:1:stage.i[2][0]
push[2][1] => tdmaminstage:staging:1:stage.i[2][1]
push[2][2] => tdmaminstage:staging:1:stage.i[2][2]
push[2][3] => tdmaminstage:staging:1:stage.i[2][3]
push[2][4] => tdmaminstage:staging:1:stage.i[2][4]
push[2][5] => tdmaminstage:staging:1:stage.i[2][5]
push[2][6] => tdmaminstage:staging:1:stage.i[2][6]
push[2][7] => tdmaminstage:staging:1:stage.i[2][7]
push[2][8] => tdmaminstage:staging:1:stage.i[2][8]
push[2][9] => tdmaminstage:staging:1:stage.i[2][9]
push[2][10] => tdmaminstage:staging:1:stage.i[2][10]
push[2][11] => tdmaminstage:staging:1:stage.i[2][11]
push[2][12] => tdmaminstage:staging:1:stage.i[2][12]
push[2][13] => tdmaminstage:staging:1:stage.i[2][13]
push[2][14] => tdmaminstage:staging:1:stage.i[2][14]
push[2][15] => tdmaminstage:staging:1:stage.i[2][15]
push[2][16] => tdmaminstage:staging:1:stage.i[2][16]
push[2][17] => tdmaminstage:staging:1:stage.i[2][17]
push[2][18] => tdmaminstage:staging:1:stage.i[2][18]
push[2][19] => tdmaminstage:staging:1:stage.i[2][19]
push[2][20] => tdmaminstage:staging:1:stage.i[2][20]
push[2][21] => tdmaminstage:staging:1:stage.i[2][21]
push[2][22] => tdmaminstage:staging:1:stage.i[2][22]
push[2][23] => tdmaminstage:staging:1:stage.i[2][23]
push[2][24] => tdmaminstage:staging:1:stage.i[2][24]
push[2][25] => tdmaminstage:staging:1:stage.i[2][25]
push[2][26] => tdmaminstage:staging:1:stage.i[2][26]
push[2][27] => tdmaminstage:staging:1:stage.i[2][27]
push[2][28] => tdmaminstage:staging:1:stage.i[2][28]
push[2][29] => tdmaminstage:staging:1:stage.i[2][29]
push[2][30] => tdmaminstage:staging:1:stage.i[2][30]
push[2][31] => tdmaminstage:staging:1:stage.i[2][31]
push[1][0] => tdmaminstage:staging:1:stage.i[1][0]
push[1][1] => tdmaminstage:staging:1:stage.i[1][1]
push[1][2] => tdmaminstage:staging:1:stage.i[1][2]
push[1][3] => tdmaminstage:staging:1:stage.i[1][3]
push[1][4] => tdmaminstage:staging:1:stage.i[1][4]
push[1][5] => tdmaminstage:staging:1:stage.i[1][5]
push[1][6] => tdmaminstage:staging:1:stage.i[1][6]
push[1][7] => tdmaminstage:staging:1:stage.i[1][7]
push[1][8] => tdmaminstage:staging:1:stage.i[1][8]
push[1][9] => tdmaminstage:staging:1:stage.i[1][9]
push[1][10] => tdmaminstage:staging:1:stage.i[1][10]
push[1][11] => tdmaminstage:staging:1:stage.i[1][11]
push[1][12] => tdmaminstage:staging:1:stage.i[1][12]
push[1][13] => tdmaminstage:staging:1:stage.i[1][13]
push[1][14] => tdmaminstage:staging:1:stage.i[1][14]
push[1][15] => tdmaminstage:staging:1:stage.i[1][15]
push[1][16] => tdmaminstage:staging:1:stage.i[1][16]
push[1][17] => tdmaminstage:staging:1:stage.i[1][17]
push[1][18] => tdmaminstage:staging:1:stage.i[1][18]
push[1][19] => tdmaminstage:staging:1:stage.i[1][19]
push[1][20] => tdmaminstage:staging:1:stage.i[1][20]
push[1][21] => tdmaminstage:staging:1:stage.i[1][21]
push[1][22] => tdmaminstage:staging:1:stage.i[1][22]
push[1][23] => tdmaminstage:staging:1:stage.i[1][23]
push[1][24] => tdmaminstage:staging:1:stage.i[1][24]
push[1][25] => tdmaminstage:staging:1:stage.i[1][25]
push[1][26] => tdmaminstage:staging:1:stage.i[1][26]
push[1][27] => tdmaminstage:staging:1:stage.i[1][27]
push[1][28] => tdmaminstage:staging:1:stage.i[1][28]
push[1][29] => tdmaminstage:staging:1:stage.i[1][29]
push[1][30] => tdmaminstage:staging:1:stage.i[1][30]
push[1][31] => tdmaminstage:staging:1:stage.i[1][31]
push[0][0] => tdmaminstage:staging:1:stage.i[0][0]
push[0][1] => tdmaminstage:staging:1:stage.i[0][1]
push[0][2] => tdmaminstage:staging:1:stage.i[0][2]
push[0][3] => tdmaminstage:staging:1:stage.i[0][3]
push[0][4] => tdmaminstage:staging:1:stage.i[0][4]
push[0][5] => tdmaminstage:staging:1:stage.i[0][5]
push[0][6] => tdmaminstage:staging:1:stage.i[0][6]
push[0][7] => tdmaminstage:staging:1:stage.i[0][7]
push[0][8] => tdmaminstage:staging:1:stage.i[0][8]
push[0][9] => tdmaminstage:staging:1:stage.i[0][9]
push[0][10] => tdmaminstage:staging:1:stage.i[0][10]
push[0][11] => tdmaminstage:staging:1:stage.i[0][11]
push[0][12] => tdmaminstage:staging:1:stage.i[0][12]
push[0][13] => tdmaminstage:staging:1:stage.i[0][13]
push[0][14] => tdmaminstage:staging:1:stage.i[0][14]
push[0][15] => tdmaminstage:staging:1:stage.i[0][15]
push[0][16] => tdmaminstage:staging:1:stage.i[0][16]
push[0][17] => tdmaminstage:staging:1:stage.i[0][17]
push[0][18] => tdmaminstage:staging:1:stage.i[0][18]
push[0][19] => tdmaminstage:staging:1:stage.i[0][19]
push[0][20] => tdmaminstage:staging:1:stage.i[0][20]
push[0][21] => tdmaminstage:staging:1:stage.i[0][21]
push[0][22] => tdmaminstage:staging:1:stage.i[0][22]
push[0][23] => tdmaminstage:staging:1:stage.i[0][23]
push[0][24] => tdmaminstage:staging:1:stage.i[0][24]
push[0][25] => tdmaminstage:staging:1:stage.i[0][25]
push[0][26] => tdmaminstage:staging:1:stage.i[0][26]
push[0][27] => tdmaminstage:staging:1:stage.i[0][27]
push[0][28] => tdmaminstage:staging:1:stage.i[0][28]
push[0][29] => tdmaminstage:staging:1:stage.i[0][29]
push[0][30] => tdmaminstage:staging:1:stage.i[0][30]
push[0][31] => tdmaminstage:staging:1:stage.i[0][31]
pull[3][0] <= tdmaminstage:staging:0:stage.o[3][0]
pull[3][1] <= tdmaminstage:staging:0:stage.o[3][1]
pull[3][2] <= tdmaminstage:staging:0:stage.o[3][2]
pull[3][3] <= tdmaminstage:staging:0:stage.o[3][3]
pull[3][4] <= tdmaminstage:staging:0:stage.o[3][4]
pull[3][5] <= tdmaminstage:staging:0:stage.o[3][5]
pull[3][6] <= tdmaminstage:staging:0:stage.o[3][6]
pull[3][7] <= tdmaminstage:staging:0:stage.o[3][7]
pull[3][8] <= tdmaminstage:staging:0:stage.o[3][8]
pull[3][9] <= tdmaminstage:staging:0:stage.o[3][9]
pull[3][10] <= tdmaminstage:staging:0:stage.o[3][10]
pull[3][11] <= tdmaminstage:staging:0:stage.o[3][11]
pull[3][12] <= tdmaminstage:staging:0:stage.o[3][12]
pull[3][13] <= tdmaminstage:staging:0:stage.o[3][13]
pull[3][14] <= tdmaminstage:staging:0:stage.o[3][14]
pull[3][15] <= tdmaminstage:staging:0:stage.o[3][15]
pull[3][16] <= tdmaminstage:staging:0:stage.o[3][16]
pull[3][17] <= tdmaminstage:staging:0:stage.o[3][17]
pull[3][18] <= tdmaminstage:staging:0:stage.o[3][18]
pull[3][19] <= tdmaminstage:staging:0:stage.o[3][19]
pull[3][20] <= tdmaminstage:staging:0:stage.o[3][20]
pull[3][21] <= tdmaminstage:staging:0:stage.o[3][21]
pull[3][22] <= tdmaminstage:staging:0:stage.o[3][22]
pull[3][23] <= tdmaminstage:staging:0:stage.o[3][23]
pull[3][24] <= tdmaminstage:staging:0:stage.o[3][24]
pull[3][25] <= tdmaminstage:staging:0:stage.o[3][25]
pull[3][26] <= tdmaminstage:staging:0:stage.o[3][26]
pull[3][27] <= tdmaminstage:staging:0:stage.o[3][27]
pull[3][28] <= tdmaminstage:staging:0:stage.o[3][28]
pull[3][29] <= tdmaminstage:staging:0:stage.o[3][29]
pull[3][30] <= tdmaminstage:staging:0:stage.o[3][30]
pull[3][31] <= tdmaminstage:staging:0:stage.o[3][31]
pull[2][0] <= tdmaminstage:staging:0:stage.o[2][0]
pull[2][1] <= tdmaminstage:staging:0:stage.o[2][1]
pull[2][2] <= tdmaminstage:staging:0:stage.o[2][2]
pull[2][3] <= tdmaminstage:staging:0:stage.o[2][3]
pull[2][4] <= tdmaminstage:staging:0:stage.o[2][4]
pull[2][5] <= tdmaminstage:staging:0:stage.o[2][5]
pull[2][6] <= tdmaminstage:staging:0:stage.o[2][6]
pull[2][7] <= tdmaminstage:staging:0:stage.o[2][7]
pull[2][8] <= tdmaminstage:staging:0:stage.o[2][8]
pull[2][9] <= tdmaminstage:staging:0:stage.o[2][9]
pull[2][10] <= tdmaminstage:staging:0:stage.o[2][10]
pull[2][11] <= tdmaminstage:staging:0:stage.o[2][11]
pull[2][12] <= tdmaminstage:staging:0:stage.o[2][12]
pull[2][13] <= tdmaminstage:staging:0:stage.o[2][13]
pull[2][14] <= tdmaminstage:staging:0:stage.o[2][14]
pull[2][15] <= tdmaminstage:staging:0:stage.o[2][15]
pull[2][16] <= tdmaminstage:staging:0:stage.o[2][16]
pull[2][17] <= tdmaminstage:staging:0:stage.o[2][17]
pull[2][18] <= tdmaminstage:staging:0:stage.o[2][18]
pull[2][19] <= tdmaminstage:staging:0:stage.o[2][19]
pull[2][20] <= tdmaminstage:staging:0:stage.o[2][20]
pull[2][21] <= tdmaminstage:staging:0:stage.o[2][21]
pull[2][22] <= tdmaminstage:staging:0:stage.o[2][22]
pull[2][23] <= tdmaminstage:staging:0:stage.o[2][23]
pull[2][24] <= tdmaminstage:staging:0:stage.o[2][24]
pull[2][25] <= tdmaminstage:staging:0:stage.o[2][25]
pull[2][26] <= tdmaminstage:staging:0:stage.o[2][26]
pull[2][27] <= tdmaminstage:staging:0:stage.o[2][27]
pull[2][28] <= tdmaminstage:staging:0:stage.o[2][28]
pull[2][29] <= tdmaminstage:staging:0:stage.o[2][29]
pull[2][30] <= tdmaminstage:staging:0:stage.o[2][30]
pull[2][31] <= tdmaminstage:staging:0:stage.o[2][31]
pull[1][0] <= tdmaminstage:staging:0:stage.o[1][0]
pull[1][1] <= tdmaminstage:staging:0:stage.o[1][1]
pull[1][2] <= tdmaminstage:staging:0:stage.o[1][2]
pull[1][3] <= tdmaminstage:staging:0:stage.o[1][3]
pull[1][4] <= tdmaminstage:staging:0:stage.o[1][4]
pull[1][5] <= tdmaminstage:staging:0:stage.o[1][5]
pull[1][6] <= tdmaminstage:staging:0:stage.o[1][6]
pull[1][7] <= tdmaminstage:staging:0:stage.o[1][7]
pull[1][8] <= tdmaminstage:staging:0:stage.o[1][8]
pull[1][9] <= tdmaminstage:staging:0:stage.o[1][9]
pull[1][10] <= tdmaminstage:staging:0:stage.o[1][10]
pull[1][11] <= tdmaminstage:staging:0:stage.o[1][11]
pull[1][12] <= tdmaminstage:staging:0:stage.o[1][12]
pull[1][13] <= tdmaminstage:staging:0:stage.o[1][13]
pull[1][14] <= tdmaminstage:staging:0:stage.o[1][14]
pull[1][15] <= tdmaminstage:staging:0:stage.o[1][15]
pull[1][16] <= tdmaminstage:staging:0:stage.o[1][16]
pull[1][17] <= tdmaminstage:staging:0:stage.o[1][17]
pull[1][18] <= tdmaminstage:staging:0:stage.o[1][18]
pull[1][19] <= tdmaminstage:staging:0:stage.o[1][19]
pull[1][20] <= tdmaminstage:staging:0:stage.o[1][20]
pull[1][21] <= tdmaminstage:staging:0:stage.o[1][21]
pull[1][22] <= tdmaminstage:staging:0:stage.o[1][22]
pull[1][23] <= tdmaminstage:staging:0:stage.o[1][23]
pull[1][24] <= tdmaminstage:staging:0:stage.o[1][24]
pull[1][25] <= tdmaminstage:staging:0:stage.o[1][25]
pull[1][26] <= tdmaminstage:staging:0:stage.o[1][26]
pull[1][27] <= tdmaminstage:staging:0:stage.o[1][27]
pull[1][28] <= tdmaminstage:staging:0:stage.o[1][28]
pull[1][29] <= tdmaminstage:staging:0:stage.o[1][29]
pull[1][30] <= tdmaminstage:staging:0:stage.o[1][30]
pull[1][31] <= tdmaminstage:staging:0:stage.o[1][31]
pull[0][0] <= tdmaminstage:staging:0:stage.o[0][0]
pull[0][1] <= tdmaminstage:staging:0:stage.o[0][1]
pull[0][2] <= tdmaminstage:staging:0:stage.o[0][2]
pull[0][3] <= tdmaminstage:staging:0:stage.o[0][3]
pull[0][4] <= tdmaminstage:staging:0:stage.o[0][4]
pull[0][5] <= tdmaminstage:staging:0:stage.o[0][5]
pull[0][6] <= tdmaminstage:staging:0:stage.o[0][6]
pull[0][7] <= tdmaminstage:staging:0:stage.o[0][7]
pull[0][8] <= tdmaminstage:staging:0:stage.o[0][8]
pull[0][9] <= tdmaminstage:staging:0:stage.o[0][9]
pull[0][10] <= tdmaminstage:staging:0:stage.o[0][10]
pull[0][11] <= tdmaminstage:staging:0:stage.o[0][11]
pull[0][12] <= tdmaminstage:staging:0:stage.o[0][12]
pull[0][13] <= tdmaminstage:staging:0:stage.o[0][13]
pull[0][14] <= tdmaminstage:staging:0:stage.o[0][14]
pull[0][15] <= tdmaminstage:staging:0:stage.o[0][15]
pull[0][16] <= tdmaminstage:staging:0:stage.o[0][16]
pull[0][17] <= tdmaminstage:staging:0:stage.o[0][17]
pull[0][18] <= tdmaminstage:staging:0:stage.o[0][18]
pull[0][19] <= tdmaminstage:staging:0:stage.o[0][19]
pull[0][20] <= tdmaminstage:staging:0:stage.o[0][20]
pull[0][21] <= tdmaminstage:staging:0:stage.o[0][21]
pull[0][22] <= tdmaminstage:staging:0:stage.o[0][22]
pull[0][23] <= tdmaminstage:staging:0:stage.o[0][23]
pull[0][24] <= tdmaminstage:staging:0:stage.o[0][24]
pull[0][25] <= tdmaminstage:staging:0:stage.o[0][25]
pull[0][26] <= tdmaminstage:staging:0:stage.o[0][26]
pull[0][27] <= tdmaminstage:staging:0:stage.o[0][27]
pull[0][28] <= tdmaminstage:staging:0:stage.o[0][28]
pull[0][29] <= tdmaminstage:staging:0:stage.o[0][29]
pull[0][30] <= tdmaminstage:staging:0:stage.o[0][30]
pull[0][31] <= tdmaminstage:staging:0:stage.o[0][31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
i[3][0] => tdmaminswitch:switches:1:switch.b[0]
i[3][1] => tdmaminswitch:switches:1:switch.b[1]
i[3][2] => tdmaminswitch:switches:1:switch.b[2]
i[3][3] => tdmaminswitch:switches:1:switch.b[3]
i[3][4] => tdmaminswitch:switches:1:switch.b[4]
i[3][5] => tdmaminswitch:switches:1:switch.b[5]
i[3][6] => tdmaminswitch:switches:1:switch.b[6]
i[3][7] => tdmaminswitch:switches:1:switch.b[7]
i[3][8] => tdmaminswitch:switches:1:switch.b[8]
i[3][9] => tdmaminswitch:switches:1:switch.b[9]
i[3][10] => tdmaminswitch:switches:1:switch.b[10]
i[3][11] => tdmaminswitch:switches:1:switch.b[11]
i[3][12] => tdmaminswitch:switches:1:switch.b[12]
i[3][13] => tdmaminswitch:switches:1:switch.b[13]
i[3][14] => tdmaminswitch:switches:1:switch.b[14]
i[3][15] => tdmaminswitch:switches:1:switch.b[15]
i[3][16] => tdmaminswitch:switches:1:switch.b[16]
i[3][17] => tdmaminswitch:switches:1:switch.b[17]
i[3][18] => tdmaminswitch:switches:1:switch.b[18]
i[3][19] => tdmaminswitch:switches:1:switch.b[19]
i[3][20] => tdmaminswitch:switches:1:switch.b[20]
i[3][21] => tdmaminswitch:switches:1:switch.b[21]
i[3][22] => tdmaminswitch:switches:1:switch.b[22]
i[3][23] => tdmaminswitch:switches:1:switch.b[23]
i[3][24] => tdmaminswitch:switches:1:switch.b[24]
i[3][25] => tdmaminswitch:switches:1:switch.b[25]
i[3][26] => tdmaminswitch:switches:1:switch.b[26]
i[3][27] => tdmaminswitch:switches:1:switch.b[27]
i[3][28] => tdmaminswitch:switches:1:switch.b[28]
i[3][29] => tdmaminswitch:switches:1:switch.b[29]
i[3][30] => tdmaminswitch:switches:1:switch.b[30]
i[3][31] => tdmaminswitch:switches:1:switch.b[31]
i[2][0] => tdmaminswitch:switches:0:switch.b[0]
i[2][1] => tdmaminswitch:switches:0:switch.b[1]
i[2][2] => tdmaminswitch:switches:0:switch.b[2]
i[2][3] => tdmaminswitch:switches:0:switch.b[3]
i[2][4] => tdmaminswitch:switches:0:switch.b[4]
i[2][5] => tdmaminswitch:switches:0:switch.b[5]
i[2][6] => tdmaminswitch:switches:0:switch.b[6]
i[2][7] => tdmaminswitch:switches:0:switch.b[7]
i[2][8] => tdmaminswitch:switches:0:switch.b[8]
i[2][9] => tdmaminswitch:switches:0:switch.b[9]
i[2][10] => tdmaminswitch:switches:0:switch.b[10]
i[2][11] => tdmaminswitch:switches:0:switch.b[11]
i[2][12] => tdmaminswitch:switches:0:switch.b[12]
i[2][13] => tdmaminswitch:switches:0:switch.b[13]
i[2][14] => tdmaminswitch:switches:0:switch.b[14]
i[2][15] => tdmaminswitch:switches:0:switch.b[15]
i[2][16] => tdmaminswitch:switches:0:switch.b[16]
i[2][17] => tdmaminswitch:switches:0:switch.b[17]
i[2][18] => tdmaminswitch:switches:0:switch.b[18]
i[2][19] => tdmaminswitch:switches:0:switch.b[19]
i[2][20] => tdmaminswitch:switches:0:switch.b[20]
i[2][21] => tdmaminswitch:switches:0:switch.b[21]
i[2][22] => tdmaminswitch:switches:0:switch.b[22]
i[2][23] => tdmaminswitch:switches:0:switch.b[23]
i[2][24] => tdmaminswitch:switches:0:switch.b[24]
i[2][25] => tdmaminswitch:switches:0:switch.b[25]
i[2][26] => tdmaminswitch:switches:0:switch.b[26]
i[2][27] => tdmaminswitch:switches:0:switch.b[27]
i[2][28] => tdmaminswitch:switches:0:switch.b[28]
i[2][29] => tdmaminswitch:switches:0:switch.b[29]
i[2][30] => tdmaminswitch:switches:0:switch.b[30]
i[2][31] => tdmaminswitch:switches:0:switch.b[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
i[3][0] => tdmaminswitch:switches:1:switch.b[0]
i[3][1] => tdmaminswitch:switches:1:switch.b[1]
i[3][2] => tdmaminswitch:switches:1:switch.b[2]
i[3][3] => tdmaminswitch:switches:1:switch.b[3]
i[3][4] => tdmaminswitch:switches:1:switch.b[4]
i[3][5] => tdmaminswitch:switches:1:switch.b[5]
i[3][6] => tdmaminswitch:switches:1:switch.b[6]
i[3][7] => tdmaminswitch:switches:1:switch.b[7]
i[3][8] => tdmaminswitch:switches:1:switch.b[8]
i[3][9] => tdmaminswitch:switches:1:switch.b[9]
i[3][10] => tdmaminswitch:switches:1:switch.b[10]
i[3][11] => tdmaminswitch:switches:1:switch.b[11]
i[3][12] => tdmaminswitch:switches:1:switch.b[12]
i[3][13] => tdmaminswitch:switches:1:switch.b[13]
i[3][14] => tdmaminswitch:switches:1:switch.b[14]
i[3][15] => tdmaminswitch:switches:1:switch.b[15]
i[3][16] => tdmaminswitch:switches:1:switch.b[16]
i[3][17] => tdmaminswitch:switches:1:switch.b[17]
i[3][18] => tdmaminswitch:switches:1:switch.b[18]
i[3][19] => tdmaminswitch:switches:1:switch.b[19]
i[3][20] => tdmaminswitch:switches:1:switch.b[20]
i[3][21] => tdmaminswitch:switches:1:switch.b[21]
i[3][22] => tdmaminswitch:switches:1:switch.b[22]
i[3][23] => tdmaminswitch:switches:1:switch.b[23]
i[3][24] => tdmaminswitch:switches:1:switch.b[24]
i[3][25] => tdmaminswitch:switches:1:switch.b[25]
i[3][26] => tdmaminswitch:switches:1:switch.b[26]
i[3][27] => tdmaminswitch:switches:1:switch.b[27]
i[3][28] => tdmaminswitch:switches:1:switch.b[28]
i[3][29] => tdmaminswitch:switches:1:switch.b[29]
i[3][30] => tdmaminswitch:switches:1:switch.b[30]
i[3][31] => tdmaminswitch:switches:1:switch.b[31]
i[2][0] => tdmaminswitch:switches:0:switch.b[0]
i[2][1] => tdmaminswitch:switches:0:switch.b[1]
i[2][2] => tdmaminswitch:switches:0:switch.b[2]
i[2][3] => tdmaminswitch:switches:0:switch.b[3]
i[2][4] => tdmaminswitch:switches:0:switch.b[4]
i[2][5] => tdmaminswitch:switches:0:switch.b[5]
i[2][6] => tdmaminswitch:switches:0:switch.b[6]
i[2][7] => tdmaminswitch:switches:0:switch.b[7]
i[2][8] => tdmaminswitch:switches:0:switch.b[8]
i[2][9] => tdmaminswitch:switches:0:switch.b[9]
i[2][10] => tdmaminswitch:switches:0:switch.b[10]
i[2][11] => tdmaminswitch:switches:0:switch.b[11]
i[2][12] => tdmaminswitch:switches:0:switch.b[12]
i[2][13] => tdmaminswitch:switches:0:switch.b[13]
i[2][14] => tdmaminswitch:switches:0:switch.b[14]
i[2][15] => tdmaminswitch:switches:0:switch.b[15]
i[2][16] => tdmaminswitch:switches:0:switch.b[16]
i[2][17] => tdmaminswitch:switches:0:switch.b[17]
i[2][18] => tdmaminswitch:switches:0:switch.b[18]
i[2][19] => tdmaminswitch:switches:0:switch.b[19]
i[2][20] => tdmaminswitch:switches:0:switch.b[20]
i[2][21] => tdmaminswitch:switches:0:switch.b[21]
i[2][22] => tdmaminswitch:switches:0:switch.b[22]
i[2][23] => tdmaminswitch:switches:0:switch.b[23]
i[2][24] => tdmaminswitch:switches:0:switch.b[24]
i[2][25] => tdmaminswitch:switches:0:switch.b[25]
i[2][26] => tdmaminswitch:switches:0:switch.b[26]
i[2][27] => tdmaminswitch:switches:0:switch.b[27]
i[2][28] => tdmaminswitch:switches:0:switch.b[28]
i[2][29] => tdmaminswitch:switches:0:switch.b[29]
i[2][30] => tdmaminswitch:switches:0:switch.b[30]
i[2][31] => tdmaminswitch:switches:0:switch.b[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|AspAdc:asp_adc
clock => send.data[0]~reg0.CLK
clock => send.data[1]~reg0.CLK
clock => send.data[2]~reg0.CLK
clock => send.data[3]~reg0.CLK
clock => send.data[4]~reg0.CLK
clock => send.data[5]~reg0.CLK
clock => send.data[6]~reg0.CLK
clock => send.data[7]~reg0.CLK
clock => send.data[8]~reg0.CLK
clock => send.data[9]~reg0.CLK
clock => send.data[10]~reg0.CLK
clock => send.data[11]~reg0.CLK
clock => send.data[12]~reg0.CLK
clock => send.data[13]~reg0.CLK
clock => send.data[14]~reg0.CLK
clock => send.data[15]~reg0.CLK
clock => send.data[16]~reg0.CLK
clock => send.data[17]~reg0.CLK
clock => send.data[18]~reg0.CLK
clock => send.data[19]~reg0.CLK
clock => send.data[20]~reg0.CLK
clock => send.data[21]~reg0.CLK
clock => send.data[22]~reg0.CLK
clock => send.data[23]~reg0.CLK
clock => send.data[24]~reg0.CLK
clock => send.data[25]~reg0.CLK
clock => send.data[26]~reg0.CLK
clock => send.data[27]~reg0.CLK
clock => send.data[28]~reg0.CLK
clock => send.data[29]~reg0.CLK
clock => send.data[30]~reg0.CLK
clock => send.data[31]~reg0.CLK
clock => send.addr[0]~reg0.CLK
clock => send.addr[1]~reg0.CLK
clock => send.addr[2]~reg0.CLK
clock => send.addr[3]~reg0.CLK
clock => send.addr[4]~reg0.CLK
clock => send.addr[5]~reg0.CLK
clock => send.addr[6]~reg0.CLK
clock => send.addr[7]~reg0.CLK
clock => new_data.CLK
clock => tick_1[0].CLK
clock => tick_1[1].CLK
clock => tick_1[2].CLK
clock => tick_1[3].CLK
clock => tick_1[4].CLK
clock => tick_1[5].CLK
clock => tick_1[6].CLK
clock => tick_1[7].CLK
clock => tick_0[0].CLK
clock => tick_0[1].CLK
clock => tick_0[2].CLK
clock => tick_0[3].CLK
clock => tick_0[4].CLK
clock => tick_0[5].CLK
clock => tick_0[6].CLK
clock => tick_0[7].CLK
clock => enable_1.CLK
clock => rate_1[0].CLK
clock => rate_1[1].CLK
clock => addr_1[0].CLK
clock => addr_1[1].CLK
clock => addr_1[2].CLK
clock => addr_1[3].CLK
clock => enable_0.CLK
clock => rate_0[0].CLK
clock => rate_0[1].CLK
clock => addr_0[0].CLK
clock => addr_0[1].CLK
clock => addr_0[2].CLK
clock => addr_0[3].CLK
empty => new_data.DATAIN
empty => get.DATAIN
get <= empty.DB_MAX_OUTPUT_PORT_TYPE
data[0] => send.DATAA
data[0] => send.DATAA
data[1] => send.DATAA
data[1] => send.DATAA
data[2] => send.DATAA
data[2] => send.DATAA
data[3] => send.DATAA
data[3] => send.DATAA
data[4] => send.DATAA
data[4] => send.DATAA
data[5] => send.DATAA
data[5] => send.DATAA
data[6] => send.DATAA
data[6] => send.DATAA
data[7] => send.DATAA
data[7] => send.DATAA
data[8] => send.DATAA
data[8] => send.DATAA
data[9] => send.DATAA
data[9] => send.DATAA
data[10] => send.DATAA
data[10] => send.DATAA
data[11] => send.DATAA
data[11] => send.DATAA
data[12] => send.DATAA
data[12] => send.DATAA
data[13] => send.DATAA
data[13] => send.DATAA
data[14] => send.DATAA
data[14] => send.DATAA
data[15] => send.DATAA
data[15] => send.DATAA
data[16] => send.DATAA
data[16] => process_1.IN1
data[16] => send.DATAA
data[16] => process_1.IN1
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= send.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[1] <= send.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[2] <= send.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[3] <= send.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[4] <= send.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[5] <= send.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[6] <= send.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[7] <= send.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => addr_0.OUTPUTSELECT
recv.data[16] => addr_0.OUTPUTSELECT
recv.data[16] => addr_0.OUTPUTSELECT
recv.data[16] => addr_0.OUTPUTSELECT
recv.data[16] => rate_0.OUTPUTSELECT
recv.data[16] => rate_0.OUTPUTSELECT
recv.data[16] => enable_0.OUTPUTSELECT
recv.data[16] => addr_1.OUTPUTSELECT
recv.data[16] => addr_1.OUTPUTSELECT
recv.data[16] => addr_1.OUTPUTSELECT
recv.data[16] => addr_1.OUTPUTSELECT
recv.data[16] => rate_1.OUTPUTSELECT
recv.data[16] => rate_1.OUTPUTSELECT
recv.data[16] => enable_1.OUTPUTSELECT
recv.data[17] => enable_0.DATAB
recv.data[17] => enable_1.DATAA
recv.data[18] => rate_0.DATAB
recv.data[18] => rate_1.DATAA
recv.data[19] => rate_0.DATAB
recv.data[19] => rate_1.DATAA
recv.data[20] => addr_0.DATAB
recv.data[20] => addr_1.DATAA
recv.data[21] => addr_0.DATAB
recv.data[21] => addr_1.DATAA
recv.data[22] => addr_0.DATAB
recv.data[22] => addr_1.DATAA
recv.data[23] => addr_0.DATAB
recv.data[23] => addr_1.DATAA
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => Equal0.IN1
recv.data[29] => Equal0.IN3
recv.data[30] => Equal0.IN0
recv.data[31] => Equal0.IN2
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~


|TopLevel|AspDac:asp_dac
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[14]~reg0.CLK
clock => data[15]~reg0.CLK
clock => data[16]~reg0.CLK
clock => put~reg0.CLK
clock => tick_1[0].CLK
clock => tick_1[1].CLK
clock => tick_1[2].CLK
clock => tick_1[3].CLK
clock => tick_1[4].CLK
clock => tick_1[5].CLK
clock => tick_1[6].CLK
clock => tick_1[7].CLK
clock => tick_0[0].CLK
clock => tick_0[1].CLK
clock => tick_0[2].CLK
clock => tick_0[3].CLK
clock => tick_0[4].CLK
clock => tick_0[5].CLK
clock => tick_0[6].CLK
clock => tick_0[7].CLK
clock => enable_1.CLK
clock => rate_1[0].CLK
clock => rate_1[1].CLK
clock => enable_0.CLK
clock => rate_0[0].CLK
clock => rate_0[1].CLK
full => ~NO_FANOUT~
put <= put~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[0] <= <GND>
send.data[1] <= <GND>
send.data[2] <= <GND>
send.data[3] <= <GND>
send.data[4] <= <GND>
send.data[5] <= <GND>
send.data[6] <= <GND>
send.data[7] <= <GND>
send.data[8] <= <GND>
send.data[9] <= <GND>
send.data[10] <= <GND>
send.data[11] <= <GND>
send.data[12] <= <GND>
send.data[13] <= <GND>
send.data[14] <= <GND>
send.data[15] <= <GND>
send.data[16] <= <GND>
send.data[17] <= <GND>
send.data[18] <= <GND>
send.data[19] <= <GND>
send.data[20] <= <GND>
send.data[21] <= <GND>
send.data[22] <= <GND>
send.data[23] <= <GND>
send.data[24] <= <GND>
send.data[25] <= <GND>
send.data[26] <= <GND>
send.data[27] <= <GND>
send.data[28] <= <GND>
send.data[29] <= <GND>
send.data[30] <= <GND>
send.data[31] <= <GND>
send.addr[0] <= <GND>
send.addr[1] <= <GND>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>
recv.data[0] => data.DATAA
recv.data[0] => data.DATAA
recv.data[1] => data.DATAA
recv.data[1] => data.DATAA
recv.data[2] => data.DATAA
recv.data[2] => data.DATAA
recv.data[3] => data.DATAA
recv.data[3] => data.DATAA
recv.data[4] => data.DATAA
recv.data[4] => data.DATAA
recv.data[5] => data.DATAA
recv.data[5] => data.DATAA
recv.data[6] => data.DATAA
recv.data[6] => data.DATAA
recv.data[7] => data.DATAA
recv.data[7] => data.DATAA
recv.data[8] => data.DATAA
recv.data[8] => data.DATAA
recv.data[9] => data.DATAA
recv.data[9] => data.DATAA
recv.data[10] => data.DATAA
recv.data[10] => data.DATAA
recv.data[11] => data.DATAA
recv.data[11] => data.DATAA
recv.data[12] => data.DATAA
recv.data[12] => data.DATAA
recv.data[13] => data.DATAA
recv.data[13] => data.DATAA
recv.data[14] => data.DATAA
recv.data[14] => data.DATAA
recv.data[15] => data.DATAA
recv.data[15] => data.DATAA
recv.data[16] => data.DATAA
recv.data[16] => process_1.IN1
recv.data[16] => data.DATAA
recv.data[16] => rate_0.OUTPUTSELECT
recv.data[16] => rate_0.OUTPUTSELECT
recv.data[16] => enable_0.OUTPUTSELECT
recv.data[16] => rate_1.OUTPUTSELECT
recv.data[16] => rate_1.OUTPUTSELECT
recv.data[16] => enable_1.OUTPUTSELECT
recv.data[16] => process_1.IN1
recv.data[17] => enable_0.DATAB
recv.data[17] => enable_1.DATAA
recv.data[18] => rate_0.DATAB
recv.data[18] => rate_1.DATAA
recv.data[19] => rate_0.DATAB
recv.data[19] => rate_1.DATAA
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => Equal0.IN2
recv.data[28] => Equal2.IN3
recv.data[29] => Equal0.IN1
recv.data[29] => Equal2.IN2
recv.data[30] => Equal0.IN3
recv.data[30] => Equal2.IN1
recv.data[31] => Equal0.IN0
recv.data[31] => Equal2.IN0
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~


|TopLevel|AspDp:asp_dp
clock => send.data[0]~reg0.CLK
clock => send.data[1]~reg0.CLK
clock => send.data[2]~reg0.CLK
clock => send.data[3]~reg0.CLK
clock => send.data[4]~reg0.CLK
clock => send.data[5]~reg0.CLK
clock => send.data[6]~reg0.CLK
clock => send.data[7]~reg0.CLK
clock => send.data[8]~reg0.CLK
clock => send.data[9]~reg0.CLK
clock => send.data[10]~reg0.CLK
clock => send.data[11]~reg0.CLK
clock => send.data[12]~reg0.CLK
clock => send.data[13]~reg0.CLK
clock => send.data[14]~reg0.CLK
clock => send.data[15]~reg0.CLK
clock => send.data[16]~reg0.CLK
clock => send.data[17]~reg0.CLK
clock => send.data[18]~reg0.CLK
clock => send.data[19]~reg0.CLK
clock => send.data[20]~reg0.CLK
clock => send.data[21]~reg0.CLK
clock => send.data[22]~reg0.CLK
clock => send.data[23]~reg0.CLK
clock => send.data[24]~reg0.CLK
clock => send.data[25]~reg0.CLK
clock => send.data[26]~reg0.CLK
clock => send.data[27]~reg0.CLK
clock => send.data[28]~reg0.CLK
clock => send.data[29]~reg0.CLK
clock => send.data[30]~reg0.CLK
clock => send.data[31]~reg0.CLK
clock => send.addr[0]~reg0.CLK
clock => send.addr[1]~reg0.CLK
clock => send.addr[2]~reg0.CLK
clock => send.addr[3]~reg0.CLK
clock => send.addr[4]~reg0.CLK
clock => send.addr[5]~reg0.CLK
clock => send.addr[6]~reg0.CLK
clock => send.addr[7]~reg0.CLK
clock => right_hist[2][0].CLK
clock => right_hist[2][1].CLK
clock => right_hist[2][2].CLK
clock => right_hist[2][3].CLK
clock => right_hist[2][4].CLK
clock => right_hist[2][5].CLK
clock => right_hist[2][6].CLK
clock => right_hist[2][7].CLK
clock => right_hist[2][8].CLK
clock => right_hist[2][9].CLK
clock => right_hist[2][10].CLK
clock => right_hist[2][11].CLK
clock => right_hist[2][12].CLK
clock => right_hist[2][13].CLK
clock => right_hist[2][14].CLK
clock => right_hist[2][15].CLK
clock => left_hist[2][0].CLK
clock => left_hist[2][1].CLK
clock => left_hist[2][2].CLK
clock => left_hist[2][3].CLK
clock => left_hist[2][4].CLK
clock => left_hist[2][5].CLK
clock => left_hist[2][6].CLK
clock => left_hist[2][7].CLK
clock => left_hist[2][8].CLK
clock => left_hist[2][9].CLK
clock => left_hist[2][10].CLK
clock => left_hist[2][11].CLK
clock => left_hist[2][12].CLK
clock => left_hist[2][13].CLK
clock => left_hist[2][14].CLK
clock => left_hist[2][15].CLK
recv.data[0] => Add2.IN32
recv.data[0] => left_hist.DATAB
recv.data[0] => right_hist.DATAB
recv.data[1] => Add2.IN31
recv.data[1] => left_hist.DATAB
recv.data[1] => right_hist.DATAB
recv.data[2] => Add2.IN30
recv.data[2] => left_hist.DATAB
recv.data[2] => right_hist.DATAB
recv.data[3] => Add2.IN29
recv.data[3] => left_hist.DATAB
recv.data[3] => right_hist.DATAB
recv.data[4] => Add2.IN28
recv.data[4] => left_hist.DATAB
recv.data[4] => right_hist.DATAB
recv.data[5] => Add2.IN27
recv.data[5] => left_hist.DATAB
recv.data[5] => right_hist.DATAB
recv.data[6] => Add2.IN26
recv.data[6] => left_hist.DATAB
recv.data[6] => right_hist.DATAB
recv.data[7] => Add2.IN25
recv.data[7] => left_hist.DATAB
recv.data[7] => right_hist.DATAB
recv.data[8] => Add2.IN24
recv.data[8] => left_hist.DATAB
recv.data[8] => right_hist.DATAB
recv.data[9] => Add2.IN23
recv.data[9] => left_hist.DATAB
recv.data[9] => right_hist.DATAB
recv.data[10] => Add2.IN22
recv.data[10] => left_hist.DATAB
recv.data[10] => right_hist.DATAB
recv.data[11] => Add2.IN21
recv.data[11] => left_hist.DATAB
recv.data[11] => right_hist.DATAB
recv.data[12] => Add2.IN20
recv.data[12] => left_hist.DATAB
recv.data[12] => right_hist.DATAB
recv.data[13] => Add2.IN19
recv.data[13] => left_hist.DATAB
recv.data[13] => right_hist.DATAB
recv.data[14] => Add2.IN18
recv.data[14] => left_hist.DATAB
recv.data[14] => right_hist.DATAB
recv.data[15] => Add2.IN17
recv.data[15] => left_hist.DATAB
recv.data[15] => right_hist.DATAB
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => send.DATAB
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => left_hist.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => average_val.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[16] => right_hist.OUTPUTSELECT
recv.data[17] => send.DATAB
recv.data[18] => send.DATAB
recv.data[19] => send.DATAB
recv.data[20] => send.DATAB
recv.data[21] => send.DATAB
recv.data[22] => send.DATAB
recv.data[23] => send.DATAB
recv.data[24] => send.DATAB
recv.data[25] => send.DATAB
recv.data[26] => send.DATAB
recv.data[27] => send.DATAB
recv.data[28] => send.DATAB
recv.data[28] => Equal0.IN3
recv.data[29] => send.DATAB
recv.data[29] => Equal0.IN2
recv.data[30] => send.DATAB
recv.data[30] => Equal0.IN1
recv.data[31] => send.DATAB
recv.data[31] => Equal0.IN0
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= send.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[1] <= send.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[2] <= send.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[3] <= send.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[4] <= send.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[5] <= send.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[6] <= send.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[7] <= send.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|AspExample:asp_example
clock => send.data[0]~reg0.CLK
clock => send.data[1]~reg0.CLK
clock => send.data[2]~reg0.CLK
clock => send.data[3]~reg0.CLK
clock => send.data[4]~reg0.CLK
clock => send.data[5]~reg0.CLK
clock => send.data[6]~reg0.CLK
clock => send.data[7]~reg0.CLK
clock => send.data[8]~reg0.CLK
clock => send.data[9]~reg0.CLK
clock => send.data[10]~reg0.CLK
clock => send.data[11]~reg0.CLK
clock => send.data[12]~reg0.CLK
clock => send.data[13]~reg0.CLK
clock => send.data[14]~reg0.CLK
clock => send.data[15]~reg0.CLK
clock => send.data[16]~reg0.CLK
clock => send.data[17]~reg0.CLK
clock => send.data[18]~reg0.CLK
clock => send.data[19]~reg0.CLK
clock => send.data[20]~reg0.CLK
clock => send.data[21]~reg0.CLK
clock => send.data[22]~reg0.CLK
clock => send.data[23]~reg0.CLK
clock => send.data[24]~reg0.CLK
clock => send.data[25]~reg0.CLK
clock => send.data[26]~reg0.CLK
clock => send.data[27]~reg0.CLK
clock => send.data[28]~reg0.CLK
clock => send.data[29]~reg0.CLK
clock => send.data[30]~reg0.CLK
clock => send.data[31]~reg0.CLK
clock => send.addr[0]~reg0.CLK
clock => send.addr[1]~reg0.CLK
clock => send.addr[2]~reg0.CLK
clock => send.addr[3]~reg0.CLK
clock => send.addr[4]~reg0.CLK
clock => send.addr[5]~reg0.CLK
clock => send.addr[6]~reg0.CLK
clock => send.addr[7]~reg0.CLK
clock => hexn[0].CLK
clock => hexn[1].CLK
clock => hexn[2].CLK
clock => hexn[3].CLK
clock => hexn[4].CLK
clock => hexn[5].CLK
clock => hexn[6].CLK
clock => hexn[7].CLK
clock => hexn[8].CLK
clock => hexn[9].CLK
clock => hexn[10].CLK
clock => hexn[11].CLK
clock => hexn[12].CLK
clock => hexn[13].CLK
clock => hexn[14].CLK
clock => hexn[15].CLK
clock => hexn[16].CLK
clock => hexn[17].CLK
clock => hexn[18].CLK
clock => hexn[19].CLK
clock => hexn[20].CLK
clock => hexn[21].CLK
clock => hexn[22].CLK
clock => hexn[23].CLK
clock => edge.CLK
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => state[4].CLK
clock => state[5].CLK
clock => state[6].CLK
clock => state[7].CLK
clock => state[8].CLK
clock => state[9].CLK
clock => state[10].CLK
clock => state[11].CLK
clock => state[12].CLK
clock => state[13].CLK
clock => state[14].CLK
clock => state[15].CLK
clock => state[16].CLK
clock => state[17].CLK
clock => state[18].CLK
clock => state[19].CLK
clock => state[20].CLK
clock => state[21].CLK
clock => state[22].CLK
clock => state[23].CLK
clock => state[24].CLK
clock => state[25].CLK
clock => state[26].CLK
clock => state[27].CLK
clock => state[28].CLK
clock => state[29].CLK
clock => state[30].CLK
key[0] => edge.DATAIN
key[0] => process_0.IN1
key[1] => process_0.IN1
key[2] => process_0.IN1
key[3] => ~NO_FANOUT~
sw[0] => ledr[0].DATAIN
sw[1] => ledr[1].DATAIN
sw[2] => ledr[2].DATAIN
sw[3] => ledr[3].DATAIN
sw[4] => ledr[4].DATAIN
sw[5] => ledr[5].DATAIN
sw[6] => ledr[6].DATAIN
sw[7] => ledr[7].DATAIN
sw[8] => ledr[8].DATAIN
sw[9] => ledr[9].DATAIN
ledr[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
ledr[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
ledr[2] <= sw[2].DB_MAX_OUTPUT_PORT_TYPE
ledr[3] <= sw[3].DB_MAX_OUTPUT_PORT_TYPE
ledr[4] <= sw[4].DB_MAX_OUTPUT_PORT_TYPE
ledr[5] <= sw[5].DB_MAX_OUTPUT_PORT_TYPE
ledr[6] <= sw[6].DB_MAX_OUTPUT_PORT_TYPE
ledr[7] <= sw[7].DB_MAX_OUTPUT_PORT_TYPE
ledr[8] <= sw[8].DB_MAX_OUTPUT_PORT_TYPE
ledr[9] <= sw[9].DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= hexseg6:hs6.seg0[0]
hex0[1] <= hexseg6:hs6.seg0[1]
hex0[2] <= hexseg6:hs6.seg0[2]
hex0[3] <= hexseg6:hs6.seg0[3]
hex0[4] <= hexseg6:hs6.seg0[4]
hex0[5] <= hexseg6:hs6.seg0[5]
hex0[6] <= hexseg6:hs6.seg0[6]
hex1[0] <= hexseg6:hs6.seg1[0]
hex1[1] <= hexseg6:hs6.seg1[1]
hex1[2] <= hexseg6:hs6.seg1[2]
hex1[3] <= hexseg6:hs6.seg1[3]
hex1[4] <= hexseg6:hs6.seg1[4]
hex1[5] <= hexseg6:hs6.seg1[5]
hex1[6] <= hexseg6:hs6.seg1[6]
hex2[0] <= hexseg6:hs6.seg2[0]
hex2[1] <= hexseg6:hs6.seg2[1]
hex2[2] <= hexseg6:hs6.seg2[2]
hex2[3] <= hexseg6:hs6.seg2[3]
hex2[4] <= hexseg6:hs6.seg2[4]
hex2[5] <= hexseg6:hs6.seg2[5]
hex2[6] <= hexseg6:hs6.seg2[6]
hex3[0] <= hexseg6:hs6.seg3[0]
hex3[1] <= hexseg6:hs6.seg3[1]
hex3[2] <= hexseg6:hs6.seg3[2]
hex3[3] <= hexseg6:hs6.seg3[3]
hex3[4] <= hexseg6:hs6.seg3[4]
hex3[5] <= hexseg6:hs6.seg3[5]
hex3[6] <= hexseg6:hs6.seg3[6]
hex4[0] <= hexseg6:hs6.seg4[0]
hex4[1] <= hexseg6:hs6.seg4[1]
hex4[2] <= hexseg6:hs6.seg4[2]
hex4[3] <= hexseg6:hs6.seg4[3]
hex4[4] <= hexseg6:hs6.seg4[4]
hex4[5] <= hexseg6:hs6.seg4[5]
hex4[6] <= hexseg6:hs6.seg4[6]
hex5[0] <= hexseg6:hs6.seg5[0]
hex5[1] <= hexseg6:hs6.seg5[1]
hex5[2] <= hexseg6:hs6.seg5[2]
hex5[3] <= hexseg6:hs6.seg5[3]
hex5[4] <= hexseg6:hs6.seg5[4]
hex5[5] <= hexseg6:hs6.seg5[5]
hex5[6] <= hexseg6:hs6.seg5[6]
send.data[0] <= send.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= send.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[1] <= send.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[2] <= send.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[3] <= send.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[4] <= send.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[5] <= send.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[6] <= send.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send.addr[7] <= send.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[0] => send.DATAB
recv.data[0] => send.DATAB
recv.data[1] => send.DATAB
recv.data[1] => send.DATAB
recv.data[2] => send.DATAB
recv.data[2] => send.DATAB
recv.data[3] => send.DATAB
recv.data[3] => send.DATAB
recv.data[4] => send.DATAB
recv.data[4] => send.DATAB
recv.data[5] => send.DATAB
recv.data[5] => send.DATAB
recv.data[6] => send.DATAB
recv.data[6] => send.DATAB
recv.data[7] => send.DATAB
recv.data[7] => send.DATAB
recv.data[8] => send.DATAB
recv.data[8] => send.DATAB
recv.data[9] => send.DATAB
recv.data[9] => send.DATAB
recv.data[10] => send.DATAB
recv.data[10] => send.DATAB
recv.data[11] => send.DATAB
recv.data[11] => send.DATAB
recv.data[12] => send.DATAB
recv.data[12] => send.DATAB
recv.data[13] => send.DATAB
recv.data[13] => send.DATAB
recv.data[14] => send.DATAB
recv.data[14] => send.DATAB
recv.data[15] => send.DATAB
recv.data[15] => send.DATAB
recv.data[16] => process_0.IN1
recv.data[16] => send.DATAB
recv.data[16] => send.DATAB
recv.data[16] => process_0.IN1
recv.data[17] => send.DATAB
recv.data[17] => send.DATAB
recv.data[18] => send.DATAB
recv.data[18] => send.DATAB
recv.data[19] => send.DATAB
recv.data[19] => send.DATAB
recv.data[20] => send.DATAB
recv.data[20] => send.DATAB
recv.data[21] => send.DATAB
recv.data[21] => send.DATAB
recv.data[22] => send.DATAB
recv.data[22] => send.DATAB
recv.data[23] => send.DATAB
recv.data[23] => send.DATAB
recv.data[24] => send.DATAB
recv.data[24] => send.DATAB
recv.data[25] => send.DATAB
recv.data[25] => send.DATAB
recv.data[26] => send.DATAB
recv.data[26] => send.DATAB
recv.data[27] => send.DATAB
recv.data[27] => send.DATAB
recv.data[28] => send.DATAB
recv.data[28] => send.DATAB
recv.data[28] => Equal0.IN2
recv.data[29] => send.DATAB
recv.data[29] => send.DATAB
recv.data[29] => Equal0.IN1
recv.data[30] => send.DATAB
recv.data[30] => send.DATAB
recv.data[30] => Equal0.IN0
recv.data[31] => send.DATAB
recv.data[31] => send.DATAB
recv.data[31] => Equal0.IN3
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~


|TopLevel|AspExample:asp_example|HexSeg6:hs6
hexn[0] => hexseg:hs0.hex[0]
hexn[1] => hexseg:hs0.hex[1]
hexn[2] => hexseg:hs0.hex[2]
hexn[3] => hexseg:hs0.hex[3]
hexn[4] => hexseg:hs1.hex[0]
hexn[5] => hexseg:hs1.hex[1]
hexn[6] => hexseg:hs1.hex[2]
hexn[7] => hexseg:hs1.hex[3]
hexn[8] => hexseg:hs2.hex[0]
hexn[9] => hexseg:hs2.hex[1]
hexn[10] => hexseg:hs2.hex[2]
hexn[11] => hexseg:hs2.hex[3]
hexn[12] => hexseg:hs3.hex[0]
hexn[13] => hexseg:hs3.hex[1]
hexn[14] => hexseg:hs3.hex[2]
hexn[15] => hexseg:hs3.hex[3]
hexn[16] => hexseg:hs4.hex[0]
hexn[17] => hexseg:hs4.hex[1]
hexn[18] => hexseg:hs4.hex[2]
hexn[19] => hexseg:hs4.hex[3]
hexn[20] => hexseg:hs5.hex[0]
hexn[21] => hexseg:hs5.hex[1]
hexn[22] => hexseg:hs5.hex[2]
hexn[23] => hexseg:hs5.hex[3]
seg0[0] <= hexseg:hs0.seg[0]
seg0[1] <= hexseg:hs0.seg[1]
seg0[2] <= hexseg:hs0.seg[2]
seg0[3] <= hexseg:hs0.seg[3]
seg0[4] <= hexseg:hs0.seg[4]
seg0[5] <= hexseg:hs0.seg[5]
seg0[6] <= hexseg:hs0.seg[6]
seg1[0] <= hexseg:hs1.seg[0]
seg1[1] <= hexseg:hs1.seg[1]
seg1[2] <= hexseg:hs1.seg[2]
seg1[3] <= hexseg:hs1.seg[3]
seg1[4] <= hexseg:hs1.seg[4]
seg1[5] <= hexseg:hs1.seg[5]
seg1[6] <= hexseg:hs1.seg[6]
seg2[0] <= hexseg:hs2.seg[0]
seg2[1] <= hexseg:hs2.seg[1]
seg2[2] <= hexseg:hs2.seg[2]
seg2[3] <= hexseg:hs2.seg[3]
seg2[4] <= hexseg:hs2.seg[4]
seg2[5] <= hexseg:hs2.seg[5]
seg2[6] <= hexseg:hs2.seg[6]
seg3[0] <= hexseg:hs3.seg[0]
seg3[1] <= hexseg:hs3.seg[1]
seg3[2] <= hexseg:hs3.seg[2]
seg3[3] <= hexseg:hs3.seg[3]
seg3[4] <= hexseg:hs3.seg[4]
seg3[5] <= hexseg:hs3.seg[5]
seg3[6] <= hexseg:hs3.seg[6]
seg4[0] <= hexseg:hs4.seg[0]
seg4[1] <= hexseg:hs4.seg[1]
seg4[2] <= hexseg:hs4.seg[2]
seg4[3] <= hexseg:hs4.seg[3]
seg4[4] <= hexseg:hs4.seg[4]
seg4[5] <= hexseg:hs4.seg[5]
seg4[6] <= hexseg:hs4.seg[6]
seg5[0] <= hexseg:hs5.seg[0]
seg5[1] <= hexseg:hs5.seg[1]
seg5[2] <= hexseg:hs5.seg[2]
seg5[3] <= hexseg:hs5.seg[3]
seg5[4] <= hexseg:hs5.seg[4]
seg5[5] <= hexseg:hs5.seg[5]
seg5[6] <= hexseg:hs5.seg[6]


|TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs0
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs1
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs2
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs3
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs4
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs5
hex[0] => Mux0.IN19
hex[0] => Mux1.IN19
hex[0] => Mux2.IN19
hex[0] => Mux3.IN19
hex[0] => Mux4.IN19
hex[0] => Mux5.IN19
hex[0] => Mux6.IN19
hex[1] => Mux0.IN18
hex[1] => Mux1.IN18
hex[1] => Mux2.IN18
hex[1] => Mux3.IN18
hex[1] => Mux4.IN18
hex[1] => Mux5.IN18
hex[1] => Mux6.IN18
hex[2] => Mux0.IN17
hex[2] => Mux1.IN17
hex[2] => Mux2.IN17
hex[2] => Mux3.IN17
hex[2] => Mux4.IN17
hex[2] => Mux5.IN17
hex[2] => Mux6.IN17
hex[3] => Mux0.IN16
hex[3] => Mux1.IN16
hex[3] => Mux2.IN16
hex[3] => Mux3.IN16
hex[3] => Mux4.IN16
hex[3] => Mux5.IN16
hex[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


