;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -101, <-5
	SUB @127, 100
	SPL 0, <-2
	DJN -1, @-20
	SUB -101, <-7
	SUB -101, <-7
	SUB #12, @70
	SUB @121, 103
	JMN @12, #200
	JMN @12, #200
	SLT 130, 9
	SUB -101, <-7
	ADD 271, 366
	SUB @121, 106
	JMN 721, 800
	SUB <120, -103
	SUB <807, <-458
	SUB <807, <-458
	ADD 3, @20
	SUB -7, <-420
	SUB @127, 100
	MOV -1, <-20
	SUB @121, 106
	SUB 612, @510
	SUB 12, @10
	SLT @-1, @2
	DAT #-1, <2
	DAT #-1, <2
	SUB @513, 0
	ADD @127, 100
	SUB @121, 106
	SUB @121, 106
	DJN 72, #580
	ADD 130, 9
	SUB -12, @3
	DJN -1, @-20
	SUB <120, -103
	SUB -12, @3
	SUB <120, -103
	SUB <120, -103
	JMN @270, 300
	SUB <807, <-458
	DJN -1, @-20
	CMP -7, <-420
	SPL 0, <-2
