[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0080 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsl(uint16_t)():267: Executing Thumb LSL: R0 = R0 << 2[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0049 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsl(uint16_t)():267: Executing Thumb LSL: R1 = R1 << 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0052 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsl(uint16_t)():267: Executing Thumb LSL: R2 = R2 << 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 001B at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsl(uint16_t)():267: Executing Thumb LSL: R3 = R3 << 0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 07E4 at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsl(uint16_t)():267: Executing Thumb LSL: R4 = R4 << 31[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0880 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsr(uint16_t)():287: Executing Thumb LSR: R0 = R0 >> 2[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0849 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsr(uint16_t)():287: Executing Thumb LSR: R1 = R1 >> 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0852 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsr(uint16_t)():287: Executing Thumb LSR: R2 = R2 >> 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 081B at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsr(uint16_t)():287: Executing Thumb LSR: R3 = R3 >> 0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 0FE4 at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_lsr(uint16_t)():287: Executing Thumb LSR: R4 = R4 >> 31[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1080 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_asr(uint16_t)():310: Executing Thumb ASR: R0 = R0 >> 2[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1049 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_asr(uint16_t)():310: Executing Thumb ASR: R1 = R1 >> 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1052 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_asr(uint16_t)():310: Executing Thumb ASR: R2 = R2 >> 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 101B at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_asr(uint16_t)():310: Executing Thumb ASR: R3 = R3 >> 0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 17E4 at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_asr(uint16_t)():310: Executing Thumb ASR: R4 = R4 >> 31[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1888 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R0 = R1 + R2[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 18C1 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R1 = R0 + R3[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 191A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R2 = R3 + R4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 19AB at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R3 = R5 + R6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 183C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R4 = R7 + R0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1888 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R0 = R1 + R2[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 18C1 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R1 = R0 + R3[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 191B at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_register(uint16_t)():332: Executing Thumb ADD (register): R3 = R3 + R4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1A88 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R0 = R1 - R2[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1AC1 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R1 = R0 - R3[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1B1A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R2 = R3 - R4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1BAB at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R3 = R5 - R6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1A3C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R4 = R7 - R0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1A88 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R0 = R1 - R2[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1AC1 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R1 = R0 - R3[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1B1B at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_register(uint16_t)():373: Executing Thumb SUB (register): R3 = R3 - R4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1C48 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R0 = R1 + 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1CD1 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R1 = R2 + 3[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1C5A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R2 = R3 + 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1DE3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R3 = R4 + 7[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1D6C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R4 = R5 + 5[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1DF5 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R5 = R6 + 7[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1C3E at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R6 = R7 + 0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1D00 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R0 = R0 + 4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1C08 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R0 = R1 + 0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1D97 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R7 = R2 + 6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1C5A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R2 = R3 + 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1DE3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_offset(uint16_t)():352: Executing Thumb ADD (offset): R3 = R4 + 7[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1E48 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R0 = R1 - 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1ED1 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R1 = R2 - 3[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1E5A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R2 = R3 - 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1FE3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R3 = R4 - 7[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1F6C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R4 = R5 - 5[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1FF5 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R5 = R6 - 7[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1E3E at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R6 = R7 - 0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1F00 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R0 = R0 - 4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1E08 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R0 = R1 - 0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1F97 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R7 = R2 - 6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1E5A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R2 = R3 - 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 1FE3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_offset(uint16_t)():393: Executing Thumb SUB (offset): R3 = R4 - 7[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2001 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R0 = 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 21FF at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R1 = 255[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2200 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R2 = 0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 232A at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R3 = 42[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 247F at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R4 = 127[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000A[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 25FF at PC: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R5 = 255[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000C[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2600 at PC: 0000000C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000E[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R6 = 0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000E[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000E[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2780 at PC: 0000000E[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R7 = 128[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2780 at PC: 00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000012[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_mov_imm(uint16_t)():404: Executing Thumb MOV (immediate): R7 = 128[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2805 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_cmp_imm(uint16_t)():419: CMP_IMM: R[0] = 5, imm = 5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2901 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_cmp_imm(uint16_t)():419: CMP_IMM: R[1] = 0, imm = 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2A05 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_cmp_imm(uint16_t)():419: CMP_IMM: R[2] = 10, imm = 5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2BFF at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_cmp_imm(uint16_t)():419: CMP_IMM: R[3] = 2147483648, imm = 255[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 2CFF at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_cmp_imm(uint16_t)():419: CMP_IMM: R[4] = 4294967295, imm = 255[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3005 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_imm(uint16_t)():435: Executing Thumb ADD (immediate): R0 = R0 + 5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 310F at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_imm(uint16_t)():435: Executing Thumb ADD (immediate): R1 = R1 + 15[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3200 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_imm(uint16_t)():435: Executing Thumb ADD (immediate): R2 = R2 + 0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3301 at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_imm(uint16_t)():435: Executing Thumb ADD (immediate): R3 = R3 + 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3401 at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_add_imm(uint16_t)():435: Executing Thumb ADD (immediate): R4 = R4 + 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3805 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_imm(uint16_t)():451: Executing Thumb SUB (immediate): R0 = R0 - 5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3905 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_imm(uint16_t)():451: Executing Thumb SUB (immediate): R1 = R1 - 5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3A0A at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_imm(uint16_t)():451: Executing Thumb SUB (immediate): R2 = R2 - 10[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3B01 at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_imm(uint16_t)():451: Executing Thumb SUB (immediate): R3 = R3 - 1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 3C01 at PC: 00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 0000000A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_sub_imm(uint16_t)():451: Executing Thumb SUB (immediate): R4 = R4 - 1[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4801 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R0 = [0x4][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4902 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R1 = [0x8][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000000C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4A03 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R2 = [0x12][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4B00 at PC: 00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000102[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R3 = [0x256][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000010[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4C04 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R4 = [0x16][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000020[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000020[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4D08 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000020[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R5 = [0x32][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000040[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000040[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4E10 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000040[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R6 = [0x64][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4F02 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R7 = [0x8][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4801 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R0 = [0x4][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000000C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4A03 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000000C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R2 = [0x12][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4902 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R1 = [0x8][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 4801 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_address_pc(uint16_t)():1048: Executing Thumb LDR (PC-relative): R0 = [0x8][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5088 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2052] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5163 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2056] = R3[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 50EE at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2060] = R6[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5081 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2048] = R1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5078 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2064] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5113 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000814[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2068] = R3[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000814[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5088 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000FFC[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x4092] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000FFC[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 511B at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000904[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2308] = R3[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000904[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5088 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2056] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5088 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2048] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5088 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2052] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 518F at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000818[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2072] = R7[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000818[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 50E5 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_word(uint16_t)():811: Executing Thumb STR (word): [0x2064] = R5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5888 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():823: LDR_WORD: R1=0x00000800, R2=0x00000004, address=0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():830: Executing Thumb LDR (word): R0 = [0x00000804][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 593C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():823: LDR_WORD: R7=0x00000000, R4=0x00000008, address=0x00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000008[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():830: Executing Thumb LDR (word): R4 = [0x00000008][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 59AE at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():823: LDR_WORD: R5=0x00000800, R6=0x0000000C, address=0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():830: Executing Thumb LDR (word): R6 = [0x0000080C][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5841 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():823: LDR_WORD: R0=0x00000800, R1=0x00000000, address=0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():830: Executing Thumb LDR (word): R1 = [0x00000800][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000810[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5838 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():823: LDR_WORD: R7=0x00000800, R0=0x00000010, address=0x00000810[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():830: Executing Thumb LDR (word): R0 = [0x00000810][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000814[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000814[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 58D3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():823: LDR_WORD: R2=0x00000800, R3=0x00000014, address=0x00000814[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000814[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_word(uint16_t)():830: Executing Thumb LDR (word): R3 = [0x00000814][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000803[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000803[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5C88 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000803[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_byte(uint16_t)():844: Executing Thumb LDR (byte): R0 = [0x2051][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000801[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000801[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5D24 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_byte(uint16_t)():844: Executing Thumb LDR (byte): R4 = [0x2][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5DAE at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_byte(uint16_t)():844: Executing Thumb LDR (byte): R6 = [0x2050][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5C41 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_byte(uint16_t)():844: Executing Thumb LDR (byte): R1 = [0x2048][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000805[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000805[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5C38 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000805[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldr_byte(uint16_t)():844: Executing Thumb LDR (byte): R0 = [0x2053][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5488 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000804] = R0 (R1=0x00000800 + R2=0x00000004, data=0xAB)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000803[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000805[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5563 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000808] = R3 (R4=0x00000800 + R5=0x00000008, data=0xEF)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5477 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x0000080C] = R7 (R6=0x00000800 + R1=0x0000000C, data=0x00)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 55C2 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000810] = R2 (R0=0x00000810 + R7=0x00000000, data=0xCC)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5439 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x000009FF[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x000009FF] = R1 (R7=0x00000800 + R0=0x000001FF, data=0xAA)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x000009FF[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 54D6 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000830[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000830] = R6 (R2=0x00000820 + R3=0x00000010, data=0xDD)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000830[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 551C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000CBB[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000CBB] = R4 (R3=0x00000800 + R4=0x000004BB, data=0xBB)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000CBB[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5440 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000904[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000904] = R0 (R0=0x00000900 + R1=0x00000004, data=0x00)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000904[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5445 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000FFF[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000FFF] = R5 (R0=0x00000FFF + R1=0x00000000, data=0xFF)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000FFF[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5488 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000850[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000850] = R0 (R1=0x00000850 + R2=0x00000000, data=0x11)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5488 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000851[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000851] = R0 (R1=0x00000850 + R2=0x00000001, data=0x22)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5488 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000852[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000852] = R0 (R1=0x00000850 + R2=0x00000002, data=0x33)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5488 at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000853[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000853] = R0 (R1=0x00000850 + R2=0x00000003, data=0x44)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000850[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000851[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000852[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000853[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000860[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000860[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5563 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000861[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000861] = R3 (R4=0x00000860 + R5=0x00000001, data=0xAA)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000860[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000861[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000862[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000863[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5577 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000878[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_str_byte(uint16_t)():858: Executing Thumb STR (byte): [0x00000878] = R7 (R6=0x00000870 + R5=0x00000008, data=0xBB)[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000878[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5288 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000804] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000806[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5363 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000808] = R3[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5277 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x0000080C] = R7[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 53C2 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000810] = R2[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000810[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5239 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x000009FE[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x000009FE] = R1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x000009FE[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 52D6 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000830[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000830] = R6[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000830[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 531C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000CCC[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000CCC] = R4[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000CCC[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5240 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000906[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000906] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000906[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5245 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000FFE[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000FFE] = R5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000FFE[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5288 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000850[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000850] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5288 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000852[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000852] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5288 at PC: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000006[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000854[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000854] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5288 at PC: 00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000008[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000856[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000856] = R0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000850[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000852[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000854[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000856[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000860[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000860[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5363 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000860[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000860] = R3[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000860[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000862[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000870[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000870[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5377 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000872[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000872] = R7[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000870[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000872[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 531C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000888[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000888] = R4[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000888[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5242 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000892[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_strh(uint16_t)():875: Executing Thumb STRH: [0x00000892] = R2[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000892[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000801[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000801[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5650 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000801[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsb(uint16_t)():890: Executing Thumb LDSB: R0 = [0x2049][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 571C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsb(uint16_t)():890: Executing Thumb LDSB: R4 = [0x2050][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000803[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000803[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 57F6 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000003[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsb(uint16_t)():890: Executing Thumb LDSB: R6 = [0x3][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5641 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsb(uint16_t)():890: Executing Thumb LDSB: R1 = [0x2052][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000805[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000805[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5638 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000805[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsb(uint16_t)():890: Executing Thumb LDSB: R0 = [0x2053][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000806[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000806[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 56D3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000806[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsb(uint16_t)():890: Executing Thumb LDSB: R3 = [0x2054][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5A50 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldrh(uint16_t)():904: Executing Thumb LDRH: R0 = [0x2050][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5B3C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldrh(uint16_t)():904: Executing Thumb LDRH: R4 = [0x4][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000806[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000806[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5BAE at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000806[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldrh(uint16_t)():904: Executing Thumb LDRH: R6 = [0x2054][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000800[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5A41 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000800[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldrh(uint16_t)():904: Executing Thumb LDRH: R1 = [0x2048][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5A38 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldrh(uint16_t)():904: Executing Thumb LDRH: R0 = [0x2056][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080A[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080A[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5AD3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldrh(uint16_t)():904: Executing Thumb LDRH: R3 = [0x2058][0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000802[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5E50 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24144 -> rd=0, rn=2, rm=1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000802[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R  = [R(0x2) + R(0x800)] = [0x802] = 0x7fff[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000804[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5F1C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24348 -> rd=4, rn=3, rm=4[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000804[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R = [R(0x800) + R(0xffff8000)] = [0x804] = 0xffff8000[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000806[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000806[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5FF6 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24566 -> rd=6, rn=6, rm=7[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000006[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R = [R(0x0) + R(0x0)] = [0x6] = 0x0[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000808[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5E41 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24129 -> rd=1, rn=0, rm=1[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000808[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R = [R (0x800) + R(0xffffffff)] = [0x808] = 0xffffffff[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080A[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080A[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5E38 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24120 -> rd=0, rn=7, rm=0[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080A[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R  = [R(0x800) + R (0xffff8123)] = [0x80a] = 0xffff8123[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080C[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5ED3 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24275 -> rd=3, rn=2, rm=3[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080C[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R = [R(0x800) + R(0x1234)] = [0x80c] = 0x1234[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080E[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x0000080E[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: 5F65 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():912: LDSH instruction decode: 0x24421 -> rd=5, rn=4, rm=5[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x0000080E[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ldsh(uint16_t)():925: Executing Thumb LDSH: R = [R(0x800) + R(0xffff8001)] = [0x80e] = 0xffff8001[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000004[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: E002 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_b(uint16_t)():1314: Executing Thumb B: Branch to 0x00000006[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000010[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: E7FE at PC: 00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000012[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_b(uint16_t)():1314: Executing Thumb B: Branch to 0x0000000E[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: E000 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_b(uint16_t)():1314: Executing Thumb B: Branch to 0x00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: E005 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_b(uint16_t)():1314: Executing Thumb B: Branch to 0x0000000C[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000100[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: E0FA at PC: 00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000102[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_b(uint16_t)():1314: Executing Thumb B: Branch to 0x000002F6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000300[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000300[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000300[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: E6CE at PC: 00000300[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000302[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_b(uint16_t)():1314: Executing Thumb B: Branch to 0x0000009E[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D001 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_beq(uint16_t)():1180: Executing Thumb BEQ: Branch to 0x4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D001 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D102 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bne(uint16_t)():1188: Executing Thumb BNE: Branch to 0x6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D102 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000010[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D4FF at PC: 00000010[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000012[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bmi(uint16_t)():1212: Executing Thumb BMI: Branch to 0x16[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D503 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bpl(uint16_t)():1220: Executing Thumb BPL: Branch to 0x8[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D204 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bcs(uint16_t)():1196: Executing Thumb BCS: Branch to 0x10[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D305 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bcc(uint16_t)():1204: Executing Thumb BCC: Branch to 0x12[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D603 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bvs(uint16_t)():1228: Executing Thumb BVS: Branch to 0x8[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DA02 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bge(uint16_t)():1262: Executing Thumb BGE: Branch to 0x6[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DA02 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000200[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000200[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000200[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D080 at PC: 00000200[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000202[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_beq(uint16_t)():1180: Executing Thumb BEQ: Branch to 0x258[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D701 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bvc(uint16_t)():1236: Executing Thumb BVC: Branch to 0x4[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D702 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D803 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bhi(uint16_t)():1244: Executing Thumb BHI: Branch to 0x8[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D804 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D805 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D906 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bls(uint16_t)():1252: Executing Thumb BLS: Branch to 0x14[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D907 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bls(uint16_t)():1252: Executing Thumb BLS: Branch to 0x16[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D908 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DB04 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_blt(uint16_t)():1272: Executing Thumb BLT: Branch to 0x10[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DB05 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_blt(uint16_t)():1272: Executing Thumb BLT: Branch to 0x12[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DB06 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DB07 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DC08 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bgt(uint16_t)():1283: Executing Thumb BGT: Branch to 0x18[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DC09 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bgt(uint16_t)():1283: Executing Thumb BGT: Branch to 0x20[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DC0A at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DC0B at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DD0C at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ble(uint16_t)():1294: Executing Thumb BLE: Branch to 0x26[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DD0D at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ble(uint16_t)():1294: Executing Thumb BLE: Branch to 0x28[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DD0E at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_ble(uint16_t)():1294: Executing Thumb BLE: Branch to 0x30[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DD0F at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000100[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D7FE at PC: 00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000102[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bvc(uint16_t)():1236: Executing Thumb BVC: Branch to 0x254[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000100[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D87F at PC: 00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000102[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bhi(uint16_t)():1244: Executing Thumb BHI: Branch to 0x512[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000200[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000200[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000200[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: D980 at PC: 00000200[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000202[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bls(uint16_t)():1252: Executing Thumb BLS: Branch to 0x258[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00001F00[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00001F00[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00001F00[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: DB4F at PC: 00001F00[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00001F02[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_blt(uint16_t)():1272: Executing Thumb BLT: Branch to 0x8096[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F000 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F802 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x00000008 with link, LR=0x00000005[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000100[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000102[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F7FF at PC: 00000100[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000102[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000102[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: FFFE at PC: 00000102[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000104[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x00000100 with link, LR=0x00000105[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F000 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F832 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x00000068 with link, LR=0x00000005[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F000 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F802 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x00000008 with link, LR=0x00000005[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F000 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F802 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x00000008 with link, LR=0x00000005[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000000[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F000 at PC: 00000000[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F800 at PC: 00000002[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000004[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x00000004 with link, LR=0x00000005[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():11: Initializing memory regions for testing.[0m
[32m[INFO]  src/memory.cpp void Memory::initializeTestRegions()():189: Test regions initialized: Start = 0x00000000, End = 0x00001FFF, Type = RAM, Width = 32 bits[0m
[32m[INFO]  src/memory.cpp Memory::Memory(bool)():25: Total memory size calculated: 0x00002000 bytes.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():7: Initializing CPU with default CPSR value for ARM mode[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():7: Initializing ThumbCPU with parent CPU[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::initializeInstructionTable()():41: Initializing Thumb instruction table[0m
[32m[INFO]  src/thumb_cpu.cpp ThumbCPU::ThumbCPU(CPU &)():14: ThumbCPU initialized. Preparing instruction and ALU tables for parent CPU.[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():9: ThumbCPU instance created[0m
[32m[INFO]  src/arm_cpu.cpp ARMCPU::ARMCPU(CPU &)():5: Initializing ARMCPU with parent CPU[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():11: ARMCPU instance created[0m
[32m[INFO]  src/cpu.cpp CPU::CPU(Memory &, InterruptController &)():13: Registers initialized to zero[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000400[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():57: Mapped to address: 0x00000400[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000402[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000400[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: F7FF at PC: 00000400[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000402[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1332: Executing Thumb BL (first part): Storing intermediate value[0m
[32m[INFO]  src/cpu.cpp void CPU::execute(uint32_t)():49: Executing CPU for 1 cycles[0m
[36m[DEBUG] src/cpu.cpp void CPU::execute(uint32_t)():52: Executing Thumb instructions[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():225: Executing Thumb instructions for 1 cycles[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():226: Parent CPU memory size: 8192 bytes[0m
[32m[INFO]  src/memory.cpp int Memory::mapAddress(uint32_t, bool) const():31: Mapping address: 0x00000402[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():232: Fetched Thumb instruction: FFCE at PC: 00000402[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::execute(uint32_t)():234: Incremented PC to: 00000404[0m
[32m[INFO]  src/thumb_cpu.cpp void ThumbCPU::handle_thumb_bl(uint16_t)():1343: Executing Thumb BL (second part): Branch to 0x000003A0 with link, LR=0x00000405[0m
