$date
	Mon Oct 20 18:51:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 16 ! data2 [15:0] $end
$var wire 16 " data1 [15:0] $end
$var reg 1 # clock $end
$var reg 3 $ regDestination [2:0] $end
$var reg 3 % regSource1 [2:0] $end
$var reg 3 & regSource2 [2:0] $end
$var reg 1 ' reset $end
$var reg 16 ( writeData [15:0] $end
$var reg 1 ) writeEnable $end
$scope module myregisters $end
$var wire 1 # clock $end
$var wire 3 * regDestination [2:0] $end
$var wire 3 + regSource1 [2:0] $end
$var wire 3 , regSource2 [2:0] $end
$var wire 1 ' reset $end
$var wire 16 - writeData [15:0] $end
$var wire 1 ) writeEnable $end
$var wire 16 . data2 [15:0] $end
$var wire 16 / data1 [15:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
0)
bx (
0'
bx &
bx %
bx $
1#
bx "
bx !
$end
#4
b0 "
b0 /
0#
b100 &
b100 ,
b0 %
b0 +
1'
#8
b0 !
b0 .
b1000 0
1#
#10
0'
#12
1)
b10001111111110 (
b10001111111110 -
b10 $
b10 *
0#
#16
1#
#19
0)
#20
b10001111111110 "
b10001111111110 /
b10 %
b10 +
0#
#24
1#
#28
b0 "
b0 /
0#
b100 %
b100 +
1)
b110011110000001 (
b110011110000001 -
b100 $
b100 *
#32
b110011110000001 "
b110011110000001 /
b110011110000001 !
b110011110000001 .
1#
#36
0#
0)
#40
1#
#44
0#
#46
