{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715882656931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715882656932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:04:16 2024 " "Processing started: Thu May 16 15:04:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715882656932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882656932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882656932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715882657080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715882657080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file src/projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715882664660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715882664662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715882664664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tela.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tela.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/tela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715882664665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 nave " "Found entity 1: nave" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715882664667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset projeto.v(14) " "Verilog HDL Implicit Net warning at projeto.v(14): created implicit net for \"reset\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715882664668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetBarra nave.v(11) " "Verilog HDL Implicit Net warning at nave.v(11): created implicit net for \"resetBarra\"" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715882664668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715882664714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela tela:tela_inst " "Elaborating entity \"tela\" for hierarchy \"tela:tela_inst\"" {  } { { "src/projeto.v" "tela_inst" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715882664720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga tela:tela_inst\|vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"tela:tela_inst\|vga:vga_inst\"" {  } { { "src/tela.v" "vga_inst" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/tela.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715882664725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(24) " "Verilog HDL assignment warning at vga.v(24): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/vga.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715882664726 "|projeto|tela:tela_inst|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715882664726 "|projeto|tela:tela_inst|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(34) " "Verilog HDL assignment warning at vga.v(34): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/vga.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715882664726 "|projeto|tela:tela_inst|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715882664726 "|projeto|tela:tela_inst|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715882664726 "|projeto|tela:tela_inst|vga:vga_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nave nave:nave_inst " "Elaborating entity \"nave\" for hierarchy \"nave:nave_inst\"" {  } { { "src/projeto.v" "nave_inst" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715882664727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deslocamento nave.v(10) " "Verilog HDL or VHDL warning at nave.v(10): object \"deslocamento\" assigned a value but never read" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715882664727 "|projeto|nave:nave_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xNave nave.v(13) " "Verilog HDL Always Construct warning at nave.v(13): inferring latch(es) for variable \"xNave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yNave nave.v(13) " "Verilog HDL Always Construct warning at nave.v(13): inferring latch(es) for variable \"yNave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "larguraNave nave.v(13) " "Verilog HDL Always Construct warning at nave.v(13): inferring latch(es) for variable \"larguraNave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alturaNave nave.v(13) " "Verilog HDL Always Construct warning at nave.v(13): inferring latch(es) for variable \"alturaNave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[0\] nave.v(13) " "Inferred latch for \"alturaNave\[0\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[1\] nave.v(13) " "Inferred latch for \"alturaNave\[1\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[2\] nave.v(13) " "Inferred latch for \"alturaNave\[2\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[3\] nave.v(13) " "Inferred latch for \"alturaNave\[3\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[4\] nave.v(13) " "Inferred latch for \"alturaNave\[4\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[5\] nave.v(13) " "Inferred latch for \"alturaNave\[5\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[6\] nave.v(13) " "Inferred latch for \"alturaNave\[6\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[7\] nave.v(13) " "Inferred latch for \"alturaNave\[7\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[8\] nave.v(13) " "Inferred latch for \"alturaNave\[8\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alturaNave\[9\] nave.v(13) " "Inferred latch for \"alturaNave\[9\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[0\] nave.v(13) " "Inferred latch for \"larguraNave\[0\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[1\] nave.v(13) " "Inferred latch for \"larguraNave\[1\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[2\] nave.v(13) " "Inferred latch for \"larguraNave\[2\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[3\] nave.v(13) " "Inferred latch for \"larguraNave\[3\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[4\] nave.v(13) " "Inferred latch for \"larguraNave\[4\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664728 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[5\] nave.v(13) " "Inferred latch for \"larguraNave\[5\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[6\] nave.v(13) " "Inferred latch for \"larguraNave\[6\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[7\] nave.v(13) " "Inferred latch for \"larguraNave\[7\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[8\] nave.v(13) " "Inferred latch for \"larguraNave\[8\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "larguraNave\[9\] nave.v(13) " "Inferred latch for \"larguraNave\[9\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[0\] nave.v(13) " "Inferred latch for \"yNave\[0\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[1\] nave.v(13) " "Inferred latch for \"yNave\[1\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[2\] nave.v(13) " "Inferred latch for \"yNave\[2\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[3\] nave.v(13) " "Inferred latch for \"yNave\[3\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[4\] nave.v(13) " "Inferred latch for \"yNave\[4\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[5\] nave.v(13) " "Inferred latch for \"yNave\[5\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[6\] nave.v(13) " "Inferred latch for \"yNave\[6\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[7\] nave.v(13) " "Inferred latch for \"yNave\[7\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[8\] nave.v(13) " "Inferred latch for \"yNave\[8\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yNave\[9\] nave.v(13) " "Inferred latch for \"yNave\[9\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[0\] nave.v(13) " "Inferred latch for \"xNave\[0\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[1\] nave.v(13) " "Inferred latch for \"xNave\[1\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[2\] nave.v(13) " "Inferred latch for \"xNave\[2\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[3\] nave.v(13) " "Inferred latch for \"xNave\[3\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[4\] nave.v(13) " "Inferred latch for \"xNave\[4\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[5\] nave.v(13) " "Inferred latch for \"xNave\[5\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[6\] nave.v(13) " "Inferred latch for \"xNave\[6\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[7\] nave.v(13) " "Inferred latch for \"xNave\[7\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[8\] nave.v(13) " "Inferred latch for \"xNave\[8\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xNave\[9\] nave.v(13) " "Inferred latch for \"xNave\[9\]\" at nave.v(13)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/nave.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882664729 "|projeto|nave:nave_inst"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1715882665025 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1715882665025 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715882665035 "|projeto|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715882665035 "|projeto|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715882665035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715882665079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715882665379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715882665379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715882665460 "|projeto|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715882665460 "|projeto|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/Documents/mc613/repositorio/projeto/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715882665460 "|projeto|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715882665460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715882665462 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715882665462 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715882665462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715882665462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715882665462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1275 " "Peak virtual memory: 1275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715882665482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:04:25 2024 " "Processing ended: Thu May 16 15:04:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715882665482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715882665482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715882665482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715882665482 ""}
