0.7
2020.1
May 27 2020
20:09:33
E:/Arqui/tp3-bip/tp3-bip.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v,1607640878,verilog,,E:/Arqui/tp3-bip/tp3-bip.srcs/sim_1/new/tb_top.v,,RAM256X1S_HD61;RAM256X1S_HD62;RAM256X1S_HD63;RAM256X1S_HD64;RAM256X1S_HD65;RAM256X1S_HD66;RAM256X1S_HD67;RAM256X1S_HD68;RAM256X1S_HD69;RAM256X1S_HD70;RAM256X1S_HD71;RAM256X1S_HD72;RAM256X1S_HD73;RAM256X1S_HD74;RAM256X1S_HD75;RAM256X1S_UNIQ_BASE_;baudrate_generator;bip_i;clock;clock_clk_wiz;control;data_memory;datapath;glbl;program_memory;top;tx_uart,,,../../../../../tp3-bip.srcs/sources_1/ip/clock,,,,,
E:/Arqui/tp3-bip/tp3-bip.srcs/sim_1/new/tb_bip_i.v,1607545454,verilog,,,,tb_bip_i,,,../../../../../tp3-bip.srcs/sources_1/ip/clock,,,,,
E:/Arqui/tp3-bip/tp3-bip.srcs/sim_1/new/tb_top.v,1607638338,verilog,,,,tb_top,,,../../../../../tp3-bip.srcs/sources_1/ip/clock,,,,,
E:/Arqui/tp3-bip/tp3-bip.srcs/sim_1/new/tb_tx.v,1607466086,verilog,,,,tb_tx,,,../../../../../tp3-bip.srcs/sources_1/ip/clock,,,,,
