Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/scheduler.v" into library work
Parsing module <scheduler>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_collector.v" into library work
Parsing module <sample_collector>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" into library work
Parsing module <sample_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ebi.v" into library work
Parsing module <ebi>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" into library work
Parsing module <command_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/tb.v" into library work
Parsing module <toplevel_tb>.
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing module <glbl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 155: Port sample_fifo_almost_full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 205: Port dac_fifo_dout is not connected to this instance

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=53,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 115: Assignment to xbar_predivided ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 116: Assignment to ad_clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 117: Assignment to da_clk ignored, since the identifier is never used

Elaborating module <ebi>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/ebi.v" Line 204: Assignment to wr_transaction_done ignored, since the identifier is never used

Elaborating module <command_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" Line 39: Empty module <command_fifo> remains a black box.

Elaborating module <scheduler>.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 291: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <sample_collector>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 108: Assignment to en_read ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 256: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 260: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 278: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 303: Assignment to wr_transaction_done ignored, since the identifier is never used

Elaborating module <sample_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" Line 39: Empty module <sample_fifo> remains a black box.
WARNING:HDLCompiler:189 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 329: Size mismatch in connection of port <addr>. Formal port size is 16-bit while actual signal size is 19-bit.
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 155: Input port sample_fifo_almost_full is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 205: Input port dac_fifo_dout[15] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 303: Input port data_rd is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
WARNING:Xst:2898 - Port 'sample_fifo_almost_full', unconnected in block instance 'ebi_if', is tied to GND.
WARNING:Xst:2898 - Port 'sample_fifo_full', unconnected in block instance 'ebi_if', is tied to GND.
WARNING:Xst:2898 - Port 'sample_fifo_almost_empty', unconnected in block instance 'ebi_if', is tied to GND.
WARNING:Xst:2898 - Port 'sample_fifo_empty', unconnected in block instance 'ebi_if', is tied to GND.
WARNING:Xst:2898 - Port 'dac_fifo_dout', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'dac_fifo_empty', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[0].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[1].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[2].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[3].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[4].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[5].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[6].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[7].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[8].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[9].pc', is tied to GND.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 111: Output port <CLK_OUT_5> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 111: Output port <CLK_OUT_10> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 111: Output port <CLK_OUT_30> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 180: Output port <wr_ack> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 205: Output port <dac_fifo_rd_en> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 205: Output port <cmd_bus_rd> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[0].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[1].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[2].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[3].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[4].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[5].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[6].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[7].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[8].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 303: Output port <data_out> of the instance <pinControl[9].pc> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <global_clock>.
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 79.
    Found 32-bit adder for signal <global_clock[31]_GND_1_o_add_23_OUT> created at line 200.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 66
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <ebi>.
    Related source file is "/home/lykkebo/mecobo/fpga/ebi.v".
    Found 16-bit register for signal <status_register>.
    Found 16-bit register for signal <status_register_old>.
    Found 16-bit register for signal <fifo_captured_data>.
    Found 96-bit register for signal <n0084[95:0]>.
    Found 1-bit register for signal <irq>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <rd_dd>.
    Found 5-bit register for signal <state>.
    Found 20-bit subtractor for signal <GND_22_o_GND_22_o_sub_25_OUT> created at line 134.
    Found 32-bit comparator lessequal for signal <n0025> created at line 134
    Found 16-bit comparator not equal for signal <n0041> created at line 149
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 168 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <ebi> synthesized.

Synthesizing Unit <scheduler>.
    Related source file is "/home/lykkebo/mecobo/fpga/scheduler.v".
WARNING:Xst:647 - Input <dac_fifo_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dac_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cmd_bus_addr<18:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dac_fifo_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <state>.
    Found 80-bit register for signal <command>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0100                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit comparator greater for signal <n0003> created at line 89
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <scheduler> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 0
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_266>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_9_o_dff_15_OUT>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_26_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_26_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_74_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    WARNING:Xst:2404 -  FFs/Latches <Z_9_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 1
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_321>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_10_o_dff_15_OUT>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_60_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_60_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_140_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    WARNING:Xst:2404 -  FFs/Latches <Z_10_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 2
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_361>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_11_o_dff_15_OUT>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_94_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_94_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_173_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    WARNING:Xst:2404 -  FFs/Latches <Z_11_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 3
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_401>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_12_o_dff_15_OUT>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_128_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_128_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_206_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    WARNING:Xst:2404 -  FFs/Latches <Z_12_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 4
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_441>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_13_o_dff_15_OUT>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_162_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_162_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_239_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    WARNING:Xst:2404 -  FFs/Latches <Z_13_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 5
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_481>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_14_o_dff_15_OUT>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_196_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_196_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_272_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    WARNING:Xst:2404 -  FFs/Latches <Z_14_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 6
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_521>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_15_o_dff_15_OUT>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_230_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_230_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_305_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    WARNING:Xst:2404 -  FFs/Latches <Z_15_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 7
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_561>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_16_o_dff_15_OUT>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_264_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_264_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_338_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    WARNING:Xst:2404 -  FFs/Latches <Z_16_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_601>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_17_o_dff_15_OUT>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_298_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_298_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_371_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    WARNING:Xst:2404 -  FFs/Latches <Z_17_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 9
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_641>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <command>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 1-bit register for signal <const_output_one>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 31-bit register for signal <Z_18_o_dff_15_OUT>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_332_o_sub_91_OUT> created at line 287.
    Found 15-bit adder for signal <sample_cnt[14]_GND_332_o_add_93_OUT> created at line 291.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_98_OUT> created at line 309.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 71
    Found 1-bit tristate buffer for signal <pin> created at line 101
    Found 32-bit comparator greater for signal <n0101> created at line 209
    Found 32-bit comparator greater for signal <cnt_sample_rate[31]_INV_404_o> created at line 245
    WARNING:Xst:2404 -  FFs/Latches <const_output_null<0:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    WARNING:Xst:2404 -  FFs/Latches <Z_18_o_dff_15_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <sample_collector>.
    Related source file is "/home/lykkebo/mecobo/fpga/sample_collector.v".
        POSITION = 242
        MAX_SAMPLES = 65533
        MAX_COLLECTION_UNITS = 16
        idle = 5'b00001
        store = 5'b00010
        increment = 5'b00100
        fetch = 5'b01000
        fetch_wait = 5'b10000
WARNING:Xst:647 - Input <cmd_data_in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <full> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <almost_full> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <wr_ack> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <overflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <empty> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <almost_empty> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <valid> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 313: Output port <underflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_write_enable>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <res_sampling>.
    Found 1-bit register for signal <capture_sample_data>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <output_sample>.
    Found 128-bit register for signal <n0134[127:0]>.
    Found 512-bit register for signal <n0138[511:0]>.
    Found 512-bit register for signal <n0139[511:0]>.
    Found 16-bit register for signal <command>.
    Found 4-bit register for signal <num_units>.
    Found 4-bit register for signal <current_id_idx>.
    Found 1-bit register for signal <inc_curr_id_idx>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_366_o_GND_366_o_sub_100_OUT> created at line 275.
    Found 4-bit adder for signal <num_units[3]_GND_366_o_add_51_OUT> created at line 256.
    Found 4-bit adder for signal <current_id_idx[3]_GND_366_o_add_101_OUT> created at line 278.
    Found 32-bit 16-to-1 multiplexer for signal <current_id_idx[3]_last_fetched[15][31]_wide_mux_6_OUT> created at line 191.
    Found 32-bit 16-to-1 multiplexer for signal <current_id_idx[3]_sample_data_reg[15][31]_wide_mux_80_OUT> created at line 191.
    Found 8-bit 16-to-1 multiplexer for signal <channel_select> created at line 221.
    Found 13-bit 16-to-1 multiplexer for signal <fifo_data_in<12:0>> created at line 311.
    Found 32-bit comparator not equal for signal <n0009> created at line 191
    Found 32-bit comparator equal for signal <GND_366_o_GND_366_o_equal_101_o> created at line 275
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 1182 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sample_collector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 15-bit adder                                          : 10
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 11
 32-bit subtractor                                     : 10
 4-bit adder                                           : 2
 5-bit subtractor                                      : 1
# Registers                                            : 184
 1-bit register                                        : 89
 128-bit register                                      : 1
 15-bit register                                       : 10
 16-bit register                                       : 5
 27-bit register                                       : 1
 31-bit register                                       : 10
 32-bit register                                       : 61
 4-bit register                                        : 2
 5-bit register                                        : 1
 512-bit register                                      : 2
 80-bit register                                       : 1
 96-bit register                                       : 1
# Comparators                                          : 25
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 21
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 37
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 7
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 42
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 346
 1-bit tristate buffer                                 : 346
# FSMs                                                 : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_register_0> in Unit <ebi_if> is equivalent to the following 11 FFs/Latches, which will be removed : <status_register_1> <status_register_2> <status_register_3> <status_register_4> <status_register_5> <status_register_6> <status_register_7> <status_register_8> <status_register_9> <status_register_10> <status_register_11> 
INFO:Xst:2261 - The FF/Latch <Z_9_o_dff_15_OUT_1> in Unit <pinControl[0].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_9_o_dff_15_OUT_2> <Z_9_o_dff_15_OUT_3> <Z_9_o_dff_15_OUT_6> <Z_9_o_dff_15_OUT_7> <Z_9_o_dff_15_OUT_8> <Z_9_o_dff_15_OUT_9> <Z_9_o_dff_15_OUT_11> <Z_9_o_dff_15_OUT_13> <Z_9_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_9_o_dff_15_OUT_4> in Unit <pinControl[0].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_9_o_dff_15_OUT_5> <Z_9_o_dff_15_OUT_10> <Z_9_o_dff_15_OUT_12> <Z_9_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_10_o_dff_15_OUT_1> in Unit <pinControl[1].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_10_o_dff_15_OUT_2> <Z_10_o_dff_15_OUT_3> <Z_10_o_dff_15_OUT_6> <Z_10_o_dff_15_OUT_7> <Z_10_o_dff_15_OUT_8> <Z_10_o_dff_15_OUT_9> <Z_10_o_dff_15_OUT_11> <Z_10_o_dff_15_OUT_13> <Z_10_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_10_o_dff_15_OUT_4> in Unit <pinControl[1].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_10_o_dff_15_OUT_5> <Z_10_o_dff_15_OUT_10> <Z_10_o_dff_15_OUT_12> <Z_10_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_11_o_dff_15_OUT_1> in Unit <pinControl[2].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_11_o_dff_15_OUT_2> <Z_11_o_dff_15_OUT_3> <Z_11_o_dff_15_OUT_6> <Z_11_o_dff_15_OUT_7> <Z_11_o_dff_15_OUT_8> <Z_11_o_dff_15_OUT_9> <Z_11_o_dff_15_OUT_11> <Z_11_o_dff_15_OUT_13> <Z_11_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_11_o_dff_15_OUT_4> in Unit <pinControl[2].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_11_o_dff_15_OUT_5> <Z_11_o_dff_15_OUT_10> <Z_11_o_dff_15_OUT_12> <Z_11_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_12_o_dff_15_OUT_1> in Unit <pinControl[3].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_12_o_dff_15_OUT_2> <Z_12_o_dff_15_OUT_3> <Z_12_o_dff_15_OUT_6> <Z_12_o_dff_15_OUT_7> <Z_12_o_dff_15_OUT_8> <Z_12_o_dff_15_OUT_9> <Z_12_o_dff_15_OUT_11> <Z_12_o_dff_15_OUT_13> <Z_12_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_12_o_dff_15_OUT_4> in Unit <pinControl[3].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_12_o_dff_15_OUT_5> <Z_12_o_dff_15_OUT_10> <Z_12_o_dff_15_OUT_12> <Z_12_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_13_o_dff_15_OUT_1> in Unit <pinControl[4].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_13_o_dff_15_OUT_2> <Z_13_o_dff_15_OUT_3> <Z_13_o_dff_15_OUT_6> <Z_13_o_dff_15_OUT_7> <Z_13_o_dff_15_OUT_8> <Z_13_o_dff_15_OUT_9> <Z_13_o_dff_15_OUT_11> <Z_13_o_dff_15_OUT_13> <Z_13_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_13_o_dff_15_OUT_4> in Unit <pinControl[4].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_13_o_dff_15_OUT_5> <Z_13_o_dff_15_OUT_10> <Z_13_o_dff_15_OUT_12> <Z_13_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_14_o_dff_15_OUT_1> in Unit <pinControl[5].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_14_o_dff_15_OUT_2> <Z_14_o_dff_15_OUT_3> <Z_14_o_dff_15_OUT_6> <Z_14_o_dff_15_OUT_7> <Z_14_o_dff_15_OUT_8> <Z_14_o_dff_15_OUT_9> <Z_14_o_dff_15_OUT_11> <Z_14_o_dff_15_OUT_13> <Z_14_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_14_o_dff_15_OUT_4> in Unit <pinControl[5].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_14_o_dff_15_OUT_5> <Z_14_o_dff_15_OUT_10> <Z_14_o_dff_15_OUT_12> <Z_14_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_15_o_dff_15_OUT_1> in Unit <pinControl[6].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_15_o_dff_15_OUT_2> <Z_15_o_dff_15_OUT_3> <Z_15_o_dff_15_OUT_6> <Z_15_o_dff_15_OUT_7> <Z_15_o_dff_15_OUT_8> <Z_15_o_dff_15_OUT_9> <Z_15_o_dff_15_OUT_11> <Z_15_o_dff_15_OUT_13> <Z_15_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_15_o_dff_15_OUT_4> in Unit <pinControl[6].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_15_o_dff_15_OUT_5> <Z_15_o_dff_15_OUT_10> <Z_15_o_dff_15_OUT_12> <Z_15_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_16_o_dff_15_OUT_1> in Unit <pinControl[7].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_16_o_dff_15_OUT_2> <Z_16_o_dff_15_OUT_3> <Z_16_o_dff_15_OUT_6> <Z_16_o_dff_15_OUT_7> <Z_16_o_dff_15_OUT_8> <Z_16_o_dff_15_OUT_9> <Z_16_o_dff_15_OUT_11> <Z_16_o_dff_15_OUT_13> <Z_16_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_16_o_dff_15_OUT_4> in Unit <pinControl[7].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_16_o_dff_15_OUT_5> <Z_16_o_dff_15_OUT_10> <Z_16_o_dff_15_OUT_12> <Z_16_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_17_o_dff_15_OUT_1> in Unit <pinControl[8].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_17_o_dff_15_OUT_2> <Z_17_o_dff_15_OUT_3> <Z_17_o_dff_15_OUT_6> <Z_17_o_dff_15_OUT_7> <Z_17_o_dff_15_OUT_8> <Z_17_o_dff_15_OUT_9> <Z_17_o_dff_15_OUT_11> <Z_17_o_dff_15_OUT_13> <Z_17_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_17_o_dff_15_OUT_4> in Unit <pinControl[8].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_17_o_dff_15_OUT_5> <Z_17_o_dff_15_OUT_10> <Z_17_o_dff_15_OUT_12> <Z_17_o_dff_15_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_18_o_dff_15_OUT_1> in Unit <pinControl[9].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_18_o_dff_15_OUT_2> <Z_18_o_dff_15_OUT_3> <Z_18_o_dff_15_OUT_6> <Z_18_o_dff_15_OUT_7> <Z_18_o_dff_15_OUT_8> <Z_18_o_dff_15_OUT_9> <Z_18_o_dff_15_OUT_11> <Z_18_o_dff_15_OUT_13> <Z_18_o_dff_15_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_18_o_dff_15_OUT_4> in Unit <pinControl[9].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_18_o_dff_15_OUT_5> <Z_18_o_dff_15_OUT_10> <Z_18_o_dff_15_OUT_12> <Z_18_o_dff_15_OUT_14> 
WARNING:Xst:1710 - FF/Latch <Z_18_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_18_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_17_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_17_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_16_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_16_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_15_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_15_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_14_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_14_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_13_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_13_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_12_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_12_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_11_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_11_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_9_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_9_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_10_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_10_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_11> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_10> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_9> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_8> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_7> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_6> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_5> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_4> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_3> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_2> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_1> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <global_clock>: 1 register on signal <global_clock>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <sample_collector>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
Unit <sample_collector> synthesized (advanced).
WARNING:Xst:2677 - Node <ebi_captured_data_5_0> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_1> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_2> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_3> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_4> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_5> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_6> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_7> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_8> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_9> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_10> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_11> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_12> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_13> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_14> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_5_15> of sequential type is unconnected in block <ebi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Counters                                             : 24
 15-bit up counter                                     : 10
 27-bit up counter                                     : 1
 32-bit down counter                                   : 10
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 10
 32-bit up accumulator                                 : 10
# Registers                                            : 3076
 Flip-Flops                                            : 3076
# Comparators                                          : 25
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 21
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 1346
 1-bit 16-to-1 multiplexer                             : 72
 1-bit 2-to-1 multiplexer                              : 1269
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <status_register_11> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_10> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_9> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_8> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_11> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_10> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_9> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_8> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_old_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_9_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_10_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_11_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_12_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_13_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_14_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_15_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_16_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_17_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_18_o_dff_15_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_15_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sample_collector0/FSM_11> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 10000 | 10000
 00010 | 00010
 00100 | 00100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sched/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0100  | 0100
 0000  | 0000
 0001  | 0001
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[0].pc/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[1].pc/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[2].pc/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[3].pc/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[4].pc/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[5].pc/FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[6].pc/FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[7].pc/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[8].pc/FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[9].pc/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00010 | 11
 00100 | 10
-------------------
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd3> in Unit <sample_collector> is equivalent to the following FF/Latch, which will be removed : <capture_sample_data> 
WARNING:Xst:2040 - Unit mecobo: 32 multi-source signals are replaced by logic (pull-up yes): sample_data_bus<0>, sample_data_bus<10>, sample_data_bus<11>, sample_data_bus<12>, sample_data_bus<13>, sample_data_bus<14>, sample_data_bus<15>, sample_data_bus<16>, sample_data_bus<17>, sample_data_bus<18>, sample_data_bus<19>, sample_data_bus<1>, sample_data_bus<20>, sample_data_bus<21>, sample_data_bus<22>, sample_data_bus<23>, sample_data_bus<24>, sample_data_bus<25>, sample_data_bus<26>, sample_data_bus<27>, sample_data_bus<28>, sample_data_bus<29>, sample_data_bus<2>, sample_data_bus<30>, sample_data_bus<31>, sample_data_bus<3>, sample_data_bus<4>, sample_data_bus<5>, sample_data_bus<6>, sample_data_bus<7>, sample_data_bus<8>, sample_data_bus<9>.

Optimizing unit <mecobo> ...

Optimizing unit <ebi> ...

Optimizing unit <sample_collector> ...

Optimizing unit <scheduler> ...
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_479> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_462> <sample_collector0/sample_data_reg_15_460> <sample_collector0/sample_data_reg_15_458> <sample_collector0/sample_data_reg_15_453> <sample_collector0/sample_data_reg_15_452> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_191> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_174> <sample_collector0/last_fetched_15_172> <sample_collector0/last_fetched_15_170> <sample_collector0/last_fetched_15_165> <sample_collector0/last_fetched_15_164> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_239> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_237> <sample_collector0/last_fetched_15_235> <sample_collector0/last_fetched_15_233> <sample_collector0/last_fetched_15_232> <sample_collector0/last_fetched_15_231> <sample_collector0/last_fetched_15_230> <sample_collector0/last_fetched_15_227> <sample_collector0/last_fetched_15_226> <sample_collector0/last_fetched_15_225> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_495> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_493> <sample_collector0/sample_data_reg_15_491> <sample_collector0/sample_data_reg_15_489> <sample_collector0/sample_data_reg_15_488> <sample_collector0/sample_data_reg_15_487> <sample_collector0/sample_data_reg_15_486> <sample_collector0/sample_data_reg_15_483> <sample_collector0/sample_data_reg_15_482> <sample_collector0/sample_data_reg_15_481> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_303> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_301> <sample_collector0/last_fetched_15_299> <sample_collector0/last_fetched_15_297> <sample_collector0/last_fetched_15_296> <sample_collector0/last_fetched_15_295> <sample_collector0/last_fetched_15_294> <sample_collector0/last_fetched_15_291> <sample_collector0/last_fetched_15_290> <sample_collector0/last_fetched_15_289> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_255> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_238> <sample_collector0/last_fetched_15_236> <sample_collector0/last_fetched_15_234> <sample_collector0/last_fetched_15_229> <sample_collector0/last_fetched_15_228> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_271> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_269> <sample_collector0/last_fetched_15_267> <sample_collector0/last_fetched_15_265> <sample_collector0/last_fetched_15_264> <sample_collector0/last_fetched_15_263> <sample_collector0/last_fetched_15_262> <sample_collector0/last_fetched_15_259> <sample_collector0/last_fetched_15_258> <sample_collector0/last_fetched_15_257> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_319> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_302> <sample_collector0/last_fetched_15_300> <sample_collector0/last_fetched_15_298> <sample_collector0/last_fetched_15_293> <sample_collector0/last_fetched_15_292> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_335> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_333> <sample_collector0/last_fetched_15_331> <sample_collector0/last_fetched_15_329> <sample_collector0/last_fetched_15_328> <sample_collector0/last_fetched_15_327> <sample_collector0/last_fetched_15_326> <sample_collector0/last_fetched_15_323> <sample_collector0/last_fetched_15_322> <sample_collector0/last_fetched_15_321> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_287> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_270> <sample_collector0/last_fetched_15_268> <sample_collector0/last_fetched_15_266> <sample_collector0/last_fetched_15_261> <sample_collector0/last_fetched_15_260> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_351> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_334> <sample_collector0/last_fetched_15_332> <sample_collector0/last_fetched_15_330> <sample_collector0/last_fetched_15_325> <sample_collector0/last_fetched_15_324> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_415> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_398> <sample_collector0/last_fetched_15_396> <sample_collector0/last_fetched_15_394> <sample_collector0/last_fetched_15_389> <sample_collector0/last_fetched_15_388> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_367> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_365> <sample_collector0/last_fetched_15_363> <sample_collector0/last_fetched_15_361> <sample_collector0/last_fetched_15_360> <sample_collector0/last_fetched_15_359> <sample_collector0/last_fetched_15_358> <sample_collector0/last_fetched_15_355> <sample_collector0/last_fetched_15_354> <sample_collector0/last_fetched_15_353> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_431> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_429> <sample_collector0/last_fetched_15_427> <sample_collector0/last_fetched_15_425> <sample_collector0/last_fetched_15_424> <sample_collector0/last_fetched_15_423> <sample_collector0/last_fetched_15_422> <sample_collector0/last_fetched_15_419> <sample_collector0/last_fetched_15_418> <sample_collector0/last_fetched_15_417> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_383> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_366> <sample_collector0/last_fetched_15_364> <sample_collector0/last_fetched_15_362> <sample_collector0/last_fetched_15_357> <sample_collector0/last_fetched_15_356> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_447> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_430> <sample_collector0/last_fetched_15_428> <sample_collector0/last_fetched_15_426> <sample_collector0/last_fetched_15_421> <sample_collector0/last_fetched_15_420> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_399> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_397> <sample_collector0/last_fetched_15_395> <sample_collector0/last_fetched_15_393> <sample_collector0/last_fetched_15_392> <sample_collector0/last_fetched_15_391> <sample_collector0/last_fetched_15_390> <sample_collector0/last_fetched_15_387> <sample_collector0/last_fetched_15_386> <sample_collector0/last_fetched_15_385> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_511> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_494> <sample_collector0/last_fetched_15_492> <sample_collector0/last_fetched_15_490> <sample_collector0/last_fetched_15_485> <sample_collector0/last_fetched_15_484> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_463> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_461> <sample_collector0/last_fetched_15_459> <sample_collector0/last_fetched_15_457> <sample_collector0/last_fetched_15_456> <sample_collector0/last_fetched_15_455> <sample_collector0/last_fetched_15_454> <sample_collector0/last_fetched_15_451> <sample_collector0/last_fetched_15_450> <sample_collector0/last_fetched_15_449> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_479> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_462> <sample_collector0/last_fetched_15_460> <sample_collector0/last_fetched_15_458> <sample_collector0/last_fetched_15_453> <sample_collector0/last_fetched_15_452> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_111> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_109> <sample_collector0/sample_data_reg_15_107> <sample_collector0/sample_data_reg_15_105> <sample_collector0/sample_data_reg_15_104> <sample_collector0/sample_data_reg_15_103> <sample_collector0/sample_data_reg_15_102> <sample_collector0/sample_data_reg_15_99> <sample_collector0/sample_data_reg_15_98> <sample_collector0/sample_data_reg_15_97> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_495> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_493> <sample_collector0/last_fetched_15_491> <sample_collector0/last_fetched_15_489> <sample_collector0/last_fetched_15_488> <sample_collector0/last_fetched_15_487> <sample_collector0/last_fetched_15_486> <sample_collector0/last_fetched_15_483> <sample_collector0/last_fetched_15_482> <sample_collector0/last_fetched_15_481> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_15> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_13> <sample_collector0/last_fetched_15_11> <sample_collector0/last_fetched_15_9> <sample_collector0/last_fetched_15_8> <sample_collector0/last_fetched_15_7> <sample_collector0/last_fetched_15_6> <sample_collector0/last_fetched_15_3> <sample_collector0/last_fetched_15_2> <sample_collector0/last_fetched_15_1> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_31> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_14> <sample_collector0/last_fetched_15_12> <sample_collector0/last_fetched_15_10> <sample_collector0/last_fetched_15_5> <sample_collector0/last_fetched_15_4> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_127> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_110> <sample_collector0/sample_data_reg_15_108> <sample_collector0/sample_data_reg_15_106> <sample_collector0/sample_data_reg_15_101> <sample_collector0/sample_data_reg_15_100> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_143> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_141> <sample_collector0/sample_data_reg_15_139> <sample_collector0/sample_data_reg_15_137> <sample_collector0/sample_data_reg_15_136> <sample_collector0/sample_data_reg_15_135> <sample_collector0/sample_data_reg_15_134> <sample_collector0/sample_data_reg_15_131> <sample_collector0/sample_data_reg_15_130> <sample_collector0/sample_data_reg_15_129> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_47> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_45> <sample_collector0/last_fetched_15_43> <sample_collector0/last_fetched_15_41> <sample_collector0/last_fetched_15_40> <sample_collector0/last_fetched_15_39> <sample_collector0/last_fetched_15_38> <sample_collector0/last_fetched_15_35> <sample_collector0/last_fetched_15_34> <sample_collector0/last_fetched_15_33> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_207> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_205> <sample_collector0/sample_data_reg_15_203> <sample_collector0/sample_data_reg_15_201> <sample_collector0/sample_data_reg_15_200> <sample_collector0/sample_data_reg_15_199> <sample_collector0/sample_data_reg_15_198> <sample_collector0/sample_data_reg_15_195> <sample_collector0/sample_data_reg_15_194> <sample_collector0/sample_data_reg_15_193> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_63> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_46> <sample_collector0/last_fetched_15_44> <sample_collector0/last_fetched_15_42> <sample_collector0/last_fetched_15_37> <sample_collector0/last_fetched_15_36> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_159> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_142> <sample_collector0/sample_data_reg_15_140> <sample_collector0/sample_data_reg_15_138> <sample_collector0/sample_data_reg_15_133> <sample_collector0/sample_data_reg_15_132> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_223> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_206> <sample_collector0/sample_data_reg_15_204> <sample_collector0/sample_data_reg_15_202> <sample_collector0/sample_data_reg_15_197> <sample_collector0/sample_data_reg_15_196> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_15> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_13> <sample_collector0/sample_data_reg_15_11> <sample_collector0/sample_data_reg_15_9> <sample_collector0/sample_data_reg_15_8> <sample_collector0/sample_data_reg_15_7> <sample_collector0/sample_data_reg_15_6> <sample_collector0/sample_data_reg_15_3> <sample_collector0/sample_data_reg_15_2> <sample_collector0/sample_data_reg_15_1> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_175> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_173> <sample_collector0/sample_data_reg_15_171> <sample_collector0/sample_data_reg_15_169> <sample_collector0/sample_data_reg_15_168> <sample_collector0/sample_data_reg_15_167> <sample_collector0/sample_data_reg_15_166> <sample_collector0/sample_data_reg_15_163> <sample_collector0/sample_data_reg_15_162> <sample_collector0/sample_data_reg_15_161> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_79> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_77> <sample_collector0/last_fetched_15_75> <sample_collector0/last_fetched_15_73> <sample_collector0/last_fetched_15_72> <sample_collector0/last_fetched_15_71> <sample_collector0/last_fetched_15_70> <sample_collector0/last_fetched_15_67> <sample_collector0/last_fetched_15_66> <sample_collector0/last_fetched_15_65> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_31> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_14> <sample_collector0/sample_data_reg_15_12> <sample_collector0/sample_data_reg_15_10> <sample_collector0/sample_data_reg_15_5> <sample_collector0/sample_data_reg_15_4> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_191> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_174> <sample_collector0/sample_data_reg_15_172> <sample_collector0/sample_data_reg_15_170> <sample_collector0/sample_data_reg_15_165> <sample_collector0/sample_data_reg_15_164> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_239> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_237> <sample_collector0/sample_data_reg_15_235> <sample_collector0/sample_data_reg_15_233> <sample_collector0/sample_data_reg_15_232> <sample_collector0/sample_data_reg_15_231> <sample_collector0/sample_data_reg_15_230> <sample_collector0/sample_data_reg_15_227> <sample_collector0/sample_data_reg_15_226> <sample_collector0/sample_data_reg_15_225> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_95> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_78> <sample_collector0/last_fetched_15_76> <sample_collector0/last_fetched_15_74> <sample_collector0/last_fetched_15_69> <sample_collector0/last_fetched_15_68> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_303> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_301> <sample_collector0/sample_data_reg_15_299> <sample_collector0/sample_data_reg_15_297> <sample_collector0/sample_data_reg_15_296> <sample_collector0/sample_data_reg_15_295> <sample_collector0/sample_data_reg_15_294> <sample_collector0/sample_data_reg_15_291> <sample_collector0/sample_data_reg_15_290> <sample_collector0/sample_data_reg_15_289> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_255> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_238> <sample_collector0/sample_data_reg_15_236> <sample_collector0/sample_data_reg_15_234> <sample_collector0/sample_data_reg_15_229> <sample_collector0/sample_data_reg_15_228> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_47> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_45> <sample_collector0/sample_data_reg_15_43> <sample_collector0/sample_data_reg_15_41> <sample_collector0/sample_data_reg_15_40> <sample_collector0/sample_data_reg_15_39> <sample_collector0/sample_data_reg_15_38> <sample_collector0/sample_data_reg_15_35> <sample_collector0/sample_data_reg_15_34> <sample_collector0/sample_data_reg_15_33> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_271> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_269> <sample_collector0/sample_data_reg_15_267> <sample_collector0/sample_data_reg_15_265> <sample_collector0/sample_data_reg_15_264> <sample_collector0/sample_data_reg_15_263> <sample_collector0/sample_data_reg_15_262> <sample_collector0/sample_data_reg_15_259> <sample_collector0/sample_data_reg_15_258> <sample_collector0/sample_data_reg_15_257> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_63> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_46> <sample_collector0/sample_data_reg_15_44> <sample_collector0/sample_data_reg_15_42> <sample_collector0/sample_data_reg_15_37> <sample_collector0/sample_data_reg_15_36> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_319> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_302> <sample_collector0/sample_data_reg_15_300> <sample_collector0/sample_data_reg_15_298> <sample_collector0/sample_data_reg_15_293> <sample_collector0/sample_data_reg_15_292> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_335> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_333> <sample_collector0/sample_data_reg_15_331> <sample_collector0/sample_data_reg_15_329> <sample_collector0/sample_data_reg_15_328> <sample_collector0/sample_data_reg_15_327> <sample_collector0/sample_data_reg_15_326> <sample_collector0/sample_data_reg_15_323> <sample_collector0/sample_data_reg_15_322> <sample_collector0/sample_data_reg_15_321> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_287> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_270> <sample_collector0/sample_data_reg_15_268> <sample_collector0/sample_data_reg_15_266> <sample_collector0/sample_data_reg_15_261> <sample_collector0/sample_data_reg_15_260> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_79> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_77> <sample_collector0/sample_data_reg_15_75> <sample_collector0/sample_data_reg_15_73> <sample_collector0/sample_data_reg_15_72> <sample_collector0/sample_data_reg_15_71> <sample_collector0/sample_data_reg_15_70> <sample_collector0/sample_data_reg_15_67> <sample_collector0/sample_data_reg_15_66> <sample_collector0/sample_data_reg_15_65> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_351> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_334> <sample_collector0/sample_data_reg_15_332> <sample_collector0/sample_data_reg_15_330> <sample_collector0/sample_data_reg_15_325> <sample_collector0/sample_data_reg_15_324> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_95> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_78> <sample_collector0/sample_data_reg_15_76> <sample_collector0/sample_data_reg_15_74> <sample_collector0/sample_data_reg_15_69> <sample_collector0/sample_data_reg_15_68> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_111> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_109> <sample_collector0/last_fetched_15_107> <sample_collector0/last_fetched_15_105> <sample_collector0/last_fetched_15_104> <sample_collector0/last_fetched_15_103> <sample_collector0/last_fetched_15_102> <sample_collector0/last_fetched_15_99> <sample_collector0/last_fetched_15_98> <sample_collector0/last_fetched_15_97> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_415> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_398> <sample_collector0/sample_data_reg_15_396> <sample_collector0/sample_data_reg_15_394> <sample_collector0/sample_data_reg_15_389> <sample_collector0/sample_data_reg_15_388> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_367> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_365> <sample_collector0/sample_data_reg_15_363> <sample_collector0/sample_data_reg_15_361> <sample_collector0/sample_data_reg_15_360> <sample_collector0/sample_data_reg_15_359> <sample_collector0/sample_data_reg_15_358> <sample_collector0/sample_data_reg_15_355> <sample_collector0/sample_data_reg_15_354> <sample_collector0/sample_data_reg_15_353> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_431> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_429> <sample_collector0/sample_data_reg_15_427> <sample_collector0/sample_data_reg_15_425> <sample_collector0/sample_data_reg_15_424> <sample_collector0/sample_data_reg_15_423> <sample_collector0/sample_data_reg_15_422> <sample_collector0/sample_data_reg_15_419> <sample_collector0/sample_data_reg_15_418> <sample_collector0/sample_data_reg_15_417> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_127> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_110> <sample_collector0/last_fetched_15_108> <sample_collector0/last_fetched_15_106> <sample_collector0/last_fetched_15_101> <sample_collector0/last_fetched_15_100> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_383> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_366> <sample_collector0/sample_data_reg_15_364> <sample_collector0/sample_data_reg_15_362> <sample_collector0/sample_data_reg_15_357> <sample_collector0/sample_data_reg_15_356> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_143> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_141> <sample_collector0/last_fetched_15_139> <sample_collector0/last_fetched_15_137> <sample_collector0/last_fetched_15_136> <sample_collector0/last_fetched_15_135> <sample_collector0/last_fetched_15_134> <sample_collector0/last_fetched_15_131> <sample_collector0/last_fetched_15_130> <sample_collector0/last_fetched_15_129> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_447> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_430> <sample_collector0/sample_data_reg_15_428> <sample_collector0/sample_data_reg_15_426> <sample_collector0/sample_data_reg_15_421> <sample_collector0/sample_data_reg_15_420> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_399> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_397> <sample_collector0/sample_data_reg_15_395> <sample_collector0/sample_data_reg_15_393> <sample_collector0/sample_data_reg_15_392> <sample_collector0/sample_data_reg_15_391> <sample_collector0/sample_data_reg_15_390> <sample_collector0/sample_data_reg_15_387> <sample_collector0/sample_data_reg_15_386> <sample_collector0/sample_data_reg_15_385> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_511> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_494> <sample_collector0/sample_data_reg_15_492> <sample_collector0/sample_data_reg_15_490> <sample_collector0/sample_data_reg_15_485> <sample_collector0/sample_data_reg_15_484> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_207> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_205> <sample_collector0/last_fetched_15_203> <sample_collector0/last_fetched_15_201> <sample_collector0/last_fetched_15_200> <sample_collector0/last_fetched_15_199> <sample_collector0/last_fetched_15_198> <sample_collector0/last_fetched_15_195> <sample_collector0/last_fetched_15_194> <sample_collector0/last_fetched_15_193> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/sample_data_reg_15_463> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/sample_data_reg_15_461> <sample_collector0/sample_data_reg_15_459> <sample_collector0/sample_data_reg_15_457> <sample_collector0/sample_data_reg_15_456> <sample_collector0/sample_data_reg_15_455> <sample_collector0/sample_data_reg_15_454> <sample_collector0/sample_data_reg_15_451> <sample_collector0/sample_data_reg_15_450> <sample_collector0/sample_data_reg_15_449> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_159> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_142> <sample_collector0/last_fetched_15_140> <sample_collector0/last_fetched_15_138> <sample_collector0/last_fetched_15_133> <sample_collector0/last_fetched_15_132> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_223> in Unit <mecobo> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_206> <sample_collector0/last_fetched_15_204> <sample_collector0/last_fetched_15_202> <sample_collector0/last_fetched_15_197> <sample_collector0/last_fetched_15_196> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_15_175> in Unit <mecobo> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_collector0/last_fetched_15_173> <sample_collector0/last_fetched_15_171> <sample_collector0/last_fetched_15_169> <sample_collector0/last_fetched_15_168> <sample_collector0/last_fetched_15_167> <sample_collector0/last_fetched_15_166> <sample_collector0/last_fetched_15_163> <sample_collector0/last_fetched_15_162> <sample_collector0/last_fetched_15_161> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 21.
FlipFlop global_clock_0 has been replicated 1 time(s)
FlipFlop global_clock_1 has been replicated 1 time(s)
FlipFlop global_clock_10 has been replicated 1 time(s)
FlipFlop global_clock_11 has been replicated 1 time(s)
FlipFlop global_clock_12 has been replicated 1 time(s)
FlipFlop global_clock_13 has been replicated 1 time(s)
FlipFlop global_clock_14 has been replicated 1 time(s)
FlipFlop global_clock_15 has been replicated 1 time(s)
FlipFlop global_clock_16 has been replicated 1 time(s)
FlipFlop global_clock_17 has been replicated 1 time(s)
FlipFlop global_clock_18 has been replicated 1 time(s)
FlipFlop global_clock_19 has been replicated 1 time(s)
FlipFlop global_clock_2 has been replicated 1 time(s)
FlipFlop global_clock_20 has been replicated 1 time(s)
FlipFlop global_clock_21 has been replicated 1 time(s)
FlipFlop global_clock_22 has been replicated 1 time(s)
FlipFlop global_clock_23 has been replicated 1 time(s)
FlipFlop global_clock_24 has been replicated 1 time(s)
FlipFlop global_clock_25 has been replicated 1 time(s)
FlipFlop global_clock_26 has been replicated 1 time(s)
FlipFlop global_clock_27 has been replicated 1 time(s)
FlipFlop global_clock_28 has been replicated 1 time(s)
FlipFlop global_clock_29 has been replicated 1 time(s)
FlipFlop global_clock_3 has been replicated 1 time(s)
FlipFlop global_clock_30 has been replicated 1 time(s)
FlipFlop global_clock_31 has been replicated 1 time(s)
FlipFlop global_clock_4 has been replicated 1 time(s)
FlipFlop global_clock_5 has been replicated 1 time(s)
FlipFlop global_clock_6 has been replicated 1 time(s)
FlipFlop global_clock_7 has been replicated 1 time(s)
FlipFlop global_clock_8 has been replicated 1 time(s)
FlipFlop global_clock_9 has been replicated 1 time(s)
FlipFlop sched/command_10 has been replicated 2 time(s)
FlipFlop sched/command_11 has been replicated 2 time(s)
FlipFlop sched/command_8 has been replicated 1 time(s)
FlipFlop sched/command_9 has been replicated 1 time(s)
FlipFlop sched/state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mecobo> :
	Found 2-bit shift register for signal <sample_collector0/state_FSM_FFd3>.
Unit <mecobo> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3375
 Flip-Flops                                            : 3375
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6770
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 199
#      LUT2                        : 756
#      LUT3                        : 374
#      LUT4                        : 417
#      LUT5                        : 545
#      LUT6                        : 2214
#      MUXCY                       : 1126
#      MUXF7                       : 136
#      MUXF8                       : 68
#      VCC                         : 1
#      XORCY                       : 869
# FlipFlops/Latches                : 3376
#      FD                          : 391
#      FDC                         : 3
#      FDE                         : 1137
#      FDP                         : 1
#      FDR                         : 376
#      FDRE                        : 1329
#      FDS                         : 128
#      FDSE                        : 11
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 55
#      IBUF                        : 23
#      IBUFG                       : 1
#      IOBUF                       : 26
#      OBUF                        : 5
# Others                           : 3
#      command_fifo                : 1
#      PLL_ADV                     : 1
#      sample_fifo                 : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3376  out of  54576     6%  
 Number of Slice LUTs:                 4570  out of  27288    16%  
    Number used as Logic:              4569  out of  27288    16%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4743
   Number with an unused Flip Flop:    1367  out of   4743    28%  
   Number with an unused LUT:           173  out of   4743     3%  
   Number of fully used LUT-FF pairs:  3203  out of   4743    67%  
   Number of unique control sets:        55

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  55  out of    218    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 3377  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.818ns (Maximum Frequency: 171.892MHz)
   Minimum input arrival time before clock: 8.514ns
   Maximum output required time after clock: 4.521ns
   Maximum combinational path delay: 5.878ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 5.818ns (frequency: 171.892MHz)
  Total number of paths / destination ports: 291015 / 6741
-------------------------------------------------------------------------
Delay:               5.818ns (Levels of Logic = 19)
  Source:            sched/command_48 (FF)
  Destination:       sample_collector0/command_15 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: sched/command_48 to sample_collector0/command_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  sched/command_48 (sched/command_48)
     LUT4:I0->O            1   0.203   0.000  sched/Mcompar_n0003_lut<0> (sched/Mcompar_n0003_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sched/Mcompar_n0003_cy<0> (sched/Mcompar_n0003_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<1> (sched/Mcompar_n0003_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<2> (sched/Mcompar_n0003_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<3> (sched/Mcompar_n0003_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<4> (sched/Mcompar_n0003_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<5> (sched/Mcompar_n0003_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<6> (sched/Mcompar_n0003_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<7> (sched/Mcompar_n0003_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<8> (sched/Mcompar_n0003_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<9> (sched/Mcompar_n0003_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<10> (sched/Mcompar_n0003_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<11> (sched/Mcompar_n0003_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<12> (sched/Mcompar_n0003_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<13> (sched/Mcompar_n0003_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  sched/Mcompar_n0003_cy<14> (sched/Mcompar_n0003_cy<14>)
     MUXCY:CI->O        1366   0.019   2.295  sched/Mcompar_n0003_cy<15> (sched/Mcompar_n0003_cy<15>)
     LUT6:I5->O           16   0.205   1.005  sample_collector0/_n0290_inv1_rstpot (sample_collector0/_n0290_inv1_rstpot)
     LUT3:I2->O            1   0.205   0.000  sample_collector0/command_0_dpot (sample_collector0/command_0_dpot)
     FDRE:D                    0.102          sample_collector0/command_0
    ----------------------------------------
    Total                      5.818ns (1.619ns logic, 4.199ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 21180 / 3121
-------------------------------------------------------------------------
Offset:              8.514ns (Levels of Logic = 7)
  Source:            ebi_addr<0> (PAD)
  Destination:       ebi_if/ebi_captured_data_5_95 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: ebi_addr<0> to ebi_if/ebi_captured_data_5_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.134  ebi_addr_0_IBUF (ebi_addr_0_IBUF)
     LUT1:I0->O            1   0.205   0.000  ebi_if/Msub_GND_22_o_GND_22_o_sub_25_OUT_cy<0>_rt (ebi_if/Msub_GND_22_o_GND_22_o_sub_25_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  ebi_if/Msub_GND_22_o_GND_22_o_sub_25_OUT_cy<0> (ebi_if/Msub_GND_22_o_GND_22_o_sub_25_OUT_cy<0>)
     XORCY:CI->O          81   0.180   1.856  ebi_if/Msub_GND_22_o_GND_22_o_sub_25_OUT_xor<1> (ebi_if/GND_22_o_GND_22_o_sub_25_OUT<1>)
     LUT6:I4->O            1   0.203   0.944  ebi_if/GND_22_o_GND_22_o_LessThan_26_o32 (ebi_if/GND_22_o_GND_22_o_LessThan_26_o31)
     LUT6:I0->O           80   0.203   2.090  ebi_if/GND_22_o_GND_22_o_LessThan_26_o34 (ebi_if/GND_22_o_GND_22_o_LessThan_26_o)
     LUT6:I1->O            1   0.203   0.000  ebi_if/mux7911 (ebi_if/ebi_captured_data[0][15]_data_in[15]_mux_32_OUT<9>)
     FDRE:D                    0.102          ebi_if/ebi_captured_data_5_89
    ----------------------------------------
    Total                      8.514ns (2.490ns logic, 6.024ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 489 / 128
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            led_heartbeat_26 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: led_heartbeat_26 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  led_heartbeat_26 (led_heartbeat_26)
     LUT2:I0->O            1   0.203   0.579  led<0>1 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Delay:               5.878ns (Levels of Logic = 3)
  Source:            ebi_cs (PAD)
  Destination:       ebi_data<15> (PAD)

  Data Path: ebi_cs to ebi_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  ebi_cs_IBUF (ebi_cs_IBUF)
     LUT2:I0->O           16   0.203   1.004  chip_select_read_enable_AND_1_o_inv1 (chip_select_read_enable_AND_1_o_inv)
     IOBUF:T->IO               2.571          ebi_data_15_IOBUF (ebi_data<15>)
    ----------------------------------------
    Total                      5.878ns (3.996ns logic, 1.882ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    5.818|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 38.00 secs
 
--> 


Total memory usage is 440504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  314 (   0 filtered)
Number of infos    :  111 (   0 filtered)

