<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.08.13.17:35:45"
 outputDirectory="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S2F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_0_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="hip_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="hip_ctrl_test_in" direction="input" role="test_in" width="32" />
   <port
       name="hip_ctrl_simu_mode_pipe"
       direction="input"
       role="simu_mode_pipe"
       width="1" />
  </interface>
  <interface name="hip_pipe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hip_pipe_sim_pipe_pclk_in"
       direction="input"
       role="sim_pipe_pclk_in"
       width="1" />
   <port
       name="hip_pipe_sim_pipe_rate"
       direction="output"
       role="sim_pipe_rate"
       width="2" />
   <port
       name="hip_pipe_sim_ltssmstate"
       direction="output"
       role="sim_ltssmstate"
       width="5" />
   <port
       name="hip_pipe_eidleinfersel0"
       direction="output"
       role="eidleinfersel0"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel1"
       direction="output"
       role="eidleinfersel1"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel2"
       direction="output"
       role="eidleinfersel2"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel3"
       direction="output"
       role="eidleinfersel3"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel4"
       direction="output"
       role="eidleinfersel4"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel5"
       direction="output"
       role="eidleinfersel5"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel6"
       direction="output"
       role="eidleinfersel6"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel7"
       direction="output"
       role="eidleinfersel7"
       width="3" />
   <port
       name="hip_pipe_powerdown0"
       direction="output"
       role="powerdown0"
       width="2" />
   <port
       name="hip_pipe_powerdown1"
       direction="output"
       role="powerdown1"
       width="2" />
   <port
       name="hip_pipe_powerdown2"
       direction="output"
       role="powerdown2"
       width="2" />
   <port
       name="hip_pipe_powerdown3"
       direction="output"
       role="powerdown3"
       width="2" />
   <port
       name="hip_pipe_powerdown4"
       direction="output"
       role="powerdown4"
       width="2" />
   <port
       name="hip_pipe_powerdown5"
       direction="output"
       role="powerdown5"
       width="2" />
   <port
       name="hip_pipe_powerdown6"
       direction="output"
       role="powerdown6"
       width="2" />
   <port
       name="hip_pipe_powerdown7"
       direction="output"
       role="powerdown7"
       width="2" />
   <port
       name="hip_pipe_rxpolarity0"
       direction="output"
       role="rxpolarity0"
       width="1" />
   <port
       name="hip_pipe_rxpolarity1"
       direction="output"
       role="rxpolarity1"
       width="1" />
   <port
       name="hip_pipe_rxpolarity2"
       direction="output"
       role="rxpolarity2"
       width="1" />
   <port
       name="hip_pipe_rxpolarity3"
       direction="output"
       role="rxpolarity3"
       width="1" />
   <port
       name="hip_pipe_rxpolarity4"
       direction="output"
       role="rxpolarity4"
       width="1" />
   <port
       name="hip_pipe_rxpolarity5"
       direction="output"
       role="rxpolarity5"
       width="1" />
   <port
       name="hip_pipe_rxpolarity6"
       direction="output"
       role="rxpolarity6"
       width="1" />
   <port
       name="hip_pipe_rxpolarity7"
       direction="output"
       role="rxpolarity7"
       width="1" />
   <port name="hip_pipe_txcompl0" direction="output" role="txcompl0" width="1" />
   <port name="hip_pipe_txcompl1" direction="output" role="txcompl1" width="1" />
   <port name="hip_pipe_txcompl2" direction="output" role="txcompl2" width="1" />
   <port name="hip_pipe_txcompl3" direction="output" role="txcompl3" width="1" />
   <port name="hip_pipe_txcompl4" direction="output" role="txcompl4" width="1" />
   <port name="hip_pipe_txcompl5" direction="output" role="txcompl5" width="1" />
   <port name="hip_pipe_txcompl6" direction="output" role="txcompl6" width="1" />
   <port name="hip_pipe_txcompl7" direction="output" role="txcompl7" width="1" />
   <port name="hip_pipe_txdata0" direction="output" role="txdata0" width="32" />
   <port name="hip_pipe_txdata1" direction="output" role="txdata1" width="32" />
   <port name="hip_pipe_txdata2" direction="output" role="txdata2" width="32" />
   <port name="hip_pipe_txdata3" direction="output" role="txdata3" width="32" />
   <port name="hip_pipe_txdata4" direction="output" role="txdata4" width="32" />
   <port name="hip_pipe_txdata5" direction="output" role="txdata5" width="32" />
   <port name="hip_pipe_txdata6" direction="output" role="txdata6" width="32" />
   <port name="hip_pipe_txdata7" direction="output" role="txdata7" width="32" />
   <port name="hip_pipe_txdatak0" direction="output" role="txdatak0" width="4" />
   <port name="hip_pipe_txdatak1" direction="output" role="txdatak1" width="4" />
   <port name="hip_pipe_txdatak2" direction="output" role="txdatak2" width="4" />
   <port name="hip_pipe_txdatak3" direction="output" role="txdatak3" width="4" />
   <port name="hip_pipe_txdatak4" direction="output" role="txdatak4" width="4" />
   <port name="hip_pipe_txdatak5" direction="output" role="txdatak5" width="4" />
   <port name="hip_pipe_txdatak6" direction="output" role="txdatak6" width="4" />
   <port name="hip_pipe_txdatak7" direction="output" role="txdatak7" width="4" />
   <port
       name="hip_pipe_txdetectrx0"
       direction="output"
       role="txdetectrx0"
       width="1" />
   <port
       name="hip_pipe_txdetectrx1"
       direction="output"
       role="txdetectrx1"
       width="1" />
   <port
       name="hip_pipe_txdetectrx2"
       direction="output"
       role="txdetectrx2"
       width="1" />
   <port
       name="hip_pipe_txdetectrx3"
       direction="output"
       role="txdetectrx3"
       width="1" />
   <port
       name="hip_pipe_txdetectrx4"
       direction="output"
       role="txdetectrx4"
       width="1" />
   <port
       name="hip_pipe_txdetectrx5"
       direction="output"
       role="txdetectrx5"
       width="1" />
   <port
       name="hip_pipe_txdetectrx6"
       direction="output"
       role="txdetectrx6"
       width="1" />
   <port
       name="hip_pipe_txdetectrx7"
       direction="output"
       role="txdetectrx7"
       width="1" />
   <port
       name="hip_pipe_txelecidle0"
       direction="output"
       role="txelecidle0"
       width="1" />
   <port
       name="hip_pipe_txelecidle1"
       direction="output"
       role="txelecidle1"
       width="1" />
   <port
       name="hip_pipe_txelecidle2"
       direction="output"
       role="txelecidle2"
       width="1" />
   <port
       name="hip_pipe_txelecidle3"
       direction="output"
       role="txelecidle3"
       width="1" />
   <port
       name="hip_pipe_txelecidle4"
       direction="output"
       role="txelecidle4"
       width="1" />
   <port
       name="hip_pipe_txelecidle5"
       direction="output"
       role="txelecidle5"
       width="1" />
   <port
       name="hip_pipe_txelecidle6"
       direction="output"
       role="txelecidle6"
       width="1" />
   <port
       name="hip_pipe_txelecidle7"
       direction="output"
       role="txelecidle7"
       width="1" />
   <port
       name="hip_pipe_txdeemph0"
       direction="output"
       role="txdeemph0"
       width="1" />
   <port
       name="hip_pipe_txdeemph1"
       direction="output"
       role="txdeemph1"
       width="1" />
   <port
       name="hip_pipe_txdeemph2"
       direction="output"
       role="txdeemph2"
       width="1" />
   <port
       name="hip_pipe_txdeemph3"
       direction="output"
       role="txdeemph3"
       width="1" />
   <port
       name="hip_pipe_txdeemph4"
       direction="output"
       role="txdeemph4"
       width="1" />
   <port
       name="hip_pipe_txdeemph5"
       direction="output"
       role="txdeemph5"
       width="1" />
   <port
       name="hip_pipe_txdeemph6"
       direction="output"
       role="txdeemph6"
       width="1" />
   <port
       name="hip_pipe_txdeemph7"
       direction="output"
       role="txdeemph7"
       width="1" />
   <port
       name="hip_pipe_txmargin0"
       direction="output"
       role="txmargin0"
       width="3" />
   <port
       name="hip_pipe_txmargin1"
       direction="output"
       role="txmargin1"
       width="3" />
   <port
       name="hip_pipe_txmargin2"
       direction="output"
       role="txmargin2"
       width="3" />
   <port
       name="hip_pipe_txmargin3"
       direction="output"
       role="txmargin3"
       width="3" />
   <port
       name="hip_pipe_txmargin4"
       direction="output"
       role="txmargin4"
       width="3" />
   <port
       name="hip_pipe_txmargin5"
       direction="output"
       role="txmargin5"
       width="3" />
   <port
       name="hip_pipe_txmargin6"
       direction="output"
       role="txmargin6"
       width="3" />
   <port
       name="hip_pipe_txmargin7"
       direction="output"
       role="txmargin7"
       width="3" />
   <port name="hip_pipe_txswing0" direction="output" role="txswing0" width="1" />
   <port name="hip_pipe_txswing1" direction="output" role="txswing1" width="1" />
   <port name="hip_pipe_txswing2" direction="output" role="txswing2" width="1" />
   <port name="hip_pipe_txswing3" direction="output" role="txswing3" width="1" />
   <port name="hip_pipe_txswing4" direction="output" role="txswing4" width="1" />
   <port name="hip_pipe_txswing5" direction="output" role="txswing5" width="1" />
   <port name="hip_pipe_txswing6" direction="output" role="txswing6" width="1" />
   <port name="hip_pipe_txswing7" direction="output" role="txswing7" width="1" />
   <port
       name="hip_pipe_phystatus0"
       direction="input"
       role="phystatus0"
       width="1" />
   <port
       name="hip_pipe_phystatus1"
       direction="input"
       role="phystatus1"
       width="1" />
   <port
       name="hip_pipe_phystatus2"
       direction="input"
       role="phystatus2"
       width="1" />
   <port
       name="hip_pipe_phystatus3"
       direction="input"
       role="phystatus3"
       width="1" />
   <port
       name="hip_pipe_phystatus4"
       direction="input"
       role="phystatus4"
       width="1" />
   <port
       name="hip_pipe_phystatus5"
       direction="input"
       role="phystatus5"
       width="1" />
   <port
       name="hip_pipe_phystatus6"
       direction="input"
       role="phystatus6"
       width="1" />
   <port
       name="hip_pipe_phystatus7"
       direction="input"
       role="phystatus7"
       width="1" />
   <port name="hip_pipe_rxdata0" direction="input" role="rxdata0" width="32" />
   <port name="hip_pipe_rxdata1" direction="input" role="rxdata1" width="32" />
   <port name="hip_pipe_rxdata2" direction="input" role="rxdata2" width="32" />
   <port name="hip_pipe_rxdata3" direction="input" role="rxdata3" width="32" />
   <port name="hip_pipe_rxdata4" direction="input" role="rxdata4" width="32" />
   <port name="hip_pipe_rxdata5" direction="input" role="rxdata5" width="32" />
   <port name="hip_pipe_rxdata6" direction="input" role="rxdata6" width="32" />
   <port name="hip_pipe_rxdata7" direction="input" role="rxdata7" width="32" />
   <port name="hip_pipe_rxdatak0" direction="input" role="rxdatak0" width="4" />
   <port name="hip_pipe_rxdatak1" direction="input" role="rxdatak1" width="4" />
   <port name="hip_pipe_rxdatak2" direction="input" role="rxdatak2" width="4" />
   <port name="hip_pipe_rxdatak3" direction="input" role="rxdatak3" width="4" />
   <port name="hip_pipe_rxdatak4" direction="input" role="rxdatak4" width="4" />
   <port name="hip_pipe_rxdatak5" direction="input" role="rxdatak5" width="4" />
   <port name="hip_pipe_rxdatak6" direction="input" role="rxdatak6" width="4" />
   <port name="hip_pipe_rxdatak7" direction="input" role="rxdatak7" width="4" />
   <port
       name="hip_pipe_rxelecidle0"
       direction="input"
       role="rxelecidle0"
       width="1" />
   <port
       name="hip_pipe_rxelecidle1"
       direction="input"
       role="rxelecidle1"
       width="1" />
   <port
       name="hip_pipe_rxelecidle2"
       direction="input"
       role="rxelecidle2"
       width="1" />
   <port
       name="hip_pipe_rxelecidle3"
       direction="input"
       role="rxelecidle3"
       width="1" />
   <port
       name="hip_pipe_rxelecidle4"
       direction="input"
       role="rxelecidle4"
       width="1" />
   <port
       name="hip_pipe_rxelecidle5"
       direction="input"
       role="rxelecidle5"
       width="1" />
   <port
       name="hip_pipe_rxelecidle6"
       direction="input"
       role="rxelecidle6"
       width="1" />
   <port
       name="hip_pipe_rxelecidle7"
       direction="input"
       role="rxelecidle7"
       width="1" />
   <port
       name="hip_pipe_rxstatus0"
       direction="input"
       role="rxstatus0"
       width="3" />
   <port
       name="hip_pipe_rxstatus1"
       direction="input"
       role="rxstatus1"
       width="3" />
   <port
       name="hip_pipe_rxstatus2"
       direction="input"
       role="rxstatus2"
       width="3" />
   <port
       name="hip_pipe_rxstatus3"
       direction="input"
       role="rxstatus3"
       width="3" />
   <port
       name="hip_pipe_rxstatus4"
       direction="input"
       role="rxstatus4"
       width="3" />
   <port
       name="hip_pipe_rxstatus5"
       direction="input"
       role="rxstatus5"
       width="3" />
   <port
       name="hip_pipe_rxstatus6"
       direction="input"
       role="rxstatus6"
       width="3" />
   <port
       name="hip_pipe_rxstatus7"
       direction="input"
       role="rxstatus7"
       width="3" />
   <port name="hip_pipe_rxvalid0" direction="input" role="rxvalid0" width="1" />
   <port name="hip_pipe_rxvalid1" direction="input" role="rxvalid1" width="1" />
   <port name="hip_pipe_rxvalid2" direction="input" role="rxvalid2" width="1" />
   <port name="hip_pipe_rxvalid3" direction="input" role="rxvalid3" width="1" />
   <port name="hip_pipe_rxvalid4" direction="input" role="rxvalid4" width="1" />
   <port name="hip_pipe_rxvalid5" direction="input" role="rxvalid5" width="1" />
   <port name="hip_pipe_rxvalid6" direction="input" role="rxvalid6" width="1" />
   <port name="hip_pipe_rxvalid7" direction="input" role="rxvalid7" width="1" />
   <port
       name="hip_pipe_rxdataskip0"
       direction="input"
       role="rxdataskip0"
       width="1" />
   <port
       name="hip_pipe_rxdataskip1"
       direction="input"
       role="rxdataskip1"
       width="1" />
   <port
       name="hip_pipe_rxdataskip2"
       direction="input"
       role="rxdataskip2"
       width="1" />
   <port
       name="hip_pipe_rxdataskip3"
       direction="input"
       role="rxdataskip3"
       width="1" />
   <port
       name="hip_pipe_rxdataskip4"
       direction="input"
       role="rxdataskip4"
       width="1" />
   <port
       name="hip_pipe_rxdataskip5"
       direction="input"
       role="rxdataskip5"
       width="1" />
   <port
       name="hip_pipe_rxdataskip6"
       direction="input"
       role="rxdataskip6"
       width="1" />
   <port
       name="hip_pipe_rxdataskip7"
       direction="input"
       role="rxdataskip7"
       width="1" />
   <port name="hip_pipe_rxblkst0" direction="input" role="rxblkst0" width="1" />
   <port name="hip_pipe_rxblkst1" direction="input" role="rxblkst1" width="1" />
   <port name="hip_pipe_rxblkst2" direction="input" role="rxblkst2" width="1" />
   <port name="hip_pipe_rxblkst3" direction="input" role="rxblkst3" width="1" />
   <port name="hip_pipe_rxblkst4" direction="input" role="rxblkst4" width="1" />
   <port name="hip_pipe_rxblkst5" direction="input" role="rxblkst5" width="1" />
   <port name="hip_pipe_rxblkst6" direction="input" role="rxblkst6" width="1" />
   <port name="hip_pipe_rxblkst7" direction="input" role="rxblkst7" width="1" />
   <port
       name="hip_pipe_rxsynchd0"
       direction="input"
       role="rxsynchd0"
       width="2" />
   <port
       name="hip_pipe_rxsynchd1"
       direction="input"
       role="rxsynchd1"
       width="2" />
   <port
       name="hip_pipe_rxsynchd2"
       direction="input"
       role="rxsynchd2"
       width="2" />
   <port
       name="hip_pipe_rxsynchd3"
       direction="input"
       role="rxsynchd3"
       width="2" />
   <port
       name="hip_pipe_rxsynchd4"
       direction="input"
       role="rxsynchd4"
       width="2" />
   <port
       name="hip_pipe_rxsynchd5"
       direction="input"
       role="rxsynchd5"
       width="2" />
   <port
       name="hip_pipe_rxsynchd6"
       direction="input"
       role="rxsynchd6"
       width="2" />
   <port
       name="hip_pipe_rxsynchd7"
       direction="input"
       role="rxsynchd7"
       width="2" />
   <port
       name="hip_pipe_currentcoeff0"
       direction="output"
       role="currentcoeff0"
       width="18" />
   <port
       name="hip_pipe_currentcoeff1"
       direction="output"
       role="currentcoeff1"
       width="18" />
   <port
       name="hip_pipe_currentcoeff2"
       direction="output"
       role="currentcoeff2"
       width="18" />
   <port
       name="hip_pipe_currentcoeff3"
       direction="output"
       role="currentcoeff3"
       width="18" />
   <port
       name="hip_pipe_currentcoeff4"
       direction="output"
       role="currentcoeff4"
       width="18" />
   <port
       name="hip_pipe_currentcoeff5"
       direction="output"
       role="currentcoeff5"
       width="18" />
   <port
       name="hip_pipe_currentcoeff6"
       direction="output"
       role="currentcoeff6"
       width="18" />
   <port
       name="hip_pipe_currentcoeff7"
       direction="output"
       role="currentcoeff7"
       width="18" />
   <port
       name="hip_pipe_currentrxpreset0"
       direction="output"
       role="currentrxpreset0"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset1"
       direction="output"
       role="currentrxpreset1"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset2"
       direction="output"
       role="currentrxpreset2"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset3"
       direction="output"
       role="currentrxpreset3"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset4"
       direction="output"
       role="currentrxpreset4"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset5"
       direction="output"
       role="currentrxpreset5"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset6"
       direction="output"
       role="currentrxpreset6"
       width="3" />
   <port
       name="hip_pipe_currentrxpreset7"
       direction="output"
       role="currentrxpreset7"
       width="3" />
   <port
       name="hip_pipe_txsynchd0"
       direction="output"
       role="txsynchd0"
       width="2" />
   <port
       name="hip_pipe_txsynchd1"
       direction="output"
       role="txsynchd1"
       width="2" />
   <port
       name="hip_pipe_txsynchd2"
       direction="output"
       role="txsynchd2"
       width="2" />
   <port
       name="hip_pipe_txsynchd3"
       direction="output"
       role="txsynchd3"
       width="2" />
   <port
       name="hip_pipe_txsynchd4"
       direction="output"
       role="txsynchd4"
       width="2" />
   <port
       name="hip_pipe_txsynchd5"
       direction="output"
       role="txsynchd5"
       width="2" />
   <port
       name="hip_pipe_txsynchd6"
       direction="output"
       role="txsynchd6"
       width="2" />
   <port
       name="hip_pipe_txsynchd7"
       direction="output"
       role="txsynchd7"
       width="2" />
   <port name="hip_pipe_txblkst0" direction="output" role="txblkst0" width="1" />
   <port name="hip_pipe_txblkst1" direction="output" role="txblkst1" width="1" />
   <port name="hip_pipe_txblkst2" direction="output" role="txblkst2" width="1" />
   <port name="hip_pipe_txblkst3" direction="output" role="txblkst3" width="1" />
   <port name="hip_pipe_txblkst4" direction="output" role="txblkst4" width="1" />
   <port name="hip_pipe_txblkst5" direction="output" role="txblkst5" width="1" />
   <port name="hip_pipe_txblkst6" direction="output" role="txblkst6" width="1" />
   <port name="hip_pipe_txblkst7" direction="output" role="txblkst7" width="1" />
   <port
       name="hip_pipe_txdataskip0"
       direction="output"
       role="txdataskip0"
       width="1" />
   <port
       name="hip_pipe_txdataskip1"
       direction="output"
       role="txdataskip1"
       width="1" />
   <port
       name="hip_pipe_txdataskip2"
       direction="output"
       role="txdataskip2"
       width="1" />
   <port
       name="hip_pipe_txdataskip3"
       direction="output"
       role="txdataskip3"
       width="1" />
   <port
       name="hip_pipe_txdataskip4"
       direction="output"
       role="txdataskip4"
       width="1" />
   <port
       name="hip_pipe_txdataskip5"
       direction="output"
       role="txdataskip5"
       width="1" />
   <port
       name="hip_pipe_txdataskip6"
       direction="output"
       role="txdataskip6"
       width="1" />
   <port
       name="hip_pipe_txdataskip7"
       direction="output"
       role="txdataskip7"
       width="1" />
   <port name="hip_pipe_rate0" direction="output" role="rate0" width="2" />
   <port name="hip_pipe_rate1" direction="output" role="rate1" width="2" />
   <port name="hip_pipe_rate2" direction="output" role="rate2" width="2" />
   <port name="hip_pipe_rate3" direction="output" role="rate3" width="2" />
   <port name="hip_pipe_rate4" direction="output" role="rate4" width="2" />
   <port name="hip_pipe_rate5" direction="output" role="rate5" width="2" />
   <port name="hip_pipe_rate6" direction="output" role="rate6" width="2" />
   <port name="hip_pipe_rate7" direction="output" role="rate7" width="2" />
  </interface>
  <interface name="hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="hip_serial_rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="hip_serial_rx_in1" direction="input" role="rx_in1" width="1" />
   <port name="hip_serial_rx_in2" direction="input" role="rx_in2" width="1" />
   <port name="hip_serial_rx_in3" direction="input" role="rx_in3" width="1" />
   <port name="hip_serial_rx_in4" direction="input" role="rx_in4" width="1" />
   <port name="hip_serial_rx_in5" direction="input" role="rx_in5" width="1" />
   <port name="hip_serial_rx_in6" direction="input" role="rx_in6" width="1" />
   <port name="hip_serial_rx_in7" direction="input" role="rx_in7" width="1" />
   <port name="hip_serial_tx_out0" direction="output" role="tx_out0" width="1" />
   <port name="hip_serial_tx_out1" direction="output" role="tx_out1" width="1" />
   <port name="hip_serial_tx_out2" direction="output" role="tx_out2" width="1" />
   <port name="hip_serial_tx_out3" direction="output" role="tx_out3" width="1" />
   <port name="hip_serial_tx_out4" direction="output" role="tx_out4" width="1" />
   <port name="hip_serial_tx_out5" direction="output" role="tx_out5" width="1" />
   <port name="hip_serial_tx_out6" direction="output" role="tx_out6" width="1" />
   <port name="hip_serial_tx_out7" direction="output" role="tx_out7" width="1" />
  </interface>
  <interface name="dut_npor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="dut_npor_npor" direction="input" role="npor" width="1" />
   <port
       name="dut_npor_pin_perst"
       direction="input"
       role="pin_perst"
       width="1" />
  </interface>
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="core_clk_out" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="250000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="true" />
   <property name="ptfSchematicName" value="" />
   <port name="core_clk_out_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="emif_0_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="emif_0_mem_mem_ck" direction="output" role="mem_ck" width="1" />
   <port
       name="emif_0_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="emif_0_mem_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="emif_0_mem_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port name="emif_0_mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="emif_0_mem_mem_bg" direction="output" role="mem_bg" width="1" />
   <port name="emif_0_mem_mem_cke" direction="output" role="mem_cke" width="1" />
   <port
       name="emif_0_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port name="emif_0_mem_mem_odt" direction="output" role="mem_odt" width="1" />
   <port
       name="emif_0_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port name="emif_0_mem_mem_dqs" direction="bidir" role="mem_dqs" width="8" />
   <port
       name="emif_0_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port name="emif_0_mem_mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port
       name="emif_0_mem_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="8" />
  </interface>
  <interface name="emif_0_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_0_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_0_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="emif_0_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="emif_0_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_0_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="emif_0_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="top_hw" version="1.0" name="top_hw">
  <parameter name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_EMIF_0_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/synth/top_hw.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/synth/top_hw.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw"</message>
   <message level="Info" culprit="top_hw">"Generating: top_DUT"</message>
   <message level="Info" culprit="top_hw">"Generating: top_clk_0"</message>
   <message level="Info" culprit="top_hw">"Generating: top_emif_0"</message>
   <message level="Info" culprit="top_hw">"Generating: top_onchip_memory2_0"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_mm_interconnect_191_scrfrry"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_6xefe7y"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_m64leea"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_4hnp2yy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_tjsusja"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_svxrzci"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_u6cxpni"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_fakurfy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_2coyymi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_burst_adapter_191_7422xpi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_2v5jvsa"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_mozyuqi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_bggfk5a"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_4ow47rq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_hgsyksi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_ku3jpgy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_hzqd6da"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_gbjax7a"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_pj2odpy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_lrmpvga"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_25cmumq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_i6xyepy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_ff67b3i"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_op7abui"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_jigh62i"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_zevtati"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_6qisuny"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_dc_fifo_191_7gx45aq"</message>
   <message level="Info" culprit="top_hw">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_mm_interconnect_191_3pabmzq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_ghvit4y"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_allu66q"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_r6ta55q"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_kmkxadi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_uowkhiq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_vxddwui"</message>
   <message level="Info" culprit="top_hw">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="top_hw">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="top_DUT">
  <parameter name="slave_address_map_4_hwtcl" value="0" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;coreclkout_hip&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;coreclkout_hip&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;250000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;refclk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;refclk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;npor&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;npor&lt;/name&gt;
                    &lt;role&gt;npor&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;pin_perst&lt;/name&gt;
                    &lt;role&gt;pin_perst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;app_nreset_status&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;app_nreset_status&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hip_ctrl&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;test_in&lt;/name&gt;
                    &lt;role&gt;test_in&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;simu_mode_pipe&lt;/name&gt;
                    &lt;role&gt;simu_mode_pipe&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hip_pipe&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;sim_pipe_pclk_in&lt;/name&gt;
                    &lt;role&gt;sim_pipe_pclk_in&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;sim_pipe_rate&lt;/name&gt;
                    &lt;role&gt;sim_pipe_rate&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;sim_ltssmstate&lt;/name&gt;
                    &lt;role&gt;sim_ltssmstate&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel0&lt;/name&gt;
                    &lt;role&gt;eidleinfersel0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel1&lt;/name&gt;
                    &lt;role&gt;eidleinfersel1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel2&lt;/name&gt;
                    &lt;role&gt;eidleinfersel2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel3&lt;/name&gt;
                    &lt;role&gt;eidleinfersel3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel4&lt;/name&gt;
                    &lt;role&gt;eidleinfersel4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel5&lt;/name&gt;
                    &lt;role&gt;eidleinfersel5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel6&lt;/name&gt;
                    &lt;role&gt;eidleinfersel6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;eidleinfersel7&lt;/name&gt;
                    &lt;role&gt;eidleinfersel7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown0&lt;/name&gt;
                    &lt;role&gt;powerdown0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown1&lt;/name&gt;
                    &lt;role&gt;powerdown1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown2&lt;/name&gt;
                    &lt;role&gt;powerdown2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown3&lt;/name&gt;
                    &lt;role&gt;powerdown3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown4&lt;/name&gt;
                    &lt;role&gt;powerdown4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown5&lt;/name&gt;
                    &lt;role&gt;powerdown5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown6&lt;/name&gt;
                    &lt;role&gt;powerdown6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;powerdown7&lt;/name&gt;
                    &lt;role&gt;powerdown7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity0&lt;/name&gt;
                    &lt;role&gt;rxpolarity0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity1&lt;/name&gt;
                    &lt;role&gt;rxpolarity1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity2&lt;/name&gt;
                    &lt;role&gt;rxpolarity2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity3&lt;/name&gt;
                    &lt;role&gt;rxpolarity3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity4&lt;/name&gt;
                    &lt;role&gt;rxpolarity4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity5&lt;/name&gt;
                    &lt;role&gt;rxpolarity5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity6&lt;/name&gt;
                    &lt;role&gt;rxpolarity6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxpolarity7&lt;/name&gt;
                    &lt;role&gt;rxpolarity7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl0&lt;/name&gt;
                    &lt;role&gt;txcompl0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl1&lt;/name&gt;
                    &lt;role&gt;txcompl1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl2&lt;/name&gt;
                    &lt;role&gt;txcompl2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl3&lt;/name&gt;
                    &lt;role&gt;txcompl3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl4&lt;/name&gt;
                    &lt;role&gt;txcompl4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl5&lt;/name&gt;
                    &lt;role&gt;txcompl5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl6&lt;/name&gt;
                    &lt;role&gt;txcompl6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txcompl7&lt;/name&gt;
                    &lt;role&gt;txcompl7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata0&lt;/name&gt;
                    &lt;role&gt;txdata0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata1&lt;/name&gt;
                    &lt;role&gt;txdata1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata2&lt;/name&gt;
                    &lt;role&gt;txdata2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata3&lt;/name&gt;
                    &lt;role&gt;txdata3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata4&lt;/name&gt;
                    &lt;role&gt;txdata4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata5&lt;/name&gt;
                    &lt;role&gt;txdata5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata6&lt;/name&gt;
                    &lt;role&gt;txdata6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdata7&lt;/name&gt;
                    &lt;role&gt;txdata7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak0&lt;/name&gt;
                    &lt;role&gt;txdatak0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak1&lt;/name&gt;
                    &lt;role&gt;txdatak1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak2&lt;/name&gt;
                    &lt;role&gt;txdatak2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak3&lt;/name&gt;
                    &lt;role&gt;txdatak3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak4&lt;/name&gt;
                    &lt;role&gt;txdatak4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak5&lt;/name&gt;
                    &lt;role&gt;txdatak5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak6&lt;/name&gt;
                    &lt;role&gt;txdatak6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdatak7&lt;/name&gt;
                    &lt;role&gt;txdatak7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx0&lt;/name&gt;
                    &lt;role&gt;txdetectrx0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx1&lt;/name&gt;
                    &lt;role&gt;txdetectrx1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx2&lt;/name&gt;
                    &lt;role&gt;txdetectrx2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx3&lt;/name&gt;
                    &lt;role&gt;txdetectrx3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx4&lt;/name&gt;
                    &lt;role&gt;txdetectrx4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx5&lt;/name&gt;
                    &lt;role&gt;txdetectrx5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx6&lt;/name&gt;
                    &lt;role&gt;txdetectrx6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdetectrx7&lt;/name&gt;
                    &lt;role&gt;txdetectrx7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle0&lt;/name&gt;
                    &lt;role&gt;txelecidle0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle1&lt;/name&gt;
                    &lt;role&gt;txelecidle1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle2&lt;/name&gt;
                    &lt;role&gt;txelecidle2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle3&lt;/name&gt;
                    &lt;role&gt;txelecidle3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle4&lt;/name&gt;
                    &lt;role&gt;txelecidle4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle5&lt;/name&gt;
                    &lt;role&gt;txelecidle5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle6&lt;/name&gt;
                    &lt;role&gt;txelecidle6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txelecidle7&lt;/name&gt;
                    &lt;role&gt;txelecidle7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph0&lt;/name&gt;
                    &lt;role&gt;txdeemph0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph1&lt;/name&gt;
                    &lt;role&gt;txdeemph1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph2&lt;/name&gt;
                    &lt;role&gt;txdeemph2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph3&lt;/name&gt;
                    &lt;role&gt;txdeemph3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph4&lt;/name&gt;
                    &lt;role&gt;txdeemph4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph5&lt;/name&gt;
                    &lt;role&gt;txdeemph5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph6&lt;/name&gt;
                    &lt;role&gt;txdeemph6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdeemph7&lt;/name&gt;
                    &lt;role&gt;txdeemph7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin0&lt;/name&gt;
                    &lt;role&gt;txmargin0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin1&lt;/name&gt;
                    &lt;role&gt;txmargin1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin2&lt;/name&gt;
                    &lt;role&gt;txmargin2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin3&lt;/name&gt;
                    &lt;role&gt;txmargin3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin4&lt;/name&gt;
                    &lt;role&gt;txmargin4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin5&lt;/name&gt;
                    &lt;role&gt;txmargin5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin6&lt;/name&gt;
                    &lt;role&gt;txmargin6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txmargin7&lt;/name&gt;
                    &lt;role&gt;txmargin7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing0&lt;/name&gt;
                    &lt;role&gt;txswing0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing1&lt;/name&gt;
                    &lt;role&gt;txswing1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing2&lt;/name&gt;
                    &lt;role&gt;txswing2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing3&lt;/name&gt;
                    &lt;role&gt;txswing3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing4&lt;/name&gt;
                    &lt;role&gt;txswing4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing5&lt;/name&gt;
                    &lt;role&gt;txswing5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing6&lt;/name&gt;
                    &lt;role&gt;txswing6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txswing7&lt;/name&gt;
                    &lt;role&gt;txswing7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus0&lt;/name&gt;
                    &lt;role&gt;phystatus0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus1&lt;/name&gt;
                    &lt;role&gt;phystatus1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus2&lt;/name&gt;
                    &lt;role&gt;phystatus2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus3&lt;/name&gt;
                    &lt;role&gt;phystatus3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus4&lt;/name&gt;
                    &lt;role&gt;phystatus4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus5&lt;/name&gt;
                    &lt;role&gt;phystatus5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus6&lt;/name&gt;
                    &lt;role&gt;phystatus6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;phystatus7&lt;/name&gt;
                    &lt;role&gt;phystatus7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata0&lt;/name&gt;
                    &lt;role&gt;rxdata0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata1&lt;/name&gt;
                    &lt;role&gt;rxdata1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata2&lt;/name&gt;
                    &lt;role&gt;rxdata2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata3&lt;/name&gt;
                    &lt;role&gt;rxdata3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata4&lt;/name&gt;
                    &lt;role&gt;rxdata4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata5&lt;/name&gt;
                    &lt;role&gt;rxdata5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata6&lt;/name&gt;
                    &lt;role&gt;rxdata6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdata7&lt;/name&gt;
                    &lt;role&gt;rxdata7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak0&lt;/name&gt;
                    &lt;role&gt;rxdatak0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak1&lt;/name&gt;
                    &lt;role&gt;rxdatak1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak2&lt;/name&gt;
                    &lt;role&gt;rxdatak2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak3&lt;/name&gt;
                    &lt;role&gt;rxdatak3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak4&lt;/name&gt;
                    &lt;role&gt;rxdatak4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak5&lt;/name&gt;
                    &lt;role&gt;rxdatak5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak6&lt;/name&gt;
                    &lt;role&gt;rxdatak6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdatak7&lt;/name&gt;
                    &lt;role&gt;rxdatak7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle0&lt;/name&gt;
                    &lt;role&gt;rxelecidle0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle1&lt;/name&gt;
                    &lt;role&gt;rxelecidle1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle2&lt;/name&gt;
                    &lt;role&gt;rxelecidle2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle3&lt;/name&gt;
                    &lt;role&gt;rxelecidle3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle4&lt;/name&gt;
                    &lt;role&gt;rxelecidle4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle5&lt;/name&gt;
                    &lt;role&gt;rxelecidle5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle6&lt;/name&gt;
                    &lt;role&gt;rxelecidle6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxelecidle7&lt;/name&gt;
                    &lt;role&gt;rxelecidle7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus0&lt;/name&gt;
                    &lt;role&gt;rxstatus0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus1&lt;/name&gt;
                    &lt;role&gt;rxstatus1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus2&lt;/name&gt;
                    &lt;role&gt;rxstatus2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus3&lt;/name&gt;
                    &lt;role&gt;rxstatus3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus4&lt;/name&gt;
                    &lt;role&gt;rxstatus4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus5&lt;/name&gt;
                    &lt;role&gt;rxstatus5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus6&lt;/name&gt;
                    &lt;role&gt;rxstatus6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxstatus7&lt;/name&gt;
                    &lt;role&gt;rxstatus7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid0&lt;/name&gt;
                    &lt;role&gt;rxvalid0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid1&lt;/name&gt;
                    &lt;role&gt;rxvalid1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid2&lt;/name&gt;
                    &lt;role&gt;rxvalid2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid3&lt;/name&gt;
                    &lt;role&gt;rxvalid3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid4&lt;/name&gt;
                    &lt;role&gt;rxvalid4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid5&lt;/name&gt;
                    &lt;role&gt;rxvalid5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid6&lt;/name&gt;
                    &lt;role&gt;rxvalid6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxvalid7&lt;/name&gt;
                    &lt;role&gt;rxvalid7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip0&lt;/name&gt;
                    &lt;role&gt;rxdataskip0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip1&lt;/name&gt;
                    &lt;role&gt;rxdataskip1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip2&lt;/name&gt;
                    &lt;role&gt;rxdataskip2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip3&lt;/name&gt;
                    &lt;role&gt;rxdataskip3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip4&lt;/name&gt;
                    &lt;role&gt;rxdataskip4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip5&lt;/name&gt;
                    &lt;role&gt;rxdataskip5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip6&lt;/name&gt;
                    &lt;role&gt;rxdataskip6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxdataskip7&lt;/name&gt;
                    &lt;role&gt;rxdataskip7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst0&lt;/name&gt;
                    &lt;role&gt;rxblkst0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst1&lt;/name&gt;
                    &lt;role&gt;rxblkst1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst2&lt;/name&gt;
                    &lt;role&gt;rxblkst2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst3&lt;/name&gt;
                    &lt;role&gt;rxblkst3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst4&lt;/name&gt;
                    &lt;role&gt;rxblkst4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst5&lt;/name&gt;
                    &lt;role&gt;rxblkst5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst6&lt;/name&gt;
                    &lt;role&gt;rxblkst6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxblkst7&lt;/name&gt;
                    &lt;role&gt;rxblkst7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd0&lt;/name&gt;
                    &lt;role&gt;rxsynchd0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd1&lt;/name&gt;
                    &lt;role&gt;rxsynchd1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd2&lt;/name&gt;
                    &lt;role&gt;rxsynchd2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd3&lt;/name&gt;
                    &lt;role&gt;rxsynchd3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd4&lt;/name&gt;
                    &lt;role&gt;rxsynchd4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd5&lt;/name&gt;
                    &lt;role&gt;rxsynchd5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd6&lt;/name&gt;
                    &lt;role&gt;rxsynchd6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxsynchd7&lt;/name&gt;
                    &lt;role&gt;rxsynchd7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff0&lt;/name&gt;
                    &lt;role&gt;currentcoeff0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff1&lt;/name&gt;
                    &lt;role&gt;currentcoeff1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff2&lt;/name&gt;
                    &lt;role&gt;currentcoeff2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff3&lt;/name&gt;
                    &lt;role&gt;currentcoeff3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff4&lt;/name&gt;
                    &lt;role&gt;currentcoeff4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff5&lt;/name&gt;
                    &lt;role&gt;currentcoeff5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff6&lt;/name&gt;
                    &lt;role&gt;currentcoeff6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentcoeff7&lt;/name&gt;
                    &lt;role&gt;currentcoeff7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset0&lt;/name&gt;
                    &lt;role&gt;currentrxpreset0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset1&lt;/name&gt;
                    &lt;role&gt;currentrxpreset1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset2&lt;/name&gt;
                    &lt;role&gt;currentrxpreset2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset3&lt;/name&gt;
                    &lt;role&gt;currentrxpreset3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset4&lt;/name&gt;
                    &lt;role&gt;currentrxpreset4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset5&lt;/name&gt;
                    &lt;role&gt;currentrxpreset5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset6&lt;/name&gt;
                    &lt;role&gt;currentrxpreset6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;currentrxpreset7&lt;/name&gt;
                    &lt;role&gt;currentrxpreset7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd0&lt;/name&gt;
                    &lt;role&gt;txsynchd0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd1&lt;/name&gt;
                    &lt;role&gt;txsynchd1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd2&lt;/name&gt;
                    &lt;role&gt;txsynchd2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd3&lt;/name&gt;
                    &lt;role&gt;txsynchd3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd4&lt;/name&gt;
                    &lt;role&gt;txsynchd4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd5&lt;/name&gt;
                    &lt;role&gt;txsynchd5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd6&lt;/name&gt;
                    &lt;role&gt;txsynchd6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txsynchd7&lt;/name&gt;
                    &lt;role&gt;txsynchd7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst0&lt;/name&gt;
                    &lt;role&gt;txblkst0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst1&lt;/name&gt;
                    &lt;role&gt;txblkst1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst2&lt;/name&gt;
                    &lt;role&gt;txblkst2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst3&lt;/name&gt;
                    &lt;role&gt;txblkst3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst4&lt;/name&gt;
                    &lt;role&gt;txblkst4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst5&lt;/name&gt;
                    &lt;role&gt;txblkst5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst6&lt;/name&gt;
                    &lt;role&gt;txblkst6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txblkst7&lt;/name&gt;
                    &lt;role&gt;txblkst7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip0&lt;/name&gt;
                    &lt;role&gt;txdataskip0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip1&lt;/name&gt;
                    &lt;role&gt;txdataskip1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip2&lt;/name&gt;
                    &lt;role&gt;txdataskip2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip3&lt;/name&gt;
                    &lt;role&gt;txdataskip3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip4&lt;/name&gt;
                    &lt;role&gt;txdataskip4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip5&lt;/name&gt;
                    &lt;role&gt;txdataskip5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip6&lt;/name&gt;
                    &lt;role&gt;txdataskip6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txdataskip7&lt;/name&gt;
                    &lt;role&gt;txdataskip7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate0&lt;/name&gt;
                    &lt;role&gt;rate0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate1&lt;/name&gt;
                    &lt;role&gt;rate1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate2&lt;/name&gt;
                    &lt;role&gt;rate2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate3&lt;/name&gt;
                    &lt;role&gt;rate3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate4&lt;/name&gt;
                    &lt;role&gt;rate4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate5&lt;/name&gt;
                    &lt;role&gt;rate5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate6&lt;/name&gt;
                    &lt;role&gt;rate6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rate7&lt;/name&gt;
                    &lt;role&gt;rate7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hip_serial&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in0&lt;/name&gt;
                    &lt;role&gt;rx_in0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in1&lt;/name&gt;
                    &lt;role&gt;rx_in1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in2&lt;/name&gt;
                    &lt;role&gt;rx_in2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in3&lt;/name&gt;
                    &lt;role&gt;rx_in3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in4&lt;/name&gt;
                    &lt;role&gt;rx_in4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in5&lt;/name&gt;
                    &lt;role&gt;rx_in5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in6&lt;/name&gt;
                    &lt;role&gt;rx_in6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_in7&lt;/name&gt;
                    &lt;role&gt;rx_in7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out0&lt;/name&gt;
                    &lt;role&gt;tx_out0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out1&lt;/name&gt;
                    &lt;role&gt;tx_out1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out2&lt;/name&gt;
                    &lt;role&gt;tx_out2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out3&lt;/name&gt;
                    &lt;role&gt;tx_out3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out4&lt;/name&gt;
                    &lt;role&gt;tx_out4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out5&lt;/name&gt;
                    &lt;role&gt;tx_out5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out6&lt;/name&gt;
                    &lt;role&gt;tx_out6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_out7&lt;/name&gt;
                    &lt;role&gt;tx_out7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;txs&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_address_i&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;40&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_chipselect_i&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_byteenable_i&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_readdata_o&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_writedata_i&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_read_i&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_write_i&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_readdatavalid_o&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;txs_waitrequest_o&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;1099511627776&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rxm_bar2&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_byteenable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_readdata_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_readdatavalid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rxm_bar2_waitrequest_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;2&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;dma_rd_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dma_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dma_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dma_write_data_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dma_wait_request_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dma_burst_count_o&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dma_byte_enable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;dma_wr_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dma_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dma_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dma_read_data_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dma_wait_request_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dma_burst_count_o&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dma_read_data_valid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rd_dts_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dts_chip_select_i&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dts_write_i&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dts_burst_count_i&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dts_address_i&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dts_write_data_i&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dts_wait_request_o&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;8192&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;wr_dts_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dts_chip_select_i&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dts_write_i&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dts_burst_count_i&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dts_address_i&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dts_write_data_i&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dts_wait_request_o&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;8192&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rd_dcm_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_byte_enable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_wait_request_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_read_data_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_dcm_read_data_valid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;wr_dcm_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_byte_enable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_wait_request_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_read_data_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wr_dcm_read_data_valid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;coreclkout_hip&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="slave_address_map_3_hwtcl" value="0" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;app_nreset_status&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_nreset_status&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;coreclkout_hip&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;coreclkout_hip&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dma_rd_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_write_data_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_burst_count_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_byte_enable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dma_wr_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_read_data_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_burst_count_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_read_data_valid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_ctrl&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;test_in&lt;/name&gt;
                        &lt;role&gt;test_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;simu_mode_pipe&lt;/name&gt;
                        &lt;role&gt;simu_mode_pipe&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_pipe&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;sim_pipe_pclk_in&lt;/name&gt;
                        &lt;role&gt;sim_pipe_pclk_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;sim_pipe_rate&lt;/name&gt;
                        &lt;role&gt;sim_pipe_rate&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;sim_ltssmstate&lt;/name&gt;
                        &lt;role&gt;sim_ltssmstate&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel0&lt;/name&gt;
                        &lt;role&gt;eidleinfersel0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel1&lt;/name&gt;
                        &lt;role&gt;eidleinfersel1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel2&lt;/name&gt;
                        &lt;role&gt;eidleinfersel2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel3&lt;/name&gt;
                        &lt;role&gt;eidleinfersel3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel4&lt;/name&gt;
                        &lt;role&gt;eidleinfersel4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel5&lt;/name&gt;
                        &lt;role&gt;eidleinfersel5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel6&lt;/name&gt;
                        &lt;role&gt;eidleinfersel6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel7&lt;/name&gt;
                        &lt;role&gt;eidleinfersel7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown0&lt;/name&gt;
                        &lt;role&gt;powerdown0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown1&lt;/name&gt;
                        &lt;role&gt;powerdown1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown2&lt;/name&gt;
                        &lt;role&gt;powerdown2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown3&lt;/name&gt;
                        &lt;role&gt;powerdown3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown4&lt;/name&gt;
                        &lt;role&gt;powerdown4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown5&lt;/name&gt;
                        &lt;role&gt;powerdown5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown6&lt;/name&gt;
                        &lt;role&gt;powerdown6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown7&lt;/name&gt;
                        &lt;role&gt;powerdown7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity0&lt;/name&gt;
                        &lt;role&gt;rxpolarity0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity1&lt;/name&gt;
                        &lt;role&gt;rxpolarity1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity2&lt;/name&gt;
                        &lt;role&gt;rxpolarity2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity3&lt;/name&gt;
                        &lt;role&gt;rxpolarity3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity4&lt;/name&gt;
                        &lt;role&gt;rxpolarity4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity5&lt;/name&gt;
                        &lt;role&gt;rxpolarity5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity6&lt;/name&gt;
                        &lt;role&gt;rxpolarity6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity7&lt;/name&gt;
                        &lt;role&gt;rxpolarity7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl0&lt;/name&gt;
                        &lt;role&gt;txcompl0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl1&lt;/name&gt;
                        &lt;role&gt;txcompl1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl2&lt;/name&gt;
                        &lt;role&gt;txcompl2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl3&lt;/name&gt;
                        &lt;role&gt;txcompl3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl4&lt;/name&gt;
                        &lt;role&gt;txcompl4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl5&lt;/name&gt;
                        &lt;role&gt;txcompl5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl6&lt;/name&gt;
                        &lt;role&gt;txcompl6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl7&lt;/name&gt;
                        &lt;role&gt;txcompl7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata0&lt;/name&gt;
                        &lt;role&gt;txdata0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata1&lt;/name&gt;
                        &lt;role&gt;txdata1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata2&lt;/name&gt;
                        &lt;role&gt;txdata2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata3&lt;/name&gt;
                        &lt;role&gt;txdata3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata4&lt;/name&gt;
                        &lt;role&gt;txdata4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata5&lt;/name&gt;
                        &lt;role&gt;txdata5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata6&lt;/name&gt;
                        &lt;role&gt;txdata6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata7&lt;/name&gt;
                        &lt;role&gt;txdata7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak0&lt;/name&gt;
                        &lt;role&gt;txdatak0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak1&lt;/name&gt;
                        &lt;role&gt;txdatak1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak2&lt;/name&gt;
                        &lt;role&gt;txdatak2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak3&lt;/name&gt;
                        &lt;role&gt;txdatak3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak4&lt;/name&gt;
                        &lt;role&gt;txdatak4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak5&lt;/name&gt;
                        &lt;role&gt;txdatak5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak6&lt;/name&gt;
                        &lt;role&gt;txdatak6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak7&lt;/name&gt;
                        &lt;role&gt;txdatak7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx0&lt;/name&gt;
                        &lt;role&gt;txdetectrx0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx1&lt;/name&gt;
                        &lt;role&gt;txdetectrx1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx2&lt;/name&gt;
                        &lt;role&gt;txdetectrx2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx3&lt;/name&gt;
                        &lt;role&gt;txdetectrx3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx4&lt;/name&gt;
                        &lt;role&gt;txdetectrx4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx5&lt;/name&gt;
                        &lt;role&gt;txdetectrx5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx6&lt;/name&gt;
                        &lt;role&gt;txdetectrx6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx7&lt;/name&gt;
                        &lt;role&gt;txdetectrx7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle0&lt;/name&gt;
                        &lt;role&gt;txelecidle0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle1&lt;/name&gt;
                        &lt;role&gt;txelecidle1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle2&lt;/name&gt;
                        &lt;role&gt;txelecidle2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle3&lt;/name&gt;
                        &lt;role&gt;txelecidle3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle4&lt;/name&gt;
                        &lt;role&gt;txelecidle4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle5&lt;/name&gt;
                        &lt;role&gt;txelecidle5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle6&lt;/name&gt;
                        &lt;role&gt;txelecidle6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle7&lt;/name&gt;
                        &lt;role&gt;txelecidle7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph0&lt;/name&gt;
                        &lt;role&gt;txdeemph0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph1&lt;/name&gt;
                        &lt;role&gt;txdeemph1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph2&lt;/name&gt;
                        &lt;role&gt;txdeemph2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph3&lt;/name&gt;
                        &lt;role&gt;txdeemph3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph4&lt;/name&gt;
                        &lt;role&gt;txdeemph4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph5&lt;/name&gt;
                        &lt;role&gt;txdeemph5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph6&lt;/name&gt;
                        &lt;role&gt;txdeemph6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph7&lt;/name&gt;
                        &lt;role&gt;txdeemph7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin0&lt;/name&gt;
                        &lt;role&gt;txmargin0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin1&lt;/name&gt;
                        &lt;role&gt;txmargin1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin2&lt;/name&gt;
                        &lt;role&gt;txmargin2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin3&lt;/name&gt;
                        &lt;role&gt;txmargin3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin4&lt;/name&gt;
                        &lt;role&gt;txmargin4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin5&lt;/name&gt;
                        &lt;role&gt;txmargin5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin6&lt;/name&gt;
                        &lt;role&gt;txmargin6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin7&lt;/name&gt;
                        &lt;role&gt;txmargin7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing0&lt;/name&gt;
                        &lt;role&gt;txswing0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing1&lt;/name&gt;
                        &lt;role&gt;txswing1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing2&lt;/name&gt;
                        &lt;role&gt;txswing2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing3&lt;/name&gt;
                        &lt;role&gt;txswing3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing4&lt;/name&gt;
                        &lt;role&gt;txswing4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing5&lt;/name&gt;
                        &lt;role&gt;txswing5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing6&lt;/name&gt;
                        &lt;role&gt;txswing6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing7&lt;/name&gt;
                        &lt;role&gt;txswing7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus0&lt;/name&gt;
                        &lt;role&gt;phystatus0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus1&lt;/name&gt;
                        &lt;role&gt;phystatus1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus2&lt;/name&gt;
                        &lt;role&gt;phystatus2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus3&lt;/name&gt;
                        &lt;role&gt;phystatus3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus4&lt;/name&gt;
                        &lt;role&gt;phystatus4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus5&lt;/name&gt;
                        &lt;role&gt;phystatus5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus6&lt;/name&gt;
                        &lt;role&gt;phystatus6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus7&lt;/name&gt;
                        &lt;role&gt;phystatus7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata0&lt;/name&gt;
                        &lt;role&gt;rxdata0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata1&lt;/name&gt;
                        &lt;role&gt;rxdata1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata2&lt;/name&gt;
                        &lt;role&gt;rxdata2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata3&lt;/name&gt;
                        &lt;role&gt;rxdata3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata4&lt;/name&gt;
                        &lt;role&gt;rxdata4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata5&lt;/name&gt;
                        &lt;role&gt;rxdata5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata6&lt;/name&gt;
                        &lt;role&gt;rxdata6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata7&lt;/name&gt;
                        &lt;role&gt;rxdata7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak0&lt;/name&gt;
                        &lt;role&gt;rxdatak0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak1&lt;/name&gt;
                        &lt;role&gt;rxdatak1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak2&lt;/name&gt;
                        &lt;role&gt;rxdatak2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak3&lt;/name&gt;
                        &lt;role&gt;rxdatak3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak4&lt;/name&gt;
                        &lt;role&gt;rxdatak4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak5&lt;/name&gt;
                        &lt;role&gt;rxdatak5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak6&lt;/name&gt;
                        &lt;role&gt;rxdatak6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak7&lt;/name&gt;
                        &lt;role&gt;rxdatak7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle0&lt;/name&gt;
                        &lt;role&gt;rxelecidle0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle1&lt;/name&gt;
                        &lt;role&gt;rxelecidle1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle2&lt;/name&gt;
                        &lt;role&gt;rxelecidle2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle3&lt;/name&gt;
                        &lt;role&gt;rxelecidle3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle4&lt;/name&gt;
                        &lt;role&gt;rxelecidle4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle5&lt;/name&gt;
                        &lt;role&gt;rxelecidle5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle6&lt;/name&gt;
                        &lt;role&gt;rxelecidle6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle7&lt;/name&gt;
                        &lt;role&gt;rxelecidle7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus0&lt;/name&gt;
                        &lt;role&gt;rxstatus0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus1&lt;/name&gt;
                        &lt;role&gt;rxstatus1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus2&lt;/name&gt;
                        &lt;role&gt;rxstatus2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus3&lt;/name&gt;
                        &lt;role&gt;rxstatus3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus4&lt;/name&gt;
                        &lt;role&gt;rxstatus4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus5&lt;/name&gt;
                        &lt;role&gt;rxstatus5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus6&lt;/name&gt;
                        &lt;role&gt;rxstatus6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus7&lt;/name&gt;
                        &lt;role&gt;rxstatus7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid0&lt;/name&gt;
                        &lt;role&gt;rxvalid0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid1&lt;/name&gt;
                        &lt;role&gt;rxvalid1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid2&lt;/name&gt;
                        &lt;role&gt;rxvalid2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid3&lt;/name&gt;
                        &lt;role&gt;rxvalid3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid4&lt;/name&gt;
                        &lt;role&gt;rxvalid4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid5&lt;/name&gt;
                        &lt;role&gt;rxvalid5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid6&lt;/name&gt;
                        &lt;role&gt;rxvalid6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid7&lt;/name&gt;
                        &lt;role&gt;rxvalid7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip0&lt;/name&gt;
                        &lt;role&gt;rxdataskip0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip1&lt;/name&gt;
                        &lt;role&gt;rxdataskip1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip2&lt;/name&gt;
                        &lt;role&gt;rxdataskip2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip3&lt;/name&gt;
                        &lt;role&gt;rxdataskip3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip4&lt;/name&gt;
                        &lt;role&gt;rxdataskip4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip5&lt;/name&gt;
                        &lt;role&gt;rxdataskip5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip6&lt;/name&gt;
                        &lt;role&gt;rxdataskip6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip7&lt;/name&gt;
                        &lt;role&gt;rxdataskip7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst0&lt;/name&gt;
                        &lt;role&gt;rxblkst0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst1&lt;/name&gt;
                        &lt;role&gt;rxblkst1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst2&lt;/name&gt;
                        &lt;role&gt;rxblkst2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst3&lt;/name&gt;
                        &lt;role&gt;rxblkst3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst4&lt;/name&gt;
                        &lt;role&gt;rxblkst4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst5&lt;/name&gt;
                        &lt;role&gt;rxblkst5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst6&lt;/name&gt;
                        &lt;role&gt;rxblkst6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst7&lt;/name&gt;
                        &lt;role&gt;rxblkst7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd0&lt;/name&gt;
                        &lt;role&gt;rxsynchd0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd1&lt;/name&gt;
                        &lt;role&gt;rxsynchd1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd2&lt;/name&gt;
                        &lt;role&gt;rxsynchd2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd3&lt;/name&gt;
                        &lt;role&gt;rxsynchd3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd4&lt;/name&gt;
                        &lt;role&gt;rxsynchd4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd5&lt;/name&gt;
                        &lt;role&gt;rxsynchd5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd6&lt;/name&gt;
                        &lt;role&gt;rxsynchd6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd7&lt;/name&gt;
                        &lt;role&gt;rxsynchd7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff0&lt;/name&gt;
                        &lt;role&gt;currentcoeff0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff1&lt;/name&gt;
                        &lt;role&gt;currentcoeff1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff2&lt;/name&gt;
                        &lt;role&gt;currentcoeff2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff3&lt;/name&gt;
                        &lt;role&gt;currentcoeff3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff4&lt;/name&gt;
                        &lt;role&gt;currentcoeff4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff5&lt;/name&gt;
                        &lt;role&gt;currentcoeff5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff6&lt;/name&gt;
                        &lt;role&gt;currentcoeff6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff7&lt;/name&gt;
                        &lt;role&gt;currentcoeff7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset0&lt;/name&gt;
                        &lt;role&gt;currentrxpreset0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset1&lt;/name&gt;
                        &lt;role&gt;currentrxpreset1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset2&lt;/name&gt;
                        &lt;role&gt;currentrxpreset2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset3&lt;/name&gt;
                        &lt;role&gt;currentrxpreset3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset4&lt;/name&gt;
                        &lt;role&gt;currentrxpreset4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset5&lt;/name&gt;
                        &lt;role&gt;currentrxpreset5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset6&lt;/name&gt;
                        &lt;role&gt;currentrxpreset6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset7&lt;/name&gt;
                        &lt;role&gt;currentrxpreset7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd0&lt;/name&gt;
                        &lt;role&gt;txsynchd0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd1&lt;/name&gt;
                        &lt;role&gt;txsynchd1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd2&lt;/name&gt;
                        &lt;role&gt;txsynchd2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd3&lt;/name&gt;
                        &lt;role&gt;txsynchd3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd4&lt;/name&gt;
                        &lt;role&gt;txsynchd4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd5&lt;/name&gt;
                        &lt;role&gt;txsynchd5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd6&lt;/name&gt;
                        &lt;role&gt;txsynchd6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd7&lt;/name&gt;
                        &lt;role&gt;txsynchd7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst0&lt;/name&gt;
                        &lt;role&gt;txblkst0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst1&lt;/name&gt;
                        &lt;role&gt;txblkst1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst2&lt;/name&gt;
                        &lt;role&gt;txblkst2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst3&lt;/name&gt;
                        &lt;role&gt;txblkst3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst4&lt;/name&gt;
                        &lt;role&gt;txblkst4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst5&lt;/name&gt;
                        &lt;role&gt;txblkst5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst6&lt;/name&gt;
                        &lt;role&gt;txblkst6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst7&lt;/name&gt;
                        &lt;role&gt;txblkst7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip0&lt;/name&gt;
                        &lt;role&gt;txdataskip0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip1&lt;/name&gt;
                        &lt;role&gt;txdataskip1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip2&lt;/name&gt;
                        &lt;role&gt;txdataskip2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip3&lt;/name&gt;
                        &lt;role&gt;txdataskip3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip4&lt;/name&gt;
                        &lt;role&gt;txdataskip4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip5&lt;/name&gt;
                        &lt;role&gt;txdataskip5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip6&lt;/name&gt;
                        &lt;role&gt;txdataskip6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip7&lt;/name&gt;
                        &lt;role&gt;txdataskip7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate0&lt;/name&gt;
                        &lt;role&gt;rate0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate1&lt;/name&gt;
                        &lt;role&gt;rate1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate2&lt;/name&gt;
                        &lt;role&gt;rate2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate3&lt;/name&gt;
                        &lt;role&gt;rate3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate4&lt;/name&gt;
                        &lt;role&gt;rate4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate5&lt;/name&gt;
                        &lt;role&gt;rate5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate6&lt;/name&gt;
                        &lt;role&gt;rate6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate7&lt;/name&gt;
                        &lt;role&gt;rate7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_serial&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in0&lt;/name&gt;
                        &lt;role&gt;rx_in0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in1&lt;/name&gt;
                        &lt;role&gt;rx_in1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in2&lt;/name&gt;
                        &lt;role&gt;rx_in2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in3&lt;/name&gt;
                        &lt;role&gt;rx_in3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in4&lt;/name&gt;
                        &lt;role&gt;rx_in4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in5&lt;/name&gt;
                        &lt;role&gt;rx_in5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in6&lt;/name&gt;
                        &lt;role&gt;rx_in6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in7&lt;/name&gt;
                        &lt;role&gt;rx_in7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out0&lt;/name&gt;
                        &lt;role&gt;tx_out0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out1&lt;/name&gt;
                        &lt;role&gt;tx_out1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out2&lt;/name&gt;
                        &lt;role&gt;tx_out2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out3&lt;/name&gt;
                        &lt;role&gt;tx_out3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out4&lt;/name&gt;
                        &lt;role&gt;tx_out4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out5&lt;/name&gt;
                        &lt;role&gt;tx_out5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out6&lt;/name&gt;
                        &lt;role&gt;tx_out6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out7&lt;/name&gt;
                        &lt;role&gt;tx_out7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;npor&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;npor&lt;/name&gt;
                        &lt;role&gt;npor&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;pin_perst&lt;/name&gt;
                        &lt;role&gt;pin_perst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rd_dcm_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_byte_enable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_read_data_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_read_data_valid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rd_dts_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_chip_select_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_burst_count_i&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_write_data_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_wait_request_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8192&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rxm_bar2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_byteenable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_readdata_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_readdatavalid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_waitrequest_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;txs&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;40&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_chipselect_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_byteenable_i&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_readdata_o&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_writedata_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_read_i&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_readdatavalid_o&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_waitrequest_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;1099511627776&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wr_dcm_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_byte_enable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_read_data_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_read_data_valid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wr_dts_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_chip_select_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_burst_count_i&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_write_data_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_wait_request_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8192&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_pcie_a10_hip&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Intel Arria 10/Cyclone 10 Hard IP for PCI Express&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_RXM_IRQ_INTERRUPTS_USED&lt;/parameterName&gt;
                &lt;parameterType&gt;java.math.BigInteger&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_irq&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;INTERRUPTS_USED&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;base_device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;BASE_DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;design_environment_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DESIGN_ENVIRONMENT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;device_family&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;part_trait_device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_0_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_1_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar1&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_2_hprxm_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hprxm&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_2_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar2&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_3_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar3&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_4_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar4&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_5_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar5&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;coreclkout_hip&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;coreclkout_hip&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;rd_dts_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;rd_dts_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;rd_dts_slave&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;13&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;rxm_bar2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;rxm_bar2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;29&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;txs&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;txs&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;txs&apos; start=&apos;0x0&apos; end=&apos;0x10000000000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;40&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;wr_dts_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;wr_dts_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;wr_dts_slave&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;13&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="design_environment_hwtcl" value="" />
  <parameter name="slave_address_map_2_hwtcl" value="29" />
  <parameter name="slave_address_map_2_hprxm_hwtcl" value="0" />
  <parameter name="logicalView" value="ip/top_hw/top_DUT.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.hip_serial&lt;/key&gt;
            &lt;value&gt;pcie_tb.hip_serial&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.refclk&lt;/key&gt;
            &lt;value&gt;pcie_tb.refclk&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.class&lt;/key&gt;
            &lt;value&gt;altera_pcie_a10_tbed&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.apps_type_hwtcl&lt;/key&gt;
            &lt;value&gt;6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_control_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_npor_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_pipe_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl&lt;/key&gt;
            &lt;value&gt;Gen3 (8.0 Gbps)&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.lane_mask_hwtcl&lt;/key&gt;
            &lt;value&gt;x8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl&lt;/key&gt;
            &lt;value&gt;100 MHz&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.port_type_hwtcl&lt;/key&gt;
            &lt;value&gt;Native endpoint&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.serial_sim_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.version&lt;/key&gt;
            &lt;value&gt;19.1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="slave_address_map_1_hwtcl" value="0" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_RXM_IRQ_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="part_trait_device" value="10AX115S2F45I1SG" />
  <parameter name="slave_address_map_0_hwtcl" value="0" />
  <parameter name="slave_address_map_5_hwtcl" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_DUT&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_DUT&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_DUT&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_DUT&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_DUT&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_DUT&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_DUT&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="top_hw" as="DUT" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_DUT"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="top_clk_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="inputClockFrequency" value="250000000" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;250000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_out&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;250000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n_out&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_out&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_out&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;clock_source&lt;/className&gt;
        &lt;displayName&gt;Clock Source&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;inputClockFrequency&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_clk_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_clk_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_clk_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_clk_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_clk_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_clk_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_clk_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/top_hw/top_clk_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="top_hw" as="clk_0" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_clk_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="top_emif_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_amm_0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_ready_0&lt;/name&gt;
                        &lt;role&gt;waitrequest_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_read_0&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_write_0&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_address_0&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;22&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdata_0&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_writedata_0&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_burstcount_0&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_byteenable_0&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdatavalid_0&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;268435456&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_usr_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;emif_usr_reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;266666750&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;global_reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;global_reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;global_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck&lt;/name&gt;
                        &lt;role&gt;mem_ck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_n&lt;/name&gt;
                        &lt;role&gt;mem_ck_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_a&lt;/name&gt;
                        &lt;role&gt;mem_a&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_act_n&lt;/name&gt;
                        &lt;role&gt;mem_act_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ba&lt;/name&gt;
                        &lt;role&gt;mem_ba&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_bg&lt;/name&gt;
                        &lt;role&gt;mem_bg&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_n&lt;/name&gt;
                        &lt;role&gt;mem_cs_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_odt&lt;/name&gt;
                        &lt;role&gt;mem_odt&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs&lt;/name&gt;
                        &lt;role&gt;mem_dqs&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_n&lt;/name&gt;
                        &lt;role&gt;mem_dqs_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dbi_n&lt;/name&gt;
                        &lt;role&gt;mem_dbi_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_success&lt;/name&gt;
                        &lt;role&gt;local_cal_success&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_fail&lt;/name&gt;
                        &lt;role&gt;local_cal_fail&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif&lt;/className&gt;
        &lt;version&gt;18.0&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Arria 10 FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl_amm_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl_amm_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;28&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_usr_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_usr_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;266666750&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="top_hw_emif_0" />
  <parameter name="logicalView" value="ip/top_hw/top_emif_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_emif_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_emif_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_emif_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_emif_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_emif_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_emif_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_emif_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="top_hw" as="emif_0" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_emif_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="top_onchip_memory2_0">
  <parameter name="hlsFile" value="" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_40_ROUTING 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 IS_UDM_BASED 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PARTIALLY_GOOD_DIE 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 QPA_USES_PAN2 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 0 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 0 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 1 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="autoInitializationFileName" value="top_hw_onchip_memory2_0" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk2&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk2&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset2&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset2&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req2&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address2&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect2&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken2&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write2&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata2&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata2&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable2&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;18.0&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x10000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s2&apos; start=&apos;0x0&apos; end=&apos;0x10000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_onchip_memory2_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_onchip_memory2_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_onchip_memory2_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_onchip_memory2_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_onchip_memory2_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_onchip_memory2_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_onchip_memory2_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/top_hw/top_onchip_memory2_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;&quot;&quot;&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;top_onchip_memory2_0_onchip_memory2_0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;65536&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;256&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;top_onchip_memory2_0_onchip_memory2_0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="top_hw" as="onchip_memory2_0" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_onchip_memory2_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="top_hw_altera_mm_interconnect_191_scrfrry">
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {DUT_dma_rd_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READ} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_dma_wr_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_rxm_bar2_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READ} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {emif_0_ctrl_amm_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_DATA_W} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READDATA} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READ} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_LOCK} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {SYNC_RESET} {0};add_instance {DUT_rd_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {SYNC_RESET} {0};add_instance {DUT_wr_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {SYNC_RESET} {0};add_instance {DUT_dma_rd_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_WUNIQUE} {408};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DOMAIN_H} {407};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DOMAIN_L} {406};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SNOOP_H} {405};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SNOOP_L} {402};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BARRIER_H} {401};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BARRIER_L} {400};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_QOS_H} {380};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_QOS_L} {380};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_SIDEBAND_H} {378};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_SIDEBAND_L} {378};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_H} {377};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_L} {377};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_CACHE_H} {394};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_CACHE_L} {391};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_THREAD_ID_H} {387};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_THREAD_ID_L} {387};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_dma_rd_master_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_rd_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_rd_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;emif_0_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DUT_rd_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000080002000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;DUT_wr_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080002000&quot;
   end=&quot;0x00000000080004000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_dma_rd_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {ID} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_dma_rd_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SYNC_RESET} {0};add_instance {DUT_dma_wr_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_WUNIQUE} {408};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DOMAIN_H} {407};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DOMAIN_L} {406};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SNOOP_H} {405};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SNOOP_L} {402};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BARRIER_H} {401};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BARRIER_L} {400};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_QOS_H} {380};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_QOS_L} {380};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_SIDEBAND_H} {378};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_SIDEBAND_L} {378};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_H} {377};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_L} {377};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_CACHE_H} {394};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_CACHE_L} {391};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_THREAD_ID_H} {387};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_THREAD_ID_L} {387};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_dma_wr_master_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_wr_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;emif_0_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_dma_wr_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {ID} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_dma_wr_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SYNC_RESET} {0};add_instance {DUT_rxm_bar2_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_WUNIQUE} {156};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DOMAIN_H} {155};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DOMAIN_L} {154};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SNOOP_H} {153};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SNOOP_L} {150};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BARRIER_H} {149};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BARRIER_L} {148};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_QOS_H} {128};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_QOS_L} {128};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_SIDEBAND_H} {126};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_SIDEBAND_L} {126};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_SIDEBAND_H} {125};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_SIDEBAND_L} {125};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_TYPE_H} {124};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_TYPE_L} {123};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_CACHE_H} {142};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_CACHE_L} {139};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_THREAD_ID_H} {135};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_THREAD_ID_L} {135};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_SIZE_H} {122};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_SIZE_L} {120};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BEGIN_BURST} {127};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_PROTECTION_H} {138};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_PROTECTION_L} {136};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURSTWRAP_H} {119};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SRC_ID_H} {131};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SRC_ID_L} {129};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DEST_ID_H} {134};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DEST_ID_L} {132};set_instance_parameter_value {DUT_rxm_bar2_agent} {ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;emif_0_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_rxm_bar2_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_rxm_bar2_agent} {ID} {2};set_instance_parameter_value {DUT_rxm_bar2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_rxm_bar2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_rxm_bar2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_rxm_bar2_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BEGIN_BURST} {667};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_PROTECTION_H} {678};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_PROTECTION_L} {676};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_SRC_ID_H} {671};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_SRC_ID_L} {669};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DEST_ID_H} {674};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DEST_ID_L} {672};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ID} {2};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {FIFO_DEPTH} {1024};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {DUT_rd_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_rd_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_rd_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_rd_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {DUT_rd_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ID} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {SYNC_RESET} {0};add_instance {DUT_rd_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ECC_ENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {DUT_wr_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_wr_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_wr_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_wr_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {DUT_wr_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ID} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {SYNC_RESET} {0};add_instance {DUT_wr_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 4 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0100 0010 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000000 0x80000000 0x80002000 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x10010000 0x80002000 0x80004000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {351};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router} {PKT_TRANS_READ} {355};set_instance_parameter_value {router} {ST_DATA_W} {409};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x10000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000 0x10010000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {351};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_001} {ST_DATA_W} {409};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x10000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x10000000 0x10010000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {138};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {136};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {134};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {132};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {157};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {639};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {678};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {676};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {674};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {672};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_003} {ST_DATA_W} {697};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {351};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_004} {ST_DATA_W} {409};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {351};set_instance_parameter_value {router_005} {PKT_ADDR_L} {288};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_005} {ST_DATA_W} {409};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {351};set_instance_parameter_value {router_006} {PKT_ADDR_L} {288};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_006} {ST_DATA_W} {409};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {351};set_instance_parameter_value {router_007} {PKT_ADDR_L} {288};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_007} {ST_DATA_W} {409};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {0};add_instance {DUT_dma_wr_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {DUT_dma_wr_master_limiter} {SYNC_RESET} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_THREAD_ID_H} {387};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_THREAD_ID_L} {387};set_instance_parameter_value {DUT_dma_wr_master_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {DUT_dma_wr_master_limiter} {MAX_OUTSTANDING_RESPONSES} {95};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PIPELINED} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_wr_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_wr_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {DUT_dma_wr_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {DUT_dma_wr_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_limiter} {REORDER} {0};add_instance {DUT_rxm_bar2_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {DUT_rxm_bar2_limiter} {SYNC_RESET} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_DEST_ID_H} {134};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_DEST_ID_L} {132};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_SRC_ID_H} {131};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_SRC_ID_L} {129};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_THREAD_ID_H} {135};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_THREAD_ID_L} {135};set_instance_parameter_value {DUT_rxm_bar2_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {MAX_OUTSTANDING_RESPONSES} {95};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PIPELINED} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_limiter} {REORDER} {0};add_instance {onchip_memory2_0_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {409};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {409};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {157};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {697};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {697};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {409};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {409};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {157};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {0};add_instance {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {697};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {697};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {119};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {697};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {119};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {409};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_ST_DATA_W} {409};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_ST_DATA_W} {409};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_ST_DATA_W} {157};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_ST_DATA_W} {157};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {SYNC_RESET} {0};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo} {SYNC_RESET} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_001} {SYNC_RESET} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_002} {SYNC_RESET} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_003} {SYNC_RESET} {0};add_instance {async_fifo_004} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_004} {SYNC_RESET} {0};add_instance {async_fifo_005} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_005} {SYNC_RESET} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {0};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {0};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {0};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {0};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {0};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {0};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {0};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {0};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_008} {SYNC_RESET} {0};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {0};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {0};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {0};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {0};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {0};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {0};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {0};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {0};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {0};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {0};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {0};add_instance {onchip_memory2_0_reset2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {emif_0_emif_usr_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {emif_0_emif_usr_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {266666750};set_instance_parameter_value {emif_0_emif_usr_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_dma_rd_master_translator.avalon_universal_master_0} {DUT_dma_rd_master_agent.av} {avalon};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux.src} {DUT_dma_rd_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_dma_rd_master_agent.rp} {qsys_mm.response};add_connection {DUT_dma_wr_master_translator.avalon_universal_master_0} {DUT_dma_wr_master_agent.av} {avalon};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {DUT_rxm_bar2_translator.avalon_universal_master_0} {DUT_rxm_bar2_agent.av} {avalon};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {emif_0_ctrl_amm_0_agent.m0} {emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {emif_0_ctrl_amm_0_agent.rf_source} {emif_0_ctrl_amm_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {emif_0_ctrl_amm_0_agent_rsp_fifo.out} {emif_0_ctrl_amm_0_agent.rf_sink} {avalon_streaming};add_connection {emif_0_ctrl_amm_0_agent.rdata_fifo_src} {emif_0_ctrl_amm_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {emif_0_ctrl_amm_0_agent_rdata_fifo.out} {emif_0_ctrl_amm_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_rd_dts_slave_agent.m0} {DUT_rd_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {DUT_rd_dts_slave_agent.rf_source} {DUT_rd_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_rd_dts_slave_agent_rsp_fifo.out} {DUT_rd_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {DUT_rd_dts_slave_agent.rdata_fifo_src} {DUT_rd_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.m0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {onchip_memory2_0_s2_agent.rf_source} {onchip_memory2_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent_rsp_fifo.out} {onchip_memory2_0_s2_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.rdata_fifo_src} {onchip_memory2_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_wr_dts_slave_agent.m0} {DUT_wr_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {DUT_wr_dts_slave_agent.rf_source} {DUT_wr_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_wr_dts_slave_agent_rsp_fifo.out} {DUT_wr_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {DUT_wr_dts_slave_agent.rdata_fifo_src} {DUT_wr_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_dma_rd_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_dma_rd_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DUT_dma_wr_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {DUT_rxm_bar2_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_001.src} {DUT_dma_wr_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DUT_dma_wr_master_limiter.cmd_sink} {qsys_mm.command};add_connection {DUT_dma_wr_master_limiter.rsp_src} {DUT_dma_wr_master_agent.rp} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_limiter.rsp_src/DUT_dma_wr_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {DUT_rxm_bar2_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/DUT_rxm_bar2_limiter.cmd_sink} {qsys_mm.command};add_connection {DUT_rxm_bar2_limiter.rsp_src} {DUT_rxm_bar2_agent.rp} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_limiter.rsp_src/DUT_rxm_bar2_agent.rp} {qsys_mm.response};add_connection {cmd_mux_002.src} {onchip_memory2_0_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_memory2_0_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src0} {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src0} {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src1} {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux.src0} {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux.src1} {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux.src2} {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_004.src1} {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo.in} {qsys_mm.command};add_connection {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_001.in} {qsys_mm.command};add_connection {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_002.in} {qsys_mm.command};add_connection {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src/async_fifo_003.in} {qsys_mm.response};add_connection {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src} {async_fifo_004.in} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src/async_fifo_004.in} {qsys_mm.response};add_connection {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src} {async_fifo_005.in} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src/async_fifo_005.in} {qsys_mm.response};add_connection {DUT_dma_wr_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {DUT_dma_wr_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/DUT_dma_wr_master_limiter.rsp_sink} {qsys_mm.response};add_connection {DUT_rxm_bar2_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {DUT_rxm_bar2_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/DUT_rxm_bar2_limiter.rsp_sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {emif_0_ctrl_amm_0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/emif_0_ctrl_amm_0_agent.cp} {qsys_mm.command};add_connection {emif_0_ctrl_amm_0_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {DUT_rd_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/DUT_rd_dts_slave_agent.cp} {qsys_mm.command};add_connection {DUT_rd_dts_slave_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {DUT_rd_dts_slave_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s2_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {onchip_memory2_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/onchip_memory2_0_s2_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s2_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {DUT_wr_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/DUT_wr_dts_slave_agent.cp} {qsys_mm.command};add_connection {DUT_wr_dts_slave_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {DUT_wr_dts_slave_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {async_fifo.out} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {async_fifo_002.out} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.src} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.src/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {async_fifo_003.out} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_008.sink0} {qsys_mm.response};add_connection {mux_pipeline_008.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_009.sink0} {qsys_mm.response};add_connection {mux_pipeline_009.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_010.sink0} {qsys_mm.response};add_connection {mux_pipeline_010.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {async_fifo_004.out} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_004.out/mux_pipeline_012.sink0} {qsys_mm.response};add_connection {mux_pipeline_012.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {async_fifo_005.out} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_005.out/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.src} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.src/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_rd_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rd_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_wr_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_rd_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rd_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rd_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_wr_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_wr_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_translator.reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_agent.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_agent_rsp_fifo.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_agent_rdata_fifo.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dts_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dts_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dts_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dts_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_limiter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_limiter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_burst_adapter.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_reset2_reset_bridge.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_translator.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_agent.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_agent_rsp_fifo.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_agent_rdata_fifo.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_translator_reset_reset_bridge.clk} {clock};add_interface {DUT_dma_rd_master} {avalon} {slave};set_interface_property {DUT_dma_rd_master} {EXPORT_OF} {DUT_dma_rd_master_translator.avalon_anti_master_0};add_interface {DUT_dma_wr_master} {avalon} {slave};set_interface_property {DUT_dma_wr_master} {EXPORT_OF} {DUT_dma_wr_master_translator.avalon_anti_master_0};add_interface {DUT_rxm_bar2} {avalon} {slave};set_interface_property {DUT_rxm_bar2} {EXPORT_OF} {DUT_rxm_bar2_translator.avalon_anti_master_0};add_interface {emif_0_ctrl_amm_0} {avalon} {master};set_interface_property {emif_0_ctrl_amm_0} {EXPORT_OF} {emif_0_ctrl_amm_0_translator.avalon_anti_slave_0};add_interface {DUT_rd_dts_slave} {avalon} {master};set_interface_property {DUT_rd_dts_slave} {EXPORT_OF} {DUT_rd_dts_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};add_interface {DUT_wr_dts_slave} {avalon} {master};set_interface_property {DUT_wr_dts_slave} {EXPORT_OF} {DUT_wr_dts_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_reset2_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset2_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset2_reset_bridge.in_reset};add_interface {emif_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_0_ctrl_amm_0_translator_reset_reset_bridge.in_reset};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};add_interface {emif_0_emif_usr_clk} {clock} {slave};set_interface_property {emif_0_emif_usr_clk} {EXPORT_OF} {emif_0_emif_usr_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.DUT.dma_rd_master} {0};set_module_assignment {interconnect_id.DUT.dma_wr_master} {1};set_module_assignment {interconnect_id.DUT.rd_dts_slave} {0};set_module_assignment {interconnect_id.DUT.rxm_bar2} {2};set_module_assignment {interconnect_id.DUT.wr_dts_slave} {1};set_module_assignment {interconnect_id.emif_0.ctrl_amm_0} {2};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {3};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {4};" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_mm_interconnect_191/synth/top_hw_altera_mm_interconnect_191_scrfrry.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_mm_interconnect_191/synth/top_hw_altera_mm_interconnect_191_scrfrry.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_hw" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_mm_interconnect_191_scrfrry"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_6xefe7y"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_m64leea"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_4hnp2yy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_tjsusja"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_svxrzci"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_u6cxpni"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_fakurfy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_2coyymi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_burst_adapter_191_7422xpi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_2v5jvsa"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_mozyuqi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_bggfk5a"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_4ow47rq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_hgsyksi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_ku3jpgy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_hzqd6da"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_gbjax7a"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_pj2odpy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_lrmpvga"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_25cmumq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_i6xyepy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_ff67b3i"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_op7abui"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_jigh62i"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_zevtati"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_6qisuny"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_dc_fifo_191_7gx45aq"</message>
   <message level="Info" culprit="top_hw">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="top_hw_altera_mm_interconnect_191_3pabmzq">
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {DUT_rd_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_wr_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESS_W} {40};set_instance_parameter_value {DUT_txs_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_txs_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_txs_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_txs_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_txs_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_txs_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {DUT_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_txs_translator} {USE_READ} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_txs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_txs_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {DUT_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {DUT_txs_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {DUT_txs_translator} {SYNC_RESET} {0};add_instance {DUT_rd_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_WUNIQUE} {142};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DOMAIN_H} {141};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DOMAIN_L} {140};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SNOOP_H} {139};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SNOOP_L} {136};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BARRIER_H} {135};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BARRIER_L} {134};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_rd_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rd_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DUT_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000010000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ID} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_rd_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_rd_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_rd_dcm_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SYNC_RESET} {0};add_instance {DUT_wr_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_WUNIQUE} {142};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DOMAIN_H} {141};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DOMAIN_L} {140};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SNOOP_H} {139};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SNOOP_L} {136};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BARRIER_H} {135};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BARRIER_L} {134};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_wr_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_wr_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DUT_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000010000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ID} {1};set_instance_parameter_value {DUT_wr_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_wr_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_wr_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_wr_dcm_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SYNC_RESET} {0};add_instance {DUT_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_txs_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_txs_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_txs_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_txs_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_txs_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_txs_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_txs_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_txs_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_txs_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_txs_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_txs_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_txs_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_txs_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_txs_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_txs_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_txs_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_txs_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_txs_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_txs_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_txs_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_txs_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_txs_agent} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_txs_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {DUT_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_txs_agent} {ID} {0};set_instance_parameter_value {DUT_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_txs_agent} {ECC_ENABLE} {0};set_instance_parameter_value {DUT_txs_agent} {SYNC_RESET} {0};add_instance {DUT_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {144};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {143};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {143};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {143};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {143};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {143};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {143};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {143};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {143};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {143};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {DUT_rd_dcm_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_rd_dcm_master_translator.avalon_universal_master_0} {DUT_rd_dcm_master_agent.av} {avalon};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux.src} {DUT_rd_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_rd_dcm_master_agent.rp} {qsys_mm.response};add_connection {DUT_wr_dcm_master_translator.avalon_universal_master_0} {DUT_wr_dcm_master_agent.av} {avalon};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux_001.src} {DUT_wr_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/DUT_wr_dcm_master_agent.rp} {qsys_mm.response};add_connection {DUT_txs_agent.m0} {DUT_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {DUT_txs_agent.rf_source} {DUT_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_txs_agent_rsp_fifo.out} {DUT_txs_agent.rf_sink} {avalon_streaming};add_connection {DUT_txs_agent.rdata_fifo_src} {DUT_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_rd_dcm_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_rd_dcm_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DUT_wr_dcm_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DUT_wr_dcm_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {DUT_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/DUT_txs_agent.cp} {qsys_mm.command};add_connection {DUT_txs_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {DUT_txs_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_rd_dcm_master_translator.reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_wr_dcm_master_translator.reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_txs_translator.reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_rd_dcm_master_agent.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_wr_dcm_master_agent.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_txs_agent.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dcm_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dcm_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dcm_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dcm_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dcm_master_translator_reset_reset_bridge.clk} {clock};add_interface {DUT_rd_dcm_master} {avalon} {slave};set_interface_property {DUT_rd_dcm_master} {EXPORT_OF} {DUT_rd_dcm_master_translator.avalon_anti_master_0};add_interface {DUT_wr_dcm_master} {avalon} {slave};set_interface_property {DUT_wr_dcm_master} {EXPORT_OF} {DUT_wr_dcm_master_translator.avalon_anti_master_0};add_interface {DUT_txs} {avalon} {master};set_interface_property {DUT_txs} {EXPORT_OF} {DUT_txs_translator.avalon_anti_slave_0};add_interface {DUT_rd_dcm_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {DUT_rd_dcm_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {DUT_rd_dcm_master_translator_reset_reset_bridge.in_reset};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};set_module_assignment {interconnect_id.DUT.rd_dcm_master} {0};set_module_assignment {interconnect_id.DUT.txs} {0};set_module_assignment {interconnect_id.DUT.wr_dcm_master} {1};" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_mm_interconnect_191/synth/top_hw_altera_mm_interconnect_191_3pabmzq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_mm_interconnect_191/synth/top_hw_altera_mm_interconnect_191_3pabmzq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_hw" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_mm_interconnect_191_3pabmzq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_ghvit4y"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_allu66q"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_r6ta55q"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_kmkxadi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_uowkhiq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_vxddwui"</message>
   <message level="Info" culprit="top_hw">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_hw" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="top_hw_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_master_translator_191/synth/top_hw_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_master_translator_191/synth/top_hw_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="DUT_dma_rd_master_translator,DUT_dma_wr_master_translator,DUT_rxm_bar2_translator" />
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="DUT_rd_dcm_master_translator,DUT_wr_dcm_master_translator" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="top_hw_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_slave_translator_191/synth/top_hw_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_slave_translator_191/synth/top_hw_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="emif_0_ctrl_amm_0_translator,DUT_rd_dts_slave_translator,onchip_memory2_0_s2_translator,DUT_wr_dts_slave_translator,onchip_memory2_0_s1_translator" />
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="DUT_txs_translator" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="top_hw_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_master_agent_191/synth/top_hw_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_master_agent_191/synth/top_hw_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="DUT_dma_rd_master_agent,DUT_dma_wr_master_agent,DUT_rxm_bar2_agent" />
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="DUT_rd_dcm_master_agent,DUT_wr_dcm_master_agent" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="top_hw_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_slave_agent_191/synth/top_hw_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_slave_agent_191/synth/top_hw_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="emif_0_ctrl_amm_0_agent,DUT_rd_dts_slave_agent,onchip_memory2_0_s2_agent,DUT_wr_dts_slave_agent,onchip_memory2_0_s1_agent" />
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="DUT_txs_agent" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_6xefe7y">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x10000000,0x80000000,0x80002000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0001:0x0:0x10000000:both:1:0:0:1,4:0100:0x10000000:0x10010000:both:1:0:0:1,0:0010:0x80000000:0x80002000:write:1:0:0:1,1:1000:0x80002000:0x80004000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="386" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="384" />
  <parameter name="CHANNEL_ID" value="0001,0100,0010,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,write,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="390" />
  <parameter
     name="END_ADDRESS"
     value="0x10000000,0x10010000,0x80002000,0x80004000" />
  <parameter name="PKT_PROTECTION_L" value="388" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,4,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_6xefe7y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_6xefe7y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_hw_altera_mm_interconnect_191_scrfrry" as="router" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_6xefe7y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_m64leea">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x10000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x10000000:both:1:0:0:1,3:10:0x10000000:0x10010000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="386" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="384" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="390" />
  <parameter name="END_ADDRESS" value="0x10000000,0x10010000" />
  <parameter name="PKT_PROTECTION_L" value="388" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_m64leea.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_m64leea.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="router_001" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_m64leea"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_4hnp2yy">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x10000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x10000000:both:1:0:0:1,3:10:0x10000000:0x10010000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="134" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="132" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="138" />
  <parameter name="END_ADDRESS" value="0x10000000,0x10010000" />
  <parameter name="PKT_PROTECTION_L" value="136" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_4hnp2yy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_4hnp2yy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="router_002" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_4hnp2yy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_tjsusja">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="643" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:write:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="639" />
  <parameter name="PKT_DEST_ID_H" value="674" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="672" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="697" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="678" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="676" />
  <parameter name="PKT_TRANS_WRITE" value="642" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_tjsusja.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_tjsusja.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="router_003" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_tjsusja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_svxrzci">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="386" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="384" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="390" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="388" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_svxrzci.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_svxrzci.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="router_004,router_005,router_006" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_svxrzci"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_u6cxpni">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:read:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="386" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="384" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="390" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="388" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_u6cxpni.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_u6cxpni.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="router_007" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_u6cxpni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="top_hw_altera_merlin_traffic_limiter_191_kcba44q">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/top_hw_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/top_hw_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="DUT_dma_wr_master_limiter,DUT_rxm_bar2_limiter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_fakurfy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_2coyymi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.1"
   name="top_hw_altera_merlin_burst_adapter_191_7422xpi">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="352" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/top_hw_altera_merlin_burst_adapter_191_7422xpi.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/top_hw_altera_merlin_burst_adapter_191_7422xpi.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="onchip_memory2_0_s2_burst_adapter,onchip_memory2_0_s1_burst_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_burst_adapter_191_7422xpi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_2v5jvsa">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_2v5jvsa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_2v5jvsa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_2v5jvsa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_mozyuqi">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_mozyuqi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_mozyuqi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="cmd_demux_001,rsp_demux_004" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_mozyuqi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_bggfk5a">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_bggfk5a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_bggfk5a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="cmd_demux_002" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_bggfk5a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_4ow47rq">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="697" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="644" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_4ow47rq.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_4ow47rq.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_hw_altera_mm_interconnect_191_scrfrry" as="cmd_mux" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_4ow47rq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_hgsyksi">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_hgsyksi.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_hgsyksi.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_hgsyksi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_ku3jpgy">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_ku3jpgy.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_ku3jpgy.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="cmd_mux_004" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_ku3jpgy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_hzqd6da">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="266666750" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="697" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_hzqd6da.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_hzqd6da.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_hzqd6da"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_gbjax7a">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_gbjax7a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_gbjax7a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_gbjax7a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_pj2odpy">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_pj2odpy.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_pj2odpy.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_hw_altera_mm_interconnect_191_scrfrry" as="rsp_mux" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_pj2odpy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_lrmpvga">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="409" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_lrmpvga.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_lrmpvga.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="rsp_mux_001" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_lrmpvga"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_25cmumq">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_25cmumq.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_25cmumq.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="rsp_mux_002" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_25cmumq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="top_hw_altera_merlin_width_adapter_191_i6xyepy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="687" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="685" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="399" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="397" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_i6xyepy.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_i6xyepy.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter,DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_i6xyepy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="top_hw_altera_merlin_width_adapter_191_ff67b3i">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="687" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="685" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="147" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="145" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_ff67b3i.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_ff67b3i.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_ff67b3i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="top_hw_altera_merlin_width_adapter_191_op7abui">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="399" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="397" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="147" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="145" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_op7abui.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_op7abui.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_op7abui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="top_hw_altera_merlin_width_adapter_191_jigh62i">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="399" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="397" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="687" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="685" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_jigh62i.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_jigh62i.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter,emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_jigh62i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="top_hw_altera_merlin_width_adapter_191_zevtati">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="147" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="145" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="687" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="685" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_zevtati.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_zevtati.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_zevtati"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="top_hw_altera_merlin_width_adapter_191_6qisuny">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="147" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="145" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="399" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="397" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_6qisuny.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/top_hw_altera_merlin_width_adapter_191_6qisuny.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_width_adapter_191_6qisuny"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_dc_fifo"
   version="19.1"
   name="top_hw_altera_avalon_dc_fifo_191_7gx45aq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="true" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/top_hw_altera_avalon_dc_fifo_191_7gx45aq.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/top_hw_altera_avalon_dc_fifo_191_7gx45aq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/top_hw_altera_avalon_dc_fifo_191_7gx45aq.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_dc_fifo_191/synth/top_hw_altera_avalon_dc_fifo_191_7gx45aq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="async_fifo,async_fifo_001,async_fifo_002,async_fifo_003,async_fifo_004,async_fifo_005" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_dc_fifo_191_7gx45aq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_st_pipeline_stage_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_st_pipeline_stage_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_st_pipeline_stage_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_st_pipeline_stage_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015" />
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="agent_pipeline,agent_pipeline_001,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_ghvit4y">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x10000000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="120" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="120" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="143" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x10000000000" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_ghvit4y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_ghvit4y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_ghvit4y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="top_hw_altera_merlin_router_191_allu66q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="120" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="120" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="143" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_allu66q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_router_191/synth/top_hw_altera_merlin_router_191_allu66q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="router_002" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_router_191_allu66q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_r6ta55q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="143" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_r6ta55q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_r6ta55q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_r6ta55q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_kmkxadi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="143" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_kmkxadi.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_kmkxadi.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_hw_altera_mm_interconnect_191_3pabmzq" as="cmd_mux" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_kmkxadi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="top_hw_altera_merlin_demultiplexer_191_uowkhiq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="143" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_demultiplexer_191_uowkhiq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="top_hw_altera_merlin_multiplexer_191_vxddwui">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="143" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_vxddwui.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/top_hw_altera_merlin_multiplexer_191_vxddwui.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_multiplexer_191_vxddwui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="top_hw_altera_merlin_traffic_limiter_191_fakurfy">
  <parameter name="FIFO_DEPTH" value="95" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/top_hw_altera_merlin_traffic_limiter_191_fakurfy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/top_hw_altera_merlin_traffic_limiter_191_fakurfy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_hw_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_fakurfy"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.1"
   name="top_hw_altera_avalon_sc_fifo_191_e5eqkcq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_sc_fifo_191/synth/top_hw_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_avalon_sc_fifo_191/synth/top_hw_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_scrfrry"
     as="emif_0_ctrl_amm_0_agent_rsp_fifo,emif_0_ctrl_amm_0_agent_rdata_fifo,DUT_rd_dts_slave_agent_rsp_fifo,onchip_memory2_0_s2_agent_rsp_fifo,DUT_wr_dts_slave_agent_rsp_fifo,onchip_memory2_0_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="top_hw_altera_mm_interconnect_191_3pabmzq"
     as="DUT_txs_agent_rsp_fifo" />
  <instantiator
     instantiator="top_hw_altera_merlin_traffic_limiter_191_fakurfy"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="top_hw_altera_merlin_traffic_limiter_191_2coyymi">
  <parameter name="IMPL" value="reg" />
  <parameter name="FIFO_DEPTH" value="95" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ALMOST_FULL_THRESHOLD" value="95" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="SHOWAHEAD" value="1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/top_hw_altera_merlin_traffic_limiter_191_2coyymi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/altera_merlin_traffic_limiter_191/synth/top_hw_altera_merlin_traffic_limiter_191_2coyymi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_hw_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_altera_merlin_traffic_limiter_191_2coyymi"</message>
   <message level="Info" culprit="top_hw">"Generating: top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="alt_hiconnect_sc_fifo"
   version="19.1"
   name="top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq">
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_hw_altera_merlin_traffic_limiter_191_2coyymi"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="top_hw">"Generating: top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
</deploy>
