#--  Synopsys, Inc.
#--  Version N-2018.03-SP1
#--  Project file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test.prj
#--  Written on Sat Aug  5 08:36:19 2023


#project files
add_file -verilog "src/flowled.v"
add_file -ident_constraint "idc_test/identify.idc"



#implementation: "syn_test"
impl -add syn_test -type fpga

#device options
set_option -technology KINTEX7
set_option -part XC7K325T
set_option -package FBG676
set_option -speed_grade -2
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "led_stream"

# hdl_compiler_options
set_option -distributed_compile 1

# mapper_without_write_options
set_option -frequency 1.000000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# xilinx_options
set_option -rw_check_on_ram 1
set_option -optimize_ngc 1

# Xilinx Virtex2
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fix_gated_and_generated_clocks 1

# Xilinx Kintex7
set_option -use_vivado 1
set_option -enable_prepacking 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0
set_option -ident_constraint  ""

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "syn_test/syn_test.edf"

#design plan options


#implementation: "idc_test"
impl -add idc_test -type fpga

#par_1 attributes
set_option -job par_1 -add par

#device options
set_option -technology KINTEX7
set_option -part XC7K325T
set_option -package FBG676
set_option -speed_grade -2
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "led_stream"

# hdl_compiler_options
set_option -distributed_compile 1

# mapper_without_write_options
set_option -frequency 1.000000
set_option -identify_debug_mode 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# xilinx_options
set_option -rw_check_on_ram 1
set_option -optimize_ngc 1

# Xilinx Virtex2
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fix_gated_and_generated_clocks 1

# Xilinx Kintex7
set_option -use_vivado 1
set_option -enable_prepacking 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "idc_test/idc_test.edf"

#design plan options
impl -active "idc_test"
