// Seed: 3170036218
module module_0 (
    inout tri1 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13
);
  wire id_15;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    inout tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    output tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri id_14,
    input tri0 id_15,
    input wor id_16,
    input tri id_17,
    input tri0 id_18,
    output supply1 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input supply1 id_22
    , id_25,
    output wor id_23
);
  for (id_26 = id_17; ~1; id_7 = id_12 ? 1 : 1) assign id_8 = id_25;
  assign id_5 = 1;
  module_0(
      id_4, id_2, id_4, id_21, id_8, id_18, id_25, id_8, id_26, id_0, id_18, id_18, id_26, id_6
  );
endmodule
