@inproceedings{perotti2020hw,
  title={HW/SW approaches for RISC-V code size reduction},
  author={Perotti, Matteo and Schiavone, Pasquale D and Tagliavini, Giuseppe and Rossi, Davide and Kurd, Tariq and Hill, Mark and Yingying, Liu and Benini, Luca},
  booktitle={Workshop on Computer Architecture Research with RISC-V (CARRV 2020)},
  year={2020}
}
@inproceedings{math2011data,
  title={Data transactions on system-on-chip bus using AXI4 protocol},
  author={Math, Shaila S and Manjula, RB and Manvi, SS and Kaunds, Paul},
  booktitle={2011 International Conference on Recent Advancements in Electrical, Electronics and Control Engineering},
  pages={423--427},
  year={2011},
  organization={IEEE}
}
@misc{arm2011apb,
  title={AMBA AXI and ACE Protocol Specification},
  author={ARM},
  year={2011},
  publisher={ARM}
}
@inproceedings{jun2017hbm,
  title={Hbm (high bandwidth memory) dram technology and architecture},
  author={Jun, Hongshin and Cho, Jinhee and Lee, Kangseol and Son, Ho-Young and Kim, Kwiwook and Jin, Hanho and Kim, Keith},
  booktitle={2017 IEEE International Memory Workshop (IMW)},
  pages={1--4},
  year={2017},
  organization={IEEE}
}
@book{jacob2010memory,
  title={Memory systems: cache, DRAM, disk},
  author={Jacob, Bruce and Wang, David and Ng, Spencer},
  year={2010},
  publisher={Morgan Kaufmann}
}
@misc{arm2021apb,
  title={AMBA APB Protocol Specification},
  author={ARM},
  year={2021},
  publisher={ARM}
}
@misc{alveo2021datasheet,
  title={Alveo U280 Data Center Accelerator Card Data Sheet},
  author={Xilinx},
  year={2021},
  publisher={Xilinx}
}
@misc{alveo2021getstarted,
  title={Getting Started with Alveo Data Center Accelerator Cards},
  author={Xilinx},
  year={2021},
  publisher={Xilinx}
}
