>>>>>verilog 
>>>>>paramset myres resistor; 
>>>>>parameter foo=33 
>>>>>module main(1,2,3,4); 
>>>>>parameter five=5 
>>>>>list 
paramset myres resistor;
  parameter foo=33 
 .r=foo+5;
endparamset

module main (.1(1),.2(2),.3(3),.4(4));
  parameter five=5 
  vsource #(1.) v (3,1);
  myres #(.foo(five)) R1 (4,2);
  resistor #(.r(10)) r (1,2);
endmodule // main

main #() m (.1(0),.2(1),.3(2),.4(4));
>>>>>spice 
>>>>>.list 
.subckt myres (  )
parameter foo=33 
.ends myres
.subckt main ( 1 2 3 4 )
parameter five=5 
v ( 3 1 )  vsource  =1.
R1 ( 4 2 )  myres  foo=five
r ( 1 2 )  resistor  r=10
.ends main
m ( 0 1 2 4 )  main 
>>>>>.end 
