HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100
HCW DIR:0 vf_num=0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x000 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 100




# return token
HCW DIR:0 vf_num=0 qe_valid=0 qe_orsp=0 qe_uhl=0 cq_pop=1 meas=0 lockid=0x003 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x300
IDLE 300

idle 300

###############################RESET PHASE#######################################

###################################
# Diable VF and VF memory operations
#wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
#wr hqm_vf_cfg_i[0].device_command 0x0
#wr hqm_vf_cfg_i[1].device_command 0x0
#wr hqm_vf_cfg_i[2].device_command 0x0
#wr hqm_vf_cfg_i[3].device_command 0x0
#wr hqm_vf_cfg_i[4].device_command 0x0
#wr hqm_vf_cfg_i[5].device_command 0x0
#wr hqm_vf_cfg_i[6].device_command 0x0
#wr hqm_vf_cfg_i[7].device_command 0x0
#wr hqm_vf_cfg_i[8].device_command 0x0
#wr hqm_vf_cfg_i[9].device_command 0x0
#wr hqm_vf_cfg_i[10].device_command 0x0
#wr hqm_vf_cfg_i[11].device_command 0x0
#wr hqm_vf_cfg_i[12].device_command 0x0
#wr hqm_vf_cfg_i[13].device_command 0x0
#wr hqm_vf_cfg_i[14].device_command 0x0
#wr hqm_vf_cfg_i[15].device_command 0x0
################################################################################################
#start_FLR
wr hqm_vf_cfg_i[0].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[1].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[2].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[3].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[4].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[5].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[6].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[7].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[8].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[9].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[10].pcie_cap_device_control 0x8000
wr hqm_vf_cfg_i[11].pcie_cap_device_control 0x8000
#last 12-15 VF not having FLR
wr hqm_vf_cfg_i[12].pcie_cap_device_control 0x0000
wr hqm_vf_cfg_i[13].pcie_cap_device_control 0x0000
wr hqm_vf_cfg_i[14].pcie_cap_device_control 0x0000
wr hqm_vf_cfg_i[15].pcie_cap_device_control 0x0000
###########################################################################################
rd hqm_vf_cfg_i[0].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[1].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[2].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[3].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[4].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[5].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[6].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[7].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[8].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[9].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[10].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[11].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[12].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[13].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[14].pcie_cap_device_control 0x0000
rd hqm_vf_cfg_i[15].pcie_cap_device_control 0x0000

#####################################################################################################

