Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun  9 00:25:25 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tp_fsm_timing_summary_routed.rpt -pb tp_fsm_timing_summary_routed.pb -rpx tp_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : tp_fsm
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: restart (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_cycle_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_cycle_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_cycle_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uut/Q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.709        0.000                      0                   33        0.313        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.709        0.000                      0                   33        0.313        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 2.282ns (43.108%)  route 3.012ns (56.892%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  uut/Q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.656    uut/Q_reg[24]_i_1_n_6
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[25]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.062    15.365    uut/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.261ns (42.882%)  route 3.012ns (57.118%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.635 r  uut/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.635    uut/Q_reg[24]_i_1_n_4
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[27]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.062    15.365    uut/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.187ns (42.069%)  route 3.012ns (57.931%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.561 r  uut/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.561    uut/Q_reg[24]_i_1_n_5
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[26]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.062    15.365    uut/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.171ns (41.890%)  route 3.012ns (58.110%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.545 r  uut/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.545    uut/Q_reg[24]_i_1_n_7
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[24]/C
                         clock pessimism              0.429    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.062    15.365    uut/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.168ns (41.856%)  route 3.012ns (58.144%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.542 r  uut/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.542    uut/Q_reg[20]_i_1_n_6
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[21]/C
                         clock pessimism              0.453    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)        0.062    15.389    uut/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 2.147ns (41.620%)  route 3.012ns (58.380%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.521 r  uut/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.521    uut/Q_reg[20]_i_1_n_4
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
                         clock pessimism              0.453    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)        0.062    15.389    uut/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.054ns (40.548%)  route 3.012ns (59.452%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.428 r  uut/Q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.428    uut/Q_reg[16]_i_1_n_6
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553    14.911    uut/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[17]/C
                         clock pessimism              0.429    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.062    15.366    uut/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.073ns (40.770%)  route 3.012ns (59.230%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.447 r  uut/Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.447    uut/Q_reg[20]_i_1_n_5
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[22]/C
                         clock pessimism              0.453    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)        0.062    15.389    uut/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.057ns (40.583%)  route 3.012ns (59.417%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.431 r  uut/Q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.431    uut/Q_reg[20]_i_1_n_7
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.552    14.910    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[20]/C
                         clock pessimism              0.453    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)        0.062    15.389    uut/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 2.033ns (40.300%)  route 3.012ns (59.700%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.728     5.362    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.818 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.984     6.803    uut/Q_reg[23]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.927 f  uut/led_output_reg[2]_i_7/O
                         net (fo=1, routed)           0.978     7.904    uut/led_output_reg[2]_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     8.028 f  uut/led_output_reg[2]_i_3/O
                         net (fo=35, routed)          1.049     9.078    uut/end_counter
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.202 r  uut/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     9.202    uut/Q[0]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.752 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.407 r  uut/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.407    uut/Q_reg[16]_i_1_n_4
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553    14.911    uut/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[19]/C
                         clock pessimism              0.429    15.339    
                         clock uncertainty           -0.035    15.304    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.062    15.366    uut/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uut/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.459    uut/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  uut/Q_reg[19]/Q
                         net (fo=2, routed)           0.169     1.769    uut/Q_reg[19]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  uut/Q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.814    uut/Q[16]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.877 r  uut/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    uut/Q_reg[16]_i_1_n_4
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.974    uut/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[19]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X43Y68         FDCE (Hold_fdce_C_D)         0.105     1.564    uut/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uut/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    uut/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  uut/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  uut/Q_reg[15]/Q
                         net (fo=2, routed)           0.169     1.770    uut/Q_reg[15]
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.815 r  uut/Q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.815    uut/Q[12]_i_2_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.878 r  uut/Q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    uut/Q_reg[12]_i_1_n_4
    SLICE_X43Y67         FDCE                                         r  uut/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.975    uut/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  uut/Q_reg[15]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X43Y67         FDCE (Hold_fdce_C_D)         0.105     1.565    uut/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 uut/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.461    uut/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  uut/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  uut/Q_reg[11]/Q
                         net (fo=2, routed)           0.170     1.772    uut/Q_reg[11]
    SLICE_X43Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  uut/Q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.817    uut/Q[8]_i_2_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.880 r  uut/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    uut/Q_reg[8]_i_1_n_4
    SLICE_X43Y66         FDCE                                         r  uut/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.976    uut/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  uut/Q_reg[11]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.105     1.566    uut/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.580     1.458    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.170     1.769    uut/Q_reg[23]
    SLICE_X43Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  uut/Q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.814    uut/Q[20]_i_2_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.877 r  uut/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    uut/Q_reg[20]_i_1_n_4
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     1.973    uut/clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  uut/Q_reg[23]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.105     1.563    uut/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 uut/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.579     1.457    uut/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  uut/Q_reg[24]/Q
                         net (fo=2, routed)           0.167     1.765    uut/Q_reg[24]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  uut/Q[24]_i_5/O
                         net (fo=1, routed)           0.000     1.810    uut/Q[24]_i_5_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  uut/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    uut/Q_reg[24]_i_1_n_7
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.847     1.972    uut/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  uut/Q_reg[24]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.105     1.562    uut/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 uut/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.462    uut/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  uut/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  uut/Q_reg[4]/Q
                         net (fo=2, routed)           0.167     1.770    uut/Q_reg[4]
    SLICE_X43Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.815 r  uut/Q[4]_i_5/O
                         net (fo=1, routed)           0.000     1.815    uut/Q[4]_i_5_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  uut/Q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    uut/Q_reg[4]_i_1_n_7
    SLICE_X43Y65         FDCE                                         r  uut/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.977    uut/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  uut/Q_reg[4]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.105     1.567    uut/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 uut/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.462    uut/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  uut/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  uut/Q_reg[0]/Q
                         net (fo=3, routed)           0.167     1.770    uut/Q_reg[0]
    SLICE_X43Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.815 r  uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     1.815    uut/Q[0]_i_6_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  uut/Q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    uut/Q_reg[0]_i_1_n_7
    SLICE_X43Y64         FDCE                                         r  uut/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.978    uut/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  uut/Q_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y64         FDCE (Hold_fdce_C_D)         0.105     1.567    uut/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 uut/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.459    uut/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  uut/Q_reg[16]/Q
                         net (fo=2, routed)           0.168     1.768    uut/Q_reg[16]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.813 r  uut/Q[16]_i_5/O
                         net (fo=1, routed)           0.000     1.813    uut/Q[16]_i_5_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.883 r  uut/Q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    uut/Q_reg[16]_i_1_n_7
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.974    uut/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  uut/Q_reg[16]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X43Y68         FDCE (Hold_fdce_C_D)         0.105     1.564    uut/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 uut/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.461    uut/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  uut/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  uut/Q_reg[8]/Q
                         net (fo=2, routed)           0.168     1.770    uut/Q_reg[8]
    SLICE_X43Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.815 r  uut/Q[8]_i_5/O
                         net (fo=1, routed)           0.000     1.815    uut/Q[8]_i_5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  uut/Q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    uut/Q_reg[8]_i_1_n_7
    SLICE_X43Y66         FDCE                                         r  uut/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.976    uut/clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  uut/Q_reg[8]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.105     1.566    uut/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 uut/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.460    uut/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  uut/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  uut/Q_reg[12]/Q
                         net (fo=2, routed)           0.168     1.769    uut/Q_reg[12]
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  uut/Q[12]_i_5/O
                         net (fo=1, routed)           0.000     1.814    uut/Q[12]_i_5_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.884 r  uut/Q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    uut/Q_reg[12]_i_1_n_7
    SLICE_X43Y67         FDCE                                         r  uut/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.975    uut/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  uut/Q_reg[12]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X43Y67         FDCE (Hold_fdce_C_D)         0.105     1.565    uut/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    counter_cycle_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    counter_cycle_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y66    counter_cycle_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y64    uut/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y66    uut/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y66    uut/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67    uut/Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    uut/Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    uut/Q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    uut/Q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    uut/Q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    counter_cycle_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    counter_cycle_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    counter_cycle_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    counter_cycle_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    counter_cycle_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    uut/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    uut/Q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68    uut/Q_reg[18]/C



